/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the AMDGPU target                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
void SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*182 cases */, 76|128,24/*3148*/, TARGET_VAL(ISD::LOAD),// ->3153
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'ld' chained node
/*7*/         OPC_Scope, 53|128,12/*1589*/, /*->1599*/ // 7 children in Scope
/*10*/          OPC_RecordChild1, // #1 = $SMRDImm:sbase:offset
/*11*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*13*/          OPC_Scope, 66, /*->81*/ // 34 children in Scope
/*15*/            OPC_CheckPredicate, 1, // Predicate_load
/*17*/            OPC_CheckPredicate, 2, // Predicate_smrd_load
/*19*/            OPC_CheckType, MVT::i32,
/*21*/            OPC_Scope, 38, /*->61*/ // 2 children in Scope
/*23*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25*/              OPC_Scope, 16, /*->43*/ // 2 children in Scope
/*27*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*30*/                OPC_EmitMergeInputChains1_0,
/*31*/                OPC_EmitInteger, MVT::i1, 0, 
/*34*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*43*/              /*Scope*/ 16, /*->60*/
/*44*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*47*/                OPC_EmitMergeInputChains1_0,
/*48*/                OPC_EmitInteger, MVT::i1, 0, 
/*51*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*60*/              0, /*End of Scope*/
/*61*/            /*Scope*/ 18, /*->80*/
/*62*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*64*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*67*/              OPC_EmitMergeInputChains1_0,
/*68*/              OPC_EmitInteger, MVT::i1, 0, 
/*71*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                    // Dst: (S_LOAD_DWORD_IMM_ci:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*80*/            0, /*End of Scope*/
/*81*/          /*Scope*/ 27, /*->109*/
/*82*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*84*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*86*/            OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*88*/            OPC_CheckType, MVT::i32,
/*90*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*95*/            OPC_EmitMergeInputChains1_0,
/*96*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*109*/         /*Scope*/ 27, /*->137*/
/*110*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*112*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*114*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*116*/           OPC_CheckType, MVT::i32,
/*118*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*123*/           OPC_EmitMergeInputChains1_0,
/*124*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*137*/         /*Scope*/ 27, /*->165*/
/*138*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*140*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*142*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi16
/*144*/           OPC_CheckType, MVT::i32,
/*146*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*148*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*151*/           OPC_EmitMergeInputChains1_0,
/*152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_mubuf_az_extloadi16>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*165*/         /*Scope*/ 27, /*->193*/
/*166*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*168*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*170*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi16
/*172*/           OPC_CheckType, MVT::i32,
/*174*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*176*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*179*/           OPC_EmitMergeInputChains1_0,
/*180*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_mubuf_sextloadi16>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*193*/         /*Scope*/ 48, /*->242*/
/*194*/           OPC_CheckPredicate, 1, // Predicate_load
/*196*/           OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*198*/           OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->220
/*201*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*203*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*206*/             OPC_EmitMergeInputChains1_0,
/*207*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*220*/           /*SwitchType*/ 19, MVT::Untyped,// ->241
/*222*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*224*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*227*/             OPC_EmitMergeInputChains1_0,
/*228*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX3_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::Untyped, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:Untyped (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX3_ADDR64:Untyped i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*241*/           0, // EndSwitchType
/*242*/         /*Scope*/ 27, /*->270*/
/*243*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*245*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*247*/           OPC_CheckPredicate, 8, // Predicate_sextloadi8_constant
/*249*/           OPC_CheckType, MVT::i32,
/*251*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*253*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*256*/           OPC_EmitMergeInputChains1_0,
/*257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*270*/         /*Scope*/ 27, /*->298*/
/*271*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*273*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*275*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi8_constant
/*277*/           OPC_CheckType, MVT::i32,
/*279*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*281*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*284*/           OPC_EmitMergeInputChains1_0,
/*285*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*298*/         /*Scope*/ 27, /*->326*/
/*299*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*301*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*303*/           OPC_CheckPredicate, 8, // Predicate_sextloadi16_constant
/*305*/           OPC_CheckType, MVT::i32,
/*307*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*309*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*312*/           OPC_EmitMergeInputChains1_0,
/*313*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*326*/         /*Scope*/ 27, /*->354*/
/*327*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*329*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*331*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi16_constant
/*333*/           OPC_CheckType, MVT::i32,
/*335*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*337*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*340*/           OPC_EmitMergeInputChains1_0,
/*341*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*354*/         /*Scope*/ 35, /*->390*/
/*355*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*357*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*359*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*361*/           OPC_CheckType, MVT::i32,
/*363*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*365*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*368*/           OPC_EmitMergeInputChains1_0,
/*369*/           OPC_EmitInteger, MVT::i1, 0, 
/*372*/           OPC_EmitInteger, MVT::i1, 0, 
/*375*/           OPC_EmitInteger, MVT::i1, 0, 
/*378*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*390*/         /*Scope*/ 35, /*->426*/
/*391*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*393*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*395*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*397*/           OPC_CheckType, MVT::i32,
/*399*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*401*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*404*/           OPC_EmitMergeInputChains1_0,
/*405*/           OPC_EmitInteger, MVT::i1, 0, 
/*408*/           OPC_EmitInteger, MVT::i1, 0, 
/*411*/           OPC_EmitInteger, MVT::i1, 0, 
/*414*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*426*/         /*Scope*/ 35, /*->462*/
/*427*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*429*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*431*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*433*/           OPC_CheckType, MVT::i16,
/*435*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*437*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*440*/           OPC_EmitMergeInputChains1_0,
/*441*/           OPC_EmitInteger, MVT::i1, 0, 
/*444*/           OPC_EmitInteger, MVT::i1, 0, 
/*447*/           OPC_EmitInteger, MVT::i1, 0, 
/*450*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*462*/         /*Scope*/ 35, /*->498*/
/*463*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*465*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*467*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*469*/           OPC_CheckType, MVT::i16,
/*471*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*473*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*476*/           OPC_EmitMergeInputChains1_0,
/*477*/           OPC_EmitInteger, MVT::i1, 0, 
/*480*/           OPC_EmitInteger, MVT::i1, 0, 
/*483*/           OPC_EmitInteger, MVT::i1, 0, 
/*486*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*498*/         /*Scope*/ 35, /*->534*/
/*499*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*501*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*503*/           OPC_CheckPredicate, 9, // Predicate_sextloadi16_private
/*505*/           OPC_CheckType, MVT::i32,
/*507*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*509*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*512*/           OPC_EmitMergeInputChains1_0,
/*513*/           OPC_EmitInteger, MVT::i1, 0, 
/*516*/           OPC_EmitInteger, MVT::i1, 0, 
/*519*/           OPC_EmitInteger, MVT::i1, 0, 
/*522*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*534*/         /*Scope*/ 35, /*->570*/
/*535*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*537*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*539*/           OPC_CheckPredicate, 9, // Predicate_extloadi16_private
/*541*/           OPC_CheckType, MVT::i32,
/*543*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*545*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*548*/           OPC_EmitMergeInputChains1_0,
/*549*/           OPC_EmitInteger, MVT::i1, 0, 
/*552*/           OPC_EmitInteger, MVT::i1, 0, 
/*555*/           OPC_EmitInteger, MVT::i1, 0, 
/*558*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*570*/         /*Scope*/ 33, /*->604*/
/*571*/           OPC_CheckPredicate, 1, // Predicate_load
/*573*/           OPC_CheckPredicate, 9, // Predicate_load_private
/*575*/           OPC_CheckType, MVT::i32,
/*577*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*579*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*582*/           OPC_EmitMergeInputChains1_0,
/*583*/           OPC_EmitInteger, MVT::i1, 0, 
/*586*/           OPC_EmitInteger, MVT::i1, 0, 
/*589*/           OPC_EmitInteger, MVT::i1, 0, 
/*592*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 27
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*604*/         /*Scope*/ 26, /*->631*/
/*605*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*607*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*609*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*611*/           OPC_CheckType, MVT::i32,
/*613*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*615*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*618*/           OPC_EmitMergeInputChains1_0,
/*619*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*631*/         /*Scope*/ 26, /*->658*/
/*632*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*634*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*636*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*638*/           OPC_CheckType, MVT::i32,
/*640*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*642*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*645*/           OPC_EmitMergeInputChains1_0,
/*646*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*658*/         /*Scope*/ 26, /*->685*/
/*659*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*661*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*663*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi16
/*665*/           OPC_CheckType, MVT::i32,
/*667*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*669*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*672*/           OPC_EmitMergeInputChains1_0,
/*673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_mubuf_az_extloadi16>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*685*/         /*Scope*/ 26, /*->712*/
/*686*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*688*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*690*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi16
/*692*/           OPC_CheckType, MVT::i32,
/*694*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*696*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*699*/           OPC_EmitMergeInputChains1_0,
/*700*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_mubuf_sextloadi16>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*712*/         /*Scope*/ 46, /*->759*/
/*713*/           OPC_CheckPredicate, 1, // Predicate_load
/*715*/           OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*717*/           OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->738
/*720*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*722*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*725*/             OPC_EmitMergeInputChains1_0,
/*726*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*738*/           /*SwitchType*/ 18, MVT::Untyped,// ->758
/*740*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*742*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*745*/             OPC_EmitMergeInputChains1_0,
/*746*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::Untyped, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:Untyped (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORDX3_OFFSET:Untyped v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*758*/           0, // EndSwitchType
/*759*/         /*Scope*/ 26, /*->786*/
/*760*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*762*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*764*/           OPC_CheckPredicate, 8, // Predicate_sextloadi8_constant
/*766*/           OPC_CheckType, MVT::i16,
/*768*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*770*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*773*/           OPC_EmitMergeInputChains1_0,
/*774*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*786*/         /*Scope*/ 26, /*->813*/
/*787*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*789*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*791*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi8_constant
/*793*/           OPC_CheckType, MVT::i16,
/*795*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*797*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*800*/           OPC_EmitMergeInputChains1_0,
/*801*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*813*/         /*Scope*/ 26, /*->840*/
/*814*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*816*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*818*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*820*/           OPC_CheckType, MVT::i16,
/*822*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*824*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*827*/           OPC_EmitMergeInputChains1_0,
/*828*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*840*/         /*Scope*/ 26, /*->867*/
/*841*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*843*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*845*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*847*/           OPC_CheckType, MVT::i16,
/*849*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*851*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*854*/           OPC_EmitMergeInputChains1_0,
/*855*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*867*/         /*Scope*/ 36, /*->904*/
/*868*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*870*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*872*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*874*/           OPC_CheckType, MVT::i32,
/*876*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*878*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*881*/           OPC_EmitMergeInputChains1_0,
/*882*/           OPC_EmitInteger, MVT::i1, 0, 
/*885*/           OPC_EmitInteger, MVT::i1, 0, 
/*888*/           OPC_EmitInteger, MVT::i1, 0, 
/*891*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*904*/         /*Scope*/ 36, /*->941*/
/*905*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*907*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*909*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*911*/           OPC_CheckType, MVT::i32,
/*913*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*915*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*918*/           OPC_EmitMergeInputChains1_0,
/*919*/           OPC_EmitInteger, MVT::i1, 0, 
/*922*/           OPC_EmitInteger, MVT::i1, 0, 
/*925*/           OPC_EmitInteger, MVT::i1, 0, 
/*928*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*941*/         /*Scope*/ 36, /*->978*/
/*942*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*944*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*946*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*948*/           OPC_CheckType, MVT::i16,
/*950*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*952*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*955*/           OPC_EmitMergeInputChains1_0,
/*956*/           OPC_EmitInteger, MVT::i1, 0, 
/*959*/           OPC_EmitInteger, MVT::i1, 0, 
/*962*/           OPC_EmitInteger, MVT::i1, 0, 
/*965*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i16 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i16 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*978*/         /*Scope*/ 36, /*->1015*/
/*979*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*981*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*983*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*985*/           OPC_CheckType, MVT::i16,
/*987*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*989*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*992*/           OPC_EmitMergeInputChains1_0,
/*993*/           OPC_EmitInteger, MVT::i1, 0, 
/*996*/           OPC_EmitInteger, MVT::i1, 0, 
/*999*/           OPC_EmitInteger, MVT::i1, 0, 
/*1002*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i16 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i16 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1015*/        /*Scope*/ 36, /*->1052*/
/*1016*/          OPC_CheckPredicate, 6, // Predicate_sextload
/*1018*/          OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1020*/          OPC_CheckPredicate, 9, // Predicate_sextloadi16_private
/*1022*/          OPC_CheckType, MVT::i32,
/*1024*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1026*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*1029*/          OPC_EmitMergeInputChains1_0,
/*1030*/          OPC_EmitInteger, MVT::i1, 0, 
/*1033*/          OPC_EmitInteger, MVT::i1, 0, 
/*1036*/          OPC_EmitInteger, MVT::i1, 0, 
/*1039*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1052*/        /*Scope*/ 36, /*->1089*/
/*1053*/          OPC_CheckPredicate, 3, // Predicate_az_extload
/*1055*/          OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1057*/          OPC_CheckPredicate, 9, // Predicate_extloadi16_private
/*1059*/          OPC_CheckType, MVT::i32,
/*1061*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1063*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*1066*/          OPC_EmitMergeInputChains1_0,
/*1067*/          OPC_EmitInteger, MVT::i1, 0, 
/*1070*/          OPC_EmitInteger, MVT::i1, 0, 
/*1073*/          OPC_EmitInteger, MVT::i1, 0, 
/*1076*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1089*/        /*Scope*/ 56, /*->1146*/
/*1090*/          OPC_CheckPredicate, 1, // Predicate_load
/*1092*/          OPC_CheckPredicate, 9, // Predicate_load_private
/*1094*/          OPC_CheckType, MVT::i32,
/*1096*/          OPC_Scope, 28, /*->1126*/ // 2 children in Scope
/*1098*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1100*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*1103*/            OPC_EmitMergeInputChains1_0,
/*1104*/            OPC_EmitInteger, MVT::i1, 0, 
/*1107*/            OPC_EmitInteger, MVT::i1, 0, 
/*1110*/            OPC_EmitInteger, MVT::i1, 0, 
/*1113*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1126*/          /*Scope*/ 18, /*->1145*/
/*1127*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*1129*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRIndirect:$addr #2 #3
/*1132*/            OPC_EmitMergeInputChains1_0,
/*1133*/            OPC_EmitInteger, MVT::i32, 0, 
/*1136*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRIndirect:iPTR:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 13
                    // Dst: (R600_RegisterLoad:i32 FRAMEri:iPTR:$addr, 0:i32)
/*1145*/          0, /*End of Scope*/
/*1146*/        /*Scope*/ 66|128,3/*450*/, /*->1598*/
/*1148*/          OPC_CheckChild1Type, MVT::i32,
/*1150*/          OPC_CheckType, MVT::i32,
/*1152*/          OPC_Scope, 50, /*->1204*/ // 12 children in Scope
/*1154*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1156*/            OPC_Scope, 22, /*->1180*/ // 2 children in Scope
/*1158*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1160*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi8
/*1162*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1164*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1167*/              OPC_EmitMergeInputChains1_0,
/*1168*/              OPC_EmitInteger, MVT::i8, 3, 
/*1171*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id3_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1180*/            /*Scope*/ 22, /*->1203*/
/*1181*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1183*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi16
/*1185*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1187*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1190*/              OPC_EmitMergeInputChains1_0,
/*1191*/              OPC_EmitInteger, MVT::i8, 3, 
/*1194*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id3_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1203*/            0, /*End of Scope*/
/*1204*/          /*Scope*/ 22, /*->1227*/
/*1205*/            OPC_CheckPredicate, 1, // Predicate_load
/*1207*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*1209*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1211*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1214*/            OPC_EmitMergeInputChains1_0,
/*1215*/            OPC_EmitInteger, MVT::i8, 3, 
/*1218*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1227*/          /*Scope*/ 50, /*->1278*/
/*1228*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1230*/            OPC_Scope, 22, /*->1254*/ // 2 children in Scope
/*1232*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1234*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi8
/*1236*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1238*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1241*/              OPC_EmitMergeInputChains1_0,
/*1242*/              OPC_EmitInteger, MVT::i8, 2, 
/*1245*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1254*/            /*Scope*/ 22, /*->1277*/
/*1255*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1257*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi16
/*1259*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1261*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1264*/              OPC_EmitMergeInputChains1_0,
/*1265*/              OPC_EmitInteger, MVT::i8, 2, 
/*1268*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1277*/            0, /*End of Scope*/
/*1278*/          /*Scope*/ 22, /*->1301*/
/*1279*/            OPC_CheckPredicate, 1, // Predicate_load
/*1281*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*1283*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1285*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1288*/            OPC_EmitMergeInputChains1_0,
/*1289*/            OPC_EmitInteger, MVT::i8, 2, 
/*1292*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1301*/          /*Scope*/ 50, /*->1352*/
/*1302*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1304*/            OPC_Scope, 22, /*->1328*/ // 2 children in Scope
/*1306*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1308*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi8
/*1310*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1312*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1315*/              OPC_EmitMergeInputChains1_0,
/*1316*/              OPC_EmitInteger, MVT::i8, 1, 
/*1319*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1328*/            /*Scope*/ 22, /*->1351*/
/*1329*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1331*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi16
/*1333*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1335*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1338*/              OPC_EmitMergeInputChains1_0,
/*1339*/              OPC_EmitInteger, MVT::i8, 1, 
/*1342*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1351*/            0, /*End of Scope*/
/*1352*/          /*Scope*/ 22, /*->1375*/
/*1353*/            OPC_CheckPredicate, 1, // Predicate_load
/*1355*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*1357*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1359*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1362*/            OPC_EmitMergeInputChains1_0,
/*1363*/            OPC_EmitInteger, MVT::i8, 1, 
/*1366*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1375*/          /*Scope*/ 50, /*->1426*/
/*1376*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1378*/            OPC_Scope, 22, /*->1402*/ // 2 children in Scope
/*1380*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1382*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi8
/*1384*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1386*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1389*/              OPC_EmitMergeInputChains1_0,
/*1390*/              OPC_EmitInteger, MVT::i8, 3, 
/*1393*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id3_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1402*/            /*Scope*/ 22, /*->1425*/
/*1403*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1405*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi16
/*1407*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1409*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1412*/              OPC_EmitMergeInputChains1_0,
/*1413*/              OPC_EmitInteger, MVT::i8, 3, 
/*1416*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id3_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1425*/            0, /*End of Scope*/
/*1426*/          /*Scope*/ 22, /*->1449*/
/*1427*/            OPC_CheckPredicate, 1, // Predicate_load
/*1429*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*1431*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1433*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1436*/            OPC_EmitMergeInputChains1_0,
/*1437*/            OPC_EmitInteger, MVT::i8, 3, 
/*1440*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1449*/          /*Scope*/ 50, /*->1500*/
/*1450*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1452*/            OPC_Scope, 22, /*->1476*/ // 2 children in Scope
/*1454*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1456*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi8
/*1458*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1460*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1463*/              OPC_EmitMergeInputChains1_0,
/*1464*/              OPC_EmitInteger, MVT::i8, 2, 
/*1467*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1476*/            /*Scope*/ 22, /*->1499*/
/*1477*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1479*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi16
/*1481*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1483*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1486*/              OPC_EmitMergeInputChains1_0,
/*1487*/              OPC_EmitInteger, MVT::i8, 2, 
/*1490*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1499*/            0, /*End of Scope*/
/*1500*/          /*Scope*/ 22, /*->1523*/
/*1501*/            OPC_CheckPredicate, 1, // Predicate_load
/*1503*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*1505*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1507*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1510*/            OPC_EmitMergeInputChains1_0,
/*1511*/            OPC_EmitInteger, MVT::i8, 2, 
/*1514*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1523*/          /*Scope*/ 50, /*->1574*/
/*1524*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1526*/            OPC_Scope, 22, /*->1550*/ // 2 children in Scope
/*1528*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1530*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi8
/*1532*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1534*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1537*/              OPC_EmitMergeInputChains1_0,
/*1538*/              OPC_EmitInteger, MVT::i8, 1, 
/*1541*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1550*/            /*Scope*/ 22, /*->1573*/
/*1551*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1553*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi16
/*1555*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1557*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1560*/              OPC_EmitMergeInputChains1_0,
/*1561*/              OPC_EmitInteger, MVT::i8, 1, 
/*1564*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1573*/            0, /*End of Scope*/
/*1574*/          /*Scope*/ 22, /*->1597*/
/*1575*/            OPC_CheckPredicate, 1, // Predicate_load
/*1577*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*1579*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1581*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1584*/            OPC_EmitMergeInputChains1_0,
/*1585*/            OPC_EmitInteger, MVT::i8, 1, 
/*1588*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1597*/          0, /*End of Scope*/
/*1598*/        0, /*End of Scope*/
/*1599*/      /*Scope*/ 97|128,1/*225*/, /*->1826*/
/*1601*/        OPC_CaptureGlueInput,
/*1602*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*1603*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*1605*/        OPC_Scope, 27, /*->1634*/ // 7 children in Scope
/*1607*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1609*/          OPC_CheckPredicate, 14, // Predicate_si_sextload_local_i8
/*1611*/          OPC_CheckType, MVT::i32,
/*1613*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1615*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1618*/          OPC_EmitMergeInputChains1_0,
/*1619*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1622*/          OPC_EmitInteger, MVT::i1, 0, 
/*1625*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1634*/        /*Scope*/ 27, /*->1662*/
/*1635*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1637*/          OPC_CheckPredicate, 14, // Predicate_si_az_extload_local_i8
/*1639*/          OPC_CheckType, MVT::i32,
/*1641*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1643*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1646*/          OPC_EmitMergeInputChains1_0,
/*1647*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1650*/          OPC_EmitInteger, MVT::i1, 0, 
/*1653*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1662*/        /*Scope*/ 27, /*->1690*/
/*1663*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1665*/          OPC_CheckPredicate, 14, // Predicate_si_sextload_local_i8
/*1667*/          OPC_CheckType, MVT::i16,
/*1669*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1671*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1674*/          OPC_EmitMergeInputChains1_0,
/*1675*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1678*/          OPC_EmitInteger, MVT::i1, 0, 
/*1681*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1690*/        /*Scope*/ 27, /*->1718*/
/*1691*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1693*/          OPC_CheckPredicate, 14, // Predicate_si_az_extload_local_i8
/*1695*/          OPC_CheckType, MVT::i16,
/*1697*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1699*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1702*/          OPC_EmitMergeInputChains1_0,
/*1703*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1706*/          OPC_EmitInteger, MVT::i1, 0, 
/*1709*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1718*/        /*Scope*/ 27, /*->1746*/
/*1719*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1721*/          OPC_CheckPredicate, 15, // Predicate_si_sextload_local_i16
/*1723*/          OPC_CheckType, MVT::i32,
/*1725*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1727*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1730*/          OPC_EmitMergeInputChains1_0,
/*1731*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1734*/          OPC_EmitInteger, MVT::i1, 0, 
/*1737*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_I16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1746*/        /*Scope*/ 27, /*->1774*/
/*1747*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1749*/          OPC_CheckPredicate, 15, // Predicate_si_az_extload_local_i16
/*1751*/          OPC_CheckType, MVT::i32,
/*1753*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1755*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1758*/          OPC_EmitMergeInputChains1_0,
/*1759*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1762*/          OPC_EmitInteger, MVT::i1, 0, 
/*1765*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_U16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1774*/        /*Scope*/ 50, /*->1825*/
/*1775*/          OPC_CheckPredicate, 16, // Predicate_si_load_local
/*1777*/          OPC_SwitchType /*2 cases */, 21, MVT::i16,// ->1801
/*1780*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1782*/            OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1785*/            OPC_EmitMergeInputChains1_0,
/*1786*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1789*/            OPC_EmitInteger, MVT::i1, 0, 
/*1792*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                    // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                    // Dst: (DS_READ_U16:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1801*/          /*SwitchType*/ 21, MVT::i32,// ->1824
/*1803*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1805*/            OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1808*/            OPC_EmitMergeInputChains1_0,
/*1809*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1812*/            OPC_EmitInteger, MVT::i1, 0, 
/*1815*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                    // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                    // Dst: (DS_READ_B32:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1824*/          0, // EndSwitchType
/*1825*/        0, /*End of Scope*/
/*1826*/      /*Scope*/ 59|128,5/*699*/, /*->2527*/
/*1828*/        OPC_RecordChild1, // #1 = $src0
/*1829*/        OPC_Scope, 108|128,1/*236*/, /*->2068*/ // 2 children in Scope
/*1832*/          OPC_CheckChild1Type, MVT::i32,
/*1834*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1836*/          OPC_CheckType, MVT::i32,
/*1838*/          OPC_Scope, 43, /*->1883*/ // 5 children in Scope
/*1840*/            OPC_CheckPredicate, 1, // Predicate_load
/*1842*/            OPC_CheckPredicate, 17, // Predicate_local_load
/*1844*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1846*/            OPC_EmitMergeInputChains1_0,
/*1847*/            OPC_EmitInteger, MVT::i32, 0, 
/*1850*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1862*/            OPC_EmitInteger, MVT::i32, 1, 
/*1865*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1868*/            OPC_EmitInteger, MVT::i32, 0, 
/*1871*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                    // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*1883*/          /*Scope*/ 45, /*->1929*/
/*1884*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1886*/            OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1888*/            OPC_CheckPredicate, 17, // Predicate_sextloadi8_local
/*1890*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1892*/            OPC_EmitMergeInputChains1_0,
/*1893*/            OPC_EmitInteger, MVT::i32, 0, 
/*1896*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1908*/            OPC_EmitInteger, MVT::i32, 1, 
/*1911*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1914*/            OPC_EmitInteger, MVT::i32, 0, 
/*1917*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*1929*/          /*Scope*/ 45, /*->1975*/
/*1930*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1932*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1934*/            OPC_CheckPredicate, 17, // Predicate_az_extloadi8_local
/*1936*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1938*/            OPC_EmitMergeInputChains1_0,
/*1939*/            OPC_EmitInteger, MVT::i32, 0, 
/*1942*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1954*/            OPC_EmitInteger, MVT::i32, 1, 
/*1957*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1960*/            OPC_EmitInteger, MVT::i32, 0, 
/*1963*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*1975*/          /*Scope*/ 45, /*->2021*/
/*1976*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1978*/            OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1980*/            OPC_CheckPredicate, 17, // Predicate_sextloadi16_local
/*1982*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1984*/            OPC_EmitMergeInputChains1_0,
/*1985*/            OPC_EmitInteger, MVT::i32, 0, 
/*1988*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2000*/            OPC_EmitInteger, MVT::i32, 1, 
/*2003*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2006*/            OPC_EmitInteger, MVT::i32, 0, 
/*2009*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*2021*/          /*Scope*/ 45, /*->2067*/
/*2022*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*2024*/            OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*2026*/            OPC_CheckPredicate, 17, // Predicate_az_extloadi16_local
/*2028*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2030*/            OPC_EmitMergeInputChains1_0,
/*2031*/            OPC_EmitInteger, MVT::i32, 0, 
/*2034*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2046*/            OPC_EmitInteger, MVT::i32, 1, 
/*2049*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2052*/            OPC_EmitInteger, MVT::i32, 0, 
/*2055*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*2067*/          0, /*End of Scope*/
/*2068*/        /*Scope*/ 72|128,3/*456*/, /*->2526*/
/*2070*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2072*/          OPC_Scope, 27, /*->2101*/ // 7 children in Scope
/*2074*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*2076*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*2078*/            OPC_CheckPredicate, 18, // Predicate_flat_az_extloadi8
/*2080*/            OPC_CheckType, MVT::i32,
/*2082*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2084*/            OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*2087*/            OPC_EmitMergeInputChains1_0,
/*2088*/            OPC_EmitInteger, MVT::i1, 0, 
/*2091*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_flat_az_extloadi8>> - Complexity = -3
                    // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2101*/          /*Scope*/ 27, /*->2129*/
/*2102*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*2104*/            OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*2106*/            OPC_CheckPredicate, 18, // Predicate_flat_sextloadi8
/*2108*/            OPC_CheckType, MVT::i32,
/*2110*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2112*/            OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*2115*/            OPC_EmitMergeInputChains1_0,
/*2116*/            OPC_EmitInteger, MVT::i1, 0, 
/*2119*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_flat_sextloadi8>> - Complexity = -3
                    // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2129*/          /*Scope*/ 27, /*->2157*/
/*2130*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*2132*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*2134*/            OPC_CheckPredicate, 18, // Predicate_flat_az_extloadi8
/*2136*/            OPC_CheckType, MVT::i16,
/*2138*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2140*/            OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*2143*/            OPC_EmitMergeInputChains1_0,
/*2144*/            OPC_EmitInteger, MVT::i1, 0, 
/*2147*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i16, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:i16 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_flat_az_extloadi8>> - Complexity = -3
                    // Dst: (FLAT_LOAD_UBYTE:i16 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2157*/          /*Scope*/ 27, /*->2185*/
/*2158*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*2160*/            OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*2162*/            OPC_CheckPredicate, 18, // Predicate_flat_sextloadi8
/*2164*/            OPC_CheckType, MVT::i16,
/*2166*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2168*/            OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*2171*/            OPC_EmitMergeInputChains1_0,
/*2172*/            OPC_EmitInteger, MVT::i1, 0, 
/*2175*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i16, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:i16 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_flat_sextloadi8>> - Complexity = -3
                    // Dst: (FLAT_LOAD_SBYTE:i16 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2185*/          /*Scope*/ 27, /*->2213*/
/*2186*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*2188*/            OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*2190*/            OPC_CheckPredicate, 18, // Predicate_flat_az_extloadi16
/*2192*/            OPC_CheckType, MVT::i32,
/*2194*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2196*/            OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*2199*/            OPC_EmitMergeInputChains1_0,
/*2200*/            OPC_EmitInteger, MVT::i1, 0, 
/*2203*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_flat_az_extloadi16>> - Complexity = -3
                    // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2213*/          /*Scope*/ 27, /*->2241*/
/*2214*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*2216*/            OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*2218*/            OPC_CheckPredicate, 18, // Predicate_flat_sextloadi16
/*2220*/            OPC_CheckType, MVT::i32,
/*2222*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2224*/            OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*2227*/            OPC_EmitMergeInputChains1_0,
/*2228*/            OPC_EmitInteger, MVT::i1, 0, 
/*2231*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_flat_sextloadi16>> - Complexity = -3
                    // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2241*/          /*Scope*/ 26|128,2/*282*/, /*->2525*/
/*2243*/            OPC_CheckPredicate, 1, // Predicate_load
/*2245*/            OPC_Scope, 23, /*->2270*/ // 2 children in Scope
/*2247*/              OPC_CheckPredicate, 18, // Predicate_flat_load
/*2249*/              OPC_CheckType, MVT::i32,
/*2251*/              OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2253*/              OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*2256*/              OPC_EmitMergeInputChains1_0,
/*2257*/              OPC_EmitInteger, MVT::i1, 0, 
/*2260*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                      // Src: (ld:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = -3
                      // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*2270*/            /*Scope*/ 124|128,1/*252*/, /*->2524*/
/*2272*/              OPC_CheckPredicate, 2, // Predicate_smrd_load
/*2274*/              OPC_SwitchType /*4 cases */, 60, MVT::v2i32,// ->2337
/*2277*/                OPC_Scope, 38, /*->2317*/ // 2 children in Scope
/*2279*/                  OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2281*/                  OPC_Scope, 16, /*->2299*/ // 2 children in Scope
/*2283*/                    OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2286*/                    OPC_EmitMergeInputChains1_0,
/*2287*/                    OPC_EmitInteger, MVT::i1, 0, 
/*2290*/                    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                                MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                            // Src: (ld:v2i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                            // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2299*/                  /*Scope*/ 16, /*->2316*/
/*2300*/                    OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2303*/                    OPC_EmitMergeInputChains1_0,
/*2304*/                    OPC_EmitInteger, MVT::i1, 0, 
/*2307*/                    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                                MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                            // Src: (ld:v2i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                            // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2316*/                  0, /*End of Scope*/
/*2317*/                /*Scope*/ 18, /*->2336*/
/*2318*/                  OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2320*/                  OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2323*/                  OPC_EmitMergeInputChains1_0,
/*2324*/                  OPC_EmitInteger, MVT::i1, 0, 
/*2327*/                  OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                          // Src: (ld:v2i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                          // Dst: (S_LOAD_DWORDX2_IMM_ci:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2336*/                0, /*End of Scope*/
/*2337*/              /*SwitchType*/ 60, MVT::v4i32,// ->2399
/*2339*/                OPC_Scope, 38, /*->2379*/ // 2 children in Scope
/*2341*/                  OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2343*/                  OPC_Scope, 16, /*->2361*/ // 2 children in Scope
/*2345*/                    OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2348*/                    OPC_EmitMergeInputChains1_0,
/*2349*/                    OPC_EmitInteger, MVT::i1, 0, 
/*2352*/                    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                                MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                            // Src: (ld:v4i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                            // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2361*/                  /*Scope*/ 16, /*->2378*/
/*2362*/                    OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2365*/                    OPC_EmitMergeInputChains1_0,
/*2366*/                    OPC_EmitInteger, MVT::i1, 0, 
/*2369*/                    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                                MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                            // Src: (ld:v4i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                            // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2378*/                  0, /*End of Scope*/
/*2379*/                /*Scope*/ 18, /*->2398*/
/*2380*/                  OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2382*/                  OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2385*/                  OPC_EmitMergeInputChains1_0,
/*2386*/                  OPC_EmitInteger, MVT::i1, 0, 
/*2389*/                  OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                          // Src: (ld:v4i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                          // Dst: (S_LOAD_DWORDX4_IMM_ci:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2398*/                0, /*End of Scope*/
/*2399*/              /*SwitchType*/ 60, MVT::v8i32,// ->2461
/*2401*/                OPC_Scope, 38, /*->2441*/ // 2 children in Scope
/*2403*/                  OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2405*/                  OPC_Scope, 16, /*->2423*/ // 2 children in Scope
/*2407*/                    OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2410*/                    OPC_EmitMergeInputChains1_0,
/*2411*/                    OPC_EmitInteger, MVT::i1, 0, 
/*2414*/                    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                                MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                            // Src: (ld:v8i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                            // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2423*/                  /*Scope*/ 16, /*->2440*/
/*2424*/                    OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2427*/                    OPC_EmitMergeInputChains1_0,
/*2428*/                    OPC_EmitInteger, MVT::i1, 0, 
/*2431*/                    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                                MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                            // Src: (ld:v8i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                            // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2440*/                  0, /*End of Scope*/
/*2441*/                /*Scope*/ 18, /*->2460*/
/*2442*/                  OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2444*/                  OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2447*/                  OPC_EmitMergeInputChains1_0,
/*2448*/                  OPC_EmitInteger, MVT::i1, 0, 
/*2451*/                  OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                          // Src: (ld:v8i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                          // Dst: (S_LOAD_DWORDX8_IMM_ci:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2460*/                0, /*End of Scope*/
/*2461*/              /*SwitchType*/ 60, MVT::v16i32,// ->2523
/*2463*/                OPC_Scope, 38, /*->2503*/ // 2 children in Scope
/*2465*/                  OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2467*/                  OPC_Scope, 16, /*->2485*/ // 2 children in Scope
/*2469*/                    OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2472*/                    OPC_EmitMergeInputChains1_0,
/*2473*/                    OPC_EmitInteger, MVT::i1, 0, 
/*2476*/                    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                                MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                            // Src: (ld:v16i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                            // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2485*/                  /*Scope*/ 16, /*->2502*/
/*2486*/                    OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2489*/                    OPC_EmitMergeInputChains1_0,
/*2490*/                    OPC_EmitInteger, MVT::i1, 0, 
/*2493*/                    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                                MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                            // Src: (ld:v16i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                            // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2502*/                  0, /*End of Scope*/
/*2503*/                /*Scope*/ 18, /*->2522*/
/*2504*/                  OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2506*/                  OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2509*/                  OPC_EmitMergeInputChains1_0,
/*2510*/                  OPC_EmitInteger, MVT::i1, 0, 
/*2513*/                  OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                          // Src: (ld:v16i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                          // Dst: (S_LOAD_DWORDX16_IMM_ci:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2522*/                0, /*End of Scope*/
/*2523*/              0, // EndSwitchType
/*2524*/            0, /*End of Scope*/
/*2525*/          0, /*End of Scope*/
/*2526*/        0, /*End of Scope*/
/*2527*/      /*Scope*/ 31, /*->2559*/
/*2528*/        OPC_CaptureGlueInput,
/*2529*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*2530*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*2532*/        OPC_CheckPredicate, 16, // Predicate_si_load_local
/*2534*/        OPC_CheckPredicate, 19, // Predicate_si_load_local_align8
/*2536*/        OPC_CheckType, MVT::v2i32,
/*2538*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2540*/        OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*2543*/        OPC_EmitMergeInputChains1_0,
/*2544*/        OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*2547*/        OPC_EmitInteger, MVT::i1, 0, 
/*2550*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    MVT::v2i32, 3/*#Ops*/, 2, 4, 5, 
                // Src: (SIld_local:v2i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>><<P:Predicate_si_load_local_align8>> - Complexity = 113
                // Dst: (DS_READ_B64:v2i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2559*/      /*Scope*/ 99|128,1/*227*/, /*->2788*/
/*2561*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2562*/        OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2564*/        OPC_CheckPredicate, 1, // Predicate_load
/*2566*/        OPC_Scope, 46, /*->2614*/ // 4 children in Scope
/*2568*/          OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*2570*/          OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->2592
/*2573*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2575*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2578*/            OPC_EmitMergeInputChains1_0,
/*2579*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2592*/          /*SwitchType*/ 19, MVT::v4i32,// ->2613
/*2594*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2596*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2599*/            OPC_EmitMergeInputChains1_0,
/*2600*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2613*/          0, // EndSwitchType
/*2614*/        /*Scope*/ 62, /*->2677*/
/*2615*/          OPC_CheckPredicate, 9, // Predicate_load_private
/*2617*/          OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->2647
/*2620*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2622*/            OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*2625*/            OPC_EmitMergeInputChains1_0,
/*2626*/            OPC_EmitInteger, MVT::i1, 0, 
/*2629*/            OPC_EmitInteger, MVT::i1, 0, 
/*2632*/            OPC_EmitInteger, MVT::i1, 0, 
/*2635*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:v2i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 27
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2647*/          /*SwitchType*/ 27, MVT::v4i32,// ->2676
/*2649*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2651*/            OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFScratchOffset:$ #2 #3 #4
/*2654*/            OPC_EmitMergeInputChains1_0,
/*2655*/            OPC_EmitInteger, MVT::i1, 0, 
/*2658*/            OPC_EmitInteger, MVT::i1, 0, 
/*2661*/            OPC_EmitInteger, MVT::i1, 0, 
/*2664*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:v4i32 (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 27
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2676*/          0, // EndSwitchType
/*2677*/        /*Scope*/ 44, /*->2722*/
/*2678*/          OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*2680*/          OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2701
/*2683*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2685*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2688*/            OPC_EmitMergeInputChains1_0,
/*2689*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:v2i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2701*/          /*SwitchType*/ 18, MVT::v4i32,// ->2721
/*2703*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2705*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2708*/            OPC_EmitMergeInputChains1_0,
/*2709*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:v4i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2721*/          0, // EndSwitchType
/*2722*/        /*Scope*/ 64, /*->2787*/
/*2723*/          OPC_CheckPredicate, 9, // Predicate_load_private
/*2725*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->2756
/*2728*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2730*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*2733*/            OPC_EmitMergeInputChains1_0,
/*2734*/            OPC_EmitInteger, MVT::i1, 0, 
/*2737*/            OPC_EmitInteger, MVT::i1, 0, 
/*2740*/            OPC_EmitInteger, MVT::i1, 0, 
/*2743*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2756*/          /*SwitchType*/ 28, MVT::v4i32,// ->2786
/*2758*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2760*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFScratchOffen:$ #2 #3 #4 #5
/*2763*/            OPC_EmitMergeInputChains1_0,
/*2764*/            OPC_EmitInteger, MVT::i1, 0, 
/*2767*/            OPC_EmitInteger, MVT::i1, 0, 
/*2770*/            OPC_EmitInteger, MVT::i1, 0, 
/*2773*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2786*/          0, // EndSwitchType
/*2787*/        0, /*End of Scope*/
/*2788*/      /*Scope*/ 27, /*->2816*/
/*2789*/        OPC_CaptureGlueInput,
/*2790*/        OPC_RecordChild1, // #1 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*2791*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*2793*/        OPC_CheckPredicate, 16, // Predicate_si_load_local
/*2795*/        OPC_CheckType, MVT::v2i32,
/*2797*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2799*/        OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectDS64Bit4ByteAligned:$ #2 #3 #4
/*2802*/        OPC_EmitMergeInputChains1_0,
/*2803*/        OPC_EmitInteger, MVT::i1, 0, 
/*2806*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (SIld_local:v2i32 (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 16
                // Dst: (DS_READ2_B32:v2i32 ?:i32:$ptr, ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*2816*/      /*Scope*/ 78|128,2/*334*/, /*->3152*/
/*2818*/        OPC_RecordChild1, // #1 = $src_gpr
/*2819*/        OPC_Scope, 22|128,2/*278*/, /*->3100*/ // 2 children in Scope
/*2822*/          OPC_CheckChild1Type, MVT::i32,
/*2824*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2826*/          OPC_CheckPredicate, 1, // Predicate_load
/*2828*/          OPC_Scope, 44, /*->2874*/ // 6 children in Scope
/*2830*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*2832*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2853
/*2835*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2837*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2840*/              OPC_EmitMergeInputChains1_0,
/*2841*/              OPC_EmitInteger, MVT::i8, 3, 
/*2844*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 3:i8)
/*2853*/            /*SwitchType*/ 18, MVT::v4i32,// ->2873
/*2855*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2857*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2860*/              OPC_EmitMergeInputChains1_0,
/*2861*/              OPC_EmitInteger, MVT::i8, 3, 
/*2864*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 3:i8)
/*2873*/            0, // EndSwitchType
/*2874*/          /*Scope*/ 44, /*->2919*/
/*2875*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*2877*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2898
/*2880*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2882*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2885*/              OPC_EmitMergeInputChains1_0,
/*2886*/              OPC_EmitInteger, MVT::i8, 2, 
/*2889*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 2:i8)
/*2898*/            /*SwitchType*/ 18, MVT::v4i32,// ->2918
/*2900*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2902*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2905*/              OPC_EmitMergeInputChains1_0,
/*2906*/              OPC_EmitInteger, MVT::i8, 2, 
/*2909*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 2:i8)
/*2918*/            0, // EndSwitchType
/*2919*/          /*Scope*/ 44, /*->2964*/
/*2920*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*2922*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2943
/*2925*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2927*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2930*/              OPC_EmitMergeInputChains1_0,
/*2931*/              OPC_EmitInteger, MVT::i8, 1, 
/*2934*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 1:i8)
/*2943*/            /*SwitchType*/ 18, MVT::v4i32,// ->2963
/*2945*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2947*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2950*/              OPC_EmitMergeInputChains1_0,
/*2951*/              OPC_EmitInteger, MVT::i8, 1, 
/*2954*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 1:i8)
/*2963*/            0, // EndSwitchType
/*2964*/          /*Scope*/ 44, /*->3009*/
/*2965*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*2967*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2988
/*2970*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2972*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2975*/              OPC_EmitMergeInputChains1_0,
/*2976*/              OPC_EmitInteger, MVT::i8, 3, 
/*2979*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 3:i8)
/*2988*/            /*SwitchType*/ 18, MVT::v4i32,// ->3008
/*2990*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2992*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2995*/              OPC_EmitMergeInputChains1_0,
/*2996*/              OPC_EmitInteger, MVT::i8, 3, 
/*2999*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 3:i8)
/*3008*/            0, // EndSwitchType
/*3009*/          /*Scope*/ 44, /*->3054*/
/*3010*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*3012*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->3033
/*3015*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*3017*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3020*/              OPC_EmitMergeInputChains1_0,
/*3021*/              OPC_EmitInteger, MVT::i8, 2, 
/*3024*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 2:i8)
/*3033*/            /*SwitchType*/ 18, MVT::v4i32,// ->3053
/*3035*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*3037*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3040*/              OPC_EmitMergeInputChains1_0,
/*3041*/              OPC_EmitInteger, MVT::i8, 2, 
/*3044*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 2:i8)
/*3053*/            0, // EndSwitchType
/*3054*/          /*Scope*/ 44, /*->3099*/
/*3055*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*3057*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->3078
/*3060*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*3062*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3065*/              OPC_EmitMergeInputChains1_0,
/*3066*/              OPC_EmitInteger, MVT::i8, 1, 
/*3069*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 1:i8)
/*3078*/            /*SwitchType*/ 18, MVT::v4i32,// ->3098
/*3080*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*3082*/              OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3085*/              OPC_EmitMergeInputChains1_0,
/*3086*/              OPC_EmitInteger, MVT::i8, 1, 
/*3089*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 1:i8)
/*3098*/            0, // EndSwitchType
/*3099*/          0, /*End of Scope*/
/*3100*/        /*Scope*/ 50, /*->3151*/
/*3101*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*3103*/          OPC_CheckPredicate, 1, // Predicate_load
/*3105*/          OPC_CheckPredicate, 18, // Predicate_flat_load
/*3107*/          OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->3129
/*3110*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*3112*/            OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*3115*/            OPC_EmitMergeInputChains1_0,
/*3116*/            OPC_EmitInteger, MVT::i1, 0, 
/*3119*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:v2i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = -3
                    // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*3129*/          /*SwitchType*/ 19, MVT::v4i32,// ->3150
/*3131*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*3133*/            OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*3136*/            OPC_EmitMergeInputChains1_0,
/*3137*/            OPC_EmitInteger, MVT::i1, 0, 
/*3140*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 4/*#Ops*/, 2, 3, 5, 4, 
                    // Src: (ld:v4i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = -3
                    // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$vaddr, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*3150*/          0, // EndSwitchType
/*3151*/        0, /*End of Scope*/
/*3152*/      0, /*End of Scope*/
/*3153*/    /*SwitchOpcode*/ 88|128,12/*1624*/, TARGET_VAL(ISD::STORE),// ->4781
/*3157*/      OPC_RecordMemRef,
/*3158*/      OPC_RecordNode, // #0 = 'SIst_local' chained node
/*3159*/      OPC_Scope, 32, /*->3193*/ // 6 children in Scope
/*3161*/        OPC_CaptureGlueInput,
/*3162*/        OPC_RecordChild1, // #1 = $value
/*3163*/        OPC_CheckChild1Type, MVT::v2i32,
/*3165*/        OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*3166*/        OPC_CheckPredicate, 20, // Predicate_si_st_local
/*3168*/        OPC_CheckPredicate, 21, // Predicate_si_store_local
/*3170*/        OPC_CheckPredicate, 19, // Predicate_si_store_local_align8
/*3172*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3174*/        OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3177*/        OPC_EmitMergeInputChains1_0,
/*3178*/        OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3181*/        OPC_EmitInteger, MVT::i1, 0, 
/*3184*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    4/*#Ops*/, 3, 1, 5, 6, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>><<P:Predicate_si_store_local_align8>> - Complexity = 113
                // Dst: (DS_WRITE_B64 ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3193*/      /*Scope*/ 68|128,6/*836*/, /*->4031*/
/*3195*/        OPC_RecordChild1, // #1 = $vdata
/*3196*/        OPC_Scope, 107|128,2/*363*/, /*->3562*/ // 5 children in Scope
/*3199*/          OPC_CheckChild1Type, MVT::i32,
/*3201*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3202*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3204*/          OPC_Scope, 52, /*->3258*/ // 8 children in Scope
/*3206*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3208*/            OPC_Scope, 23, /*->3233*/ // 2 children in Scope
/*3210*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3212*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*3214*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3216*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3219*/              OPC_EmitMergeInputChains1_0,
/*3220*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3233*/            /*Scope*/ 23, /*->3257*/
/*3234*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3236*/              OPC_CheckPredicate, 25, // Predicate_truncstorei16_global
/*3238*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3240*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3243*/              OPC_EmitMergeInputChains1_0,
/*3244*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3257*/            0, /*End of Scope*/
/*3258*/          /*Scope*/ 23, /*->3282*/
/*3259*/            OPC_CheckPredicate, 27, // Predicate_store
/*3261*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3263*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3265*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3268*/            OPC_EmitMergeInputChains1_0,
/*3269*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3282*/          /*Scope*/ 68, /*->3351*/
/*3283*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3285*/            OPC_Scope, 31, /*->3318*/ // 2 children in Scope
/*3287*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3289*/              OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3291*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3293*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3296*/              OPC_EmitMergeInputChains1_0,
/*3297*/              OPC_EmitInteger, MVT::i1, 0, 
/*3300*/              OPC_EmitInteger, MVT::i1, 0, 
/*3303*/              OPC_EmitInteger, MVT::i1, 0, 
/*3306*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 27
                      // Dst: (BUFFER_STORE_BYTE_OFFSET ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3318*/            /*Scope*/ 31, /*->3350*/
/*3319*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3321*/              OPC_CheckPredicate, 9, // Predicate_truncstorei16_private
/*3323*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3325*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3328*/              OPC_EmitMergeInputChains1_0,
/*3329*/              OPC_EmitInteger, MVT::i1, 0, 
/*3332*/              OPC_EmitInteger, MVT::i1, 0, 
/*3335*/              OPC_EmitInteger, MVT::i1, 0, 
/*3338*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 27
                      // Dst: (BUFFER_STORE_SHORT_OFFSET ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3350*/            0, /*End of Scope*/
/*3351*/          /*Scope*/ 31, /*->3383*/
/*3352*/            OPC_CheckPredicate, 27, // Predicate_store
/*3354*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3356*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3358*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3361*/            OPC_EmitMergeInputChains1_0,
/*3362*/            OPC_EmitInteger, MVT::i1, 0, 
/*3365*/            OPC_EmitInteger, MVT::i1, 0, 
/*3368*/            OPC_EmitInteger, MVT::i1, 0, 
/*3371*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 27
                    // Dst: (BUFFER_STORE_DWORD_OFFSET ?:i32:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3383*/          /*Scope*/ 50, /*->3434*/
/*3384*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3386*/            OPC_Scope, 22, /*->3410*/ // 2 children in Scope
/*3388*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3390*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*3392*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3394*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3397*/              OPC_EmitMergeInputChains1_0,
/*3398*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_BYTE_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3410*/            /*Scope*/ 22, /*->3433*/
/*3411*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3413*/              OPC_CheckPredicate, 25, // Predicate_truncstorei16_global
/*3415*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3417*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3420*/              OPC_EmitMergeInputChains1_0,
/*3421*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_SHORT_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3433*/            0, /*End of Scope*/
/*3434*/          /*Scope*/ 22, /*->3457*/
/*3435*/            OPC_CheckPredicate, 27, // Predicate_store
/*3437*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3439*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3441*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3444*/            OPC_EmitMergeInputChains1_0,
/*3445*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORD_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3457*/          /*Scope*/ 70, /*->3528*/
/*3458*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3460*/            OPC_Scope, 32, /*->3494*/ // 2 children in Scope
/*3462*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3464*/              OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3466*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3468*/              OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*3471*/              OPC_EmitMergeInputChains1_0,
/*3472*/              OPC_EmitInteger, MVT::i1, 0, 
/*3475*/              OPC_EmitInteger, MVT::i1, 0, 
/*3478*/              OPC_EmitInteger, MVT::i1, 0, 
/*3481*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3494*/            /*Scope*/ 32, /*->3527*/
/*3495*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3497*/              OPC_CheckPredicate, 9, // Predicate_truncstorei16_private
/*3499*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3501*/              OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*3504*/              OPC_EmitMergeInputChains1_0,
/*3505*/              OPC_EmitInteger, MVT::i1, 0, 
/*3508*/              OPC_EmitInteger, MVT::i1, 0, 
/*3511*/              OPC_EmitInteger, MVT::i1, 0, 
/*3514*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3527*/            0, /*End of Scope*/
/*3528*/          /*Scope*/ 32, /*->3561*/
/*3529*/            OPC_CheckPredicate, 27, // Predicate_store
/*3531*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3533*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3535*/            OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*3538*/            OPC_EmitMergeInputChains1_0,
/*3539*/            OPC_EmitInteger, MVT::i1, 0, 
/*3542*/            OPC_EmitInteger, MVT::i1, 0, 
/*3545*/            OPC_EmitInteger, MVT::i1, 0, 
/*3548*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORD_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3561*/          0, /*End of Scope*/
/*3562*/        /*Scope*/ 113, /*->3676*/
/*3563*/          OPC_CheckChild1Type, MVT::v2i32,
/*3565*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3566*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3568*/          OPC_CheckPredicate, 27, // Predicate_store
/*3570*/          OPC_Scope, 21, /*->3593*/ // 4 children in Scope
/*3572*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3574*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3576*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3579*/            OPC_EmitMergeInputChains1_0,
/*3580*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3593*/          /*Scope*/ 29, /*->3623*/
/*3594*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3596*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3598*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3601*/            OPC_EmitMergeInputChains1_0,
/*3602*/            OPC_EmitInteger, MVT::i1, 0, 
/*3605*/            OPC_EmitInteger, MVT::i1, 0, 
/*3608*/            OPC_EmitInteger, MVT::i1, 0, 
/*3611*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st v2i32:v2i32:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 27
                    // Dst: (BUFFER_STORE_DWORDX2_OFFSET ?:v2i32:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3623*/          /*Scope*/ 20, /*->3644*/
/*3624*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3626*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3628*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3631*/            OPC_EmitMergeInputChains1_0,
/*3632*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st v2i32:v2i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORDX2_OFFSET v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3644*/          /*Scope*/ 30, /*->3675*/
/*3645*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3647*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3649*/            OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*3652*/            OPC_EmitMergeInputChains1_0,
/*3653*/            OPC_EmitInteger, MVT::i1, 0, 
/*3656*/            OPC_EmitInteger, MVT::i1, 0, 
/*3659*/            OPC_EmitInteger, MVT::i1, 0, 
/*3662*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v2i32:v2i32:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX2_OFFEN ?:v2i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3675*/          0, /*End of Scope*/
/*3676*/        /*Scope*/ 48, /*->3725*/
/*3677*/          OPC_CheckChild1Type, MVT::Untyped,
/*3679*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3680*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3682*/          OPC_CheckPredicate, 27, // Predicate_store
/*3684*/          OPC_CheckPredicate, 25, // Predicate_global_store
/*3686*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3688*/          OPC_Scope, 17, /*->3707*/ // 2 children in Scope
/*3690*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3693*/            OPC_EmitMergeInputChains1_0,
/*3694*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX3_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st untyped:Untyped:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX3_ADDR64 untyped:Untyped:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3707*/          /*Scope*/ 16, /*->3724*/
/*3708*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3711*/            OPC_EmitMergeInputChains1_0,
/*3712*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX3_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st untyped:Untyped:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORDX3_OFFSET untyped:Untyped:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3724*/          0, /*End of Scope*/
/*3725*/        /*Scope*/ 113, /*->3839*/
/*3726*/          OPC_CheckChild1Type, MVT::v4i32,
/*3728*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3729*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3731*/          OPC_CheckPredicate, 27, // Predicate_store
/*3733*/          OPC_Scope, 21, /*->3756*/ // 4 children in Scope
/*3735*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3737*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3739*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3742*/            OPC_EmitMergeInputChains1_0,
/*3743*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3756*/          /*Scope*/ 29, /*->3786*/
/*3757*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3759*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3761*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3764*/            OPC_EmitMergeInputChains1_0,
/*3765*/            OPC_EmitInteger, MVT::i1, 0, 
/*3768*/            OPC_EmitInteger, MVT::i1, 0, 
/*3771*/            OPC_EmitInteger, MVT::i1, 0, 
/*3774*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st v4i32:v4i32:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 27
                    // Dst: (BUFFER_STORE_DWORDX4_OFFSET ?:v4i32:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3786*/          /*Scope*/ 20, /*->3807*/
/*3787*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3789*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3791*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3794*/            OPC_EmitMergeInputChains1_0,
/*3795*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st v4i32:v4i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORDX4_OFFSET v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3807*/          /*Scope*/ 30, /*->3838*/
/*3808*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3810*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3812*/            OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*3815*/            OPC_EmitMergeInputChains1_0,
/*3816*/            OPC_EmitInteger, MVT::i1, 0, 
/*3819*/            OPC_EmitInteger, MVT::i1, 0, 
/*3822*/            OPC_EmitInteger, MVT::i1, 0, 
/*3825*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v4i32:v4i32:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX4_OFFEN ?:v4i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3838*/          0, /*End of Scope*/
/*3839*/        /*Scope*/ 61|128,1/*189*/, /*->4030*/
/*3841*/          OPC_CheckChild1Type, MVT::i16,
/*3843*/          OPC_RecordChild2, // #2 = $MUBUFScratchOffset:srsrc:soffset:offset
/*3844*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3846*/          OPC_Scope, 33, /*->3881*/ // 6 children in Scope
/*3848*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3850*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3852*/            OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3854*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3856*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3859*/            OPC_EmitMergeInputChains1_0,
/*3860*/            OPC_EmitInteger, MVT::i1, 0, 
/*3863*/            OPC_EmitInteger, MVT::i1, 0, 
/*3866*/            OPC_EmitInteger, MVT::i1, 0, 
/*3869*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 27
                    // Dst: (BUFFER_STORE_BYTE_OFFSET ?:i16:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3881*/          /*Scope*/ 31, /*->3913*/
/*3882*/            OPC_CheckPredicate, 27, // Predicate_store
/*3884*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3886*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3888*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFScratchOffset:$ #3 #4 #5
/*3891*/            OPC_EmitMergeInputChains1_0,
/*3892*/            OPC_EmitInteger, MVT::i1, 0, 
/*3895*/            OPC_EmitInteger, MVT::i1, 0, 
/*3898*/            OPC_EmitInteger, MVT::i1, 0, 
/*3901*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$value, (MUBUFScratchOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 27
                    // Dst: (BUFFER_STORE_SHORT_OFFSET ?:i16:$value, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3913*/          /*Scope*/ 24, /*->3938*/
/*3914*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3916*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3918*/            OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*3920*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3922*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3925*/            OPC_EmitMergeInputChains1_0,
/*3926*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                    // Dst: (BUFFER_STORE_BYTE_OFFSET ?:i16:$vdata, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*3938*/          /*Scope*/ 22, /*->3961*/
/*3939*/            OPC_CheckPredicate, 27, // Predicate_store
/*3941*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3943*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3945*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3948*/            OPC_EmitMergeInputChains1_0,
/*3949*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_SHORT_OFFSET ?:i16:$vdata, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*3961*/          /*Scope*/ 34, /*->3996*/
/*3962*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3964*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3966*/            OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3968*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3970*/            OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*3973*/            OPC_EmitMergeInputChains1_0,
/*3974*/            OPC_EmitInteger, MVT::i1, 0, 
/*3977*/            OPC_EmitInteger, MVT::i1, 0, 
/*3980*/            OPC_EmitInteger, MVT::i1, 0, 
/*3983*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i16:i16:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i16:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3996*/          /*Scope*/ 32, /*->4029*/
/*3997*/            OPC_CheckPredicate, 27, // Predicate_store
/*3999*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*4001*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4003*/            OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectMUBUFScratchOffen:$ #3 #4 #5 #6
/*4006*/            OPC_EmitMergeInputChains1_0,
/*4007*/            OPC_EmitInteger, MVT::i1, 0, 
/*4010*/            OPC_EmitInteger, MVT::i1, 0, 
/*4013*/            OPC_EmitInteger, MVT::i1, 0, 
/*4016*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i16:i16:$value, (MUBUFScratchOffen:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i16:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4029*/          0, /*End of Scope*/
/*4030*/        0, /*End of Scope*/
/*4031*/      /*Scope*/ 51, /*->4083*/
/*4032*/        OPC_CaptureGlueInput,
/*4033*/        OPC_RecordChild1, // #1 = $value
/*4034*/        OPC_CheckChild1Type, MVT::v2i32,
/*4036*/        OPC_RecordChild2, // #2 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*4037*/        OPC_CheckPredicate, 20, // Predicate_si_st_local
/*4039*/        OPC_CheckPredicate, 21, // Predicate_si_store_local
/*4041*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4043*/        OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectDS64Bit4ByteAligned:$ #3 #4 #5
/*4046*/        OPC_EmitMergeInputChains1_0,
/*4047*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*4050*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7
/*4058*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*4061*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 1, 8,  // Results = #9
/*4069*/        OPC_EmitInteger, MVT::i1, 0, 
/*4072*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    6/*#Ops*/, 3, 7, 9, 4, 5, 10, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 16
                // Dst: (DS_WRITE2_B32 ?:i32:$ptr, (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub0:i32), (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub1:i32), ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*4083*/      /*Scope*/ 28, /*->4112*/
/*4084*/        OPC_RecordChild1, // #1 = $val
/*4085*/        OPC_CheckChild1Type, MVT::i32,
/*4087*/        OPC_RecordChild2, // #2 = $addr
/*4088*/        OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4090*/        OPC_CheckPredicate, 27, // Predicate_store
/*4092*/        OPC_CheckPredicate, 9, // Predicate_store_private
/*4094*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*4096*/        OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectADDRIndirect:$addr #3 #4
/*4099*/        OPC_EmitMergeInputChains1_0,
/*4100*/        OPC_EmitInteger, MVT::i32, 0, 
/*4103*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 1, 3, 4, 5, 
                // Src: (st i32:i32:$val, ADDRIndirect:iPTR:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 13
                // Dst: (R600_RegisterStore i32:i32:$val, FRAMEri:iPTR:$addr, 0:i32)
/*4112*/      /*Scope*/ 19|128,1/*147*/, /*->4261*/
/*4114*/        OPC_CaptureGlueInput,
/*4115*/        OPC_RecordChild1, // #1 = $value
/*4116*/        OPC_Scope, 84, /*->4202*/ // 2 children in Scope
/*4118*/          OPC_CheckChild1Type, MVT::i32,
/*4120*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*4121*/          OPC_CheckPredicate, 20, // Predicate_si_st_local
/*4123*/          OPC_Scope, 52, /*->4177*/ // 2 children in Scope
/*4125*/            OPC_CheckPredicate, 23, // Predicate_si_truncstore_local
/*4127*/            OPC_Scope, 23, /*->4152*/ // 2 children in Scope
/*4129*/              OPC_CheckPredicate, 24, // Predicate_si_truncstore_local_i8
/*4131*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4133*/              OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*4136*/              OPC_EmitMergeInputChains1_0,
/*4137*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4140*/              OPC_EmitInteger, MVT::i1, 0, 
/*4143*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                      // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4152*/            /*Scope*/ 23, /*->4176*/
/*4153*/              OPC_CheckPredicate, 26, // Predicate_si_truncstore_local_i16
/*4155*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4157*/              OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*4160*/              OPC_EmitMergeInputChains1_0,
/*4161*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4164*/              OPC_EmitInteger, MVT::i1, 0, 
/*4167*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i16>> - Complexity = 13
                      // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4176*/            0, /*End of Scope*/
/*4177*/          /*Scope*/ 23, /*->4201*/
/*4178*/            OPC_CheckPredicate, 21, // Predicate_si_store_local
/*4180*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4182*/            OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*4185*/            OPC_EmitMergeInputChains1_0,
/*4186*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4189*/            OPC_EmitInteger, MVT::i1, 0, 
/*4192*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4201*/          0, /*End of Scope*/
/*4202*/        /*Scope*/ 57, /*->4260*/
/*4203*/          OPC_CheckChild1Type, MVT::i16,
/*4205*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*4206*/          OPC_CheckPredicate, 20, // Predicate_si_st_local
/*4208*/          OPC_Scope, 25, /*->4235*/ // 2 children in Scope
/*4210*/            OPC_CheckPredicate, 23, // Predicate_si_truncstore_local
/*4212*/            OPC_CheckPredicate, 24, // Predicate_si_truncstore_local_i8
/*4214*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4216*/            OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*4219*/            OPC_EmitMergeInputChains1_0,
/*4220*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4223*/            OPC_EmitInteger, MVT::i1, 0, 
/*4226*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i16:i16:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                    // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i16:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4235*/          /*Scope*/ 23, /*->4259*/
/*4236*/            OPC_CheckPredicate, 21, // Predicate_si_store_local
/*4238*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4240*/            OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*4243*/            OPC_EmitMergeInputChains1_0,
/*4244*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4247*/            OPC_EmitInteger, MVT::i1, 0, 
/*4250*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i16:i16:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i16:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4259*/          0, /*End of Scope*/
/*4260*/        0, /*End of Scope*/
/*4261*/      /*Scope*/ 5|128,4/*517*/, /*->4780*/
/*4263*/        OPC_RecordChild1, // #1 = $src1
/*4264*/        OPC_Scope, 60|128,2/*316*/, /*->4583*/ // 4 children in Scope
/*4267*/          OPC_CheckChild1Type, MVT::i32,
/*4269*/          OPC_RecordChild2, // #2 = $src0
/*4270*/          OPC_Scope, 99|128,1/*227*/, /*->4500*/ // 2 children in Scope
/*4273*/            OPC_CheckChild2Type, MVT::i32,
/*4275*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4277*/            OPC_Scope, 60, /*->4339*/ // 3 children in Scope
/*4279*/              OPC_CheckPredicate, 27, // Predicate_store
/*4281*/              OPC_CheckPredicate, 17, // Predicate_local_store
/*4283*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4285*/              OPC_EmitMergeInputChains1_0,
/*4286*/              OPC_EmitInteger, MVT::i32, 0, 
/*4289*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4301*/              OPC_EmitInteger, MVT::i32, 0, 
/*4304*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4316*/              OPC_EmitInteger, MVT::i32, 1, 
/*4319*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4322*/              OPC_EmitInteger, MVT::i32, 0, 
/*4325*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                      // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*4339*/            /*Scope*/ 126, /*->4466*/
/*4340*/              OPC_CheckPredicate, 23, // Predicate_truncstore
/*4342*/              OPC_Scope, 60, /*->4404*/ // 2 children in Scope
/*4344*/                OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*4346*/                OPC_CheckPredicate, 17, // Predicate_truncstorei8_local
/*4348*/                OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4350*/                OPC_EmitMergeInputChains1_0,
/*4351*/                OPC_EmitInteger, MVT::i32, 0, 
/*4354*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4366*/                OPC_EmitInteger, MVT::i32, 0, 
/*4369*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4381*/                OPC_EmitInteger, MVT::i32, 1, 
/*4384*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4387*/                OPC_EmitInteger, MVT::i32, 0, 
/*4390*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                        // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*4404*/              /*Scope*/ 60, /*->4465*/
/*4405*/                OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*4407*/                OPC_CheckPredicate, 17, // Predicate_truncstorei16_local
/*4409*/                OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4411*/                OPC_EmitMergeInputChains1_0,
/*4412*/                OPC_EmitInteger, MVT::i32, 0, 
/*4415*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4427*/                OPC_EmitInteger, MVT::i32, 0, 
/*4430*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4442*/                OPC_EmitInteger, MVT::i32, 1, 
/*4445*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4448*/                OPC_EmitInteger, MVT::i32, 0, 
/*4451*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                        // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*4465*/              0, /*End of Scope*/
/*4466*/            /*Scope*/ 32, /*->4499*/
/*4467*/              OPC_CheckPredicate, 27, // Predicate_store
/*4469*/              OPC_CheckPredicate, 25, // Predicate_global_store
/*4471*/              OPC_Scope, 10, /*->4483*/ // 2 children in Scope
/*4473*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*4475*/                OPC_EmitMergeInputChains1_0,
/*4476*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                            2/*#Ops*/, 1, 2, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*4483*/              /*Scope*/ 14, /*->4498*/
/*4484*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4486*/                OPC_EmitMergeInputChains1_0,
/*4487*/                OPC_EmitInteger, MVT::i32, 0, 
/*4490*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            3/*#Ops*/, 1, 2, 3, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*4498*/              0, /*End of Scope*/
/*4499*/            0, /*End of Scope*/
/*4500*/          /*Scope*/ 81, /*->4582*/
/*4501*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4503*/            OPC_Scope, 52, /*->4557*/ // 2 children in Scope
/*4505*/              OPC_CheckPredicate, 23, // Predicate_truncstore
/*4507*/              OPC_Scope, 23, /*->4532*/ // 2 children in Scope
/*4509*/                OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*4511*/                OPC_CheckPredicate, 28, // Predicate_flat_truncstorei8
/*4513*/                OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4515*/                OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatAtomic:$ #3 #4 #5
/*4518*/                OPC_EmitMergeInputChains1_0,
/*4519*/                OPC_EmitInteger, MVT::i1, 0, 
/*4522*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 3, 1, 4, 6, 5, 
                        // Src: (st i32:i32:$data, (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_flat_truncstorei8>> - Complexity = -3
                        // Dst: (FLAT_STORE_BYTE ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4532*/              /*Scope*/ 23, /*->4556*/
/*4533*/                OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*4535*/                OPC_CheckPredicate, 28, // Predicate_flat_truncstorei16
/*4537*/                OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4539*/                OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatAtomic:$ #3 #4 #5
/*4542*/                OPC_EmitMergeInputChains1_0,
/*4543*/                OPC_EmitInteger, MVT::i1, 0, 
/*4546*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 3, 1, 4, 6, 5, 
                        // Src: (st i32:i32:$data, (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_flat_truncstorei16>> - Complexity = -3
                        // Dst: (FLAT_STORE_SHORT ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4556*/              0, /*End of Scope*/
/*4557*/            /*Scope*/ 23, /*->4581*/
/*4558*/              OPC_CheckPredicate, 27, // Predicate_store
/*4560*/              OPC_CheckPredicate, 28, // Predicate_flat_store
/*4562*/              OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4564*/              OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatAtomic:$ #3 #4 #5
/*4567*/              OPC_EmitMergeInputChains1_0,
/*4568*/              OPC_EmitInteger, MVT::i1, 0, 
/*4571*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 3, 1, 4, 6, 5, 
                      // Src: (st i32:i32:$data, (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = -3
                      // Dst: (FLAT_STORE_DWORD ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4581*/            0, /*End of Scope*/
/*4582*/          0, /*End of Scope*/
/*4583*/        /*Scope*/ 68, /*->4652*/
/*4584*/          OPC_CheckChild1Type, MVT::v2i32,
/*4586*/          OPC_RecordChild2, // #2 = $index_gpr
/*4587*/          OPC_Scope, 36, /*->4625*/ // 2 children in Scope
/*4589*/            OPC_CheckChild2Type, MVT::i32,
/*4591*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4593*/            OPC_CheckPredicate, 27, // Predicate_store
/*4595*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*4597*/            OPC_Scope, 10, /*->4609*/ // 2 children in Scope
/*4599*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*4601*/              OPC_EmitMergeInputChains1_0,
/*4602*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                          2/*#Ops*/, 1, 2, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*4609*/            /*Scope*/ 14, /*->4624*/
/*4610*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4612*/              OPC_EmitMergeInputChains1_0,
/*4613*/              OPC_EmitInteger, MVT::i32, 0, 
/*4616*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*4624*/            0, /*End of Scope*/
/*4625*/          /*Scope*/ 25, /*->4651*/
/*4626*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4628*/            OPC_CheckPredicate, 27, // Predicate_store
/*4630*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4632*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4634*/            OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatAtomic:$ #3 #4 #5
/*4637*/            OPC_EmitMergeInputChains1_0,
/*4638*/            OPC_EmitInteger, MVT::i1, 0, 
/*4641*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 1, 4, 6, 5, 
                    // Src: (st v2i32:v2i32:$data, (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = -3
                    // Dst: (FLAT_STORE_DWORDX2 ?:i64:$vaddr, ?:v2i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4651*/          0, /*End of Scope*/
/*4652*/        /*Scope*/ 68, /*->4721*/
/*4653*/          OPC_CheckChild1Type, MVT::v4i32,
/*4655*/          OPC_RecordChild2, // #2 = $index_gpr
/*4656*/          OPC_Scope, 36, /*->4694*/ // 2 children in Scope
/*4658*/            OPC_CheckChild2Type, MVT::i32,
/*4660*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4662*/            OPC_CheckPredicate, 27, // Predicate_store
/*4664*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*4666*/            OPC_Scope, 10, /*->4678*/ // 2 children in Scope
/*4668*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*4670*/              OPC_EmitMergeInputChains1_0,
/*4671*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                          2/*#Ops*/, 1, 2, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*4678*/            /*Scope*/ 14, /*->4693*/
/*4679*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4681*/              OPC_EmitMergeInputChains1_0,
/*4682*/              OPC_EmitInteger, MVT::i32, 0, 
/*4685*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*4693*/            0, /*End of Scope*/
/*4694*/          /*Scope*/ 25, /*->4720*/
/*4695*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4697*/            OPC_CheckPredicate, 27, // Predicate_store
/*4699*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4701*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4703*/            OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatAtomic:$ #3 #4 #5
/*4706*/            OPC_EmitMergeInputChains1_0,
/*4707*/            OPC_EmitInteger, MVT::i1, 0, 
/*4710*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 1, 4, 6, 5, 
                    // Src: (st v4i32:v4i32:$data, (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = -3
                    // Dst: (FLAT_STORE_DWORDX4 ?:i64:$vaddr, ?:v4i32:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4720*/          0, /*End of Scope*/
/*4721*/        /*Scope*/ 57, /*->4779*/
/*4722*/          OPC_CheckChild1Type, MVT::i16,
/*4724*/          OPC_RecordChild2, // #2 = $FLATAtomic:vaddr:offset:slc
/*4725*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4727*/          OPC_Scope, 25, /*->4754*/ // 2 children in Scope
/*4729*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*4731*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*4733*/            OPC_CheckPredicate, 28, // Predicate_flat_truncstorei8
/*4735*/            OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4737*/            OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatAtomic:$ #3 #4 #5
/*4740*/            OPC_EmitMergeInputChains1_0,
/*4741*/            OPC_EmitInteger, MVT::i1, 0, 
/*4744*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 1, 4, 6, 5, 
                    // Src: (st i16:i16:$data, (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_flat_truncstorei8>> - Complexity = -3
                    // Dst: (FLAT_STORE_BYTE ?:i64:$vaddr, ?:i16:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4754*/          /*Scope*/ 23, /*->4778*/
/*4755*/            OPC_CheckPredicate, 27, // Predicate_store
/*4757*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4759*/            OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4761*/            OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectFlatAtomic:$ #3 #4 #5
/*4764*/            OPC_EmitMergeInputChains1_0,
/*4765*/            OPC_EmitInteger, MVT::i1, 0, 
/*4768*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 1, 4, 6, 5, 
                    // Src: (st i16:i16:$data, (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = -3
                    // Dst: (FLAT_STORE_SHORT ?:i64:$vaddr, ?:i16:$data, ?:i16:$offset, 0:i1, ?:i1:$slc)
/*4778*/          0, /*End of Scope*/
/*4779*/        0, /*End of Scope*/
/*4780*/      0, /*End of Scope*/
/*4781*/    /*SwitchOpcode*/ 101|128,69|128,3/*58085*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->62871
/*4786*/      OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*4787*/      OPC_Scope, 53|128,5/*693*/, /*->5483*/ // 96 children in Scope
/*4790*/        OPC_CheckChild1Integer, 27|128,48/*6171*/, 
/*4793*/        OPC_RecordChild2, // #1 = $rsrc
/*4794*/        OPC_CheckChild2Type, MVT::v4i32,
/*4796*/        OPC_Scope, 72, /*->4870*/ // 4 children in Scope
/*4798*/          OPC_MoveChild3,
/*4799*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4802*/          OPC_CheckType, MVT::i32,
/*4804*/          OPC_MoveParent,
/*4805*/          OPC_RecordChild4, // #2 = $soffset
/*4806*/          OPC_RecordChild5, // #3 = $offset
/*4807*/          OPC_MoveChild5,
/*4808*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4811*/          OPC_MoveParent,
/*4812*/          OPC_MoveChild6,
/*4813*/          OPC_CheckInteger, 0, 
/*4815*/          OPC_MoveParent,
/*4816*/          OPC_MoveChild7,
/*4817*/          OPC_CheckInteger, 0, 
/*4819*/          OPC_MoveParent,
/*4820*/          OPC_MoveChild, 8,
/*4822*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4825*/          OPC_RecordNode, // #4 = $glc
/*4826*/          OPC_MoveParent,
/*4827*/          OPC_MoveChild, 9,
/*4829*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4832*/          OPC_RecordNode, // #5 = $slc
/*4833*/          OPC_MoveParent,
/*4834*/          OPC_MoveChild, 10,
/*4836*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4839*/          OPC_RecordNode, // #6 = $tfe
/*4840*/          OPC_MoveParent,
/*4841*/          OPC_CheckType, MVT::i32,
/*4843*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4845*/          OPC_EmitMergeInputChains1_0,
/*4846*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4849*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4852*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4855*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4858*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                      MVT::i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 6171:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4870*/        /*Scope*/ 76|128,1/*204*/, /*->5076*/
/*4872*/          OPC_RecordChild3, // #2 = $vaddr
/*4873*/          OPC_Scope, 2|128,1/*130*/, /*->5006*/ // 2 children in Scope
/*4876*/            OPC_CheckChild3Type, MVT::i32,
/*4878*/            OPC_RecordChild4, // #3 = $soffset
/*4879*/            OPC_RecordChild5, // #4 = $offset
/*4880*/            OPC_MoveChild5,
/*4881*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4884*/            OPC_MoveParent,
/*4885*/            OPC_MoveChild6,
/*4886*/            OPC_Scope, 58, /*->4946*/ // 2 children in Scope
/*4888*/              OPC_CheckInteger, 1, 
/*4890*/              OPC_MoveParent,
/*4891*/              OPC_MoveChild7,
/*4892*/              OPC_CheckInteger, 0, 
/*4894*/              OPC_MoveParent,
/*4895*/              OPC_MoveChild, 8,
/*4897*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4900*/              OPC_RecordNode, // #5 = $glc
/*4901*/              OPC_MoveParent,
/*4902*/              OPC_MoveChild, 9,
/*4904*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4907*/              OPC_RecordNode, // #6 = $slc
/*4908*/              OPC_MoveParent,
/*4909*/              OPC_MoveChild, 10,
/*4911*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4914*/              OPC_RecordNode, // #7 = $tfe
/*4915*/              OPC_MoveParent,
/*4916*/              OPC_CheckType, MVT::i32,
/*4918*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4920*/              OPC_EmitMergeInputChains1_0,
/*4921*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4924*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4927*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4930*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4933*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                          MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6171:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4946*/            /*Scope*/ 58, /*->5005*/
/*4947*/              OPC_CheckInteger, 0, 
/*4949*/              OPC_MoveParent,
/*4950*/              OPC_MoveChild7,
/*4951*/              OPC_CheckInteger, 1, 
/*4953*/              OPC_MoveParent,
/*4954*/              OPC_MoveChild, 8,
/*4956*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4959*/              OPC_RecordNode, // #5 = $glc
/*4960*/              OPC_MoveParent,
/*4961*/              OPC_MoveChild, 9,
/*4963*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4966*/              OPC_RecordNode, // #6 = $slc
/*4967*/              OPC_MoveParent,
/*4968*/              OPC_MoveChild, 10,
/*4970*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4973*/              OPC_RecordNode, // #7 = $tfe
/*4974*/              OPC_MoveParent,
/*4975*/              OPC_CheckType, MVT::i32,
/*4977*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4979*/              OPC_EmitMergeInputChains1_0,
/*4980*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4983*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4986*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4989*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4992*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                          MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6171:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5005*/            0, /*End of Scope*/
/*5006*/          /*Scope*/ 68, /*->5075*/
/*5007*/            OPC_CheckChild3Type, MVT::v2i32,
/*5009*/            OPC_RecordChild4, // #3 = $soffset
/*5010*/            OPC_RecordChild5, // #4 = $offset
/*5011*/            OPC_MoveChild5,
/*5012*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5015*/            OPC_MoveParent,
/*5016*/            OPC_MoveChild6,
/*5017*/            OPC_CheckInteger, 1, 
/*5019*/            OPC_MoveParent,
/*5020*/            OPC_MoveChild7,
/*5021*/            OPC_CheckInteger, 1, 
/*5023*/            OPC_MoveParent,
/*5024*/            OPC_MoveChild, 8,
/*5026*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5029*/            OPC_RecordNode, // #5 = $glc
/*5030*/            OPC_MoveParent,
/*5031*/            OPC_MoveChild, 9,
/*5033*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5036*/            OPC_RecordNode, // #6 = $slc
/*5037*/            OPC_MoveParent,
/*5038*/            OPC_MoveChild, 10,
/*5040*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5043*/            OPC_RecordNode, // #7 = $tfe
/*5044*/            OPC_MoveParent,
/*5045*/            OPC_CheckType, MVT::i32,
/*5047*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5049*/            OPC_EmitMergeInputChains1_0,
/*5050*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5053*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5056*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5059*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5062*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:i32 6171:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5075*/          0, /*End of Scope*/
/*5076*/        /*Scope*/ 103, /*->5180*/
/*5077*/          OPC_MoveChild3,
/*5078*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5081*/          OPC_CheckType, MVT::i32,
/*5083*/          OPC_MoveParent,
/*5084*/          OPC_RecordChild4, // #2 = $soffset
/*5085*/          OPC_RecordChild5, // #3 = $offset
/*5086*/          OPC_MoveChild5,
/*5087*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5090*/          OPC_MoveParent,
/*5091*/          OPC_MoveChild6,
/*5092*/          OPC_CheckInteger, 0, 
/*5094*/          OPC_MoveParent,
/*5095*/          OPC_MoveChild7,
/*5096*/          OPC_CheckInteger, 0, 
/*5098*/          OPC_MoveParent,
/*5099*/          OPC_MoveChild, 8,
/*5101*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5104*/          OPC_RecordNode, // #4 = $glc
/*5105*/          OPC_MoveParent,
/*5106*/          OPC_MoveChild, 9,
/*5108*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5111*/          OPC_RecordNode, // #5 = $slc
/*5112*/          OPC_MoveParent,
/*5113*/          OPC_MoveChild, 10,
/*5115*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5118*/          OPC_RecordNode, // #6 = $tfe
/*5119*/          OPC_MoveParent,
/*5120*/          OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->5150
/*5123*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5125*/            OPC_EmitMergeInputChains1_0,
/*5126*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*5129*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5132*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5135*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5138*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        MVT::v2i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 6171:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5150*/          /*SwitchType*/ 27, MVT::v4i32,// ->5179
/*5152*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5154*/            OPC_EmitMergeInputChains1_0,
/*5155*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*5158*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5161*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5164*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5167*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        MVT::v4i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 6171:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5179*/          0, // EndSwitchType
/*5180*/        /*Scope*/ 44|128,2/*300*/, /*->5482*/
/*5182*/          OPC_RecordChild3, // #2 = $vaddr
/*5183*/          OPC_Scope, 66|128,1/*194*/, /*->5380*/ // 2 children in Scope
/*5186*/            OPC_CheckChild3Type, MVT::i32,
/*5188*/            OPC_RecordChild4, // #3 = $soffset
/*5189*/            OPC_RecordChild5, // #4 = $offset
/*5190*/            OPC_MoveChild5,
/*5191*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5194*/            OPC_MoveParent,
/*5195*/            OPC_MoveChild6,
/*5196*/            OPC_Scope, 90, /*->5288*/ // 2 children in Scope
/*5198*/              OPC_CheckInteger, 1, 
/*5200*/              OPC_MoveParent,
/*5201*/              OPC_MoveChild7,
/*5202*/              OPC_CheckInteger, 0, 
/*5204*/              OPC_MoveParent,
/*5205*/              OPC_MoveChild, 8,
/*5207*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5210*/              OPC_RecordNode, // #5 = $glc
/*5211*/              OPC_MoveParent,
/*5212*/              OPC_MoveChild, 9,
/*5214*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5217*/              OPC_RecordNode, // #6 = $slc
/*5218*/              OPC_MoveParent,
/*5219*/              OPC_MoveChild, 10,
/*5221*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5224*/              OPC_RecordNode, // #7 = $tfe
/*5225*/              OPC_MoveParent,
/*5226*/              OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->5257
/*5229*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5231*/                OPC_EmitMergeInputChains1_0,
/*5232*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5235*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5238*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5241*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5244*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6171:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5257*/              /*SwitchType*/ 28, MVT::v4i32,// ->5287
/*5259*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5261*/                OPC_EmitMergeInputChains1_0,
/*5262*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5265*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5268*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5271*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5274*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6171:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5287*/              0, // EndSwitchType
/*5288*/            /*Scope*/ 90, /*->5379*/
/*5289*/              OPC_CheckInteger, 0, 
/*5291*/              OPC_MoveParent,
/*5292*/              OPC_MoveChild7,
/*5293*/              OPC_CheckInteger, 1, 
/*5295*/              OPC_MoveParent,
/*5296*/              OPC_MoveChild, 8,
/*5298*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5301*/              OPC_RecordNode, // #5 = $glc
/*5302*/              OPC_MoveParent,
/*5303*/              OPC_MoveChild, 9,
/*5305*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5308*/              OPC_RecordNode, // #6 = $slc
/*5309*/              OPC_MoveParent,
/*5310*/              OPC_MoveChild, 10,
/*5312*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5315*/              OPC_RecordNode, // #7 = $tfe
/*5316*/              OPC_MoveParent,
/*5317*/              OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->5348
/*5320*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5322*/                OPC_EmitMergeInputChains1_0,
/*5323*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5326*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5329*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5332*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5335*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6171:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5348*/              /*SwitchType*/ 28, MVT::v4i32,// ->5378
/*5350*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5352*/                OPC_EmitMergeInputChains1_0,
/*5353*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5356*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5359*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5362*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5365*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6171:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5378*/              0, // EndSwitchType
/*5379*/            0, /*End of Scope*/
/*5380*/          /*Scope*/ 100, /*->5481*/
/*5381*/            OPC_CheckChild3Type, MVT::v2i32,
/*5383*/            OPC_RecordChild4, // #3 = $soffset
/*5384*/            OPC_RecordChild5, // #4 = $offset
/*5385*/            OPC_MoveChild5,
/*5386*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5389*/            OPC_MoveParent,
/*5390*/            OPC_MoveChild6,
/*5391*/            OPC_CheckInteger, 1, 
/*5393*/            OPC_MoveParent,
/*5394*/            OPC_MoveChild7,
/*5395*/            OPC_CheckInteger, 1, 
/*5397*/            OPC_MoveParent,
/*5398*/            OPC_MoveChild, 8,
/*5400*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5403*/            OPC_RecordNode, // #5 = $glc
/*5404*/            OPC_MoveParent,
/*5405*/            OPC_MoveChild, 9,
/*5407*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5410*/            OPC_RecordNode, // #6 = $slc
/*5411*/            OPC_MoveParent,
/*5412*/            OPC_MoveChild, 10,
/*5414*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5417*/            OPC_RecordNode, // #7 = $tfe
/*5418*/            OPC_MoveParent,
/*5419*/            OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->5450
/*5422*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5424*/              OPC_EmitMergeInputChains1_0,
/*5425*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5428*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5431*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5434*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5437*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2i32 6171:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5450*/            /*SwitchType*/ 28, MVT::v4i32,// ->5480
/*5452*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5454*/              OPC_EmitMergeInputChains1_0,
/*5455*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*5458*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5461*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5464*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*5467*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4i32 6171:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*5480*/            0, // EndSwitchType
/*5481*/          0, /*End of Scope*/
/*5482*/        0, /*End of Scope*/
/*5483*/      /*Scope*/ 17|128,1/*145*/, /*->5630*/
/*5485*/        OPC_CheckChild1Integer, 115|128,2/*371*/, 
/*5488*/        OPC_RecordChild2, // #1 = $vdata_in
/*5489*/        OPC_RecordChild3, // #2 = $rsrc
/*5490*/        OPC_Scope, 58, /*->5550*/ // 2 children in Scope
/*5492*/          OPC_CheckChild4Integer, 0, 
/*5494*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5495*/          OPC_RecordChild6, // #4 = $slc
/*5496*/          OPC_MoveChild6,
/*5497*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5500*/          OPC_MoveParent,
/*5501*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5503*/          OPC_Scope, 22, /*->5527*/ // 2 children in Scope
/*5505*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5508*/            OPC_EmitMergeInputChains1_0,
/*5509*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5512*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5515*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 371:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5527*/          /*Scope*/ 21, /*->5549*/
/*5528*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5531*/            OPC_EmitMergeInputChains1_0,
/*5532*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5535*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5538*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 371:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5549*/          0, /*End of Scope*/
/*5550*/        /*Scope*/ 78, /*->5629*/
/*5551*/          OPC_RecordChild4, // #3 = $vindex
/*5552*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5553*/          OPC_RecordChild6, // #5 = $slc
/*5554*/          OPC_MoveChild6,
/*5555*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5558*/          OPC_MoveParent,
/*5559*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5561*/          OPC_Scope, 42, /*->5605*/ // 2 children in Scope
/*5563*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5566*/            OPC_EmitMergeInputChains1_0,
/*5567*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5570*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5573*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5576*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5587*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5590*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5593*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 371:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5605*/          /*Scope*/ 22, /*->5628*/
/*5606*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5609*/            OPC_EmitMergeInputChains1_0,
/*5610*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5613*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5616*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 371:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5628*/          0, /*End of Scope*/
/*5629*/        0, /*End of Scope*/
/*5630*/      /*Scope*/ 17|128,1/*145*/, /*->5777*/
/*5632*/        OPC_CheckChild1Integer, 108|128,2/*364*/, 
/*5635*/        OPC_RecordChild2, // #1 = $vdata_in
/*5636*/        OPC_RecordChild3, // #2 = $rsrc
/*5637*/        OPC_Scope, 58, /*->5697*/ // 2 children in Scope
/*5639*/          OPC_CheckChild4Integer, 0, 
/*5641*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5642*/          OPC_RecordChild6, // #4 = $slc
/*5643*/          OPC_MoveChild6,
/*5644*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5647*/          OPC_MoveParent,
/*5648*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5650*/          OPC_Scope, 22, /*->5674*/ // 2 children in Scope
/*5652*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5655*/            OPC_EmitMergeInputChains1_0,
/*5656*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5659*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5662*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 364:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5674*/          /*Scope*/ 21, /*->5696*/
/*5675*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5678*/            OPC_EmitMergeInputChains1_0,
/*5679*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5682*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5685*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 364:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5696*/          0, /*End of Scope*/
/*5697*/        /*Scope*/ 78, /*->5776*/
/*5698*/          OPC_RecordChild4, // #3 = $vindex
/*5699*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5700*/          OPC_RecordChild6, // #5 = $slc
/*5701*/          OPC_MoveChild6,
/*5702*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5705*/          OPC_MoveParent,
/*5706*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5708*/          OPC_Scope, 42, /*->5752*/ // 2 children in Scope
/*5710*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5713*/            OPC_EmitMergeInputChains1_0,
/*5714*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5717*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5720*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5723*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5734*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5737*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5740*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 364:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5752*/          /*Scope*/ 22, /*->5775*/
/*5753*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5756*/            OPC_EmitMergeInputChains1_0,
/*5757*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5760*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5763*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 364:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5775*/          0, /*End of Scope*/
/*5776*/        0, /*End of Scope*/
/*5777*/      /*Scope*/ 17|128,1/*145*/, /*->5924*/
/*5779*/        OPC_CheckChild1Integer, 114|128,2/*370*/, 
/*5782*/        OPC_RecordChild2, // #1 = $vdata_in
/*5783*/        OPC_RecordChild3, // #2 = $rsrc
/*5784*/        OPC_Scope, 58, /*->5844*/ // 2 children in Scope
/*5786*/          OPC_CheckChild4Integer, 0, 
/*5788*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5789*/          OPC_RecordChild6, // #4 = $slc
/*5790*/          OPC_MoveChild6,
/*5791*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5794*/          OPC_MoveParent,
/*5795*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5797*/          OPC_Scope, 22, /*->5821*/ // 2 children in Scope
/*5799*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5802*/            OPC_EmitMergeInputChains1_0,
/*5803*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5806*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5809*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5821*/          /*Scope*/ 21, /*->5843*/
/*5822*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5825*/            OPC_EmitMergeInputChains1_0,
/*5826*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5829*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5832*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5843*/          0, /*End of Scope*/
/*5844*/        /*Scope*/ 78, /*->5923*/
/*5845*/          OPC_RecordChild4, // #3 = $vindex
/*5846*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5847*/          OPC_RecordChild6, // #5 = $slc
/*5848*/          OPC_MoveChild6,
/*5849*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5852*/          OPC_MoveParent,
/*5853*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5855*/          OPC_Scope, 42, /*->5899*/ // 2 children in Scope
/*5857*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5860*/            OPC_EmitMergeInputChains1_0,
/*5861*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5864*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5867*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5870*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5881*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5884*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5887*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5899*/          /*Scope*/ 22, /*->5922*/
/*5900*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5903*/            OPC_EmitMergeInputChains1_0,
/*5904*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5907*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5910*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5922*/          0, /*End of Scope*/
/*5923*/        0, /*End of Scope*/
/*5924*/      /*Scope*/ 17|128,1/*145*/, /*->6071*/
/*5926*/        OPC_CheckChild1Integer, 113|128,2/*369*/, 
/*5929*/        OPC_RecordChild2, // #1 = $vdata_in
/*5930*/        OPC_RecordChild3, // #2 = $rsrc
/*5931*/        OPC_Scope, 58, /*->5991*/ // 2 children in Scope
/*5933*/          OPC_CheckChild4Integer, 0, 
/*5935*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5936*/          OPC_RecordChild6, // #4 = $slc
/*5937*/          OPC_MoveChild6,
/*5938*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5941*/          OPC_MoveParent,
/*5942*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5944*/          OPC_Scope, 22, /*->5968*/ // 2 children in Scope
/*5946*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5949*/            OPC_EmitMergeInputChains1_0,
/*5950*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5953*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5956*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 369:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5968*/          /*Scope*/ 21, /*->5990*/
/*5969*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5972*/            OPC_EmitMergeInputChains1_0,
/*5973*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5976*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5979*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 369:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5990*/          0, /*End of Scope*/
/*5991*/        /*Scope*/ 78, /*->6070*/
/*5992*/          OPC_RecordChild4, // #3 = $vindex
/*5993*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5994*/          OPC_RecordChild6, // #5 = $slc
/*5995*/          OPC_MoveChild6,
/*5996*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5999*/          OPC_MoveParent,
/*6000*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6002*/          OPC_Scope, 42, /*->6046*/ // 2 children in Scope
/*6004*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6007*/            OPC_EmitMergeInputChains1_0,
/*6008*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6011*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6014*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6017*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6028*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6031*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6034*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 369:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6046*/          /*Scope*/ 22, /*->6069*/
/*6047*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6050*/            OPC_EmitMergeInputChains1_0,
/*6051*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6054*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6057*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 369:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6069*/          0, /*End of Scope*/
/*6070*/        0, /*End of Scope*/
/*6071*/      /*Scope*/ 17|128,1/*145*/, /*->6218*/
/*6073*/        OPC_CheckChild1Integer, 117|128,2/*373*/, 
/*6076*/        OPC_RecordChild2, // #1 = $vdata_in
/*6077*/        OPC_RecordChild3, // #2 = $rsrc
/*6078*/        OPC_Scope, 58, /*->6138*/ // 2 children in Scope
/*6080*/          OPC_CheckChild4Integer, 0, 
/*6082*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6083*/          OPC_RecordChild6, // #4 = $slc
/*6084*/          OPC_MoveChild6,
/*6085*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6088*/          OPC_MoveParent,
/*6089*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6091*/          OPC_Scope, 22, /*->6115*/ // 2 children in Scope
/*6093*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6096*/            OPC_EmitMergeInputChains1_0,
/*6097*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6100*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6103*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 373:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6115*/          /*Scope*/ 21, /*->6137*/
/*6116*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6119*/            OPC_EmitMergeInputChains1_0,
/*6120*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6123*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6126*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 373:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6137*/          0, /*End of Scope*/
/*6138*/        /*Scope*/ 78, /*->6217*/
/*6139*/          OPC_RecordChild4, // #3 = $vindex
/*6140*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6141*/          OPC_RecordChild6, // #5 = $slc
/*6142*/          OPC_MoveChild6,
/*6143*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6146*/          OPC_MoveParent,
/*6147*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6149*/          OPC_Scope, 42, /*->6193*/ // 2 children in Scope
/*6151*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6154*/            OPC_EmitMergeInputChains1_0,
/*6155*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6158*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6161*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6164*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6175*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6178*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6181*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 373:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6193*/          /*Scope*/ 22, /*->6216*/
/*6194*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6197*/            OPC_EmitMergeInputChains1_0,
/*6198*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6201*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6204*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 373:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6216*/          0, /*End of Scope*/
/*6217*/        0, /*End of Scope*/
/*6218*/      /*Scope*/ 17|128,1/*145*/, /*->6365*/
/*6220*/        OPC_CheckChild1Integer, 112|128,2/*368*/, 
/*6223*/        OPC_RecordChild2, // #1 = $vdata_in
/*6224*/        OPC_RecordChild3, // #2 = $rsrc
/*6225*/        OPC_Scope, 58, /*->6285*/ // 2 children in Scope
/*6227*/          OPC_CheckChild4Integer, 0, 
/*6229*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6230*/          OPC_RecordChild6, // #4 = $slc
/*6231*/          OPC_MoveChild6,
/*6232*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6235*/          OPC_MoveParent,
/*6236*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6238*/          OPC_Scope, 22, /*->6262*/ // 2 children in Scope
/*6240*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6243*/            OPC_EmitMergeInputChains1_0,
/*6244*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6247*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6250*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6262*/          /*Scope*/ 21, /*->6284*/
/*6263*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6266*/            OPC_EmitMergeInputChains1_0,
/*6267*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6270*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6273*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6284*/          0, /*End of Scope*/
/*6285*/        /*Scope*/ 78, /*->6364*/
/*6286*/          OPC_RecordChild4, // #3 = $vindex
/*6287*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6288*/          OPC_RecordChild6, // #5 = $slc
/*6289*/          OPC_MoveChild6,
/*6290*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6293*/          OPC_MoveParent,
/*6294*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6296*/          OPC_Scope, 42, /*->6340*/ // 2 children in Scope
/*6298*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6301*/            OPC_EmitMergeInputChains1_0,
/*6302*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6305*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6308*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6311*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6322*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6325*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6328*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6340*/          /*Scope*/ 22, /*->6363*/
/*6341*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6344*/            OPC_EmitMergeInputChains1_0,
/*6345*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6348*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6351*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 368:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6363*/          0, /*End of Scope*/
/*6364*/        0, /*End of Scope*/
/*6365*/      /*Scope*/ 17|128,1/*145*/, /*->6512*/
/*6367*/        OPC_CheckChild1Integer, 116|128,2/*372*/, 
/*6370*/        OPC_RecordChild2, // #1 = $vdata_in
/*6371*/        OPC_RecordChild3, // #2 = $rsrc
/*6372*/        OPC_Scope, 58, /*->6432*/ // 2 children in Scope
/*6374*/          OPC_CheckChild4Integer, 0, 
/*6376*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6377*/          OPC_RecordChild6, // #4 = $slc
/*6378*/          OPC_MoveChild6,
/*6379*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6382*/          OPC_MoveParent,
/*6383*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6385*/          OPC_Scope, 22, /*->6409*/ // 2 children in Scope
/*6387*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6390*/            OPC_EmitMergeInputChains1_0,
/*6391*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6394*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6397*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6409*/          /*Scope*/ 21, /*->6431*/
/*6410*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6413*/            OPC_EmitMergeInputChains1_0,
/*6414*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6417*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6420*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6431*/          0, /*End of Scope*/
/*6432*/        /*Scope*/ 78, /*->6511*/
/*6433*/          OPC_RecordChild4, // #3 = $vindex
/*6434*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6435*/          OPC_RecordChild6, // #5 = $slc
/*6436*/          OPC_MoveChild6,
/*6437*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6440*/          OPC_MoveParent,
/*6441*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6443*/          OPC_Scope, 42, /*->6487*/ // 2 children in Scope
/*6445*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6448*/            OPC_EmitMergeInputChains1_0,
/*6449*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6452*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6455*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6458*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6469*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6472*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6475*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6487*/          /*Scope*/ 22, /*->6510*/
/*6488*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6491*/            OPC_EmitMergeInputChains1_0,
/*6492*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6495*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6498*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6510*/          0, /*End of Scope*/
/*6511*/        0, /*End of Scope*/
/*6512*/      /*Scope*/ 17|128,1/*145*/, /*->6659*/
/*6514*/        OPC_CheckChild1Integer, 109|128,2/*365*/, 
/*6517*/        OPC_RecordChild2, // #1 = $vdata_in
/*6518*/        OPC_RecordChild3, // #2 = $rsrc
/*6519*/        OPC_Scope, 58, /*->6579*/ // 2 children in Scope
/*6521*/          OPC_CheckChild4Integer, 0, 
/*6523*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6524*/          OPC_RecordChild6, // #4 = $slc
/*6525*/          OPC_MoveChild6,
/*6526*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6529*/          OPC_MoveParent,
/*6530*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6532*/          OPC_Scope, 22, /*->6556*/ // 2 children in Scope
/*6534*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6537*/            OPC_EmitMergeInputChains1_0,
/*6538*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6541*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6544*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 365:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6556*/          /*Scope*/ 21, /*->6578*/
/*6557*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6560*/            OPC_EmitMergeInputChains1_0,
/*6561*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6564*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6567*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 365:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6578*/          0, /*End of Scope*/
/*6579*/        /*Scope*/ 78, /*->6658*/
/*6580*/          OPC_RecordChild4, // #3 = $vindex
/*6581*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6582*/          OPC_RecordChild6, // #5 = $slc
/*6583*/          OPC_MoveChild6,
/*6584*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6587*/          OPC_MoveParent,
/*6588*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6590*/          OPC_Scope, 42, /*->6634*/ // 2 children in Scope
/*6592*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6595*/            OPC_EmitMergeInputChains1_0,
/*6596*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6599*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6602*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6605*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6616*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6619*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6622*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 365:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_AND_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6634*/          /*Scope*/ 22, /*->6657*/
/*6635*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6638*/            OPC_EmitMergeInputChains1_0,
/*6639*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6642*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6645*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 365:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_AND_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6657*/          0, /*End of Scope*/
/*6658*/        0, /*End of Scope*/
/*6659*/      /*Scope*/ 17|128,1/*145*/, /*->6806*/
/*6661*/        OPC_CheckChild1Integer, 111|128,2/*367*/, 
/*6664*/        OPC_RecordChild2, // #1 = $vdata_in
/*6665*/        OPC_RecordChild3, // #2 = $rsrc
/*6666*/        OPC_Scope, 58, /*->6726*/ // 2 children in Scope
/*6668*/          OPC_CheckChild4Integer, 0, 
/*6670*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6671*/          OPC_RecordChild6, // #4 = $slc
/*6672*/          OPC_MoveChild6,
/*6673*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6676*/          OPC_MoveParent,
/*6677*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6679*/          OPC_Scope, 22, /*->6703*/ // 2 children in Scope
/*6681*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6684*/            OPC_EmitMergeInputChains1_0,
/*6685*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6688*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6691*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 367:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6703*/          /*Scope*/ 21, /*->6725*/
/*6704*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6707*/            OPC_EmitMergeInputChains1_0,
/*6708*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6711*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6714*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 367:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6725*/          0, /*End of Scope*/
/*6726*/        /*Scope*/ 78, /*->6805*/
/*6727*/          OPC_RecordChild4, // #3 = $vindex
/*6728*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6729*/          OPC_RecordChild6, // #5 = $slc
/*6730*/          OPC_MoveChild6,
/*6731*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6734*/          OPC_MoveParent,
/*6735*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6737*/          OPC_Scope, 42, /*->6781*/ // 2 children in Scope
/*6739*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6742*/            OPC_EmitMergeInputChains1_0,
/*6743*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6746*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6749*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6752*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6763*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6766*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6769*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 367:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_OR_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6781*/          /*Scope*/ 22, /*->6804*/
/*6782*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6785*/            OPC_EmitMergeInputChains1_0,
/*6786*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6789*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6792*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 367:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_OR_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6804*/          0, /*End of Scope*/
/*6805*/        0, /*End of Scope*/
/*6806*/      /*Scope*/ 17|128,1/*145*/, /*->6953*/
/*6808*/        OPC_CheckChild1Integer, 118|128,2/*374*/, 
/*6811*/        OPC_RecordChild2, // #1 = $vdata_in
/*6812*/        OPC_RecordChild3, // #2 = $rsrc
/*6813*/        OPC_Scope, 58, /*->6873*/ // 2 children in Scope
/*6815*/          OPC_CheckChild4Integer, 0, 
/*6817*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6818*/          OPC_RecordChild6, // #4 = $slc
/*6819*/          OPC_MoveChild6,
/*6820*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6823*/          OPC_MoveParent,
/*6824*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6826*/          OPC_Scope, 22, /*->6850*/ // 2 children in Scope
/*6828*/            OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6831*/            OPC_EmitMergeInputChains1_0,
/*6832*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6835*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6838*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 374:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6850*/          /*Scope*/ 21, /*->6872*/
/*6851*/            OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6854*/            OPC_EmitMergeInputChains1_0,
/*6855*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6858*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6861*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 374:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6872*/          0, /*End of Scope*/
/*6873*/        /*Scope*/ 78, /*->6952*/
/*6874*/          OPC_RecordChild4, // #3 = $vindex
/*6875*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6876*/          OPC_RecordChild6, // #5 = $slc
/*6877*/          OPC_MoveChild6,
/*6878*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6881*/          OPC_MoveParent,
/*6882*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6884*/          OPC_Scope, 42, /*->6928*/ // 2 children in Scope
/*6886*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6889*/            OPC_EmitMergeInputChains1_0,
/*6890*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6893*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6896*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6899*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6910*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6913*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6916*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 374:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6928*/          /*Scope*/ 22, /*->6951*/
/*6929*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6932*/            OPC_EmitMergeInputChains1_0,
/*6933*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6936*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6939*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 374:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6951*/          0, /*End of Scope*/
/*6952*/        0, /*End of Scope*/
/*6953*/      /*Scope*/ 17|128,2/*273*/, /*->7228*/
/*6955*/        OPC_CheckChild1Integer, 110|128,2/*366*/, 
/*6958*/        OPC_RecordChild2, // #1 = $data
/*6959*/        OPC_RecordChild3, // #2 = $cmp
/*6960*/        OPC_RecordChild4, // #3 = $rsrc
/*6961*/        OPC_Scope, 122, /*->7085*/ // 2 children in Scope
/*6963*/          OPC_MoveChild5,
/*6964*/          OPC_CheckInteger, 0, 
/*6966*/          OPC_MoveParent,
/*6967*/          OPC_RecordChild6, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6968*/          OPC_RecordChild7, // #5 = $slc
/*6969*/          OPC_MoveChild7,
/*6970*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6973*/          OPC_MoveParent,
/*6974*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6976*/          OPC_Scope, 53, /*->7031*/ // 2 children in Scope
/*6978*/            OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6981*/            OPC_EmitMergeInputChains1_0,
/*6982*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6985*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6988*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6991*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 1, 10, 2, 11,  // Results = #12
/*7002*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*7005*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7008*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 12, 8, 3, 6, 13, 14,  // Results = #15
/*7020*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7023*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 15, 16, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*7031*/          /*Scope*/ 52, /*->7084*/
/*7032*/            OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*7035*/            OPC_EmitMergeInputChains1_0,
/*7036*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*7039*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7042*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*7045*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*7056*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*7059*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7062*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i64, 5/*#Ops*/, 11, 3, 6, 12, 13,  // Results = #14
/*7073*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7076*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 14, 15, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*7084*/          0, /*End of Scope*/
/*7085*/        /*Scope*/ 12|128,1/*140*/, /*->7227*/
/*7087*/          OPC_RecordChild5, // #4 = $vindex
/*7088*/          OPC_RecordChild6, // #5 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*7089*/          OPC_RecordChild7, // #6 = $slc
/*7090*/          OPC_MoveChild7,
/*7091*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7094*/          OPC_MoveParent,
/*7095*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7097*/          OPC_Scope, 73, /*->7172*/ // 2 children in Scope
/*7099*/            OPC_CheckComplexPat, /*CP*/12, /*#*/5, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*7102*/            OPC_EmitMergeInputChains1_0,
/*7103*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*7106*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7109*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*7112*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 10, 1, 11, 2, 12,  // Results = #13
/*7123*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*7126*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7129*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*7132*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 14, 4, 15, 9, 16,  // Results = #17
/*7143*/            OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*7146*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7149*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 13, 17, 3, 7, 18, 19,  // Results = #20
/*7161*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7164*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 20, 21, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*7172*/          /*Scope*/ 53, /*->7226*/
/*7173*/            OPC_CheckComplexPat, /*CP*/13, /*#*/5, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*7176*/            OPC_EmitMergeInputChains1_0,
/*7177*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*7180*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7183*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*7186*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 1, 10, 2, 11,  // Results = #12
/*7197*/            OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*7200*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7203*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 12, 4, 3, 7, 13, 14,  // Results = #15
/*7215*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*7218*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 15, 16, 
                    // Src: (intrinsic_w_chain:i32 366:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*7226*/          0, /*End of Scope*/
/*7227*/        0, /*End of Scope*/
/*7228*/      /*Scope*/ 71|128,1/*199*/, /*->7429*/
/*7230*/        OPC_CheckChild1Integer, 39|128,3/*423*/, 
/*7233*/        OPC_RecordChild2, // #1 = $vdata
/*7234*/        OPC_RecordChild3, // #2 = $addr
/*7235*/        OPC_Scope, 63, /*->7300*/ // 3 children in Scope
/*7237*/          OPC_CheckChild3Type, MVT::i32,
/*7239*/          OPC_RecordChild4, // #3 = $rsrc
/*7240*/          OPC_RecordChild5, // #4 = $r128
/*7241*/          OPC_MoveChild5,
/*7242*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7245*/          OPC_MoveParent,
/*7246*/          OPC_RecordChild6, // #5 = $da
/*7247*/          OPC_MoveChild6,
/*7248*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7251*/          OPC_MoveParent,
/*7252*/          OPC_RecordChild7, // #6 = $slc
/*7253*/          OPC_MoveChild7,
/*7254*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7257*/          OPC_MoveParent,
/*7258*/          OPC_EmitMergeInputChains1_0,
/*7259*/          OPC_EmitInteger, MVT::i16, 1, 
/*7262*/          OPC_EmitInteger, MVT::i1, 1, 
/*7265*/          OPC_EmitInteger, MVT::i1, 1, 
/*7268*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7271*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7274*/          OPC_EmitInteger, MVT::i1, 0, 
/*7277*/          OPC_EmitInteger, MVT::i1, 0, 
/*7280*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7283*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 423:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7300*/        /*Scope*/ 63, /*->7364*/
/*7301*/          OPC_CheckChild3Type, MVT::v2i32,
/*7303*/          OPC_RecordChild4, // #3 = $rsrc
/*7304*/          OPC_RecordChild5, // #4 = $r128
/*7305*/          OPC_MoveChild5,
/*7306*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7309*/          OPC_MoveParent,
/*7310*/          OPC_RecordChild6, // #5 = $da
/*7311*/          OPC_MoveChild6,
/*7312*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7315*/          OPC_MoveParent,
/*7316*/          OPC_RecordChild7, // #6 = $slc
/*7317*/          OPC_MoveChild7,
/*7318*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7321*/          OPC_MoveParent,
/*7322*/          OPC_EmitMergeInputChains1_0,
/*7323*/          OPC_EmitInteger, MVT::i16, 1, 
/*7326*/          OPC_EmitInteger, MVT::i1, 1, 
/*7329*/          OPC_EmitInteger, MVT::i1, 1, 
/*7332*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7335*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7338*/          OPC_EmitInteger, MVT::i1, 0, 
/*7341*/          OPC_EmitInteger, MVT::i1, 0, 
/*7344*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7347*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 423:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7364*/        /*Scope*/ 63, /*->7428*/
/*7365*/          OPC_CheckChild3Type, MVT::v4i32,
/*7367*/          OPC_RecordChild4, // #3 = $rsrc
/*7368*/          OPC_RecordChild5, // #4 = $r128
/*7369*/          OPC_MoveChild5,
/*7370*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7373*/          OPC_MoveParent,
/*7374*/          OPC_RecordChild6, // #5 = $da
/*7375*/          OPC_MoveChild6,
/*7376*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7379*/          OPC_MoveParent,
/*7380*/          OPC_RecordChild7, // #6 = $slc
/*7381*/          OPC_MoveChild7,
/*7382*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7385*/          OPC_MoveParent,
/*7386*/          OPC_EmitMergeInputChains1_0,
/*7387*/          OPC_EmitInteger, MVT::i16, 1, 
/*7390*/          OPC_EmitInteger, MVT::i1, 1, 
/*7393*/          OPC_EmitInteger, MVT::i1, 1, 
/*7396*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7399*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7402*/          OPC_EmitInteger, MVT::i1, 0, 
/*7405*/          OPC_EmitInteger, MVT::i1, 0, 
/*7408*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7411*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 423:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7428*/        0, /*End of Scope*/
/*7429*/      /*Scope*/ 71|128,1/*199*/, /*->7630*/
/*7431*/        OPC_CheckChild1Integer, 30|128,3/*414*/, 
/*7434*/        OPC_RecordChild2, // #1 = $vdata
/*7435*/        OPC_RecordChild3, // #2 = $addr
/*7436*/        OPC_Scope, 63, /*->7501*/ // 3 children in Scope
/*7438*/          OPC_CheckChild3Type, MVT::i32,
/*7440*/          OPC_RecordChild4, // #3 = $rsrc
/*7441*/          OPC_RecordChild5, // #4 = $r128
/*7442*/          OPC_MoveChild5,
/*7443*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7446*/          OPC_MoveParent,
/*7447*/          OPC_RecordChild6, // #5 = $da
/*7448*/          OPC_MoveChild6,
/*7449*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7452*/          OPC_MoveParent,
/*7453*/          OPC_RecordChild7, // #6 = $slc
/*7454*/          OPC_MoveChild7,
/*7455*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7458*/          OPC_MoveParent,
/*7459*/          OPC_EmitMergeInputChains1_0,
/*7460*/          OPC_EmitInteger, MVT::i16, 1, 
/*7463*/          OPC_EmitInteger, MVT::i1, 1, 
/*7466*/          OPC_EmitInteger, MVT::i1, 1, 
/*7469*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7472*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7475*/          OPC_EmitInteger, MVT::i1, 0, 
/*7478*/          OPC_EmitInteger, MVT::i1, 0, 
/*7481*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7484*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 414:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7501*/        /*Scope*/ 63, /*->7565*/
/*7502*/          OPC_CheckChild3Type, MVT::v2i32,
/*7504*/          OPC_RecordChild4, // #3 = $rsrc
/*7505*/          OPC_RecordChild5, // #4 = $r128
/*7506*/          OPC_MoveChild5,
/*7507*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7510*/          OPC_MoveParent,
/*7511*/          OPC_RecordChild6, // #5 = $da
/*7512*/          OPC_MoveChild6,
/*7513*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7516*/          OPC_MoveParent,
/*7517*/          OPC_RecordChild7, // #6 = $slc
/*7518*/          OPC_MoveChild7,
/*7519*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7522*/          OPC_MoveParent,
/*7523*/          OPC_EmitMergeInputChains1_0,
/*7524*/          OPC_EmitInteger, MVT::i16, 1, 
/*7527*/          OPC_EmitInteger, MVT::i1, 1, 
/*7530*/          OPC_EmitInteger, MVT::i1, 1, 
/*7533*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7536*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7539*/          OPC_EmitInteger, MVT::i1, 0, 
/*7542*/          OPC_EmitInteger, MVT::i1, 0, 
/*7545*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7548*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 414:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7565*/        /*Scope*/ 63, /*->7629*/
/*7566*/          OPC_CheckChild3Type, MVT::v4i32,
/*7568*/          OPC_RecordChild4, // #3 = $rsrc
/*7569*/          OPC_RecordChild5, // #4 = $r128
/*7570*/          OPC_MoveChild5,
/*7571*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7574*/          OPC_MoveParent,
/*7575*/          OPC_RecordChild6, // #5 = $da
/*7576*/          OPC_MoveChild6,
/*7577*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7580*/          OPC_MoveParent,
/*7581*/          OPC_RecordChild7, // #6 = $slc
/*7582*/          OPC_MoveChild7,
/*7583*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7586*/          OPC_MoveParent,
/*7587*/          OPC_EmitMergeInputChains1_0,
/*7588*/          OPC_EmitInteger, MVT::i16, 1, 
/*7591*/          OPC_EmitInteger, MVT::i1, 1, 
/*7594*/          OPC_EmitInteger, MVT::i1, 1, 
/*7597*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7600*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7603*/          OPC_EmitInteger, MVT::i1, 0, 
/*7606*/          OPC_EmitInteger, MVT::i1, 0, 
/*7609*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7612*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 414:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7629*/        0, /*End of Scope*/
/*7630*/      /*Scope*/ 71|128,1/*199*/, /*->7831*/
/*7632*/        OPC_CheckChild1Integer, 38|128,3/*422*/, 
/*7635*/        OPC_RecordChild2, // #1 = $vdata
/*7636*/        OPC_RecordChild3, // #2 = $addr
/*7637*/        OPC_Scope, 63, /*->7702*/ // 3 children in Scope
/*7639*/          OPC_CheckChild3Type, MVT::i32,
/*7641*/          OPC_RecordChild4, // #3 = $rsrc
/*7642*/          OPC_RecordChild5, // #4 = $r128
/*7643*/          OPC_MoveChild5,
/*7644*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7647*/          OPC_MoveParent,
/*7648*/          OPC_RecordChild6, // #5 = $da
/*7649*/          OPC_MoveChild6,
/*7650*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7653*/          OPC_MoveParent,
/*7654*/          OPC_RecordChild7, // #6 = $slc
/*7655*/          OPC_MoveChild7,
/*7656*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7659*/          OPC_MoveParent,
/*7660*/          OPC_EmitMergeInputChains1_0,
/*7661*/          OPC_EmitInteger, MVT::i16, 1, 
/*7664*/          OPC_EmitInteger, MVT::i1, 1, 
/*7667*/          OPC_EmitInteger, MVT::i1, 1, 
/*7670*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7673*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7676*/          OPC_EmitInteger, MVT::i1, 0, 
/*7679*/          OPC_EmitInteger, MVT::i1, 0, 
/*7682*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7685*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 422:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7702*/        /*Scope*/ 63, /*->7766*/
/*7703*/          OPC_CheckChild3Type, MVT::v2i32,
/*7705*/          OPC_RecordChild4, // #3 = $rsrc
/*7706*/          OPC_RecordChild5, // #4 = $r128
/*7707*/          OPC_MoveChild5,
/*7708*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7711*/          OPC_MoveParent,
/*7712*/          OPC_RecordChild6, // #5 = $da
/*7713*/          OPC_MoveChild6,
/*7714*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7717*/          OPC_MoveParent,
/*7718*/          OPC_RecordChild7, // #6 = $slc
/*7719*/          OPC_MoveChild7,
/*7720*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7723*/          OPC_MoveParent,
/*7724*/          OPC_EmitMergeInputChains1_0,
/*7725*/          OPC_EmitInteger, MVT::i16, 1, 
/*7728*/          OPC_EmitInteger, MVT::i1, 1, 
/*7731*/          OPC_EmitInteger, MVT::i1, 1, 
/*7734*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7737*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7740*/          OPC_EmitInteger, MVT::i1, 0, 
/*7743*/          OPC_EmitInteger, MVT::i1, 0, 
/*7746*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7749*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 422:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7766*/        /*Scope*/ 63, /*->7830*/
/*7767*/          OPC_CheckChild3Type, MVT::v4i32,
/*7769*/          OPC_RecordChild4, // #3 = $rsrc
/*7770*/          OPC_RecordChild5, // #4 = $r128
/*7771*/          OPC_MoveChild5,
/*7772*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7775*/          OPC_MoveParent,
/*7776*/          OPC_RecordChild6, // #5 = $da
/*7777*/          OPC_MoveChild6,
/*7778*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7781*/          OPC_MoveParent,
/*7782*/          OPC_RecordChild7, // #6 = $slc
/*7783*/          OPC_MoveChild7,
/*7784*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7787*/          OPC_MoveParent,
/*7788*/          OPC_EmitMergeInputChains1_0,
/*7789*/          OPC_EmitInteger, MVT::i16, 1, 
/*7792*/          OPC_EmitInteger, MVT::i1, 1, 
/*7795*/          OPC_EmitInteger, MVT::i1, 1, 
/*7798*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7801*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7804*/          OPC_EmitInteger, MVT::i1, 0, 
/*7807*/          OPC_EmitInteger, MVT::i1, 0, 
/*7810*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7813*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 422:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7830*/        0, /*End of Scope*/
/*7831*/      /*Scope*/ 71|128,1/*199*/, /*->8032*/
/*7833*/        OPC_CheckChild1Integer, 37|128,3/*421*/, 
/*7836*/        OPC_RecordChild2, // #1 = $vdata
/*7837*/        OPC_RecordChild3, // #2 = $addr
/*7838*/        OPC_Scope, 63, /*->7903*/ // 3 children in Scope
/*7840*/          OPC_CheckChild3Type, MVT::i32,
/*7842*/          OPC_RecordChild4, // #3 = $rsrc
/*7843*/          OPC_RecordChild5, // #4 = $r128
/*7844*/          OPC_MoveChild5,
/*7845*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7848*/          OPC_MoveParent,
/*7849*/          OPC_RecordChild6, // #5 = $da
/*7850*/          OPC_MoveChild6,
/*7851*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7854*/          OPC_MoveParent,
/*7855*/          OPC_RecordChild7, // #6 = $slc
/*7856*/          OPC_MoveChild7,
/*7857*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7860*/          OPC_MoveParent,
/*7861*/          OPC_EmitMergeInputChains1_0,
/*7862*/          OPC_EmitInteger, MVT::i16, 1, 
/*7865*/          OPC_EmitInteger, MVT::i1, 1, 
/*7868*/          OPC_EmitInteger, MVT::i1, 1, 
/*7871*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7874*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7877*/          OPC_EmitInteger, MVT::i1, 0, 
/*7880*/          OPC_EmitInteger, MVT::i1, 0, 
/*7883*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7886*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 421:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7903*/        /*Scope*/ 63, /*->7967*/
/*7904*/          OPC_CheckChild3Type, MVT::v2i32,
/*7906*/          OPC_RecordChild4, // #3 = $rsrc
/*7907*/          OPC_RecordChild5, // #4 = $r128
/*7908*/          OPC_MoveChild5,
/*7909*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7912*/          OPC_MoveParent,
/*7913*/          OPC_RecordChild6, // #5 = $da
/*7914*/          OPC_MoveChild6,
/*7915*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7918*/          OPC_MoveParent,
/*7919*/          OPC_RecordChild7, // #6 = $slc
/*7920*/          OPC_MoveChild7,
/*7921*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7924*/          OPC_MoveParent,
/*7925*/          OPC_EmitMergeInputChains1_0,
/*7926*/          OPC_EmitInteger, MVT::i16, 1, 
/*7929*/          OPC_EmitInteger, MVT::i1, 1, 
/*7932*/          OPC_EmitInteger, MVT::i1, 1, 
/*7935*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7938*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7941*/          OPC_EmitInteger, MVT::i1, 0, 
/*7944*/          OPC_EmitInteger, MVT::i1, 0, 
/*7947*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7950*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 421:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7967*/        /*Scope*/ 63, /*->8031*/
/*7968*/          OPC_CheckChild3Type, MVT::v4i32,
/*7970*/          OPC_RecordChild4, // #3 = $rsrc
/*7971*/          OPC_RecordChild5, // #4 = $r128
/*7972*/          OPC_MoveChild5,
/*7973*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7976*/          OPC_MoveParent,
/*7977*/          OPC_RecordChild6, // #5 = $da
/*7978*/          OPC_MoveChild6,
/*7979*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7982*/          OPC_MoveParent,
/*7983*/          OPC_RecordChild7, // #6 = $slc
/*7984*/          OPC_MoveChild7,
/*7985*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7988*/          OPC_MoveParent,
/*7989*/          OPC_EmitMergeInputChains1_0,
/*7990*/          OPC_EmitInteger, MVT::i16, 1, 
/*7993*/          OPC_EmitInteger, MVT::i1, 1, 
/*7996*/          OPC_EmitInteger, MVT::i1, 1, 
/*7999*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8002*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8005*/          OPC_EmitInteger, MVT::i1, 0, 
/*8008*/          OPC_EmitInteger, MVT::i1, 0, 
/*8011*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8014*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 421:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8031*/        0, /*End of Scope*/
/*8032*/      /*Scope*/ 71|128,1/*199*/, /*->8233*/
/*8034*/        OPC_CheckChild1Integer, 41|128,3/*425*/, 
/*8037*/        OPC_RecordChild2, // #1 = $vdata
/*8038*/        OPC_RecordChild3, // #2 = $addr
/*8039*/        OPC_Scope, 63, /*->8104*/ // 3 children in Scope
/*8041*/          OPC_CheckChild3Type, MVT::i32,
/*8043*/          OPC_RecordChild4, // #3 = $rsrc
/*8044*/          OPC_RecordChild5, // #4 = $r128
/*8045*/          OPC_MoveChild5,
/*8046*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8049*/          OPC_MoveParent,
/*8050*/          OPC_RecordChild6, // #5 = $da
/*8051*/          OPC_MoveChild6,
/*8052*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8055*/          OPC_MoveParent,
/*8056*/          OPC_RecordChild7, // #6 = $slc
/*8057*/          OPC_MoveChild7,
/*8058*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8061*/          OPC_MoveParent,
/*8062*/          OPC_EmitMergeInputChains1_0,
/*8063*/          OPC_EmitInteger, MVT::i16, 1, 
/*8066*/          OPC_EmitInteger, MVT::i1, 1, 
/*8069*/          OPC_EmitInteger, MVT::i1, 1, 
/*8072*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8075*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8078*/          OPC_EmitInteger, MVT::i1, 0, 
/*8081*/          OPC_EmitInteger, MVT::i1, 0, 
/*8084*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8087*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 425:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8104*/        /*Scope*/ 63, /*->8168*/
/*8105*/          OPC_CheckChild3Type, MVT::v2i32,
/*8107*/          OPC_RecordChild4, // #3 = $rsrc
/*8108*/          OPC_RecordChild5, // #4 = $r128
/*8109*/          OPC_MoveChild5,
/*8110*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8113*/          OPC_MoveParent,
/*8114*/          OPC_RecordChild6, // #5 = $da
/*8115*/          OPC_MoveChild6,
/*8116*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8119*/          OPC_MoveParent,
/*8120*/          OPC_RecordChild7, // #6 = $slc
/*8121*/          OPC_MoveChild7,
/*8122*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8125*/          OPC_MoveParent,
/*8126*/          OPC_EmitMergeInputChains1_0,
/*8127*/          OPC_EmitInteger, MVT::i16, 1, 
/*8130*/          OPC_EmitInteger, MVT::i1, 1, 
/*8133*/          OPC_EmitInteger, MVT::i1, 1, 
/*8136*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8139*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8142*/          OPC_EmitInteger, MVT::i1, 0, 
/*8145*/          OPC_EmitInteger, MVT::i1, 0, 
/*8148*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8151*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 425:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8168*/        /*Scope*/ 63, /*->8232*/
/*8169*/          OPC_CheckChild3Type, MVT::v4i32,
/*8171*/          OPC_RecordChild4, // #3 = $rsrc
/*8172*/          OPC_RecordChild5, // #4 = $r128
/*8173*/          OPC_MoveChild5,
/*8174*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8177*/          OPC_MoveParent,
/*8178*/          OPC_RecordChild6, // #5 = $da
/*8179*/          OPC_MoveChild6,
/*8180*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8183*/          OPC_MoveParent,
/*8184*/          OPC_RecordChild7, // #6 = $slc
/*8185*/          OPC_MoveChild7,
/*8186*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8189*/          OPC_MoveParent,
/*8190*/          OPC_EmitMergeInputChains1_0,
/*8191*/          OPC_EmitInteger, MVT::i16, 1, 
/*8194*/          OPC_EmitInteger, MVT::i1, 1, 
/*8197*/          OPC_EmitInteger, MVT::i1, 1, 
/*8200*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8203*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8206*/          OPC_EmitInteger, MVT::i1, 0, 
/*8209*/          OPC_EmitInteger, MVT::i1, 0, 
/*8212*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8215*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 425:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8232*/        0, /*End of Scope*/
/*8233*/      /*Scope*/ 71|128,1/*199*/, /*->8434*/
/*8235*/        OPC_CheckChild1Integer, 36|128,3/*420*/, 
/*8238*/        OPC_RecordChild2, // #1 = $vdata
/*8239*/        OPC_RecordChild3, // #2 = $addr
/*8240*/        OPC_Scope, 63, /*->8305*/ // 3 children in Scope
/*8242*/          OPC_CheckChild3Type, MVT::i32,
/*8244*/          OPC_RecordChild4, // #3 = $rsrc
/*8245*/          OPC_RecordChild5, // #4 = $r128
/*8246*/          OPC_MoveChild5,
/*8247*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8250*/          OPC_MoveParent,
/*8251*/          OPC_RecordChild6, // #5 = $da
/*8252*/          OPC_MoveChild6,
/*8253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8256*/          OPC_MoveParent,
/*8257*/          OPC_RecordChild7, // #6 = $slc
/*8258*/          OPC_MoveChild7,
/*8259*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8262*/          OPC_MoveParent,
/*8263*/          OPC_EmitMergeInputChains1_0,
/*8264*/          OPC_EmitInteger, MVT::i16, 1, 
/*8267*/          OPC_EmitInteger, MVT::i1, 1, 
/*8270*/          OPC_EmitInteger, MVT::i1, 1, 
/*8273*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8276*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8279*/          OPC_EmitInteger, MVT::i1, 0, 
/*8282*/          OPC_EmitInteger, MVT::i1, 0, 
/*8285*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8288*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 420:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8305*/        /*Scope*/ 63, /*->8369*/
/*8306*/          OPC_CheckChild3Type, MVT::v2i32,
/*8308*/          OPC_RecordChild4, // #3 = $rsrc
/*8309*/          OPC_RecordChild5, // #4 = $r128
/*8310*/          OPC_MoveChild5,
/*8311*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8314*/          OPC_MoveParent,
/*8315*/          OPC_RecordChild6, // #5 = $da
/*8316*/          OPC_MoveChild6,
/*8317*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8320*/          OPC_MoveParent,
/*8321*/          OPC_RecordChild7, // #6 = $slc
/*8322*/          OPC_MoveChild7,
/*8323*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8326*/          OPC_MoveParent,
/*8327*/          OPC_EmitMergeInputChains1_0,
/*8328*/          OPC_EmitInteger, MVT::i16, 1, 
/*8331*/          OPC_EmitInteger, MVT::i1, 1, 
/*8334*/          OPC_EmitInteger, MVT::i1, 1, 
/*8337*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8340*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8343*/          OPC_EmitInteger, MVT::i1, 0, 
/*8346*/          OPC_EmitInteger, MVT::i1, 0, 
/*8349*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8352*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 420:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8369*/        /*Scope*/ 63, /*->8433*/
/*8370*/          OPC_CheckChild3Type, MVT::v4i32,
/*8372*/          OPC_RecordChild4, // #3 = $rsrc
/*8373*/          OPC_RecordChild5, // #4 = $r128
/*8374*/          OPC_MoveChild5,
/*8375*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8378*/          OPC_MoveParent,
/*8379*/          OPC_RecordChild6, // #5 = $da
/*8380*/          OPC_MoveChild6,
/*8381*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8384*/          OPC_MoveParent,
/*8385*/          OPC_RecordChild7, // #6 = $slc
/*8386*/          OPC_MoveChild7,
/*8387*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8390*/          OPC_MoveParent,
/*8391*/          OPC_EmitMergeInputChains1_0,
/*8392*/          OPC_EmitInteger, MVT::i16, 1, 
/*8395*/          OPC_EmitInteger, MVT::i1, 1, 
/*8398*/          OPC_EmitInteger, MVT::i1, 1, 
/*8401*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8404*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8407*/          OPC_EmitInteger, MVT::i1, 0, 
/*8410*/          OPC_EmitInteger, MVT::i1, 0, 
/*8413*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8416*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 420:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8433*/        0, /*End of Scope*/
/*8434*/      /*Scope*/ 71|128,1/*199*/, /*->8635*/
/*8436*/        OPC_CheckChild1Integer, 40|128,3/*424*/, 
/*8439*/        OPC_RecordChild2, // #1 = $vdata
/*8440*/        OPC_RecordChild3, // #2 = $addr
/*8441*/        OPC_Scope, 63, /*->8506*/ // 3 children in Scope
/*8443*/          OPC_CheckChild3Type, MVT::i32,
/*8445*/          OPC_RecordChild4, // #3 = $rsrc
/*8446*/          OPC_RecordChild5, // #4 = $r128
/*8447*/          OPC_MoveChild5,
/*8448*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8451*/          OPC_MoveParent,
/*8452*/          OPC_RecordChild6, // #5 = $da
/*8453*/          OPC_MoveChild6,
/*8454*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8457*/          OPC_MoveParent,
/*8458*/          OPC_RecordChild7, // #6 = $slc
/*8459*/          OPC_MoveChild7,
/*8460*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8463*/          OPC_MoveParent,
/*8464*/          OPC_EmitMergeInputChains1_0,
/*8465*/          OPC_EmitInteger, MVT::i16, 1, 
/*8468*/          OPC_EmitInteger, MVT::i1, 1, 
/*8471*/          OPC_EmitInteger, MVT::i1, 1, 
/*8474*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8477*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8480*/          OPC_EmitInteger, MVT::i1, 0, 
/*8483*/          OPC_EmitInteger, MVT::i1, 0, 
/*8486*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8489*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 424:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8506*/        /*Scope*/ 63, /*->8570*/
/*8507*/          OPC_CheckChild3Type, MVT::v2i32,
/*8509*/          OPC_RecordChild4, // #3 = $rsrc
/*8510*/          OPC_RecordChild5, // #4 = $r128
/*8511*/          OPC_MoveChild5,
/*8512*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8515*/          OPC_MoveParent,
/*8516*/          OPC_RecordChild6, // #5 = $da
/*8517*/          OPC_MoveChild6,
/*8518*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8521*/          OPC_MoveParent,
/*8522*/          OPC_RecordChild7, // #6 = $slc
/*8523*/          OPC_MoveChild7,
/*8524*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8527*/          OPC_MoveParent,
/*8528*/          OPC_EmitMergeInputChains1_0,
/*8529*/          OPC_EmitInteger, MVT::i16, 1, 
/*8532*/          OPC_EmitInteger, MVT::i1, 1, 
/*8535*/          OPC_EmitInteger, MVT::i1, 1, 
/*8538*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8541*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8544*/          OPC_EmitInteger, MVT::i1, 0, 
/*8547*/          OPC_EmitInteger, MVT::i1, 0, 
/*8550*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8553*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 424:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8570*/        /*Scope*/ 63, /*->8634*/
/*8571*/          OPC_CheckChild3Type, MVT::v4i32,
/*8573*/          OPC_RecordChild4, // #3 = $rsrc
/*8574*/          OPC_RecordChild5, // #4 = $r128
/*8575*/          OPC_MoveChild5,
/*8576*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8579*/          OPC_MoveParent,
/*8580*/          OPC_RecordChild6, // #5 = $da
/*8581*/          OPC_MoveChild6,
/*8582*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8585*/          OPC_MoveParent,
/*8586*/          OPC_RecordChild7, // #6 = $slc
/*8587*/          OPC_MoveChild7,
/*8588*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8591*/          OPC_MoveParent,
/*8592*/          OPC_EmitMergeInputChains1_0,
/*8593*/          OPC_EmitInteger, MVT::i16, 1, 
/*8596*/          OPC_EmitInteger, MVT::i1, 1, 
/*8599*/          OPC_EmitInteger, MVT::i1, 1, 
/*8602*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8605*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8608*/          OPC_EmitInteger, MVT::i1, 0, 
/*8611*/          OPC_EmitInteger, MVT::i1, 0, 
/*8614*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8617*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 424:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8634*/        0, /*End of Scope*/
/*8635*/      /*Scope*/ 71|128,1/*199*/, /*->8836*/
/*8637*/        OPC_CheckChild1Integer, 31|128,3/*415*/, 
/*8640*/        OPC_RecordChild2, // #1 = $vdata
/*8641*/        OPC_RecordChild3, // #2 = $addr
/*8642*/        OPC_Scope, 63, /*->8707*/ // 3 children in Scope
/*8644*/          OPC_CheckChild3Type, MVT::i32,
/*8646*/          OPC_RecordChild4, // #3 = $rsrc
/*8647*/          OPC_RecordChild5, // #4 = $r128
/*8648*/          OPC_MoveChild5,
/*8649*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8652*/          OPC_MoveParent,
/*8653*/          OPC_RecordChild6, // #5 = $da
/*8654*/          OPC_MoveChild6,
/*8655*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8658*/          OPC_MoveParent,
/*8659*/          OPC_RecordChild7, // #6 = $slc
/*8660*/          OPC_MoveChild7,
/*8661*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8664*/          OPC_MoveParent,
/*8665*/          OPC_EmitMergeInputChains1_0,
/*8666*/          OPC_EmitInteger, MVT::i16, 1, 
/*8669*/          OPC_EmitInteger, MVT::i1, 1, 
/*8672*/          OPC_EmitInteger, MVT::i1, 1, 
/*8675*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8678*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8681*/          OPC_EmitInteger, MVT::i1, 0, 
/*8684*/          OPC_EmitInteger, MVT::i1, 0, 
/*8687*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8690*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 415:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8707*/        /*Scope*/ 63, /*->8771*/
/*8708*/          OPC_CheckChild3Type, MVT::v2i32,
/*8710*/          OPC_RecordChild4, // #3 = $rsrc
/*8711*/          OPC_RecordChild5, // #4 = $r128
/*8712*/          OPC_MoveChild5,
/*8713*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8716*/          OPC_MoveParent,
/*8717*/          OPC_RecordChild6, // #5 = $da
/*8718*/          OPC_MoveChild6,
/*8719*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8722*/          OPC_MoveParent,
/*8723*/          OPC_RecordChild7, // #6 = $slc
/*8724*/          OPC_MoveChild7,
/*8725*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8728*/          OPC_MoveParent,
/*8729*/          OPC_EmitMergeInputChains1_0,
/*8730*/          OPC_EmitInteger, MVT::i16, 1, 
/*8733*/          OPC_EmitInteger, MVT::i1, 1, 
/*8736*/          OPC_EmitInteger, MVT::i1, 1, 
/*8739*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8742*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8745*/          OPC_EmitInteger, MVT::i1, 0, 
/*8748*/          OPC_EmitInteger, MVT::i1, 0, 
/*8751*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8754*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 415:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8771*/        /*Scope*/ 63, /*->8835*/
/*8772*/          OPC_CheckChild3Type, MVT::v4i32,
/*8774*/          OPC_RecordChild4, // #3 = $rsrc
/*8775*/          OPC_RecordChild5, // #4 = $r128
/*8776*/          OPC_MoveChild5,
/*8777*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8780*/          OPC_MoveParent,
/*8781*/          OPC_RecordChild6, // #5 = $da
/*8782*/          OPC_MoveChild6,
/*8783*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8786*/          OPC_MoveParent,
/*8787*/          OPC_RecordChild7, // #6 = $slc
/*8788*/          OPC_MoveChild7,
/*8789*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8792*/          OPC_MoveParent,
/*8793*/          OPC_EmitMergeInputChains1_0,
/*8794*/          OPC_EmitInteger, MVT::i16, 1, 
/*8797*/          OPC_EmitInteger, MVT::i1, 1, 
/*8800*/          OPC_EmitInteger, MVT::i1, 1, 
/*8803*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8806*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8809*/          OPC_EmitInteger, MVT::i1, 0, 
/*8812*/          OPC_EmitInteger, MVT::i1, 0, 
/*8815*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8818*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 415:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8835*/        0, /*End of Scope*/
/*8836*/      /*Scope*/ 71|128,1/*199*/, /*->9037*/
/*8838*/        OPC_CheckChild1Integer, 35|128,3/*419*/, 
/*8841*/        OPC_RecordChild2, // #1 = $vdata
/*8842*/        OPC_RecordChild3, // #2 = $addr
/*8843*/        OPC_Scope, 63, /*->8908*/ // 3 children in Scope
/*8845*/          OPC_CheckChild3Type, MVT::i32,
/*8847*/          OPC_RecordChild4, // #3 = $rsrc
/*8848*/          OPC_RecordChild5, // #4 = $r128
/*8849*/          OPC_MoveChild5,
/*8850*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8853*/          OPC_MoveParent,
/*8854*/          OPC_RecordChild6, // #5 = $da
/*8855*/          OPC_MoveChild6,
/*8856*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8859*/          OPC_MoveParent,
/*8860*/          OPC_RecordChild7, // #6 = $slc
/*8861*/          OPC_MoveChild7,
/*8862*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8865*/          OPC_MoveParent,
/*8866*/          OPC_EmitMergeInputChains1_0,
/*8867*/          OPC_EmitInteger, MVT::i16, 1, 
/*8870*/          OPC_EmitInteger, MVT::i1, 1, 
/*8873*/          OPC_EmitInteger, MVT::i1, 1, 
/*8876*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8879*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8882*/          OPC_EmitInteger, MVT::i1, 0, 
/*8885*/          OPC_EmitInteger, MVT::i1, 0, 
/*8888*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8891*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 419:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8908*/        /*Scope*/ 63, /*->8972*/
/*8909*/          OPC_CheckChild3Type, MVT::v2i32,
/*8911*/          OPC_RecordChild4, // #3 = $rsrc
/*8912*/          OPC_RecordChild5, // #4 = $r128
/*8913*/          OPC_MoveChild5,
/*8914*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8917*/          OPC_MoveParent,
/*8918*/          OPC_RecordChild6, // #5 = $da
/*8919*/          OPC_MoveChild6,
/*8920*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8923*/          OPC_MoveParent,
/*8924*/          OPC_RecordChild7, // #6 = $slc
/*8925*/          OPC_MoveChild7,
/*8926*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8929*/          OPC_MoveParent,
/*8930*/          OPC_EmitMergeInputChains1_0,
/*8931*/          OPC_EmitInteger, MVT::i16, 1, 
/*8934*/          OPC_EmitInteger, MVT::i1, 1, 
/*8937*/          OPC_EmitInteger, MVT::i1, 1, 
/*8940*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8943*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8946*/          OPC_EmitInteger, MVT::i1, 0, 
/*8949*/          OPC_EmitInteger, MVT::i1, 0, 
/*8952*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8955*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 419:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8972*/        /*Scope*/ 63, /*->9036*/
/*8973*/          OPC_CheckChild3Type, MVT::v4i32,
/*8975*/          OPC_RecordChild4, // #3 = $rsrc
/*8976*/          OPC_RecordChild5, // #4 = $r128
/*8977*/          OPC_MoveChild5,
/*8978*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8981*/          OPC_MoveParent,
/*8982*/          OPC_RecordChild6, // #5 = $da
/*8983*/          OPC_MoveChild6,
/*8984*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8987*/          OPC_MoveParent,
/*8988*/          OPC_RecordChild7, // #6 = $slc
/*8989*/          OPC_MoveChild7,
/*8990*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8993*/          OPC_MoveParent,
/*8994*/          OPC_EmitMergeInputChains1_0,
/*8995*/          OPC_EmitInteger, MVT::i16, 1, 
/*8998*/          OPC_EmitInteger, MVT::i1, 1, 
/*9001*/          OPC_EmitInteger, MVT::i1, 1, 
/*9004*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9007*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9010*/          OPC_EmitInteger, MVT::i1, 0, 
/*9013*/          OPC_EmitInteger, MVT::i1, 0, 
/*9016*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9019*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 419:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9036*/        0, /*End of Scope*/
/*9037*/      /*Scope*/ 71|128,1/*199*/, /*->9238*/
/*9039*/        OPC_CheckChild1Integer, 42|128,3/*426*/, 
/*9042*/        OPC_RecordChild2, // #1 = $vdata
/*9043*/        OPC_RecordChild3, // #2 = $addr
/*9044*/        OPC_Scope, 63, /*->9109*/ // 3 children in Scope
/*9046*/          OPC_CheckChild3Type, MVT::i32,
/*9048*/          OPC_RecordChild4, // #3 = $rsrc
/*9049*/          OPC_RecordChild5, // #4 = $r128
/*9050*/          OPC_MoveChild5,
/*9051*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9054*/          OPC_MoveParent,
/*9055*/          OPC_RecordChild6, // #5 = $da
/*9056*/          OPC_MoveChild6,
/*9057*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9060*/          OPC_MoveParent,
/*9061*/          OPC_RecordChild7, // #6 = $slc
/*9062*/          OPC_MoveChild7,
/*9063*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9066*/          OPC_MoveParent,
/*9067*/          OPC_EmitMergeInputChains1_0,
/*9068*/          OPC_EmitInteger, MVT::i16, 1, 
/*9071*/          OPC_EmitInteger, MVT::i1, 1, 
/*9074*/          OPC_EmitInteger, MVT::i1, 1, 
/*9077*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9080*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9083*/          OPC_EmitInteger, MVT::i1, 0, 
/*9086*/          OPC_EmitInteger, MVT::i1, 0, 
/*9089*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9092*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 426:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9109*/        /*Scope*/ 63, /*->9173*/
/*9110*/          OPC_CheckChild3Type, MVT::v2i32,
/*9112*/          OPC_RecordChild4, // #3 = $rsrc
/*9113*/          OPC_RecordChild5, // #4 = $r128
/*9114*/          OPC_MoveChild5,
/*9115*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9118*/          OPC_MoveParent,
/*9119*/          OPC_RecordChild6, // #5 = $da
/*9120*/          OPC_MoveChild6,
/*9121*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9124*/          OPC_MoveParent,
/*9125*/          OPC_RecordChild7, // #6 = $slc
/*9126*/          OPC_MoveChild7,
/*9127*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9130*/          OPC_MoveParent,
/*9131*/          OPC_EmitMergeInputChains1_0,
/*9132*/          OPC_EmitInteger, MVT::i16, 1, 
/*9135*/          OPC_EmitInteger, MVT::i1, 1, 
/*9138*/          OPC_EmitInteger, MVT::i1, 1, 
/*9141*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9144*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9147*/          OPC_EmitInteger, MVT::i1, 0, 
/*9150*/          OPC_EmitInteger, MVT::i1, 0, 
/*9153*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9156*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 426:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9173*/        /*Scope*/ 63, /*->9237*/
/*9174*/          OPC_CheckChild3Type, MVT::v4i32,
/*9176*/          OPC_RecordChild4, // #3 = $rsrc
/*9177*/          OPC_RecordChild5, // #4 = $r128
/*9178*/          OPC_MoveChild5,
/*9179*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9182*/          OPC_MoveParent,
/*9183*/          OPC_RecordChild6, // #5 = $da
/*9184*/          OPC_MoveChild6,
/*9185*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9188*/          OPC_MoveParent,
/*9189*/          OPC_RecordChild7, // #6 = $slc
/*9190*/          OPC_MoveChild7,
/*9191*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9194*/          OPC_MoveParent,
/*9195*/          OPC_EmitMergeInputChains1_0,
/*9196*/          OPC_EmitInteger, MVT::i16, 1, 
/*9199*/          OPC_EmitInteger, MVT::i1, 1, 
/*9202*/          OPC_EmitInteger, MVT::i1, 1, 
/*9205*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9208*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9211*/          OPC_EmitInteger, MVT::i1, 0, 
/*9214*/          OPC_EmitInteger, MVT::i1, 0, 
/*9217*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9220*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 426:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9237*/        0, /*End of Scope*/
/*9238*/      /*Scope*/ 71|128,1/*199*/, /*->9439*/
/*9240*/        OPC_CheckChild1Integer, 34|128,3/*418*/, 
/*9243*/        OPC_RecordChild2, // #1 = $vdata
/*9244*/        OPC_RecordChild3, // #2 = $addr
/*9245*/        OPC_Scope, 63, /*->9310*/ // 3 children in Scope
/*9247*/          OPC_CheckChild3Type, MVT::i32,
/*9249*/          OPC_RecordChild4, // #3 = $rsrc
/*9250*/          OPC_RecordChild5, // #4 = $r128
/*9251*/          OPC_MoveChild5,
/*9252*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9255*/          OPC_MoveParent,
/*9256*/          OPC_RecordChild6, // #5 = $da
/*9257*/          OPC_MoveChild6,
/*9258*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9261*/          OPC_MoveParent,
/*9262*/          OPC_RecordChild7, // #6 = $slc
/*9263*/          OPC_MoveChild7,
/*9264*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9267*/          OPC_MoveParent,
/*9268*/          OPC_EmitMergeInputChains1_0,
/*9269*/          OPC_EmitInteger, MVT::i16, 1, 
/*9272*/          OPC_EmitInteger, MVT::i1, 1, 
/*9275*/          OPC_EmitInteger, MVT::i1, 1, 
/*9278*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9281*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9284*/          OPC_EmitInteger, MVT::i1, 0, 
/*9287*/          OPC_EmitInteger, MVT::i1, 0, 
/*9290*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9293*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 418:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9310*/        /*Scope*/ 63, /*->9374*/
/*9311*/          OPC_CheckChild3Type, MVT::v2i32,
/*9313*/          OPC_RecordChild4, // #3 = $rsrc
/*9314*/          OPC_RecordChild5, // #4 = $r128
/*9315*/          OPC_MoveChild5,
/*9316*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9319*/          OPC_MoveParent,
/*9320*/          OPC_RecordChild6, // #5 = $da
/*9321*/          OPC_MoveChild6,
/*9322*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9325*/          OPC_MoveParent,
/*9326*/          OPC_RecordChild7, // #6 = $slc
/*9327*/          OPC_MoveChild7,
/*9328*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9331*/          OPC_MoveParent,
/*9332*/          OPC_EmitMergeInputChains1_0,
/*9333*/          OPC_EmitInteger, MVT::i16, 1, 
/*9336*/          OPC_EmitInteger, MVT::i1, 1, 
/*9339*/          OPC_EmitInteger, MVT::i1, 1, 
/*9342*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9345*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9348*/          OPC_EmitInteger, MVT::i1, 0, 
/*9351*/          OPC_EmitInteger, MVT::i1, 0, 
/*9354*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9357*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 418:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9374*/        /*Scope*/ 63, /*->9438*/
/*9375*/          OPC_CheckChild3Type, MVT::v4i32,
/*9377*/          OPC_RecordChild4, // #3 = $rsrc
/*9378*/          OPC_RecordChild5, // #4 = $r128
/*9379*/          OPC_MoveChild5,
/*9380*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9383*/          OPC_MoveParent,
/*9384*/          OPC_RecordChild6, // #5 = $da
/*9385*/          OPC_MoveChild6,
/*9386*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9389*/          OPC_MoveParent,
/*9390*/          OPC_RecordChild7, // #6 = $slc
/*9391*/          OPC_MoveChild7,
/*9392*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9395*/          OPC_MoveParent,
/*9396*/          OPC_EmitMergeInputChains1_0,
/*9397*/          OPC_EmitInteger, MVT::i16, 1, 
/*9400*/          OPC_EmitInteger, MVT::i1, 1, 
/*9403*/          OPC_EmitInteger, MVT::i1, 1, 
/*9406*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9409*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9412*/          OPC_EmitInteger, MVT::i1, 0, 
/*9415*/          OPC_EmitInteger, MVT::i1, 0, 
/*9418*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9421*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 418:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9438*/        0, /*End of Scope*/
/*9439*/      /*Scope*/ 71|128,1/*199*/, /*->9640*/
/*9441*/        OPC_CheckChild1Integer, 33|128,3/*417*/, 
/*9444*/        OPC_RecordChild2, // #1 = $vdata
/*9445*/        OPC_RecordChild3, // #2 = $addr
/*9446*/        OPC_Scope, 63, /*->9511*/ // 3 children in Scope
/*9448*/          OPC_CheckChild3Type, MVT::i32,
/*9450*/          OPC_RecordChild4, // #3 = $rsrc
/*9451*/          OPC_RecordChild5, // #4 = $r128
/*9452*/          OPC_MoveChild5,
/*9453*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9456*/          OPC_MoveParent,
/*9457*/          OPC_RecordChild6, // #5 = $da
/*9458*/          OPC_MoveChild6,
/*9459*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9462*/          OPC_MoveParent,
/*9463*/          OPC_RecordChild7, // #6 = $slc
/*9464*/          OPC_MoveChild7,
/*9465*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9468*/          OPC_MoveParent,
/*9469*/          OPC_EmitMergeInputChains1_0,
/*9470*/          OPC_EmitInteger, MVT::i16, 1, 
/*9473*/          OPC_EmitInteger, MVT::i1, 1, 
/*9476*/          OPC_EmitInteger, MVT::i1, 1, 
/*9479*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9482*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9485*/          OPC_EmitInteger, MVT::i1, 0, 
/*9488*/          OPC_EmitInteger, MVT::i1, 0, 
/*9491*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9494*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 417:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9511*/        /*Scope*/ 63, /*->9575*/
/*9512*/          OPC_CheckChild3Type, MVT::v2i32,
/*9514*/          OPC_RecordChild4, // #3 = $rsrc
/*9515*/          OPC_RecordChild5, // #4 = $r128
/*9516*/          OPC_MoveChild5,
/*9517*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9520*/          OPC_MoveParent,
/*9521*/          OPC_RecordChild6, // #5 = $da
/*9522*/          OPC_MoveChild6,
/*9523*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9526*/          OPC_MoveParent,
/*9527*/          OPC_RecordChild7, // #6 = $slc
/*9528*/          OPC_MoveChild7,
/*9529*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9532*/          OPC_MoveParent,
/*9533*/          OPC_EmitMergeInputChains1_0,
/*9534*/          OPC_EmitInteger, MVT::i16, 1, 
/*9537*/          OPC_EmitInteger, MVT::i1, 1, 
/*9540*/          OPC_EmitInteger, MVT::i1, 1, 
/*9543*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9546*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9549*/          OPC_EmitInteger, MVT::i1, 0, 
/*9552*/          OPC_EmitInteger, MVT::i1, 0, 
/*9555*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9558*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 417:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9575*/        /*Scope*/ 63, /*->9639*/
/*9576*/          OPC_CheckChild3Type, MVT::v4i32,
/*9578*/          OPC_RecordChild4, // #3 = $rsrc
/*9579*/          OPC_RecordChild5, // #4 = $r128
/*9580*/          OPC_MoveChild5,
/*9581*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9584*/          OPC_MoveParent,
/*9585*/          OPC_RecordChild6, // #5 = $da
/*9586*/          OPC_MoveChild6,
/*9587*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9590*/          OPC_MoveParent,
/*9591*/          OPC_RecordChild7, // #6 = $slc
/*9592*/          OPC_MoveChild7,
/*9593*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9596*/          OPC_MoveParent,
/*9597*/          OPC_EmitMergeInputChains1_0,
/*9598*/          OPC_EmitInteger, MVT::i16, 1, 
/*9601*/          OPC_EmitInteger, MVT::i1, 1, 
/*9604*/          OPC_EmitInteger, MVT::i1, 1, 
/*9607*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9610*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9613*/          OPC_EmitInteger, MVT::i1, 0, 
/*9616*/          OPC_EmitInteger, MVT::i1, 0, 
/*9619*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9622*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 417:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9639*/        0, /*End of Scope*/
/*9640*/      /*Scope*/ 40|128,2/*296*/, /*->9938*/
/*9642*/        OPC_CheckChild1Integer, 32|128,3/*416*/, 
/*9645*/        OPC_RecordChild2, // #1 = $vsrc
/*9646*/        OPC_RecordChild3, // #2 = $vcmp
/*9647*/        OPC_RecordChild4, // #3 = $addr
/*9648*/        OPC_Scope, 95, /*->9745*/ // 3 children in Scope
/*9650*/          OPC_CheckChild4Type, MVT::i32,
/*9652*/          OPC_RecordChild5, // #4 = $rsrc
/*9653*/          OPC_RecordChild6, // #5 = $r128
/*9654*/          OPC_MoveChild6,
/*9655*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9658*/          OPC_MoveParent,
/*9659*/          OPC_RecordChild7, // #6 = $da
/*9660*/          OPC_MoveChild7,
/*9661*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9664*/          OPC_MoveParent,
/*9665*/          OPC_MoveChild, 8,
/*9667*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9670*/          OPC_RecordNode, // #7 = $slc
/*9671*/          OPC_MoveParent,
/*9672*/          OPC_EmitMergeInputChains1_0,
/*9673*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9676*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9679*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9682*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9693*/          OPC_EmitInteger, MVT::i16, 3, 
/*9696*/          OPC_EmitInteger, MVT::i1, 1, 
/*9699*/          OPC_EmitInteger, MVT::i1, 1, 
/*9702*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9705*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9708*/          OPC_EmitInteger, MVT::i1, 0, 
/*9711*/          OPC_EmitInteger, MVT::i1, 0, 
/*9714*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9717*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9734*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9737*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 416:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V1:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9745*/        /*Scope*/ 95, /*->9841*/
/*9746*/          OPC_CheckChild4Type, MVT::v2i32,
/*9748*/          OPC_RecordChild5, // #4 = $rsrc
/*9749*/          OPC_RecordChild6, // #5 = $r128
/*9750*/          OPC_MoveChild6,
/*9751*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9754*/          OPC_MoveParent,
/*9755*/          OPC_RecordChild7, // #6 = $da
/*9756*/          OPC_MoveChild7,
/*9757*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9760*/          OPC_MoveParent,
/*9761*/          OPC_MoveChild, 8,
/*9763*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9766*/          OPC_RecordNode, // #7 = $slc
/*9767*/          OPC_MoveParent,
/*9768*/          OPC_EmitMergeInputChains1_0,
/*9769*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9772*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9775*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9778*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9789*/          OPC_EmitInteger, MVT::i16, 3, 
/*9792*/          OPC_EmitInteger, MVT::i1, 1, 
/*9795*/          OPC_EmitInteger, MVT::i1, 1, 
/*9798*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9801*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9804*/          OPC_EmitInteger, MVT::i1, 0, 
/*9807*/          OPC_EmitInteger, MVT::i1, 0, 
/*9810*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9813*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9830*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9833*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 416:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V2:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:v2i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9841*/        /*Scope*/ 95, /*->9937*/
/*9842*/          OPC_CheckChild4Type, MVT::v4i32,
/*9844*/          OPC_RecordChild5, // #4 = $rsrc
/*9845*/          OPC_RecordChild6, // #5 = $r128
/*9846*/          OPC_MoveChild6,
/*9847*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9850*/          OPC_MoveParent,
/*9851*/          OPC_RecordChild7, // #6 = $da
/*9852*/          OPC_MoveChild7,
/*9853*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9856*/          OPC_MoveParent,
/*9857*/          OPC_MoveChild, 8,
/*9859*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9862*/          OPC_RecordNode, // #7 = $slc
/*9863*/          OPC_MoveParent,
/*9864*/          OPC_EmitMergeInputChains1_0,
/*9865*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9868*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9871*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9874*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9885*/          OPC_EmitInteger, MVT::i16, 3, 
/*9888*/          OPC_EmitInteger, MVT::i1, 1, 
/*9891*/          OPC_EmitInteger, MVT::i1, 1, 
/*9894*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9897*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9900*/          OPC_EmitInteger, MVT::i1, 0, 
/*9903*/          OPC_EmitInteger, MVT::i1, 0, 
/*9906*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9909*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V4), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9926*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9929*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 416:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V4:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:v4i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9937*/        0, /*End of Scope*/
/*9938*/      /*Scope*/ 22, /*->9961*/
/*9939*/        OPC_CheckChild1Integer, 20|128,4/*532*/, 
/*9942*/        OPC_RecordChild2, // #1 = $simm16
/*9943*/        OPC_MoveChild2,
/*9944*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9947*/        OPC_MoveParent,
/*9948*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9950*/        OPC_EmitMergeInputChains1_0,
/*9951*/        OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*9954*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_GETREG_B32), 0|OPFL_Chain,
                    MVT::i32, 1/*#Ops*/, 2, 
                // Src: (intrinsic_w_chain:i32 532:iPTR, (imm:i32):$simm16) - Complexity = 11
                // Dst: (S_GETREG_B32:i32 (as_i16imm:i16 ?:i32:$simm16))
/*9961*/      /*Scope*/ 12, /*->9974*/
/*9962*/        OPC_CheckChild1Integer, 23|128,4/*535*/, 
/*9965*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9967*/        OPC_EmitMergeInputChains1_0,
/*9968*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_w_chain:i64 535:iPTR) - Complexity = 8
                // Dst: (S_MEMTIME:i64)
/*9974*/      /*Scope*/ 12, /*->9987*/
/*9975*/        OPC_CheckChild1Integer, 22|128,4/*534*/, 
/*9978*/        OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*9980*/        OPC_EmitMergeInputChains1_0,
/*9981*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMREALTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_w_chain:i64 534:iPTR) - Complexity = 8
                // Dst: (S_MEMREALTIME:i64)
/*9987*/      /*Scope*/ 23|128,6/*791*/, /*->10780*/
/*9989*/        OPC_CheckChild1Integer, 43|128,3/*427*/, 
/*9992*/        OPC_RecordChild2, // #1 = $addr
/*9993*/        OPC_Scope, 27|128,1/*155*/, /*->10151*/ // 5 children in Scope
/*9996*/          OPC_CheckChild2Type, MVT::f32,
/*9998*/          OPC_RecordChild3, // #2 = $rsrc
/*9999*/          OPC_CheckChild3Type, MVT::v8i32,
/*10001*/         OPC_RecordChild4, // #3 = $sampler
/*10002*/         OPC_RecordChild5, // #4 = $dmask
/*10003*/         OPC_RecordChild6, // #5 = $unorm
/*10004*/         OPC_RecordChild7, // #6 = $glc
/*10005*/         OPC_MoveChild, 8,
/*10007*/         OPC_RecordNode, // #7 = $slc
/*10008*/         OPC_MoveParent,
/*10009*/         OPC_MoveChild, 9,
/*10011*/         OPC_RecordNode, // #8 = $lwe
/*10012*/         OPC_MoveParent,
/*10013*/         OPC_MoveChild, 10,
/*10015*/         OPC_RecordNode, // #9 = $da
/*10016*/         OPC_MoveParent,
/*10017*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10062
/*10020*/           OPC_EmitMergeInputChains1_0,
/*10021*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10024*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10027*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10030*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10033*/           OPC_EmitInteger, MVT::i1, 0, 
/*10036*/           OPC_EmitInteger, MVT::i1, 0, 
/*10039*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10042*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10045*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10062*/         /*SwitchType*/ 42, MVT::v2f32,// ->10106
/*10064*/           OPC_EmitMergeInputChains1_0,
/*10065*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10068*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10071*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10074*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10077*/           OPC_EmitInteger, MVT::i1, 0, 
/*10080*/           OPC_EmitInteger, MVT::i1, 0, 
/*10083*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10086*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10089*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10106*/         /*SwitchType*/ 42, MVT::v4f32,// ->10150
/*10108*/           OPC_EmitMergeInputChains1_0,
/*10109*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10112*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10115*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10118*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10121*/           OPC_EmitInteger, MVT::i1, 0, 
/*10124*/           OPC_EmitInteger, MVT::i1, 0, 
/*10127*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10130*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10133*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10150*/         0, // EndSwitchType
/*10151*/       /*Scope*/ 27|128,1/*155*/, /*->10308*/
/*10153*/         OPC_CheckChild2Type, MVT::v2f32,
/*10155*/         OPC_RecordChild3, // #2 = $rsrc
/*10156*/         OPC_CheckChild3Type, MVT::v8i32,
/*10158*/         OPC_RecordChild4, // #3 = $sampler
/*10159*/         OPC_RecordChild5, // #4 = $dmask
/*10160*/         OPC_RecordChild6, // #5 = $unorm
/*10161*/         OPC_RecordChild7, // #6 = $glc
/*10162*/         OPC_MoveChild, 8,
/*10164*/         OPC_RecordNode, // #7 = $slc
/*10165*/         OPC_MoveParent,
/*10166*/         OPC_MoveChild, 9,
/*10168*/         OPC_RecordNode, // #8 = $lwe
/*10169*/         OPC_MoveParent,
/*10170*/         OPC_MoveChild, 10,
/*10172*/         OPC_RecordNode, // #9 = $da
/*10173*/         OPC_MoveParent,
/*10174*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10219
/*10177*/           OPC_EmitMergeInputChains1_0,
/*10178*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10181*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10184*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10187*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10190*/           OPC_EmitInteger, MVT::i1, 0, 
/*10193*/           OPC_EmitInteger, MVT::i1, 0, 
/*10196*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10199*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10202*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10219*/         /*SwitchType*/ 42, MVT::v2f32,// ->10263
/*10221*/           OPC_EmitMergeInputChains1_0,
/*10222*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10225*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10228*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10231*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10234*/           OPC_EmitInteger, MVT::i1, 0, 
/*10237*/           OPC_EmitInteger, MVT::i1, 0, 
/*10240*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10243*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10246*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10263*/         /*SwitchType*/ 42, MVT::v4f32,// ->10307
/*10265*/           OPC_EmitMergeInputChains1_0,
/*10266*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10269*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10272*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10275*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10278*/           OPC_EmitInteger, MVT::i1, 0, 
/*10281*/           OPC_EmitInteger, MVT::i1, 0, 
/*10284*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10287*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10290*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10307*/         0, // EndSwitchType
/*10308*/       /*Scope*/ 27|128,1/*155*/, /*->10465*/
/*10310*/         OPC_CheckChild2Type, MVT::v4f32,
/*10312*/         OPC_RecordChild3, // #2 = $rsrc
/*10313*/         OPC_CheckChild3Type, MVT::v8i32,
/*10315*/         OPC_RecordChild4, // #3 = $sampler
/*10316*/         OPC_RecordChild5, // #4 = $dmask
/*10317*/         OPC_RecordChild6, // #5 = $unorm
/*10318*/         OPC_RecordChild7, // #6 = $glc
/*10319*/         OPC_MoveChild, 8,
/*10321*/         OPC_RecordNode, // #7 = $slc
/*10322*/         OPC_MoveParent,
/*10323*/         OPC_MoveChild, 9,
/*10325*/         OPC_RecordNode, // #8 = $lwe
/*10326*/         OPC_MoveParent,
/*10327*/         OPC_MoveChild, 10,
/*10329*/         OPC_RecordNode, // #9 = $da
/*10330*/         OPC_MoveParent,
/*10331*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10376
/*10334*/           OPC_EmitMergeInputChains1_0,
/*10335*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10338*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10341*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10344*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10347*/           OPC_EmitInteger, MVT::i1, 0, 
/*10350*/           OPC_EmitInteger, MVT::i1, 0, 
/*10353*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10356*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10359*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10376*/         /*SwitchType*/ 42, MVT::v2f32,// ->10420
/*10378*/           OPC_EmitMergeInputChains1_0,
/*10379*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10382*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10385*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10388*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10391*/           OPC_EmitInteger, MVT::i1, 0, 
/*10394*/           OPC_EmitInteger, MVT::i1, 0, 
/*10397*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10400*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10403*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10420*/         /*SwitchType*/ 42, MVT::v4f32,// ->10464
/*10422*/           OPC_EmitMergeInputChains1_0,
/*10423*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10426*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10429*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10432*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10435*/           OPC_EmitInteger, MVT::i1, 0, 
/*10438*/           OPC_EmitInteger, MVT::i1, 0, 
/*10441*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10444*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10447*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10464*/         0, // EndSwitchType
/*10465*/       /*Scope*/ 27|128,1/*155*/, /*->10622*/
/*10467*/         OPC_CheckChild2Type, MVT::v8f32,
/*10469*/         OPC_RecordChild3, // #2 = $rsrc
/*10470*/         OPC_CheckChild3Type, MVT::v8i32,
/*10472*/         OPC_RecordChild4, // #3 = $sampler
/*10473*/         OPC_RecordChild5, // #4 = $dmask
/*10474*/         OPC_RecordChild6, // #5 = $unorm
/*10475*/         OPC_RecordChild7, // #6 = $glc
/*10476*/         OPC_MoveChild, 8,
/*10478*/         OPC_RecordNode, // #7 = $slc
/*10479*/         OPC_MoveParent,
/*10480*/         OPC_MoveChild, 9,
/*10482*/         OPC_RecordNode, // #8 = $lwe
/*10483*/         OPC_MoveParent,
/*10484*/         OPC_MoveChild, 10,
/*10486*/         OPC_RecordNode, // #9 = $da
/*10487*/         OPC_MoveParent,
/*10488*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10533
/*10491*/           OPC_EmitMergeInputChains1_0,
/*10492*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10495*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10498*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10501*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10504*/           OPC_EmitInteger, MVT::i1, 0, 
/*10507*/           OPC_EmitInteger, MVT::i1, 0, 
/*10510*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10513*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10533*/         /*SwitchType*/ 42, MVT::v2f32,// ->10577
/*10535*/           OPC_EmitMergeInputChains1_0,
/*10536*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10539*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10542*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10545*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10548*/           OPC_EmitInteger, MVT::i1, 0, 
/*10551*/           OPC_EmitInteger, MVT::i1, 0, 
/*10554*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10557*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10560*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10577*/         /*SwitchType*/ 42, MVT::v4f32,// ->10621
/*10579*/           OPC_EmitMergeInputChains1_0,
/*10580*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10583*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10586*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10589*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10592*/           OPC_EmitInteger, MVT::i1, 0, 
/*10595*/           OPC_EmitInteger, MVT::i1, 0, 
/*10598*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10601*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10604*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10621*/         0, // EndSwitchType
/*10622*/       /*Scope*/ 27|128,1/*155*/, /*->10779*/
/*10624*/         OPC_CheckChild2Type, MVT::v16f32,
/*10626*/         OPC_RecordChild3, // #2 = $rsrc
/*10627*/         OPC_CheckChild3Type, MVT::v8i32,
/*10629*/         OPC_RecordChild4, // #3 = $sampler
/*10630*/         OPC_RecordChild5, // #4 = $dmask
/*10631*/         OPC_RecordChild6, // #5 = $unorm
/*10632*/         OPC_RecordChild7, // #6 = $glc
/*10633*/         OPC_MoveChild, 8,
/*10635*/         OPC_RecordNode, // #7 = $slc
/*10636*/         OPC_MoveParent,
/*10637*/         OPC_MoveChild, 9,
/*10639*/         OPC_RecordNode, // #8 = $lwe
/*10640*/         OPC_MoveParent,
/*10641*/         OPC_MoveChild, 10,
/*10643*/         OPC_RecordNode, // #9 = $da
/*10644*/         OPC_MoveParent,
/*10645*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10690
/*10648*/           OPC_EmitMergeInputChains1_0,
/*10649*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10652*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10661*/           OPC_EmitInteger, MVT::i1, 0, 
/*10664*/           OPC_EmitInteger, MVT::i1, 0, 
/*10667*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10670*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10690*/         /*SwitchType*/ 42, MVT::v2f32,// ->10734
/*10692*/           OPC_EmitMergeInputChains1_0,
/*10693*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10696*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10699*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10702*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10705*/           OPC_EmitInteger, MVT::i1, 0, 
/*10708*/           OPC_EmitInteger, MVT::i1, 0, 
/*10711*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10714*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10717*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10734*/         /*SwitchType*/ 42, MVT::v4f32,// ->10778
/*10736*/           OPC_EmitMergeInputChains1_0,
/*10737*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10740*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10743*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10746*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10749*/           OPC_EmitInteger, MVT::i1, 0, 
/*10752*/           OPC_EmitInteger, MVT::i1, 0, 
/*10755*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10758*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10761*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10778*/         0, // EndSwitchType
/*10779*/       0, /*End of Scope*/
/*10780*/     /*Scope*/ 23|128,6/*791*/, /*->11573*/
/*10782*/       OPC_CheckChild1Integer, 60|128,3/*444*/, 
/*10785*/       OPC_RecordChild2, // #1 = $addr
/*10786*/       OPC_Scope, 27|128,1/*155*/, /*->10944*/ // 5 children in Scope
/*10789*/         OPC_CheckChild2Type, MVT::f32,
/*10791*/         OPC_RecordChild3, // #2 = $rsrc
/*10792*/         OPC_CheckChild3Type, MVT::v8i32,
/*10794*/         OPC_RecordChild4, // #3 = $sampler
/*10795*/         OPC_RecordChild5, // #4 = $dmask
/*10796*/         OPC_RecordChild6, // #5 = $unorm
/*10797*/         OPC_RecordChild7, // #6 = $glc
/*10798*/         OPC_MoveChild, 8,
/*10800*/         OPC_RecordNode, // #7 = $slc
/*10801*/         OPC_MoveParent,
/*10802*/         OPC_MoveChild, 9,
/*10804*/         OPC_RecordNode, // #8 = $lwe
/*10805*/         OPC_MoveParent,
/*10806*/         OPC_MoveChild, 10,
/*10808*/         OPC_RecordNode, // #9 = $da
/*10809*/         OPC_MoveParent,
/*10810*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10855
/*10813*/           OPC_EmitMergeInputChains1_0,
/*10814*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10817*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10820*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10823*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10826*/           OPC_EmitInteger, MVT::i1, 0, 
/*10829*/           OPC_EmitInteger, MVT::i1, 0, 
/*10832*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10835*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10838*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10855*/         /*SwitchType*/ 42, MVT::v2f32,// ->10899
/*10857*/           OPC_EmitMergeInputChains1_0,
/*10858*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10861*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10864*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10867*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10870*/           OPC_EmitInteger, MVT::i1, 0, 
/*10873*/           OPC_EmitInteger, MVT::i1, 0, 
/*10876*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10879*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10882*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10899*/         /*SwitchType*/ 42, MVT::v4f32,// ->10943
/*10901*/           OPC_EmitMergeInputChains1_0,
/*10902*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10905*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10908*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10911*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10914*/           OPC_EmitInteger, MVT::i1, 0, 
/*10917*/           OPC_EmitInteger, MVT::i1, 0, 
/*10920*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10923*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10926*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10943*/         0, // EndSwitchType
/*10944*/       /*Scope*/ 27|128,1/*155*/, /*->11101*/
/*10946*/         OPC_CheckChild2Type, MVT::v2f32,
/*10948*/         OPC_RecordChild3, // #2 = $rsrc
/*10949*/         OPC_CheckChild3Type, MVT::v8i32,
/*10951*/         OPC_RecordChild4, // #3 = $sampler
/*10952*/         OPC_RecordChild5, // #4 = $dmask
/*10953*/         OPC_RecordChild6, // #5 = $unorm
/*10954*/         OPC_RecordChild7, // #6 = $glc
/*10955*/         OPC_MoveChild, 8,
/*10957*/         OPC_RecordNode, // #7 = $slc
/*10958*/         OPC_MoveParent,
/*10959*/         OPC_MoveChild, 9,
/*10961*/         OPC_RecordNode, // #8 = $lwe
/*10962*/         OPC_MoveParent,
/*10963*/         OPC_MoveChild, 10,
/*10965*/         OPC_RecordNode, // #9 = $da
/*10966*/         OPC_MoveParent,
/*10967*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11012
/*10970*/           OPC_EmitMergeInputChains1_0,
/*10971*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10974*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10977*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10980*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10983*/           OPC_EmitInteger, MVT::i1, 0, 
/*10986*/           OPC_EmitInteger, MVT::i1, 0, 
/*10989*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10992*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10995*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11012*/         /*SwitchType*/ 42, MVT::v2f32,// ->11056
/*11014*/           OPC_EmitMergeInputChains1_0,
/*11015*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11018*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11021*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11024*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11027*/           OPC_EmitInteger, MVT::i1, 0, 
/*11030*/           OPC_EmitInteger, MVT::i1, 0, 
/*11033*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11036*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11039*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11056*/         /*SwitchType*/ 42, MVT::v4f32,// ->11100
/*11058*/           OPC_EmitMergeInputChains1_0,
/*11059*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11062*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11065*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11068*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11071*/           OPC_EmitInteger, MVT::i1, 0, 
/*11074*/           OPC_EmitInteger, MVT::i1, 0, 
/*11077*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11080*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11083*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11100*/         0, // EndSwitchType
/*11101*/       /*Scope*/ 27|128,1/*155*/, /*->11258*/
/*11103*/         OPC_CheckChild2Type, MVT::v4f32,
/*11105*/         OPC_RecordChild3, // #2 = $rsrc
/*11106*/         OPC_CheckChild3Type, MVT::v8i32,
/*11108*/         OPC_RecordChild4, // #3 = $sampler
/*11109*/         OPC_RecordChild5, // #4 = $dmask
/*11110*/         OPC_RecordChild6, // #5 = $unorm
/*11111*/         OPC_RecordChild7, // #6 = $glc
/*11112*/         OPC_MoveChild, 8,
/*11114*/         OPC_RecordNode, // #7 = $slc
/*11115*/         OPC_MoveParent,
/*11116*/         OPC_MoveChild, 9,
/*11118*/         OPC_RecordNode, // #8 = $lwe
/*11119*/         OPC_MoveParent,
/*11120*/         OPC_MoveChild, 10,
/*11122*/         OPC_RecordNode, // #9 = $da
/*11123*/         OPC_MoveParent,
/*11124*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11169
/*11127*/           OPC_EmitMergeInputChains1_0,
/*11128*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11131*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11134*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11137*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11140*/           OPC_EmitInteger, MVT::i1, 0, 
/*11143*/           OPC_EmitInteger, MVT::i1, 0, 
/*11146*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11149*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11169*/         /*SwitchType*/ 42, MVT::v2f32,// ->11213
/*11171*/           OPC_EmitMergeInputChains1_0,
/*11172*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11175*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11178*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11181*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11184*/           OPC_EmitInteger, MVT::i1, 0, 
/*11187*/           OPC_EmitInteger, MVT::i1, 0, 
/*11190*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11193*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11196*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11213*/         /*SwitchType*/ 42, MVT::v4f32,// ->11257
/*11215*/           OPC_EmitMergeInputChains1_0,
/*11216*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11219*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11222*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11225*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11228*/           OPC_EmitInteger, MVT::i1, 0, 
/*11231*/           OPC_EmitInteger, MVT::i1, 0, 
/*11234*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11237*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11240*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11257*/         0, // EndSwitchType
/*11258*/       /*Scope*/ 27|128,1/*155*/, /*->11415*/
/*11260*/         OPC_CheckChild2Type, MVT::v8f32,
/*11262*/         OPC_RecordChild3, // #2 = $rsrc
/*11263*/         OPC_CheckChild3Type, MVT::v8i32,
/*11265*/         OPC_RecordChild4, // #3 = $sampler
/*11266*/         OPC_RecordChild5, // #4 = $dmask
/*11267*/         OPC_RecordChild6, // #5 = $unorm
/*11268*/         OPC_RecordChild7, // #6 = $glc
/*11269*/         OPC_MoveChild, 8,
/*11271*/         OPC_RecordNode, // #7 = $slc
/*11272*/         OPC_MoveParent,
/*11273*/         OPC_MoveChild, 9,
/*11275*/         OPC_RecordNode, // #8 = $lwe
/*11276*/         OPC_MoveParent,
/*11277*/         OPC_MoveChild, 10,
/*11279*/         OPC_RecordNode, // #9 = $da
/*11280*/         OPC_MoveParent,
/*11281*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11326
/*11284*/           OPC_EmitMergeInputChains1_0,
/*11285*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11288*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11291*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11294*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11297*/           OPC_EmitInteger, MVT::i1, 0, 
/*11300*/           OPC_EmitInteger, MVT::i1, 0, 
/*11303*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11306*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11309*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11326*/         /*SwitchType*/ 42, MVT::v2f32,// ->11370
/*11328*/           OPC_EmitMergeInputChains1_0,
/*11329*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11332*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11335*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11338*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11341*/           OPC_EmitInteger, MVT::i1, 0, 
/*11344*/           OPC_EmitInteger, MVT::i1, 0, 
/*11347*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11350*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11353*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11370*/         /*SwitchType*/ 42, MVT::v4f32,// ->11414
/*11372*/           OPC_EmitMergeInputChains1_0,
/*11373*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11376*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11379*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11382*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11385*/           OPC_EmitInteger, MVT::i1, 0, 
/*11388*/           OPC_EmitInteger, MVT::i1, 0, 
/*11391*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11394*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11397*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11414*/         0, // EndSwitchType
/*11415*/       /*Scope*/ 27|128,1/*155*/, /*->11572*/
/*11417*/         OPC_CheckChild2Type, MVT::v16f32,
/*11419*/         OPC_RecordChild3, // #2 = $rsrc
/*11420*/         OPC_CheckChild3Type, MVT::v8i32,
/*11422*/         OPC_RecordChild4, // #3 = $sampler
/*11423*/         OPC_RecordChild5, // #4 = $dmask
/*11424*/         OPC_RecordChild6, // #5 = $unorm
/*11425*/         OPC_RecordChild7, // #6 = $glc
/*11426*/         OPC_MoveChild, 8,
/*11428*/         OPC_RecordNode, // #7 = $slc
/*11429*/         OPC_MoveParent,
/*11430*/         OPC_MoveChild, 9,
/*11432*/         OPC_RecordNode, // #8 = $lwe
/*11433*/         OPC_MoveParent,
/*11434*/         OPC_MoveChild, 10,
/*11436*/         OPC_RecordNode, // #9 = $da
/*11437*/         OPC_MoveParent,
/*11438*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11483
/*11441*/           OPC_EmitMergeInputChains1_0,
/*11442*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11445*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11448*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11451*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11454*/           OPC_EmitInteger, MVT::i1, 0, 
/*11457*/           OPC_EmitInteger, MVT::i1, 0, 
/*11460*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11463*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11466*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11483*/         /*SwitchType*/ 42, MVT::v2f32,// ->11527
/*11485*/           OPC_EmitMergeInputChains1_0,
/*11486*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11489*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11492*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11495*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11498*/           OPC_EmitInteger, MVT::i1, 0, 
/*11501*/           OPC_EmitInteger, MVT::i1, 0, 
/*11504*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11507*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11510*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11527*/         /*SwitchType*/ 42, MVT::v4f32,// ->11571
/*11529*/           OPC_EmitMergeInputChains1_0,
/*11530*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11533*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11536*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11539*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11542*/           OPC_EmitInteger, MVT::i1, 0, 
/*11545*/           OPC_EmitInteger, MVT::i1, 0, 
/*11548*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11551*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11554*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11571*/         0, // EndSwitchType
/*11572*/       0, /*End of Scope*/
/*11573*/     /*Scope*/ 23|128,6/*791*/, /*->12366*/
/*11575*/       OPC_CheckChild1Integer, 62|128,3/*446*/, 
/*11578*/       OPC_RecordChild2, // #1 = $addr
/*11579*/       OPC_Scope, 27|128,1/*155*/, /*->11737*/ // 5 children in Scope
/*11582*/         OPC_CheckChild2Type, MVT::f32,
/*11584*/         OPC_RecordChild3, // #2 = $rsrc
/*11585*/         OPC_CheckChild3Type, MVT::v8i32,
/*11587*/         OPC_RecordChild4, // #3 = $sampler
/*11588*/         OPC_RecordChild5, // #4 = $dmask
/*11589*/         OPC_RecordChild6, // #5 = $unorm
/*11590*/         OPC_RecordChild7, // #6 = $glc
/*11591*/         OPC_MoveChild, 8,
/*11593*/         OPC_RecordNode, // #7 = $slc
/*11594*/         OPC_MoveParent,
/*11595*/         OPC_MoveChild, 9,
/*11597*/         OPC_RecordNode, // #8 = $lwe
/*11598*/         OPC_MoveParent,
/*11599*/         OPC_MoveChild, 10,
/*11601*/         OPC_RecordNode, // #9 = $da
/*11602*/         OPC_MoveParent,
/*11603*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11648
/*11606*/           OPC_EmitMergeInputChains1_0,
/*11607*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11610*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11613*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11616*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11619*/           OPC_EmitInteger, MVT::i1, 0, 
/*11622*/           OPC_EmitInteger, MVT::i1, 0, 
/*11625*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11628*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11631*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11648*/         /*SwitchType*/ 42, MVT::v2f32,// ->11692
/*11650*/           OPC_EmitMergeInputChains1_0,
/*11651*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11654*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11657*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11660*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11663*/           OPC_EmitInteger, MVT::i1, 0, 
/*11666*/           OPC_EmitInteger, MVT::i1, 0, 
/*11669*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11672*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11675*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11692*/         /*SwitchType*/ 42, MVT::v4f32,// ->11736
/*11694*/           OPC_EmitMergeInputChains1_0,
/*11695*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11698*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11701*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11704*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11707*/           OPC_EmitInteger, MVT::i1, 0, 
/*11710*/           OPC_EmitInteger, MVT::i1, 0, 
/*11713*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11716*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11719*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11736*/         0, // EndSwitchType
/*11737*/       /*Scope*/ 27|128,1/*155*/, /*->11894*/
/*11739*/         OPC_CheckChild2Type, MVT::v2f32,
/*11741*/         OPC_RecordChild3, // #2 = $rsrc
/*11742*/         OPC_CheckChild3Type, MVT::v8i32,
/*11744*/         OPC_RecordChild4, // #3 = $sampler
/*11745*/         OPC_RecordChild5, // #4 = $dmask
/*11746*/         OPC_RecordChild6, // #5 = $unorm
/*11747*/         OPC_RecordChild7, // #6 = $glc
/*11748*/         OPC_MoveChild, 8,
/*11750*/         OPC_RecordNode, // #7 = $slc
/*11751*/         OPC_MoveParent,
/*11752*/         OPC_MoveChild, 9,
/*11754*/         OPC_RecordNode, // #8 = $lwe
/*11755*/         OPC_MoveParent,
/*11756*/         OPC_MoveChild, 10,
/*11758*/         OPC_RecordNode, // #9 = $da
/*11759*/         OPC_MoveParent,
/*11760*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11805
/*11763*/           OPC_EmitMergeInputChains1_0,
/*11764*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11767*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11770*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11773*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11776*/           OPC_EmitInteger, MVT::i1, 0, 
/*11779*/           OPC_EmitInteger, MVT::i1, 0, 
/*11782*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11785*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11788*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11805*/         /*SwitchType*/ 42, MVT::v2f32,// ->11849
/*11807*/           OPC_EmitMergeInputChains1_0,
/*11808*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11811*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11814*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11817*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11820*/           OPC_EmitInteger, MVT::i1, 0, 
/*11823*/           OPC_EmitInteger, MVT::i1, 0, 
/*11826*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11829*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11832*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11849*/         /*SwitchType*/ 42, MVT::v4f32,// ->11893
/*11851*/           OPC_EmitMergeInputChains1_0,
/*11852*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11855*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11858*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11861*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11864*/           OPC_EmitInteger, MVT::i1, 0, 
/*11867*/           OPC_EmitInteger, MVT::i1, 0, 
/*11870*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11873*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11876*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11893*/         0, // EndSwitchType
/*11894*/       /*Scope*/ 27|128,1/*155*/, /*->12051*/
/*11896*/         OPC_CheckChild2Type, MVT::v4f32,
/*11898*/         OPC_RecordChild3, // #2 = $rsrc
/*11899*/         OPC_CheckChild3Type, MVT::v8i32,
/*11901*/         OPC_RecordChild4, // #3 = $sampler
/*11902*/         OPC_RecordChild5, // #4 = $dmask
/*11903*/         OPC_RecordChild6, // #5 = $unorm
/*11904*/         OPC_RecordChild7, // #6 = $glc
/*11905*/         OPC_MoveChild, 8,
/*11907*/         OPC_RecordNode, // #7 = $slc
/*11908*/         OPC_MoveParent,
/*11909*/         OPC_MoveChild, 9,
/*11911*/         OPC_RecordNode, // #8 = $lwe
/*11912*/         OPC_MoveParent,
/*11913*/         OPC_MoveChild, 10,
/*11915*/         OPC_RecordNode, // #9 = $da
/*11916*/         OPC_MoveParent,
/*11917*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11962
/*11920*/           OPC_EmitMergeInputChains1_0,
/*11921*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11924*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11927*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11930*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11933*/           OPC_EmitInteger, MVT::i1, 0, 
/*11936*/           OPC_EmitInteger, MVT::i1, 0, 
/*11939*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11942*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11945*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11962*/         /*SwitchType*/ 42, MVT::v2f32,// ->12006
/*11964*/           OPC_EmitMergeInputChains1_0,
/*11965*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11968*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11971*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11974*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11977*/           OPC_EmitInteger, MVT::i1, 0, 
/*11980*/           OPC_EmitInteger, MVT::i1, 0, 
/*11983*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11986*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11989*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12006*/         /*SwitchType*/ 42, MVT::v4f32,// ->12050
/*12008*/           OPC_EmitMergeInputChains1_0,
/*12009*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12012*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12015*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12018*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12021*/           OPC_EmitInteger, MVT::i1, 0, 
/*12024*/           OPC_EmitInteger, MVT::i1, 0, 
/*12027*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12030*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12033*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12050*/         0, // EndSwitchType
/*12051*/       /*Scope*/ 27|128,1/*155*/, /*->12208*/
/*12053*/         OPC_CheckChild2Type, MVT::v8f32,
/*12055*/         OPC_RecordChild3, // #2 = $rsrc
/*12056*/         OPC_CheckChild3Type, MVT::v8i32,
/*12058*/         OPC_RecordChild4, // #3 = $sampler
/*12059*/         OPC_RecordChild5, // #4 = $dmask
/*12060*/         OPC_RecordChild6, // #5 = $unorm
/*12061*/         OPC_RecordChild7, // #6 = $glc
/*12062*/         OPC_MoveChild, 8,
/*12064*/         OPC_RecordNode, // #7 = $slc
/*12065*/         OPC_MoveParent,
/*12066*/         OPC_MoveChild, 9,
/*12068*/         OPC_RecordNode, // #8 = $lwe
/*12069*/         OPC_MoveParent,
/*12070*/         OPC_MoveChild, 10,
/*12072*/         OPC_RecordNode, // #9 = $da
/*12073*/         OPC_MoveParent,
/*12074*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12119
/*12077*/           OPC_EmitMergeInputChains1_0,
/*12078*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12081*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12084*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12087*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12090*/           OPC_EmitInteger, MVT::i1, 0, 
/*12093*/           OPC_EmitInteger, MVT::i1, 0, 
/*12096*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12099*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12102*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12119*/         /*SwitchType*/ 42, MVT::v2f32,// ->12163
/*12121*/           OPC_EmitMergeInputChains1_0,
/*12122*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12125*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12128*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12131*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12134*/           OPC_EmitInteger, MVT::i1, 0, 
/*12137*/           OPC_EmitInteger, MVT::i1, 0, 
/*12140*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12143*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12146*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12163*/         /*SwitchType*/ 42, MVT::v4f32,// ->12207
/*12165*/           OPC_EmitMergeInputChains1_0,
/*12166*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12169*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12172*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12175*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12178*/           OPC_EmitInteger, MVT::i1, 0, 
/*12181*/           OPC_EmitInteger, MVT::i1, 0, 
/*12184*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12187*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12190*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12207*/         0, // EndSwitchType
/*12208*/       /*Scope*/ 27|128,1/*155*/, /*->12365*/
/*12210*/         OPC_CheckChild2Type, MVT::v16f32,
/*12212*/         OPC_RecordChild3, // #2 = $rsrc
/*12213*/         OPC_CheckChild3Type, MVT::v8i32,
/*12215*/         OPC_RecordChild4, // #3 = $sampler
/*12216*/         OPC_RecordChild5, // #4 = $dmask
/*12217*/         OPC_RecordChild6, // #5 = $unorm
/*12218*/         OPC_RecordChild7, // #6 = $glc
/*12219*/         OPC_MoveChild, 8,
/*12221*/         OPC_RecordNode, // #7 = $slc
/*12222*/         OPC_MoveParent,
/*12223*/         OPC_MoveChild, 9,
/*12225*/         OPC_RecordNode, // #8 = $lwe
/*12226*/         OPC_MoveParent,
/*12227*/         OPC_MoveChild, 10,
/*12229*/         OPC_RecordNode, // #9 = $da
/*12230*/         OPC_MoveParent,
/*12231*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12276
/*12234*/           OPC_EmitMergeInputChains1_0,
/*12235*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12238*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12241*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12244*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12247*/           OPC_EmitInteger, MVT::i1, 0, 
/*12250*/           OPC_EmitInteger, MVT::i1, 0, 
/*12253*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12256*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12259*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12276*/         /*SwitchType*/ 42, MVT::v2f32,// ->12320
/*12278*/           OPC_EmitMergeInputChains1_0,
/*12279*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12282*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12285*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12288*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12291*/           OPC_EmitInteger, MVT::i1, 0, 
/*12294*/           OPC_EmitInteger, MVT::i1, 0, 
/*12297*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12300*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12303*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12320*/         /*SwitchType*/ 42, MVT::v4f32,// ->12364
/*12322*/           OPC_EmitMergeInputChains1_0,
/*12323*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12326*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12329*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12332*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12335*/           OPC_EmitInteger, MVT::i1, 0, 
/*12338*/           OPC_EmitInteger, MVT::i1, 0, 
/*12341*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12344*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12347*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12364*/         0, // EndSwitchType
/*12365*/       0, /*End of Scope*/
/*12366*/     /*Scope*/ 23|128,6/*791*/, /*->13159*/
/*12368*/       OPC_CheckChild1Integer, 44|128,3/*428*/, 
/*12371*/       OPC_RecordChild2, // #1 = $addr
/*12372*/       OPC_Scope, 27|128,1/*155*/, /*->12530*/ // 5 children in Scope
/*12375*/         OPC_CheckChild2Type, MVT::f32,
/*12377*/         OPC_RecordChild3, // #2 = $rsrc
/*12378*/         OPC_CheckChild3Type, MVT::v8i32,
/*12380*/         OPC_RecordChild4, // #3 = $sampler
/*12381*/         OPC_RecordChild5, // #4 = $dmask
/*12382*/         OPC_RecordChild6, // #5 = $unorm
/*12383*/         OPC_RecordChild7, // #6 = $glc
/*12384*/         OPC_MoveChild, 8,
/*12386*/         OPC_RecordNode, // #7 = $slc
/*12387*/         OPC_MoveParent,
/*12388*/         OPC_MoveChild, 9,
/*12390*/         OPC_RecordNode, // #8 = $lwe
/*12391*/         OPC_MoveParent,
/*12392*/         OPC_MoveChild, 10,
/*12394*/         OPC_RecordNode, // #9 = $da
/*12395*/         OPC_MoveParent,
/*12396*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12441
/*12399*/           OPC_EmitMergeInputChains1_0,
/*12400*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12403*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12406*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12409*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12412*/           OPC_EmitInteger, MVT::i1, 0, 
/*12415*/           OPC_EmitInteger, MVT::i1, 0, 
/*12418*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12421*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12424*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12441*/         /*SwitchType*/ 42, MVT::v2f32,// ->12485
/*12443*/           OPC_EmitMergeInputChains1_0,
/*12444*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12447*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12450*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12453*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12456*/           OPC_EmitInteger, MVT::i1, 0, 
/*12459*/           OPC_EmitInteger, MVT::i1, 0, 
/*12462*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12465*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12468*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12485*/         /*SwitchType*/ 42, MVT::v4f32,// ->12529
/*12487*/           OPC_EmitMergeInputChains1_0,
/*12488*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12491*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12494*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12497*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12500*/           OPC_EmitInteger, MVT::i1, 0, 
/*12503*/           OPC_EmitInteger, MVT::i1, 0, 
/*12506*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12509*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12512*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12529*/         0, // EndSwitchType
/*12530*/       /*Scope*/ 27|128,1/*155*/, /*->12687*/
/*12532*/         OPC_CheckChild2Type, MVT::v2f32,
/*12534*/         OPC_RecordChild3, // #2 = $rsrc
/*12535*/         OPC_CheckChild3Type, MVT::v8i32,
/*12537*/         OPC_RecordChild4, // #3 = $sampler
/*12538*/         OPC_RecordChild5, // #4 = $dmask
/*12539*/         OPC_RecordChild6, // #5 = $unorm
/*12540*/         OPC_RecordChild7, // #6 = $glc
/*12541*/         OPC_MoveChild, 8,
/*12543*/         OPC_RecordNode, // #7 = $slc
/*12544*/         OPC_MoveParent,
/*12545*/         OPC_MoveChild, 9,
/*12547*/         OPC_RecordNode, // #8 = $lwe
/*12548*/         OPC_MoveParent,
/*12549*/         OPC_MoveChild, 10,
/*12551*/         OPC_RecordNode, // #9 = $da
/*12552*/         OPC_MoveParent,
/*12553*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12598
/*12556*/           OPC_EmitMergeInputChains1_0,
/*12557*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12560*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12563*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12566*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12569*/           OPC_EmitInteger, MVT::i1, 0, 
/*12572*/           OPC_EmitInteger, MVT::i1, 0, 
/*12575*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12578*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12581*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12598*/         /*SwitchType*/ 42, MVT::v2f32,// ->12642
/*12600*/           OPC_EmitMergeInputChains1_0,
/*12601*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12604*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12607*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12610*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12613*/           OPC_EmitInteger, MVT::i1, 0, 
/*12616*/           OPC_EmitInteger, MVT::i1, 0, 
/*12619*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12622*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12625*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12642*/         /*SwitchType*/ 42, MVT::v4f32,// ->12686
/*12644*/           OPC_EmitMergeInputChains1_0,
/*12645*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12648*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12651*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12654*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12657*/           OPC_EmitInteger, MVT::i1, 0, 
/*12660*/           OPC_EmitInteger, MVT::i1, 0, 
/*12663*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12666*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12669*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12686*/         0, // EndSwitchType
/*12687*/       /*Scope*/ 27|128,1/*155*/, /*->12844*/
/*12689*/         OPC_CheckChild2Type, MVT::v4f32,
/*12691*/         OPC_RecordChild3, // #2 = $rsrc
/*12692*/         OPC_CheckChild3Type, MVT::v8i32,
/*12694*/         OPC_RecordChild4, // #3 = $sampler
/*12695*/         OPC_RecordChild5, // #4 = $dmask
/*12696*/         OPC_RecordChild6, // #5 = $unorm
/*12697*/         OPC_RecordChild7, // #6 = $glc
/*12698*/         OPC_MoveChild, 8,
/*12700*/         OPC_RecordNode, // #7 = $slc
/*12701*/         OPC_MoveParent,
/*12702*/         OPC_MoveChild, 9,
/*12704*/         OPC_RecordNode, // #8 = $lwe
/*12705*/         OPC_MoveParent,
/*12706*/         OPC_MoveChild, 10,
/*12708*/         OPC_RecordNode, // #9 = $da
/*12709*/         OPC_MoveParent,
/*12710*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12755
/*12713*/           OPC_EmitMergeInputChains1_0,
/*12714*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12717*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12720*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12723*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12726*/           OPC_EmitInteger, MVT::i1, 0, 
/*12729*/           OPC_EmitInteger, MVT::i1, 0, 
/*12732*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12735*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12738*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12755*/         /*SwitchType*/ 42, MVT::v2f32,// ->12799
/*12757*/           OPC_EmitMergeInputChains1_0,
/*12758*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12761*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12764*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12767*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12770*/           OPC_EmitInteger, MVT::i1, 0, 
/*12773*/           OPC_EmitInteger, MVT::i1, 0, 
/*12776*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12779*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12782*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12799*/         /*SwitchType*/ 42, MVT::v4f32,// ->12843
/*12801*/           OPC_EmitMergeInputChains1_0,
/*12802*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12805*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12808*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12811*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12814*/           OPC_EmitInteger, MVT::i1, 0, 
/*12817*/           OPC_EmitInteger, MVT::i1, 0, 
/*12820*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12823*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12826*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12843*/         0, // EndSwitchType
/*12844*/       /*Scope*/ 27|128,1/*155*/, /*->13001*/
/*12846*/         OPC_CheckChild2Type, MVT::v8f32,
/*12848*/         OPC_RecordChild3, // #2 = $rsrc
/*12849*/         OPC_CheckChild3Type, MVT::v8i32,
/*12851*/         OPC_RecordChild4, // #3 = $sampler
/*12852*/         OPC_RecordChild5, // #4 = $dmask
/*12853*/         OPC_RecordChild6, // #5 = $unorm
/*12854*/         OPC_RecordChild7, // #6 = $glc
/*12855*/         OPC_MoveChild, 8,
/*12857*/         OPC_RecordNode, // #7 = $slc
/*12858*/         OPC_MoveParent,
/*12859*/         OPC_MoveChild, 9,
/*12861*/         OPC_RecordNode, // #8 = $lwe
/*12862*/         OPC_MoveParent,
/*12863*/         OPC_MoveChild, 10,
/*12865*/         OPC_RecordNode, // #9 = $da
/*12866*/         OPC_MoveParent,
/*12867*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12912
/*12870*/           OPC_EmitMergeInputChains1_0,
/*12871*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12874*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12877*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12880*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12883*/           OPC_EmitInteger, MVT::i1, 0, 
/*12886*/           OPC_EmitInteger, MVT::i1, 0, 
/*12889*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12892*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12895*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12912*/         /*SwitchType*/ 42, MVT::v2f32,// ->12956
/*12914*/           OPC_EmitMergeInputChains1_0,
/*12915*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12918*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12921*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12924*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12927*/           OPC_EmitInteger, MVT::i1, 0, 
/*12930*/           OPC_EmitInteger, MVT::i1, 0, 
/*12933*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12936*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12939*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12956*/         /*SwitchType*/ 42, MVT::v4f32,// ->13000
/*12958*/           OPC_EmitMergeInputChains1_0,
/*12959*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12962*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12965*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12968*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12971*/           OPC_EmitInteger, MVT::i1, 0, 
/*12974*/           OPC_EmitInteger, MVT::i1, 0, 
/*12977*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12980*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12983*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13000*/         0, // EndSwitchType
/*13001*/       /*Scope*/ 27|128,1/*155*/, /*->13158*/
/*13003*/         OPC_CheckChild2Type, MVT::v16f32,
/*13005*/         OPC_RecordChild3, // #2 = $rsrc
/*13006*/         OPC_CheckChild3Type, MVT::v8i32,
/*13008*/         OPC_RecordChild4, // #3 = $sampler
/*13009*/         OPC_RecordChild5, // #4 = $dmask
/*13010*/         OPC_RecordChild6, // #5 = $unorm
/*13011*/         OPC_RecordChild7, // #6 = $glc
/*13012*/         OPC_MoveChild, 8,
/*13014*/         OPC_RecordNode, // #7 = $slc
/*13015*/         OPC_MoveParent,
/*13016*/         OPC_MoveChild, 9,
/*13018*/         OPC_RecordNode, // #8 = $lwe
/*13019*/         OPC_MoveParent,
/*13020*/         OPC_MoveChild, 10,
/*13022*/         OPC_RecordNode, // #9 = $da
/*13023*/         OPC_MoveParent,
/*13024*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13069
/*13027*/           OPC_EmitMergeInputChains1_0,
/*13028*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13031*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13034*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13037*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13040*/           OPC_EmitInteger, MVT::i1, 0, 
/*13043*/           OPC_EmitInteger, MVT::i1, 0, 
/*13046*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13049*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13052*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13069*/         /*SwitchType*/ 42, MVT::v2f32,// ->13113
/*13071*/           OPC_EmitMergeInputChains1_0,
/*13072*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13075*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13078*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13081*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13084*/           OPC_EmitInteger, MVT::i1, 0, 
/*13087*/           OPC_EmitInteger, MVT::i1, 0, 
/*13090*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13093*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13096*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13113*/         /*SwitchType*/ 42, MVT::v4f32,// ->13157
/*13115*/           OPC_EmitMergeInputChains1_0,
/*13116*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13119*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13122*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13125*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13128*/           OPC_EmitInteger, MVT::i1, 0, 
/*13131*/           OPC_EmitInteger, MVT::i1, 0, 
/*13134*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13137*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13140*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13157*/         0, // EndSwitchType
/*13158*/       0, /*End of Scope*/
/*13159*/     /*Scope*/ 23|128,6/*791*/, /*->13952*/
/*13161*/       OPC_CheckChild1Integer, 45|128,3/*429*/, 
/*13164*/       OPC_RecordChild2, // #1 = $addr
/*13165*/       OPC_Scope, 27|128,1/*155*/, /*->13323*/ // 5 children in Scope
/*13168*/         OPC_CheckChild2Type, MVT::f32,
/*13170*/         OPC_RecordChild3, // #2 = $rsrc
/*13171*/         OPC_CheckChild3Type, MVT::v8i32,
/*13173*/         OPC_RecordChild4, // #3 = $sampler
/*13174*/         OPC_RecordChild5, // #4 = $dmask
/*13175*/         OPC_RecordChild6, // #5 = $unorm
/*13176*/         OPC_RecordChild7, // #6 = $glc
/*13177*/         OPC_MoveChild, 8,
/*13179*/         OPC_RecordNode, // #7 = $slc
/*13180*/         OPC_MoveParent,
/*13181*/         OPC_MoveChild, 9,
/*13183*/         OPC_RecordNode, // #8 = $lwe
/*13184*/         OPC_MoveParent,
/*13185*/         OPC_MoveChild, 10,
/*13187*/         OPC_RecordNode, // #9 = $da
/*13188*/         OPC_MoveParent,
/*13189*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13234
/*13192*/           OPC_EmitMergeInputChains1_0,
/*13193*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13196*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13199*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13202*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13205*/           OPC_EmitInteger, MVT::i1, 0, 
/*13208*/           OPC_EmitInteger, MVT::i1, 0, 
/*13211*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13214*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13217*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13234*/         /*SwitchType*/ 42, MVT::v2f32,// ->13278
/*13236*/           OPC_EmitMergeInputChains1_0,
/*13237*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13240*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13243*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13246*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13249*/           OPC_EmitInteger, MVT::i1, 0, 
/*13252*/           OPC_EmitInteger, MVT::i1, 0, 
/*13255*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13258*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13261*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13278*/         /*SwitchType*/ 42, MVT::v4f32,// ->13322
/*13280*/           OPC_EmitMergeInputChains1_0,
/*13281*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13284*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13287*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13290*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13293*/           OPC_EmitInteger, MVT::i1, 0, 
/*13296*/           OPC_EmitInteger, MVT::i1, 0, 
/*13299*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13302*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13305*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13322*/         0, // EndSwitchType
/*13323*/       /*Scope*/ 27|128,1/*155*/, /*->13480*/
/*13325*/         OPC_CheckChild2Type, MVT::v2f32,
/*13327*/         OPC_RecordChild3, // #2 = $rsrc
/*13328*/         OPC_CheckChild3Type, MVT::v8i32,
/*13330*/         OPC_RecordChild4, // #3 = $sampler
/*13331*/         OPC_RecordChild5, // #4 = $dmask
/*13332*/         OPC_RecordChild6, // #5 = $unorm
/*13333*/         OPC_RecordChild7, // #6 = $glc
/*13334*/         OPC_MoveChild, 8,
/*13336*/         OPC_RecordNode, // #7 = $slc
/*13337*/         OPC_MoveParent,
/*13338*/         OPC_MoveChild, 9,
/*13340*/         OPC_RecordNode, // #8 = $lwe
/*13341*/         OPC_MoveParent,
/*13342*/         OPC_MoveChild, 10,
/*13344*/         OPC_RecordNode, // #9 = $da
/*13345*/         OPC_MoveParent,
/*13346*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13391
/*13349*/           OPC_EmitMergeInputChains1_0,
/*13350*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13353*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13356*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13359*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13362*/           OPC_EmitInteger, MVT::i1, 0, 
/*13365*/           OPC_EmitInteger, MVT::i1, 0, 
/*13368*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13371*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13374*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13391*/         /*SwitchType*/ 42, MVT::v2f32,// ->13435
/*13393*/           OPC_EmitMergeInputChains1_0,
/*13394*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13397*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13400*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13403*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13406*/           OPC_EmitInteger, MVT::i1, 0, 
/*13409*/           OPC_EmitInteger, MVT::i1, 0, 
/*13412*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13415*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13418*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13435*/         /*SwitchType*/ 42, MVT::v4f32,// ->13479
/*13437*/           OPC_EmitMergeInputChains1_0,
/*13438*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13441*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13444*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13447*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13450*/           OPC_EmitInteger, MVT::i1, 0, 
/*13453*/           OPC_EmitInteger, MVT::i1, 0, 
/*13456*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13459*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13462*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13479*/         0, // EndSwitchType
/*13480*/       /*Scope*/ 27|128,1/*155*/, /*->13637*/
/*13482*/         OPC_CheckChild2Type, MVT::v4f32,
/*13484*/         OPC_RecordChild3, // #2 = $rsrc
/*13485*/         OPC_CheckChild3Type, MVT::v8i32,
/*13487*/         OPC_RecordChild4, // #3 = $sampler
/*13488*/         OPC_RecordChild5, // #4 = $dmask
/*13489*/         OPC_RecordChild6, // #5 = $unorm
/*13490*/         OPC_RecordChild7, // #6 = $glc
/*13491*/         OPC_MoveChild, 8,
/*13493*/         OPC_RecordNode, // #7 = $slc
/*13494*/         OPC_MoveParent,
/*13495*/         OPC_MoveChild, 9,
/*13497*/         OPC_RecordNode, // #8 = $lwe
/*13498*/         OPC_MoveParent,
/*13499*/         OPC_MoveChild, 10,
/*13501*/         OPC_RecordNode, // #9 = $da
/*13502*/         OPC_MoveParent,
/*13503*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13548
/*13506*/           OPC_EmitMergeInputChains1_0,
/*13507*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13510*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13513*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13516*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13519*/           OPC_EmitInteger, MVT::i1, 0, 
/*13522*/           OPC_EmitInteger, MVT::i1, 0, 
/*13525*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13528*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13531*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13548*/         /*SwitchType*/ 42, MVT::v2f32,// ->13592
/*13550*/           OPC_EmitMergeInputChains1_0,
/*13551*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13554*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13557*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13560*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13563*/           OPC_EmitInteger, MVT::i1, 0, 
/*13566*/           OPC_EmitInteger, MVT::i1, 0, 
/*13569*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13572*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13575*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13592*/         /*SwitchType*/ 42, MVT::v4f32,// ->13636
/*13594*/           OPC_EmitMergeInputChains1_0,
/*13595*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13598*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13601*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13604*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13607*/           OPC_EmitInteger, MVT::i1, 0, 
/*13610*/           OPC_EmitInteger, MVT::i1, 0, 
/*13613*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13616*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13619*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13636*/         0, // EndSwitchType
/*13637*/       /*Scope*/ 27|128,1/*155*/, /*->13794*/
/*13639*/         OPC_CheckChild2Type, MVT::v8f32,
/*13641*/         OPC_RecordChild3, // #2 = $rsrc
/*13642*/         OPC_CheckChild3Type, MVT::v8i32,
/*13644*/         OPC_RecordChild4, // #3 = $sampler
/*13645*/         OPC_RecordChild5, // #4 = $dmask
/*13646*/         OPC_RecordChild6, // #5 = $unorm
/*13647*/         OPC_RecordChild7, // #6 = $glc
/*13648*/         OPC_MoveChild, 8,
/*13650*/         OPC_RecordNode, // #7 = $slc
/*13651*/         OPC_MoveParent,
/*13652*/         OPC_MoveChild, 9,
/*13654*/         OPC_RecordNode, // #8 = $lwe
/*13655*/         OPC_MoveParent,
/*13656*/         OPC_MoveChild, 10,
/*13658*/         OPC_RecordNode, // #9 = $da
/*13659*/         OPC_MoveParent,
/*13660*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13705
/*13663*/           OPC_EmitMergeInputChains1_0,
/*13664*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13667*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13670*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13673*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13676*/           OPC_EmitInteger, MVT::i1, 0, 
/*13679*/           OPC_EmitInteger, MVT::i1, 0, 
/*13682*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13685*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13688*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13705*/         /*SwitchType*/ 42, MVT::v2f32,// ->13749
/*13707*/           OPC_EmitMergeInputChains1_0,
/*13708*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13711*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13714*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13717*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13720*/           OPC_EmitInteger, MVT::i1, 0, 
/*13723*/           OPC_EmitInteger, MVT::i1, 0, 
/*13726*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13729*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13732*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13749*/         /*SwitchType*/ 42, MVT::v4f32,// ->13793
/*13751*/           OPC_EmitMergeInputChains1_0,
/*13752*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13755*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13758*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13761*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13764*/           OPC_EmitInteger, MVT::i1, 0, 
/*13767*/           OPC_EmitInteger, MVT::i1, 0, 
/*13770*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13773*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13776*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13793*/         0, // EndSwitchType
/*13794*/       /*Scope*/ 27|128,1/*155*/, /*->13951*/
/*13796*/         OPC_CheckChild2Type, MVT::v16f32,
/*13798*/         OPC_RecordChild3, // #2 = $rsrc
/*13799*/         OPC_CheckChild3Type, MVT::v8i32,
/*13801*/         OPC_RecordChild4, // #3 = $sampler
/*13802*/         OPC_RecordChild5, // #4 = $dmask
/*13803*/         OPC_RecordChild6, // #5 = $unorm
/*13804*/         OPC_RecordChild7, // #6 = $glc
/*13805*/         OPC_MoveChild, 8,
/*13807*/         OPC_RecordNode, // #7 = $slc
/*13808*/         OPC_MoveParent,
/*13809*/         OPC_MoveChild, 9,
/*13811*/         OPC_RecordNode, // #8 = $lwe
/*13812*/         OPC_MoveParent,
/*13813*/         OPC_MoveChild, 10,
/*13815*/         OPC_RecordNode, // #9 = $da
/*13816*/         OPC_MoveParent,
/*13817*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13862
/*13820*/           OPC_EmitMergeInputChains1_0,
/*13821*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13824*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13827*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13830*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13833*/           OPC_EmitInteger, MVT::i1, 0, 
/*13836*/           OPC_EmitInteger, MVT::i1, 0, 
/*13839*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13842*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13845*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13862*/         /*SwitchType*/ 42, MVT::v2f32,// ->13906
/*13864*/           OPC_EmitMergeInputChains1_0,
/*13865*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13868*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13871*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13874*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13877*/           OPC_EmitInteger, MVT::i1, 0, 
/*13880*/           OPC_EmitInteger, MVT::i1, 0, 
/*13883*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13886*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13889*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13906*/         /*SwitchType*/ 42, MVT::v4f32,// ->13950
/*13908*/           OPC_EmitMergeInputChains1_0,
/*13909*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13912*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13915*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13918*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13921*/           OPC_EmitInteger, MVT::i1, 0, 
/*13924*/           OPC_EmitInteger, MVT::i1, 0, 
/*13927*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13930*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13933*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13950*/         0, // EndSwitchType
/*13951*/       0, /*End of Scope*/
/*13952*/     /*Scope*/ 23|128,6/*791*/, /*->14745*/
/*13954*/       OPC_CheckChild1Integer, 64|128,3/*448*/, 
/*13957*/       OPC_RecordChild2, // #1 = $addr
/*13958*/       OPC_Scope, 27|128,1/*155*/, /*->14116*/ // 5 children in Scope
/*13961*/         OPC_CheckChild2Type, MVT::f32,
/*13963*/         OPC_RecordChild3, // #2 = $rsrc
/*13964*/         OPC_CheckChild3Type, MVT::v8i32,
/*13966*/         OPC_RecordChild4, // #3 = $sampler
/*13967*/         OPC_RecordChild5, // #4 = $dmask
/*13968*/         OPC_RecordChild6, // #5 = $unorm
/*13969*/         OPC_RecordChild7, // #6 = $glc
/*13970*/         OPC_MoveChild, 8,
/*13972*/         OPC_RecordNode, // #7 = $slc
/*13973*/         OPC_MoveParent,
/*13974*/         OPC_MoveChild, 9,
/*13976*/         OPC_RecordNode, // #8 = $lwe
/*13977*/         OPC_MoveParent,
/*13978*/         OPC_MoveChild, 10,
/*13980*/         OPC_RecordNode, // #9 = $da
/*13981*/         OPC_MoveParent,
/*13982*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14027
/*13985*/           OPC_EmitMergeInputChains1_0,
/*13986*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13989*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13992*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13995*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13998*/           OPC_EmitInteger, MVT::i1, 0, 
/*14001*/           OPC_EmitInteger, MVT::i1, 0, 
/*14004*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14007*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14010*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14027*/         /*SwitchType*/ 42, MVT::v2f32,// ->14071
/*14029*/           OPC_EmitMergeInputChains1_0,
/*14030*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14033*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14036*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14039*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14042*/           OPC_EmitInteger, MVT::i1, 0, 
/*14045*/           OPC_EmitInteger, MVT::i1, 0, 
/*14048*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14051*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14054*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14071*/         /*SwitchType*/ 42, MVT::v4f32,// ->14115
/*14073*/           OPC_EmitMergeInputChains1_0,
/*14074*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14077*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14080*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14083*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14086*/           OPC_EmitInteger, MVT::i1, 0, 
/*14089*/           OPC_EmitInteger, MVT::i1, 0, 
/*14092*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14095*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14098*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14115*/         0, // EndSwitchType
/*14116*/       /*Scope*/ 27|128,1/*155*/, /*->14273*/
/*14118*/         OPC_CheckChild2Type, MVT::v2f32,
/*14120*/         OPC_RecordChild3, // #2 = $rsrc
/*14121*/         OPC_CheckChild3Type, MVT::v8i32,
/*14123*/         OPC_RecordChild4, // #3 = $sampler
/*14124*/         OPC_RecordChild5, // #4 = $dmask
/*14125*/         OPC_RecordChild6, // #5 = $unorm
/*14126*/         OPC_RecordChild7, // #6 = $glc
/*14127*/         OPC_MoveChild, 8,
/*14129*/         OPC_RecordNode, // #7 = $slc
/*14130*/         OPC_MoveParent,
/*14131*/         OPC_MoveChild, 9,
/*14133*/         OPC_RecordNode, // #8 = $lwe
/*14134*/         OPC_MoveParent,
/*14135*/         OPC_MoveChild, 10,
/*14137*/         OPC_RecordNode, // #9 = $da
/*14138*/         OPC_MoveParent,
/*14139*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14184
/*14142*/           OPC_EmitMergeInputChains1_0,
/*14143*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14146*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14149*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14152*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14155*/           OPC_EmitInteger, MVT::i1, 0, 
/*14158*/           OPC_EmitInteger, MVT::i1, 0, 
/*14161*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14164*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14167*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14184*/         /*SwitchType*/ 42, MVT::v2f32,// ->14228
/*14186*/           OPC_EmitMergeInputChains1_0,
/*14187*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14190*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14193*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14196*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14199*/           OPC_EmitInteger, MVT::i1, 0, 
/*14202*/           OPC_EmitInteger, MVT::i1, 0, 
/*14205*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14208*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14211*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14228*/         /*SwitchType*/ 42, MVT::v4f32,// ->14272
/*14230*/           OPC_EmitMergeInputChains1_0,
/*14231*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14234*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14237*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14240*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14243*/           OPC_EmitInteger, MVT::i1, 0, 
/*14246*/           OPC_EmitInteger, MVT::i1, 0, 
/*14249*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14252*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14255*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14272*/         0, // EndSwitchType
/*14273*/       /*Scope*/ 27|128,1/*155*/, /*->14430*/
/*14275*/         OPC_CheckChild2Type, MVT::v4f32,
/*14277*/         OPC_RecordChild3, // #2 = $rsrc
/*14278*/         OPC_CheckChild3Type, MVT::v8i32,
/*14280*/         OPC_RecordChild4, // #3 = $sampler
/*14281*/         OPC_RecordChild5, // #4 = $dmask
/*14282*/         OPC_RecordChild6, // #5 = $unorm
/*14283*/         OPC_RecordChild7, // #6 = $glc
/*14284*/         OPC_MoveChild, 8,
/*14286*/         OPC_RecordNode, // #7 = $slc
/*14287*/         OPC_MoveParent,
/*14288*/         OPC_MoveChild, 9,
/*14290*/         OPC_RecordNode, // #8 = $lwe
/*14291*/         OPC_MoveParent,
/*14292*/         OPC_MoveChild, 10,
/*14294*/         OPC_RecordNode, // #9 = $da
/*14295*/         OPC_MoveParent,
/*14296*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14341
/*14299*/           OPC_EmitMergeInputChains1_0,
/*14300*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14303*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14306*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14309*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14312*/           OPC_EmitInteger, MVT::i1, 0, 
/*14315*/           OPC_EmitInteger, MVT::i1, 0, 
/*14318*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14321*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14324*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14341*/         /*SwitchType*/ 42, MVT::v2f32,// ->14385
/*14343*/           OPC_EmitMergeInputChains1_0,
/*14344*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14347*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14350*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14353*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14356*/           OPC_EmitInteger, MVT::i1, 0, 
/*14359*/           OPC_EmitInteger, MVT::i1, 0, 
/*14362*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14365*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14368*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14385*/         /*SwitchType*/ 42, MVT::v4f32,// ->14429
/*14387*/           OPC_EmitMergeInputChains1_0,
/*14388*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14391*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14394*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14397*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14400*/           OPC_EmitInteger, MVT::i1, 0, 
/*14403*/           OPC_EmitInteger, MVT::i1, 0, 
/*14406*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14409*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14412*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14429*/         0, // EndSwitchType
/*14430*/       /*Scope*/ 27|128,1/*155*/, /*->14587*/
/*14432*/         OPC_CheckChild2Type, MVT::v8f32,
/*14434*/         OPC_RecordChild3, // #2 = $rsrc
/*14435*/         OPC_CheckChild3Type, MVT::v8i32,
/*14437*/         OPC_RecordChild4, // #3 = $sampler
/*14438*/         OPC_RecordChild5, // #4 = $dmask
/*14439*/         OPC_RecordChild6, // #5 = $unorm
/*14440*/         OPC_RecordChild7, // #6 = $glc
/*14441*/         OPC_MoveChild, 8,
/*14443*/         OPC_RecordNode, // #7 = $slc
/*14444*/         OPC_MoveParent,
/*14445*/         OPC_MoveChild, 9,
/*14447*/         OPC_RecordNode, // #8 = $lwe
/*14448*/         OPC_MoveParent,
/*14449*/         OPC_MoveChild, 10,
/*14451*/         OPC_RecordNode, // #9 = $da
/*14452*/         OPC_MoveParent,
/*14453*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14498
/*14456*/           OPC_EmitMergeInputChains1_0,
/*14457*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14460*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14463*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14466*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14469*/           OPC_EmitInteger, MVT::i1, 0, 
/*14472*/           OPC_EmitInteger, MVT::i1, 0, 
/*14475*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14478*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14481*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14498*/         /*SwitchType*/ 42, MVT::v2f32,// ->14542
/*14500*/           OPC_EmitMergeInputChains1_0,
/*14501*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14504*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14507*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14510*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14513*/           OPC_EmitInteger, MVT::i1, 0, 
/*14516*/           OPC_EmitInteger, MVT::i1, 0, 
/*14519*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14522*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14525*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14542*/         /*SwitchType*/ 42, MVT::v4f32,// ->14586
/*14544*/           OPC_EmitMergeInputChains1_0,
/*14545*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14548*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14551*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14554*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14557*/           OPC_EmitInteger, MVT::i1, 0, 
/*14560*/           OPC_EmitInteger, MVT::i1, 0, 
/*14563*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14566*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14569*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14586*/         0, // EndSwitchType
/*14587*/       /*Scope*/ 27|128,1/*155*/, /*->14744*/
/*14589*/         OPC_CheckChild2Type, MVT::v16f32,
/*14591*/         OPC_RecordChild3, // #2 = $rsrc
/*14592*/         OPC_CheckChild3Type, MVT::v8i32,
/*14594*/         OPC_RecordChild4, // #3 = $sampler
/*14595*/         OPC_RecordChild5, // #4 = $dmask
/*14596*/         OPC_RecordChild6, // #5 = $unorm
/*14597*/         OPC_RecordChild7, // #6 = $glc
/*14598*/         OPC_MoveChild, 8,
/*14600*/         OPC_RecordNode, // #7 = $slc
/*14601*/         OPC_MoveParent,
/*14602*/         OPC_MoveChild, 9,
/*14604*/         OPC_RecordNode, // #8 = $lwe
/*14605*/         OPC_MoveParent,
/*14606*/         OPC_MoveChild, 10,
/*14608*/         OPC_RecordNode, // #9 = $da
/*14609*/         OPC_MoveParent,
/*14610*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14655
/*14613*/           OPC_EmitMergeInputChains1_0,
/*14614*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14617*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14620*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14623*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14626*/           OPC_EmitInteger, MVT::i1, 0, 
/*14629*/           OPC_EmitInteger, MVT::i1, 0, 
/*14632*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14635*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14638*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14655*/         /*SwitchType*/ 42, MVT::v2f32,// ->14699
/*14657*/           OPC_EmitMergeInputChains1_0,
/*14658*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14661*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14664*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14667*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14670*/           OPC_EmitInteger, MVT::i1, 0, 
/*14673*/           OPC_EmitInteger, MVT::i1, 0, 
/*14676*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14679*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14682*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14699*/         /*SwitchType*/ 42, MVT::v4f32,// ->14743
/*14701*/           OPC_EmitMergeInputChains1_0,
/*14702*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14705*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14708*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14711*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14714*/           OPC_EmitInteger, MVT::i1, 0, 
/*14717*/           OPC_EmitInteger, MVT::i1, 0, 
/*14720*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14723*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14726*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14743*/         0, // EndSwitchType
/*14744*/       0, /*End of Scope*/
/*14745*/     /*Scope*/ 23|128,6/*791*/, /*->15538*/
/*14747*/       OPC_CheckChild1Integer, 48|128,3/*432*/, 
/*14750*/       OPC_RecordChild2, // #1 = $addr
/*14751*/       OPC_Scope, 27|128,1/*155*/, /*->14909*/ // 5 children in Scope
/*14754*/         OPC_CheckChild2Type, MVT::f32,
/*14756*/         OPC_RecordChild3, // #2 = $rsrc
/*14757*/         OPC_CheckChild3Type, MVT::v8i32,
/*14759*/         OPC_RecordChild4, // #3 = $sampler
/*14760*/         OPC_RecordChild5, // #4 = $dmask
/*14761*/         OPC_RecordChild6, // #5 = $unorm
/*14762*/         OPC_RecordChild7, // #6 = $glc
/*14763*/         OPC_MoveChild, 8,
/*14765*/         OPC_RecordNode, // #7 = $slc
/*14766*/         OPC_MoveParent,
/*14767*/         OPC_MoveChild, 9,
/*14769*/         OPC_RecordNode, // #8 = $lwe
/*14770*/         OPC_MoveParent,
/*14771*/         OPC_MoveChild, 10,
/*14773*/         OPC_RecordNode, // #9 = $da
/*14774*/         OPC_MoveParent,
/*14775*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14820
/*14778*/           OPC_EmitMergeInputChains1_0,
/*14779*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14782*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14785*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14788*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14791*/           OPC_EmitInteger, MVT::i1, 0, 
/*14794*/           OPC_EmitInteger, MVT::i1, 0, 
/*14797*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14800*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14803*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14820*/         /*SwitchType*/ 42, MVT::v2f32,// ->14864
/*14822*/           OPC_EmitMergeInputChains1_0,
/*14823*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14826*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14829*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14832*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14835*/           OPC_EmitInteger, MVT::i1, 0, 
/*14838*/           OPC_EmitInteger, MVT::i1, 0, 
/*14841*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14844*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14847*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14864*/         /*SwitchType*/ 42, MVT::v4f32,// ->14908
/*14866*/           OPC_EmitMergeInputChains1_0,
/*14867*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14870*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14873*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14876*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14879*/           OPC_EmitInteger, MVT::i1, 0, 
/*14882*/           OPC_EmitInteger, MVT::i1, 0, 
/*14885*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14888*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14891*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14908*/         0, // EndSwitchType
/*14909*/       /*Scope*/ 27|128,1/*155*/, /*->15066*/
/*14911*/         OPC_CheckChild2Type, MVT::v2f32,
/*14913*/         OPC_RecordChild3, // #2 = $rsrc
/*14914*/         OPC_CheckChild3Type, MVT::v8i32,
/*14916*/         OPC_RecordChild4, // #3 = $sampler
/*14917*/         OPC_RecordChild5, // #4 = $dmask
/*14918*/         OPC_RecordChild6, // #5 = $unorm
/*14919*/         OPC_RecordChild7, // #6 = $glc
/*14920*/         OPC_MoveChild, 8,
/*14922*/         OPC_RecordNode, // #7 = $slc
/*14923*/         OPC_MoveParent,
/*14924*/         OPC_MoveChild, 9,
/*14926*/         OPC_RecordNode, // #8 = $lwe
/*14927*/         OPC_MoveParent,
/*14928*/         OPC_MoveChild, 10,
/*14930*/         OPC_RecordNode, // #9 = $da
/*14931*/         OPC_MoveParent,
/*14932*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14977
/*14935*/           OPC_EmitMergeInputChains1_0,
/*14936*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14939*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14942*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14945*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14948*/           OPC_EmitInteger, MVT::i1, 0, 
/*14951*/           OPC_EmitInteger, MVT::i1, 0, 
/*14954*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14957*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14960*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14977*/         /*SwitchType*/ 42, MVT::v2f32,// ->15021
/*14979*/           OPC_EmitMergeInputChains1_0,
/*14980*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14983*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14986*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14989*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14992*/           OPC_EmitInteger, MVT::i1, 0, 
/*14995*/           OPC_EmitInteger, MVT::i1, 0, 
/*14998*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15001*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15004*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15021*/         /*SwitchType*/ 42, MVT::v4f32,// ->15065
/*15023*/           OPC_EmitMergeInputChains1_0,
/*15024*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15027*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15030*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15033*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15036*/           OPC_EmitInteger, MVT::i1, 0, 
/*15039*/           OPC_EmitInteger, MVT::i1, 0, 
/*15042*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15045*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15048*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15065*/         0, // EndSwitchType
/*15066*/       /*Scope*/ 27|128,1/*155*/, /*->15223*/
/*15068*/         OPC_CheckChild2Type, MVT::v4f32,
/*15070*/         OPC_RecordChild3, // #2 = $rsrc
/*15071*/         OPC_CheckChild3Type, MVT::v8i32,
/*15073*/         OPC_RecordChild4, // #3 = $sampler
/*15074*/         OPC_RecordChild5, // #4 = $dmask
/*15075*/         OPC_RecordChild6, // #5 = $unorm
/*15076*/         OPC_RecordChild7, // #6 = $glc
/*15077*/         OPC_MoveChild, 8,
/*15079*/         OPC_RecordNode, // #7 = $slc
/*15080*/         OPC_MoveParent,
/*15081*/         OPC_MoveChild, 9,
/*15083*/         OPC_RecordNode, // #8 = $lwe
/*15084*/         OPC_MoveParent,
/*15085*/         OPC_MoveChild, 10,
/*15087*/         OPC_RecordNode, // #9 = $da
/*15088*/         OPC_MoveParent,
/*15089*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15134
/*15092*/           OPC_EmitMergeInputChains1_0,
/*15093*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15096*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15099*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15102*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15105*/           OPC_EmitInteger, MVT::i1, 0, 
/*15108*/           OPC_EmitInteger, MVT::i1, 0, 
/*15111*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15114*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15117*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15134*/         /*SwitchType*/ 42, MVT::v2f32,// ->15178
/*15136*/           OPC_EmitMergeInputChains1_0,
/*15137*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15140*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15143*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15146*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15149*/           OPC_EmitInteger, MVT::i1, 0, 
/*15152*/           OPC_EmitInteger, MVT::i1, 0, 
/*15155*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15158*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15161*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15178*/         /*SwitchType*/ 42, MVT::v4f32,// ->15222
/*15180*/           OPC_EmitMergeInputChains1_0,
/*15181*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15184*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15187*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15190*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15193*/           OPC_EmitInteger, MVT::i1, 0, 
/*15196*/           OPC_EmitInteger, MVT::i1, 0, 
/*15199*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15202*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15205*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15222*/         0, // EndSwitchType
/*15223*/       /*Scope*/ 27|128,1/*155*/, /*->15380*/
/*15225*/         OPC_CheckChild2Type, MVT::v8f32,
/*15227*/         OPC_RecordChild3, // #2 = $rsrc
/*15228*/         OPC_CheckChild3Type, MVT::v8i32,
/*15230*/         OPC_RecordChild4, // #3 = $sampler
/*15231*/         OPC_RecordChild5, // #4 = $dmask
/*15232*/         OPC_RecordChild6, // #5 = $unorm
/*15233*/         OPC_RecordChild7, // #6 = $glc
/*15234*/         OPC_MoveChild, 8,
/*15236*/         OPC_RecordNode, // #7 = $slc
/*15237*/         OPC_MoveParent,
/*15238*/         OPC_MoveChild, 9,
/*15240*/         OPC_RecordNode, // #8 = $lwe
/*15241*/         OPC_MoveParent,
/*15242*/         OPC_MoveChild, 10,
/*15244*/         OPC_RecordNode, // #9 = $da
/*15245*/         OPC_MoveParent,
/*15246*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15291
/*15249*/           OPC_EmitMergeInputChains1_0,
/*15250*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15253*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15256*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15259*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15262*/           OPC_EmitInteger, MVT::i1, 0, 
/*15265*/           OPC_EmitInteger, MVT::i1, 0, 
/*15268*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15271*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15274*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15291*/         /*SwitchType*/ 42, MVT::v2f32,// ->15335
/*15293*/           OPC_EmitMergeInputChains1_0,
/*15294*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15297*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15300*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15303*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15306*/           OPC_EmitInteger, MVT::i1, 0, 
/*15309*/           OPC_EmitInteger, MVT::i1, 0, 
/*15312*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15315*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15318*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15335*/         /*SwitchType*/ 42, MVT::v4f32,// ->15379
/*15337*/           OPC_EmitMergeInputChains1_0,
/*15338*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15341*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15344*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15347*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15350*/           OPC_EmitInteger, MVT::i1, 0, 
/*15353*/           OPC_EmitInteger, MVT::i1, 0, 
/*15356*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15359*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15362*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15379*/         0, // EndSwitchType
/*15380*/       /*Scope*/ 27|128,1/*155*/, /*->15537*/
/*15382*/         OPC_CheckChild2Type, MVT::v16f32,
/*15384*/         OPC_RecordChild3, // #2 = $rsrc
/*15385*/         OPC_CheckChild3Type, MVT::v8i32,
/*15387*/         OPC_RecordChild4, // #3 = $sampler
/*15388*/         OPC_RecordChild5, // #4 = $dmask
/*15389*/         OPC_RecordChild6, // #5 = $unorm
/*15390*/         OPC_RecordChild7, // #6 = $glc
/*15391*/         OPC_MoveChild, 8,
/*15393*/         OPC_RecordNode, // #7 = $slc
/*15394*/         OPC_MoveParent,
/*15395*/         OPC_MoveChild, 9,
/*15397*/         OPC_RecordNode, // #8 = $lwe
/*15398*/         OPC_MoveParent,
/*15399*/         OPC_MoveChild, 10,
/*15401*/         OPC_RecordNode, // #9 = $da
/*15402*/         OPC_MoveParent,
/*15403*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15448
/*15406*/           OPC_EmitMergeInputChains1_0,
/*15407*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15410*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15413*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15416*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15419*/           OPC_EmitInteger, MVT::i1, 0, 
/*15422*/           OPC_EmitInteger, MVT::i1, 0, 
/*15425*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15428*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15431*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15448*/         /*SwitchType*/ 42, MVT::v2f32,// ->15492
/*15450*/           OPC_EmitMergeInputChains1_0,
/*15451*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15454*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15457*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15460*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15463*/           OPC_EmitInteger, MVT::i1, 0, 
/*15466*/           OPC_EmitInteger, MVT::i1, 0, 
/*15469*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15472*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15475*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15492*/         /*SwitchType*/ 42, MVT::v4f32,// ->15536
/*15494*/           OPC_EmitMergeInputChains1_0,
/*15495*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15498*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15501*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15504*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15507*/           OPC_EmitInteger, MVT::i1, 0, 
/*15510*/           OPC_EmitInteger, MVT::i1, 0, 
/*15513*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15516*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15519*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15536*/         0, // EndSwitchType
/*15537*/       0, /*End of Scope*/
/*15538*/     /*Scope*/ 23|128,6/*791*/, /*->16331*/
/*15540*/       OPC_CheckChild1Integer, 53|128,3/*437*/, 
/*15543*/       OPC_RecordChild2, // #1 = $addr
/*15544*/       OPC_Scope, 27|128,1/*155*/, /*->15702*/ // 5 children in Scope
/*15547*/         OPC_CheckChild2Type, MVT::f32,
/*15549*/         OPC_RecordChild3, // #2 = $rsrc
/*15550*/         OPC_CheckChild3Type, MVT::v8i32,
/*15552*/         OPC_RecordChild4, // #3 = $sampler
/*15553*/         OPC_RecordChild5, // #4 = $dmask
/*15554*/         OPC_RecordChild6, // #5 = $unorm
/*15555*/         OPC_RecordChild7, // #6 = $glc
/*15556*/         OPC_MoveChild, 8,
/*15558*/         OPC_RecordNode, // #7 = $slc
/*15559*/         OPC_MoveParent,
/*15560*/         OPC_MoveChild, 9,
/*15562*/         OPC_RecordNode, // #8 = $lwe
/*15563*/         OPC_MoveParent,
/*15564*/         OPC_MoveChild, 10,
/*15566*/         OPC_RecordNode, // #9 = $da
/*15567*/         OPC_MoveParent,
/*15568*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15613
/*15571*/           OPC_EmitMergeInputChains1_0,
/*15572*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15575*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15578*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15581*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15584*/           OPC_EmitInteger, MVT::i1, 0, 
/*15587*/           OPC_EmitInteger, MVT::i1, 0, 
/*15590*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15593*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15596*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15613*/         /*SwitchType*/ 42, MVT::v2f32,// ->15657
/*15615*/           OPC_EmitMergeInputChains1_0,
/*15616*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15619*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15622*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15625*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15628*/           OPC_EmitInteger, MVT::i1, 0, 
/*15631*/           OPC_EmitInteger, MVT::i1, 0, 
/*15634*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15637*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15640*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15657*/         /*SwitchType*/ 42, MVT::v4f32,// ->15701
/*15659*/           OPC_EmitMergeInputChains1_0,
/*15660*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15663*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15666*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15669*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15672*/           OPC_EmitInteger, MVT::i1, 0, 
/*15675*/           OPC_EmitInteger, MVT::i1, 0, 
/*15678*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15681*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15684*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15701*/         0, // EndSwitchType
/*15702*/       /*Scope*/ 27|128,1/*155*/, /*->15859*/
/*15704*/         OPC_CheckChild2Type, MVT::v2f32,
/*15706*/         OPC_RecordChild3, // #2 = $rsrc
/*15707*/         OPC_CheckChild3Type, MVT::v8i32,
/*15709*/         OPC_RecordChild4, // #3 = $sampler
/*15710*/         OPC_RecordChild5, // #4 = $dmask
/*15711*/         OPC_RecordChild6, // #5 = $unorm
/*15712*/         OPC_RecordChild7, // #6 = $glc
/*15713*/         OPC_MoveChild, 8,
/*15715*/         OPC_RecordNode, // #7 = $slc
/*15716*/         OPC_MoveParent,
/*15717*/         OPC_MoveChild, 9,
/*15719*/         OPC_RecordNode, // #8 = $lwe
/*15720*/         OPC_MoveParent,
/*15721*/         OPC_MoveChild, 10,
/*15723*/         OPC_RecordNode, // #9 = $da
/*15724*/         OPC_MoveParent,
/*15725*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15770
/*15728*/           OPC_EmitMergeInputChains1_0,
/*15729*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15732*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15735*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15738*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15741*/           OPC_EmitInteger, MVT::i1, 0, 
/*15744*/           OPC_EmitInteger, MVT::i1, 0, 
/*15747*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15750*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15753*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15770*/         /*SwitchType*/ 42, MVT::v2f32,// ->15814
/*15772*/           OPC_EmitMergeInputChains1_0,
/*15773*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15776*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15779*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15782*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15785*/           OPC_EmitInteger, MVT::i1, 0, 
/*15788*/           OPC_EmitInteger, MVT::i1, 0, 
/*15791*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15794*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15797*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15814*/         /*SwitchType*/ 42, MVT::v4f32,// ->15858
/*15816*/           OPC_EmitMergeInputChains1_0,
/*15817*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15820*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15823*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15826*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15829*/           OPC_EmitInteger, MVT::i1, 0, 
/*15832*/           OPC_EmitInteger, MVT::i1, 0, 
/*15835*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15838*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15841*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15858*/         0, // EndSwitchType
/*15859*/       /*Scope*/ 27|128,1/*155*/, /*->16016*/
/*15861*/         OPC_CheckChild2Type, MVT::v4f32,
/*15863*/         OPC_RecordChild3, // #2 = $rsrc
/*15864*/         OPC_CheckChild3Type, MVT::v8i32,
/*15866*/         OPC_RecordChild4, // #3 = $sampler
/*15867*/         OPC_RecordChild5, // #4 = $dmask
/*15868*/         OPC_RecordChild6, // #5 = $unorm
/*15869*/         OPC_RecordChild7, // #6 = $glc
/*15870*/         OPC_MoveChild, 8,
/*15872*/         OPC_RecordNode, // #7 = $slc
/*15873*/         OPC_MoveParent,
/*15874*/         OPC_MoveChild, 9,
/*15876*/         OPC_RecordNode, // #8 = $lwe
/*15877*/         OPC_MoveParent,
/*15878*/         OPC_MoveChild, 10,
/*15880*/         OPC_RecordNode, // #9 = $da
/*15881*/         OPC_MoveParent,
/*15882*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15927
/*15885*/           OPC_EmitMergeInputChains1_0,
/*15886*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15889*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15892*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15895*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15898*/           OPC_EmitInteger, MVT::i1, 0, 
/*15901*/           OPC_EmitInteger, MVT::i1, 0, 
/*15904*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15907*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15910*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15927*/         /*SwitchType*/ 42, MVT::v2f32,// ->15971
/*15929*/           OPC_EmitMergeInputChains1_0,
/*15930*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15933*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15936*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15939*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15942*/           OPC_EmitInteger, MVT::i1, 0, 
/*15945*/           OPC_EmitInteger, MVT::i1, 0, 
/*15948*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15951*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15954*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15971*/         /*SwitchType*/ 42, MVT::v4f32,// ->16015
/*15973*/           OPC_EmitMergeInputChains1_0,
/*15974*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15977*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15980*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15983*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15986*/           OPC_EmitInteger, MVT::i1, 0, 
/*15989*/           OPC_EmitInteger, MVT::i1, 0, 
/*15992*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15995*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15998*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16015*/         0, // EndSwitchType
/*16016*/       /*Scope*/ 27|128,1/*155*/, /*->16173*/
/*16018*/         OPC_CheckChild2Type, MVT::v8f32,
/*16020*/         OPC_RecordChild3, // #2 = $rsrc
/*16021*/         OPC_CheckChild3Type, MVT::v8i32,
/*16023*/         OPC_RecordChild4, // #3 = $sampler
/*16024*/         OPC_RecordChild5, // #4 = $dmask
/*16025*/         OPC_RecordChild6, // #5 = $unorm
/*16026*/         OPC_RecordChild7, // #6 = $glc
/*16027*/         OPC_MoveChild, 8,
/*16029*/         OPC_RecordNode, // #7 = $slc
/*16030*/         OPC_MoveParent,
/*16031*/         OPC_MoveChild, 9,
/*16033*/         OPC_RecordNode, // #8 = $lwe
/*16034*/         OPC_MoveParent,
/*16035*/         OPC_MoveChild, 10,
/*16037*/         OPC_RecordNode, // #9 = $da
/*16038*/         OPC_MoveParent,
/*16039*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16084
/*16042*/           OPC_EmitMergeInputChains1_0,
/*16043*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16046*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16049*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16052*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16055*/           OPC_EmitInteger, MVT::i1, 0, 
/*16058*/           OPC_EmitInteger, MVT::i1, 0, 
/*16061*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16064*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16067*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16084*/         /*SwitchType*/ 42, MVT::v2f32,// ->16128
/*16086*/           OPC_EmitMergeInputChains1_0,
/*16087*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16090*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16093*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16096*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16099*/           OPC_EmitInteger, MVT::i1, 0, 
/*16102*/           OPC_EmitInteger, MVT::i1, 0, 
/*16105*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16108*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16111*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16128*/         /*SwitchType*/ 42, MVT::v4f32,// ->16172
/*16130*/           OPC_EmitMergeInputChains1_0,
/*16131*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16134*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16137*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16140*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16143*/           OPC_EmitInteger, MVT::i1, 0, 
/*16146*/           OPC_EmitInteger, MVT::i1, 0, 
/*16149*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16152*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16155*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16172*/         0, // EndSwitchType
/*16173*/       /*Scope*/ 27|128,1/*155*/, /*->16330*/
/*16175*/         OPC_CheckChild2Type, MVT::v16f32,
/*16177*/         OPC_RecordChild3, // #2 = $rsrc
/*16178*/         OPC_CheckChild3Type, MVT::v8i32,
/*16180*/         OPC_RecordChild4, // #3 = $sampler
/*16181*/         OPC_RecordChild5, // #4 = $dmask
/*16182*/         OPC_RecordChild6, // #5 = $unorm
/*16183*/         OPC_RecordChild7, // #6 = $glc
/*16184*/         OPC_MoveChild, 8,
/*16186*/         OPC_RecordNode, // #7 = $slc
/*16187*/         OPC_MoveParent,
/*16188*/         OPC_MoveChild, 9,
/*16190*/         OPC_RecordNode, // #8 = $lwe
/*16191*/         OPC_MoveParent,
/*16192*/         OPC_MoveChild, 10,
/*16194*/         OPC_RecordNode, // #9 = $da
/*16195*/         OPC_MoveParent,
/*16196*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16241
/*16199*/           OPC_EmitMergeInputChains1_0,
/*16200*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16203*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16206*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16209*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16212*/           OPC_EmitInteger, MVT::i1, 0, 
/*16215*/           OPC_EmitInteger, MVT::i1, 0, 
/*16218*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16221*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16224*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16241*/         /*SwitchType*/ 42, MVT::v2f32,// ->16285
/*16243*/           OPC_EmitMergeInputChains1_0,
/*16244*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16247*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16250*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16253*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16256*/           OPC_EmitInteger, MVT::i1, 0, 
/*16259*/           OPC_EmitInteger, MVT::i1, 0, 
/*16262*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16265*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16268*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16285*/         /*SwitchType*/ 42, MVT::v4f32,// ->16329
/*16287*/           OPC_EmitMergeInputChains1_0,
/*16288*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16291*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16294*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16297*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16300*/           OPC_EmitInteger, MVT::i1, 0, 
/*16303*/           OPC_EmitInteger, MVT::i1, 0, 
/*16306*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16309*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16312*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16329*/         0, // EndSwitchType
/*16330*/       0, /*End of Scope*/
/*16331*/     /*Scope*/ 23|128,6/*791*/, /*->17124*/
/*16333*/       OPC_CheckChild1Integer, 55|128,3/*439*/, 
/*16336*/       OPC_RecordChild2, // #1 = $addr
/*16337*/       OPC_Scope, 27|128,1/*155*/, /*->16495*/ // 5 children in Scope
/*16340*/         OPC_CheckChild2Type, MVT::f32,
/*16342*/         OPC_RecordChild3, // #2 = $rsrc
/*16343*/         OPC_CheckChild3Type, MVT::v8i32,
/*16345*/         OPC_RecordChild4, // #3 = $sampler
/*16346*/         OPC_RecordChild5, // #4 = $dmask
/*16347*/         OPC_RecordChild6, // #5 = $unorm
/*16348*/         OPC_RecordChild7, // #6 = $glc
/*16349*/         OPC_MoveChild, 8,
/*16351*/         OPC_RecordNode, // #7 = $slc
/*16352*/         OPC_MoveParent,
/*16353*/         OPC_MoveChild, 9,
/*16355*/         OPC_RecordNode, // #8 = $lwe
/*16356*/         OPC_MoveParent,
/*16357*/         OPC_MoveChild, 10,
/*16359*/         OPC_RecordNode, // #9 = $da
/*16360*/         OPC_MoveParent,
/*16361*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16406
/*16364*/           OPC_EmitMergeInputChains1_0,
/*16365*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16368*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16371*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16374*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16377*/           OPC_EmitInteger, MVT::i1, 0, 
/*16380*/           OPC_EmitInteger, MVT::i1, 0, 
/*16383*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16386*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16389*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16406*/         /*SwitchType*/ 42, MVT::v2f32,// ->16450
/*16408*/           OPC_EmitMergeInputChains1_0,
/*16409*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16412*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16415*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16418*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16421*/           OPC_EmitInteger, MVT::i1, 0, 
/*16424*/           OPC_EmitInteger, MVT::i1, 0, 
/*16427*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16430*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16433*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16450*/         /*SwitchType*/ 42, MVT::v4f32,// ->16494
/*16452*/           OPC_EmitMergeInputChains1_0,
/*16453*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16456*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16459*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16462*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16465*/           OPC_EmitInteger, MVT::i1, 0, 
/*16468*/           OPC_EmitInteger, MVT::i1, 0, 
/*16471*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16474*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16477*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16494*/         0, // EndSwitchType
/*16495*/       /*Scope*/ 27|128,1/*155*/, /*->16652*/
/*16497*/         OPC_CheckChild2Type, MVT::v2f32,
/*16499*/         OPC_RecordChild3, // #2 = $rsrc
/*16500*/         OPC_CheckChild3Type, MVT::v8i32,
/*16502*/         OPC_RecordChild4, // #3 = $sampler
/*16503*/         OPC_RecordChild5, // #4 = $dmask
/*16504*/         OPC_RecordChild6, // #5 = $unorm
/*16505*/         OPC_RecordChild7, // #6 = $glc
/*16506*/         OPC_MoveChild, 8,
/*16508*/         OPC_RecordNode, // #7 = $slc
/*16509*/         OPC_MoveParent,
/*16510*/         OPC_MoveChild, 9,
/*16512*/         OPC_RecordNode, // #8 = $lwe
/*16513*/         OPC_MoveParent,
/*16514*/         OPC_MoveChild, 10,
/*16516*/         OPC_RecordNode, // #9 = $da
/*16517*/         OPC_MoveParent,
/*16518*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16563
/*16521*/           OPC_EmitMergeInputChains1_0,
/*16522*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16525*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16528*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16531*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16534*/           OPC_EmitInteger, MVT::i1, 0, 
/*16537*/           OPC_EmitInteger, MVT::i1, 0, 
/*16540*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16543*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16546*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16563*/         /*SwitchType*/ 42, MVT::v2f32,// ->16607
/*16565*/           OPC_EmitMergeInputChains1_0,
/*16566*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16569*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16572*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16575*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16578*/           OPC_EmitInteger, MVT::i1, 0, 
/*16581*/           OPC_EmitInteger, MVT::i1, 0, 
/*16584*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16587*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16590*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16607*/         /*SwitchType*/ 42, MVT::v4f32,// ->16651
/*16609*/           OPC_EmitMergeInputChains1_0,
/*16610*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16613*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16616*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16619*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16622*/           OPC_EmitInteger, MVT::i1, 0, 
/*16625*/           OPC_EmitInteger, MVT::i1, 0, 
/*16628*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16631*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16634*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16651*/         0, // EndSwitchType
/*16652*/       /*Scope*/ 27|128,1/*155*/, /*->16809*/
/*16654*/         OPC_CheckChild2Type, MVT::v4f32,
/*16656*/         OPC_RecordChild3, // #2 = $rsrc
/*16657*/         OPC_CheckChild3Type, MVT::v8i32,
/*16659*/         OPC_RecordChild4, // #3 = $sampler
/*16660*/         OPC_RecordChild5, // #4 = $dmask
/*16661*/         OPC_RecordChild6, // #5 = $unorm
/*16662*/         OPC_RecordChild7, // #6 = $glc
/*16663*/         OPC_MoveChild, 8,
/*16665*/         OPC_RecordNode, // #7 = $slc
/*16666*/         OPC_MoveParent,
/*16667*/         OPC_MoveChild, 9,
/*16669*/         OPC_RecordNode, // #8 = $lwe
/*16670*/         OPC_MoveParent,
/*16671*/         OPC_MoveChild, 10,
/*16673*/         OPC_RecordNode, // #9 = $da
/*16674*/         OPC_MoveParent,
/*16675*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16720
/*16678*/           OPC_EmitMergeInputChains1_0,
/*16679*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16682*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16685*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16688*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16691*/           OPC_EmitInteger, MVT::i1, 0, 
/*16694*/           OPC_EmitInteger, MVT::i1, 0, 
/*16697*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16700*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16703*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16720*/         /*SwitchType*/ 42, MVT::v2f32,// ->16764
/*16722*/           OPC_EmitMergeInputChains1_0,
/*16723*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16726*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16729*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16732*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16735*/           OPC_EmitInteger, MVT::i1, 0, 
/*16738*/           OPC_EmitInteger, MVT::i1, 0, 
/*16741*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16744*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16747*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16764*/         /*SwitchType*/ 42, MVT::v4f32,// ->16808
/*16766*/           OPC_EmitMergeInputChains1_0,
/*16767*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16770*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16773*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16776*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16779*/           OPC_EmitInteger, MVT::i1, 0, 
/*16782*/           OPC_EmitInteger, MVT::i1, 0, 
/*16785*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16788*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16791*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16808*/         0, // EndSwitchType
/*16809*/       /*Scope*/ 27|128,1/*155*/, /*->16966*/
/*16811*/         OPC_CheckChild2Type, MVT::v8f32,
/*16813*/         OPC_RecordChild3, // #2 = $rsrc
/*16814*/         OPC_CheckChild3Type, MVT::v8i32,
/*16816*/         OPC_RecordChild4, // #3 = $sampler
/*16817*/         OPC_RecordChild5, // #4 = $dmask
/*16818*/         OPC_RecordChild6, // #5 = $unorm
/*16819*/         OPC_RecordChild7, // #6 = $glc
/*16820*/         OPC_MoveChild, 8,
/*16822*/         OPC_RecordNode, // #7 = $slc
/*16823*/         OPC_MoveParent,
/*16824*/         OPC_MoveChild, 9,
/*16826*/         OPC_RecordNode, // #8 = $lwe
/*16827*/         OPC_MoveParent,
/*16828*/         OPC_MoveChild, 10,
/*16830*/         OPC_RecordNode, // #9 = $da
/*16831*/         OPC_MoveParent,
/*16832*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16877
/*16835*/           OPC_EmitMergeInputChains1_0,
/*16836*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16839*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16842*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16845*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16848*/           OPC_EmitInteger, MVT::i1, 0, 
/*16851*/           OPC_EmitInteger, MVT::i1, 0, 
/*16854*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16857*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16860*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16877*/         /*SwitchType*/ 42, MVT::v2f32,// ->16921
/*16879*/           OPC_EmitMergeInputChains1_0,
/*16880*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16883*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16886*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16889*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16892*/           OPC_EmitInteger, MVT::i1, 0, 
/*16895*/           OPC_EmitInteger, MVT::i1, 0, 
/*16898*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16901*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16904*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16921*/         /*SwitchType*/ 42, MVT::v4f32,// ->16965
/*16923*/           OPC_EmitMergeInputChains1_0,
/*16924*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16927*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16930*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16933*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16936*/           OPC_EmitInteger, MVT::i1, 0, 
/*16939*/           OPC_EmitInteger, MVT::i1, 0, 
/*16942*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16945*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16948*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16965*/         0, // EndSwitchType
/*16966*/       /*Scope*/ 27|128,1/*155*/, /*->17123*/
/*16968*/         OPC_CheckChild2Type, MVT::v16f32,
/*16970*/         OPC_RecordChild3, // #2 = $rsrc
/*16971*/         OPC_CheckChild3Type, MVT::v8i32,
/*16973*/         OPC_RecordChild4, // #3 = $sampler
/*16974*/         OPC_RecordChild5, // #4 = $dmask
/*16975*/         OPC_RecordChild6, // #5 = $unorm
/*16976*/         OPC_RecordChild7, // #6 = $glc
/*16977*/         OPC_MoveChild, 8,
/*16979*/         OPC_RecordNode, // #7 = $slc
/*16980*/         OPC_MoveParent,
/*16981*/         OPC_MoveChild, 9,
/*16983*/         OPC_RecordNode, // #8 = $lwe
/*16984*/         OPC_MoveParent,
/*16985*/         OPC_MoveChild, 10,
/*16987*/         OPC_RecordNode, // #9 = $da
/*16988*/         OPC_MoveParent,
/*16989*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17034
/*16992*/           OPC_EmitMergeInputChains1_0,
/*16993*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16996*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16999*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17002*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17005*/           OPC_EmitInteger, MVT::i1, 0, 
/*17008*/           OPC_EmitInteger, MVT::i1, 0, 
/*17011*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17014*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17017*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17034*/         /*SwitchType*/ 42, MVT::v2f32,// ->17078
/*17036*/           OPC_EmitMergeInputChains1_0,
/*17037*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17040*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17043*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17046*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17049*/           OPC_EmitInteger, MVT::i1, 0, 
/*17052*/           OPC_EmitInteger, MVT::i1, 0, 
/*17055*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17058*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17061*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17078*/         /*SwitchType*/ 42, MVT::v4f32,// ->17122
/*17080*/           OPC_EmitMergeInputChains1_0,
/*17081*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17084*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17087*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17090*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17093*/           OPC_EmitInteger, MVT::i1, 0, 
/*17096*/           OPC_EmitInteger, MVT::i1, 0, 
/*17099*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17102*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17105*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17122*/         0, // EndSwitchType
/*17123*/       0, /*End of Scope*/
/*17124*/     /*Scope*/ 23|128,6/*791*/, /*->17917*/
/*17126*/       OPC_CheckChild1Integer, 49|128,3/*433*/, 
/*17129*/       OPC_RecordChild2, // #1 = $addr
/*17130*/       OPC_Scope, 27|128,1/*155*/, /*->17288*/ // 5 children in Scope
/*17133*/         OPC_CheckChild2Type, MVT::f32,
/*17135*/         OPC_RecordChild3, // #2 = $rsrc
/*17136*/         OPC_CheckChild3Type, MVT::v8i32,
/*17138*/         OPC_RecordChild4, // #3 = $sampler
/*17139*/         OPC_RecordChild5, // #4 = $dmask
/*17140*/         OPC_RecordChild6, // #5 = $unorm
/*17141*/         OPC_RecordChild7, // #6 = $glc
/*17142*/         OPC_MoveChild, 8,
/*17144*/         OPC_RecordNode, // #7 = $slc
/*17145*/         OPC_MoveParent,
/*17146*/         OPC_MoveChild, 9,
/*17148*/         OPC_RecordNode, // #8 = $lwe
/*17149*/         OPC_MoveParent,
/*17150*/         OPC_MoveChild, 10,
/*17152*/         OPC_RecordNode, // #9 = $da
/*17153*/         OPC_MoveParent,
/*17154*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17199
/*17157*/           OPC_EmitMergeInputChains1_0,
/*17158*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17161*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17164*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17167*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17170*/           OPC_EmitInteger, MVT::i1, 0, 
/*17173*/           OPC_EmitInteger, MVT::i1, 0, 
/*17176*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17179*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17182*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17199*/         /*SwitchType*/ 42, MVT::v2f32,// ->17243
/*17201*/           OPC_EmitMergeInputChains1_0,
/*17202*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17205*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17208*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17211*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17214*/           OPC_EmitInteger, MVT::i1, 0, 
/*17217*/           OPC_EmitInteger, MVT::i1, 0, 
/*17220*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17223*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17226*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17243*/         /*SwitchType*/ 42, MVT::v4f32,// ->17287
/*17245*/           OPC_EmitMergeInputChains1_0,
/*17246*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17249*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17252*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17255*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17258*/           OPC_EmitInteger, MVT::i1, 0, 
/*17261*/           OPC_EmitInteger, MVT::i1, 0, 
/*17264*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17267*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17270*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17287*/         0, // EndSwitchType
/*17288*/       /*Scope*/ 27|128,1/*155*/, /*->17445*/
/*17290*/         OPC_CheckChild2Type, MVT::v2f32,
/*17292*/         OPC_RecordChild3, // #2 = $rsrc
/*17293*/         OPC_CheckChild3Type, MVT::v8i32,
/*17295*/         OPC_RecordChild4, // #3 = $sampler
/*17296*/         OPC_RecordChild5, // #4 = $dmask
/*17297*/         OPC_RecordChild6, // #5 = $unorm
/*17298*/         OPC_RecordChild7, // #6 = $glc
/*17299*/         OPC_MoveChild, 8,
/*17301*/         OPC_RecordNode, // #7 = $slc
/*17302*/         OPC_MoveParent,
/*17303*/         OPC_MoveChild, 9,
/*17305*/         OPC_RecordNode, // #8 = $lwe
/*17306*/         OPC_MoveParent,
/*17307*/         OPC_MoveChild, 10,
/*17309*/         OPC_RecordNode, // #9 = $da
/*17310*/         OPC_MoveParent,
/*17311*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17356
/*17314*/           OPC_EmitMergeInputChains1_0,
/*17315*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17318*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17321*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17324*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17327*/           OPC_EmitInteger, MVT::i1, 0, 
/*17330*/           OPC_EmitInteger, MVT::i1, 0, 
/*17333*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17336*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17339*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17356*/         /*SwitchType*/ 42, MVT::v2f32,// ->17400
/*17358*/           OPC_EmitMergeInputChains1_0,
/*17359*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17362*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17365*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17368*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17371*/           OPC_EmitInteger, MVT::i1, 0, 
/*17374*/           OPC_EmitInteger, MVT::i1, 0, 
/*17377*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17380*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17383*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17400*/         /*SwitchType*/ 42, MVT::v4f32,// ->17444
/*17402*/           OPC_EmitMergeInputChains1_0,
/*17403*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17406*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17409*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17412*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17415*/           OPC_EmitInteger, MVT::i1, 0, 
/*17418*/           OPC_EmitInteger, MVT::i1, 0, 
/*17421*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17424*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17427*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17444*/         0, // EndSwitchType
/*17445*/       /*Scope*/ 27|128,1/*155*/, /*->17602*/
/*17447*/         OPC_CheckChild2Type, MVT::v4f32,
/*17449*/         OPC_RecordChild3, // #2 = $rsrc
/*17450*/         OPC_CheckChild3Type, MVT::v8i32,
/*17452*/         OPC_RecordChild4, // #3 = $sampler
/*17453*/         OPC_RecordChild5, // #4 = $dmask
/*17454*/         OPC_RecordChild6, // #5 = $unorm
/*17455*/         OPC_RecordChild7, // #6 = $glc
/*17456*/         OPC_MoveChild, 8,
/*17458*/         OPC_RecordNode, // #7 = $slc
/*17459*/         OPC_MoveParent,
/*17460*/         OPC_MoveChild, 9,
/*17462*/         OPC_RecordNode, // #8 = $lwe
/*17463*/         OPC_MoveParent,
/*17464*/         OPC_MoveChild, 10,
/*17466*/         OPC_RecordNode, // #9 = $da
/*17467*/         OPC_MoveParent,
/*17468*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17513
/*17471*/           OPC_EmitMergeInputChains1_0,
/*17472*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17475*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17478*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17481*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17484*/           OPC_EmitInteger, MVT::i1, 0, 
/*17487*/           OPC_EmitInteger, MVT::i1, 0, 
/*17490*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17493*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17496*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17513*/         /*SwitchType*/ 42, MVT::v2f32,// ->17557
/*17515*/           OPC_EmitMergeInputChains1_0,
/*17516*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17519*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17522*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17525*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17528*/           OPC_EmitInteger, MVT::i1, 0, 
/*17531*/           OPC_EmitInteger, MVT::i1, 0, 
/*17534*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17537*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17540*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17557*/         /*SwitchType*/ 42, MVT::v4f32,// ->17601
/*17559*/           OPC_EmitMergeInputChains1_0,
/*17560*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17563*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17566*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17569*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17572*/           OPC_EmitInteger, MVT::i1, 0, 
/*17575*/           OPC_EmitInteger, MVT::i1, 0, 
/*17578*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17581*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17584*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17601*/         0, // EndSwitchType
/*17602*/       /*Scope*/ 27|128,1/*155*/, /*->17759*/
/*17604*/         OPC_CheckChild2Type, MVT::v8f32,
/*17606*/         OPC_RecordChild3, // #2 = $rsrc
/*17607*/         OPC_CheckChild3Type, MVT::v8i32,
/*17609*/         OPC_RecordChild4, // #3 = $sampler
/*17610*/         OPC_RecordChild5, // #4 = $dmask
/*17611*/         OPC_RecordChild6, // #5 = $unorm
/*17612*/         OPC_RecordChild7, // #6 = $glc
/*17613*/         OPC_MoveChild, 8,
/*17615*/         OPC_RecordNode, // #7 = $slc
/*17616*/         OPC_MoveParent,
/*17617*/         OPC_MoveChild, 9,
/*17619*/         OPC_RecordNode, // #8 = $lwe
/*17620*/         OPC_MoveParent,
/*17621*/         OPC_MoveChild, 10,
/*17623*/         OPC_RecordNode, // #9 = $da
/*17624*/         OPC_MoveParent,
/*17625*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17670
/*17628*/           OPC_EmitMergeInputChains1_0,
/*17629*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17632*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17635*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17638*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17641*/           OPC_EmitInteger, MVT::i1, 0, 
/*17644*/           OPC_EmitInteger, MVT::i1, 0, 
/*17647*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17650*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17653*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17670*/         /*SwitchType*/ 42, MVT::v2f32,// ->17714
/*17672*/           OPC_EmitMergeInputChains1_0,
/*17673*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17676*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17679*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17682*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17685*/           OPC_EmitInteger, MVT::i1, 0, 
/*17688*/           OPC_EmitInteger, MVT::i1, 0, 
/*17691*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17694*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17697*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17714*/         /*SwitchType*/ 42, MVT::v4f32,// ->17758
/*17716*/           OPC_EmitMergeInputChains1_0,
/*17717*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17720*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17723*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17726*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17729*/           OPC_EmitInteger, MVT::i1, 0, 
/*17732*/           OPC_EmitInteger, MVT::i1, 0, 
/*17735*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17738*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17741*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17758*/         0, // EndSwitchType
/*17759*/       /*Scope*/ 27|128,1/*155*/, /*->17916*/
/*17761*/         OPC_CheckChild2Type, MVT::v16f32,
/*17763*/         OPC_RecordChild3, // #2 = $rsrc
/*17764*/         OPC_CheckChild3Type, MVT::v8i32,
/*17766*/         OPC_RecordChild4, // #3 = $sampler
/*17767*/         OPC_RecordChild5, // #4 = $dmask
/*17768*/         OPC_RecordChild6, // #5 = $unorm
/*17769*/         OPC_RecordChild7, // #6 = $glc
/*17770*/         OPC_MoveChild, 8,
/*17772*/         OPC_RecordNode, // #7 = $slc
/*17773*/         OPC_MoveParent,
/*17774*/         OPC_MoveChild, 9,
/*17776*/         OPC_RecordNode, // #8 = $lwe
/*17777*/         OPC_MoveParent,
/*17778*/         OPC_MoveChild, 10,
/*17780*/         OPC_RecordNode, // #9 = $da
/*17781*/         OPC_MoveParent,
/*17782*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17827
/*17785*/           OPC_EmitMergeInputChains1_0,
/*17786*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17789*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17792*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17795*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17798*/           OPC_EmitInteger, MVT::i1, 0, 
/*17801*/           OPC_EmitInteger, MVT::i1, 0, 
/*17804*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17807*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17810*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17827*/         /*SwitchType*/ 42, MVT::v2f32,// ->17871
/*17829*/           OPC_EmitMergeInputChains1_0,
/*17830*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17833*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17836*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17839*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17842*/           OPC_EmitInteger, MVT::i1, 0, 
/*17845*/           OPC_EmitInteger, MVT::i1, 0, 
/*17848*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17851*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17854*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17871*/         /*SwitchType*/ 42, MVT::v4f32,// ->17915
/*17873*/           OPC_EmitMergeInputChains1_0,
/*17874*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17877*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17880*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17883*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17886*/           OPC_EmitInteger, MVT::i1, 0, 
/*17889*/           OPC_EmitInteger, MVT::i1, 0, 
/*17892*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17895*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17898*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17915*/         0, // EndSwitchType
/*17916*/       0, /*End of Scope*/
/*17917*/     /*Scope*/ 23|128,6/*791*/, /*->18710*/
/*17919*/       OPC_CheckChild1Integer, 50|128,3/*434*/, 
/*17922*/       OPC_RecordChild2, // #1 = $addr
/*17923*/       OPC_Scope, 27|128,1/*155*/, /*->18081*/ // 5 children in Scope
/*17926*/         OPC_CheckChild2Type, MVT::f32,
/*17928*/         OPC_RecordChild3, // #2 = $rsrc
/*17929*/         OPC_CheckChild3Type, MVT::v8i32,
/*17931*/         OPC_RecordChild4, // #3 = $sampler
/*17932*/         OPC_RecordChild5, // #4 = $dmask
/*17933*/         OPC_RecordChild6, // #5 = $unorm
/*17934*/         OPC_RecordChild7, // #6 = $glc
/*17935*/         OPC_MoveChild, 8,
/*17937*/         OPC_RecordNode, // #7 = $slc
/*17938*/         OPC_MoveParent,
/*17939*/         OPC_MoveChild, 9,
/*17941*/         OPC_RecordNode, // #8 = $lwe
/*17942*/         OPC_MoveParent,
/*17943*/         OPC_MoveChild, 10,
/*17945*/         OPC_RecordNode, // #9 = $da
/*17946*/         OPC_MoveParent,
/*17947*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17992
/*17950*/           OPC_EmitMergeInputChains1_0,
/*17951*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17954*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17957*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17960*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17963*/           OPC_EmitInteger, MVT::i1, 0, 
/*17966*/           OPC_EmitInteger, MVT::i1, 0, 
/*17969*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17972*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17975*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17992*/         /*SwitchType*/ 42, MVT::v2f32,// ->18036
/*17994*/           OPC_EmitMergeInputChains1_0,
/*17995*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17998*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18001*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18004*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18007*/           OPC_EmitInteger, MVT::i1, 0, 
/*18010*/           OPC_EmitInteger, MVT::i1, 0, 
/*18013*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18016*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18019*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18036*/         /*SwitchType*/ 42, MVT::v4f32,// ->18080
/*18038*/           OPC_EmitMergeInputChains1_0,
/*18039*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18042*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18045*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18048*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18051*/           OPC_EmitInteger, MVT::i1, 0, 
/*18054*/           OPC_EmitInteger, MVT::i1, 0, 
/*18057*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18060*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18063*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18080*/         0, // EndSwitchType
/*18081*/       /*Scope*/ 27|128,1/*155*/, /*->18238*/
/*18083*/         OPC_CheckChild2Type, MVT::v2f32,
/*18085*/         OPC_RecordChild3, // #2 = $rsrc
/*18086*/         OPC_CheckChild3Type, MVT::v8i32,
/*18088*/         OPC_RecordChild4, // #3 = $sampler
/*18089*/         OPC_RecordChild5, // #4 = $dmask
/*18090*/         OPC_RecordChild6, // #5 = $unorm
/*18091*/         OPC_RecordChild7, // #6 = $glc
/*18092*/         OPC_MoveChild, 8,
/*18094*/         OPC_RecordNode, // #7 = $slc
/*18095*/         OPC_MoveParent,
/*18096*/         OPC_MoveChild, 9,
/*18098*/         OPC_RecordNode, // #8 = $lwe
/*18099*/         OPC_MoveParent,
/*18100*/         OPC_MoveChild, 10,
/*18102*/         OPC_RecordNode, // #9 = $da
/*18103*/         OPC_MoveParent,
/*18104*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18149
/*18107*/           OPC_EmitMergeInputChains1_0,
/*18108*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18111*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18114*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18117*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18120*/           OPC_EmitInteger, MVT::i1, 0, 
/*18123*/           OPC_EmitInteger, MVT::i1, 0, 
/*18126*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18129*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18132*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18149*/         /*SwitchType*/ 42, MVT::v2f32,// ->18193
/*18151*/           OPC_EmitMergeInputChains1_0,
/*18152*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18155*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18158*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18161*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18164*/           OPC_EmitInteger, MVT::i1, 0, 
/*18167*/           OPC_EmitInteger, MVT::i1, 0, 
/*18170*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18173*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18176*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18193*/         /*SwitchType*/ 42, MVT::v4f32,// ->18237
/*18195*/           OPC_EmitMergeInputChains1_0,
/*18196*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18199*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18202*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18205*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18208*/           OPC_EmitInteger, MVT::i1, 0, 
/*18211*/           OPC_EmitInteger, MVT::i1, 0, 
/*18214*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18217*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18220*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18237*/         0, // EndSwitchType
/*18238*/       /*Scope*/ 27|128,1/*155*/, /*->18395*/
/*18240*/         OPC_CheckChild2Type, MVT::v4f32,
/*18242*/         OPC_RecordChild3, // #2 = $rsrc
/*18243*/         OPC_CheckChild3Type, MVT::v8i32,
/*18245*/         OPC_RecordChild4, // #3 = $sampler
/*18246*/         OPC_RecordChild5, // #4 = $dmask
/*18247*/         OPC_RecordChild6, // #5 = $unorm
/*18248*/         OPC_RecordChild7, // #6 = $glc
/*18249*/         OPC_MoveChild, 8,
/*18251*/         OPC_RecordNode, // #7 = $slc
/*18252*/         OPC_MoveParent,
/*18253*/         OPC_MoveChild, 9,
/*18255*/         OPC_RecordNode, // #8 = $lwe
/*18256*/         OPC_MoveParent,
/*18257*/         OPC_MoveChild, 10,
/*18259*/         OPC_RecordNode, // #9 = $da
/*18260*/         OPC_MoveParent,
/*18261*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18306
/*18264*/           OPC_EmitMergeInputChains1_0,
/*18265*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18268*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18271*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18274*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18277*/           OPC_EmitInteger, MVT::i1, 0, 
/*18280*/           OPC_EmitInteger, MVT::i1, 0, 
/*18283*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18286*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18289*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18306*/         /*SwitchType*/ 42, MVT::v2f32,// ->18350
/*18308*/           OPC_EmitMergeInputChains1_0,
/*18309*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18312*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18315*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18318*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18321*/           OPC_EmitInteger, MVT::i1, 0, 
/*18324*/           OPC_EmitInteger, MVT::i1, 0, 
/*18327*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18330*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18333*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18350*/         /*SwitchType*/ 42, MVT::v4f32,// ->18394
/*18352*/           OPC_EmitMergeInputChains1_0,
/*18353*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18356*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18359*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18362*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18365*/           OPC_EmitInteger, MVT::i1, 0, 
/*18368*/           OPC_EmitInteger, MVT::i1, 0, 
/*18371*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18374*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18377*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18394*/         0, // EndSwitchType
/*18395*/       /*Scope*/ 27|128,1/*155*/, /*->18552*/
/*18397*/         OPC_CheckChild2Type, MVT::v8f32,
/*18399*/         OPC_RecordChild3, // #2 = $rsrc
/*18400*/         OPC_CheckChild3Type, MVT::v8i32,
/*18402*/         OPC_RecordChild4, // #3 = $sampler
/*18403*/         OPC_RecordChild5, // #4 = $dmask
/*18404*/         OPC_RecordChild6, // #5 = $unorm
/*18405*/         OPC_RecordChild7, // #6 = $glc
/*18406*/         OPC_MoveChild, 8,
/*18408*/         OPC_RecordNode, // #7 = $slc
/*18409*/         OPC_MoveParent,
/*18410*/         OPC_MoveChild, 9,
/*18412*/         OPC_RecordNode, // #8 = $lwe
/*18413*/         OPC_MoveParent,
/*18414*/         OPC_MoveChild, 10,
/*18416*/         OPC_RecordNode, // #9 = $da
/*18417*/         OPC_MoveParent,
/*18418*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18463
/*18421*/           OPC_EmitMergeInputChains1_0,
/*18422*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18425*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18428*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18431*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18434*/           OPC_EmitInteger, MVT::i1, 0, 
/*18437*/           OPC_EmitInteger, MVT::i1, 0, 
/*18440*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18443*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18446*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18463*/         /*SwitchType*/ 42, MVT::v2f32,// ->18507
/*18465*/           OPC_EmitMergeInputChains1_0,
/*18466*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18469*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18472*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18475*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18478*/           OPC_EmitInteger, MVT::i1, 0, 
/*18481*/           OPC_EmitInteger, MVT::i1, 0, 
/*18484*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18487*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18490*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18507*/         /*SwitchType*/ 42, MVT::v4f32,// ->18551
/*18509*/           OPC_EmitMergeInputChains1_0,
/*18510*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18513*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18516*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18519*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18522*/           OPC_EmitInteger, MVT::i1, 0, 
/*18525*/           OPC_EmitInteger, MVT::i1, 0, 
/*18528*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18531*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18534*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18551*/         0, // EndSwitchType
/*18552*/       /*Scope*/ 27|128,1/*155*/, /*->18709*/
/*18554*/         OPC_CheckChild2Type, MVT::v16f32,
/*18556*/         OPC_RecordChild3, // #2 = $rsrc
/*18557*/         OPC_CheckChild3Type, MVT::v8i32,
/*18559*/         OPC_RecordChild4, // #3 = $sampler
/*18560*/         OPC_RecordChild5, // #4 = $dmask
/*18561*/         OPC_RecordChild6, // #5 = $unorm
/*18562*/         OPC_RecordChild7, // #6 = $glc
/*18563*/         OPC_MoveChild, 8,
/*18565*/         OPC_RecordNode, // #7 = $slc
/*18566*/         OPC_MoveParent,
/*18567*/         OPC_MoveChild, 9,
/*18569*/         OPC_RecordNode, // #8 = $lwe
/*18570*/         OPC_MoveParent,
/*18571*/         OPC_MoveChild, 10,
/*18573*/         OPC_RecordNode, // #9 = $da
/*18574*/         OPC_MoveParent,
/*18575*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18620
/*18578*/           OPC_EmitMergeInputChains1_0,
/*18579*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18582*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18585*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18588*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18591*/           OPC_EmitInteger, MVT::i1, 0, 
/*18594*/           OPC_EmitInteger, MVT::i1, 0, 
/*18597*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18600*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18603*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18620*/         /*SwitchType*/ 42, MVT::v2f32,// ->18664
/*18622*/           OPC_EmitMergeInputChains1_0,
/*18623*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18626*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18629*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18632*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18635*/           OPC_EmitInteger, MVT::i1, 0, 
/*18638*/           OPC_EmitInteger, MVT::i1, 0, 
/*18641*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18644*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18647*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18664*/         /*SwitchType*/ 42, MVT::v4f32,// ->18708
/*18666*/           OPC_EmitMergeInputChains1_0,
/*18667*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18670*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18673*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18676*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18679*/           OPC_EmitInteger, MVT::i1, 0, 
/*18682*/           OPC_EmitInteger, MVT::i1, 0, 
/*18685*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18688*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18691*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18708*/         0, // EndSwitchType
/*18709*/       0, /*End of Scope*/
/*18710*/     /*Scope*/ 23|128,6/*791*/, /*->19503*/
/*18712*/       OPC_CheckChild1Integer, 57|128,3/*441*/, 
/*18715*/       OPC_RecordChild2, // #1 = $addr
/*18716*/       OPC_Scope, 27|128,1/*155*/, /*->18874*/ // 5 children in Scope
/*18719*/         OPC_CheckChild2Type, MVT::f32,
/*18721*/         OPC_RecordChild3, // #2 = $rsrc
/*18722*/         OPC_CheckChild3Type, MVT::v8i32,
/*18724*/         OPC_RecordChild4, // #3 = $sampler
/*18725*/         OPC_RecordChild5, // #4 = $dmask
/*18726*/         OPC_RecordChild6, // #5 = $unorm
/*18727*/         OPC_RecordChild7, // #6 = $glc
/*18728*/         OPC_MoveChild, 8,
/*18730*/         OPC_RecordNode, // #7 = $slc
/*18731*/         OPC_MoveParent,
/*18732*/         OPC_MoveChild, 9,
/*18734*/         OPC_RecordNode, // #8 = $lwe
/*18735*/         OPC_MoveParent,
/*18736*/         OPC_MoveChild, 10,
/*18738*/         OPC_RecordNode, // #9 = $da
/*18739*/         OPC_MoveParent,
/*18740*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18785
/*18743*/           OPC_EmitMergeInputChains1_0,
/*18744*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18747*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18750*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18753*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18756*/           OPC_EmitInteger, MVT::i1, 0, 
/*18759*/           OPC_EmitInteger, MVT::i1, 0, 
/*18762*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18765*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18768*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18785*/         /*SwitchType*/ 42, MVT::v2f32,// ->18829
/*18787*/           OPC_EmitMergeInputChains1_0,
/*18788*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18791*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18794*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18797*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18800*/           OPC_EmitInteger, MVT::i1, 0, 
/*18803*/           OPC_EmitInteger, MVT::i1, 0, 
/*18806*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18809*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18812*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18829*/         /*SwitchType*/ 42, MVT::v4f32,// ->18873
/*18831*/           OPC_EmitMergeInputChains1_0,
/*18832*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18835*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18838*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18841*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18844*/           OPC_EmitInteger, MVT::i1, 0, 
/*18847*/           OPC_EmitInteger, MVT::i1, 0, 
/*18850*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18853*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18856*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18873*/         0, // EndSwitchType
/*18874*/       /*Scope*/ 27|128,1/*155*/, /*->19031*/
/*18876*/         OPC_CheckChild2Type, MVT::v2f32,
/*18878*/         OPC_RecordChild3, // #2 = $rsrc
/*18879*/         OPC_CheckChild3Type, MVT::v8i32,
/*18881*/         OPC_RecordChild4, // #3 = $sampler
/*18882*/         OPC_RecordChild5, // #4 = $dmask
/*18883*/         OPC_RecordChild6, // #5 = $unorm
/*18884*/         OPC_RecordChild7, // #6 = $glc
/*18885*/         OPC_MoveChild, 8,
/*18887*/         OPC_RecordNode, // #7 = $slc
/*18888*/         OPC_MoveParent,
/*18889*/         OPC_MoveChild, 9,
/*18891*/         OPC_RecordNode, // #8 = $lwe
/*18892*/         OPC_MoveParent,
/*18893*/         OPC_MoveChild, 10,
/*18895*/         OPC_RecordNode, // #9 = $da
/*18896*/         OPC_MoveParent,
/*18897*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18942
/*18900*/           OPC_EmitMergeInputChains1_0,
/*18901*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18904*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18907*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18910*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18913*/           OPC_EmitInteger, MVT::i1, 0, 
/*18916*/           OPC_EmitInteger, MVT::i1, 0, 
/*18919*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18922*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18925*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18942*/         /*SwitchType*/ 42, MVT::v2f32,// ->18986
/*18944*/           OPC_EmitMergeInputChains1_0,
/*18945*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18948*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18951*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18954*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18957*/           OPC_EmitInteger, MVT::i1, 0, 
/*18960*/           OPC_EmitInteger, MVT::i1, 0, 
/*18963*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18966*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18969*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18986*/         /*SwitchType*/ 42, MVT::v4f32,// ->19030
/*18988*/           OPC_EmitMergeInputChains1_0,
/*18989*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18992*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18995*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18998*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19001*/           OPC_EmitInteger, MVT::i1, 0, 
/*19004*/           OPC_EmitInteger, MVT::i1, 0, 
/*19007*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19010*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19013*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19030*/         0, // EndSwitchType
/*19031*/       /*Scope*/ 27|128,1/*155*/, /*->19188*/
/*19033*/         OPC_CheckChild2Type, MVT::v4f32,
/*19035*/         OPC_RecordChild3, // #2 = $rsrc
/*19036*/         OPC_CheckChild3Type, MVT::v8i32,
/*19038*/         OPC_RecordChild4, // #3 = $sampler
/*19039*/         OPC_RecordChild5, // #4 = $dmask
/*19040*/         OPC_RecordChild6, // #5 = $unorm
/*19041*/         OPC_RecordChild7, // #6 = $glc
/*19042*/         OPC_MoveChild, 8,
/*19044*/         OPC_RecordNode, // #7 = $slc
/*19045*/         OPC_MoveParent,
/*19046*/         OPC_MoveChild, 9,
/*19048*/         OPC_RecordNode, // #8 = $lwe
/*19049*/         OPC_MoveParent,
/*19050*/         OPC_MoveChild, 10,
/*19052*/         OPC_RecordNode, // #9 = $da
/*19053*/         OPC_MoveParent,
/*19054*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19099
/*19057*/           OPC_EmitMergeInputChains1_0,
/*19058*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19061*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19064*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19067*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19070*/           OPC_EmitInteger, MVT::i1, 0, 
/*19073*/           OPC_EmitInteger, MVT::i1, 0, 
/*19076*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19079*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19082*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19099*/         /*SwitchType*/ 42, MVT::v2f32,// ->19143
/*19101*/           OPC_EmitMergeInputChains1_0,
/*19102*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19105*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19108*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19111*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19114*/           OPC_EmitInteger, MVT::i1, 0, 
/*19117*/           OPC_EmitInteger, MVT::i1, 0, 
/*19120*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19123*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19126*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19143*/         /*SwitchType*/ 42, MVT::v4f32,// ->19187
/*19145*/           OPC_EmitMergeInputChains1_0,
/*19146*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19149*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19152*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19155*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19158*/           OPC_EmitInteger, MVT::i1, 0, 
/*19161*/           OPC_EmitInteger, MVT::i1, 0, 
/*19164*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19167*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19170*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19187*/         0, // EndSwitchType
/*19188*/       /*Scope*/ 27|128,1/*155*/, /*->19345*/
/*19190*/         OPC_CheckChild2Type, MVT::v8f32,
/*19192*/         OPC_RecordChild3, // #2 = $rsrc
/*19193*/         OPC_CheckChild3Type, MVT::v8i32,
/*19195*/         OPC_RecordChild4, // #3 = $sampler
/*19196*/         OPC_RecordChild5, // #4 = $dmask
/*19197*/         OPC_RecordChild6, // #5 = $unorm
/*19198*/         OPC_RecordChild7, // #6 = $glc
/*19199*/         OPC_MoveChild, 8,
/*19201*/         OPC_RecordNode, // #7 = $slc
/*19202*/         OPC_MoveParent,
/*19203*/         OPC_MoveChild, 9,
/*19205*/         OPC_RecordNode, // #8 = $lwe
/*19206*/         OPC_MoveParent,
/*19207*/         OPC_MoveChild, 10,
/*19209*/         OPC_RecordNode, // #9 = $da
/*19210*/         OPC_MoveParent,
/*19211*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19256
/*19214*/           OPC_EmitMergeInputChains1_0,
/*19215*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19218*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19221*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19224*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19227*/           OPC_EmitInteger, MVT::i1, 0, 
/*19230*/           OPC_EmitInteger, MVT::i1, 0, 
/*19233*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19236*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19239*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19256*/         /*SwitchType*/ 42, MVT::v2f32,// ->19300
/*19258*/           OPC_EmitMergeInputChains1_0,
/*19259*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19262*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19265*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19268*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19271*/           OPC_EmitInteger, MVT::i1, 0, 
/*19274*/           OPC_EmitInteger, MVT::i1, 0, 
/*19277*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19280*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19283*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19300*/         /*SwitchType*/ 42, MVT::v4f32,// ->19344
/*19302*/           OPC_EmitMergeInputChains1_0,
/*19303*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19306*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19309*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19312*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19315*/           OPC_EmitInteger, MVT::i1, 0, 
/*19318*/           OPC_EmitInteger, MVT::i1, 0, 
/*19321*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19324*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19327*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19344*/         0, // EndSwitchType
/*19345*/       /*Scope*/ 27|128,1/*155*/, /*->19502*/
/*19347*/         OPC_CheckChild2Type, MVT::v16f32,
/*19349*/         OPC_RecordChild3, // #2 = $rsrc
/*19350*/         OPC_CheckChild3Type, MVT::v8i32,
/*19352*/         OPC_RecordChild4, // #3 = $sampler
/*19353*/         OPC_RecordChild5, // #4 = $dmask
/*19354*/         OPC_RecordChild6, // #5 = $unorm
/*19355*/         OPC_RecordChild7, // #6 = $glc
/*19356*/         OPC_MoveChild, 8,
/*19358*/         OPC_RecordNode, // #7 = $slc
/*19359*/         OPC_MoveParent,
/*19360*/         OPC_MoveChild, 9,
/*19362*/         OPC_RecordNode, // #8 = $lwe
/*19363*/         OPC_MoveParent,
/*19364*/         OPC_MoveChild, 10,
/*19366*/         OPC_RecordNode, // #9 = $da
/*19367*/         OPC_MoveParent,
/*19368*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19413
/*19371*/           OPC_EmitMergeInputChains1_0,
/*19372*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19375*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19378*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19381*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19384*/           OPC_EmitInteger, MVT::i1, 0, 
/*19387*/           OPC_EmitInteger, MVT::i1, 0, 
/*19390*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19393*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19396*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19413*/         /*SwitchType*/ 42, MVT::v2f32,// ->19457
/*19415*/           OPC_EmitMergeInputChains1_0,
/*19416*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19419*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19422*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19425*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19428*/           OPC_EmitInteger, MVT::i1, 0, 
/*19431*/           OPC_EmitInteger, MVT::i1, 0, 
/*19434*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19437*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19440*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19457*/         /*SwitchType*/ 42, MVT::v4f32,// ->19501
/*19459*/           OPC_EmitMergeInputChains1_0,
/*19460*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19463*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19466*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19469*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19472*/           OPC_EmitInteger, MVT::i1, 0, 
/*19475*/           OPC_EmitInteger, MVT::i1, 0, 
/*19478*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19481*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19484*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19501*/         0, // EndSwitchType
/*19502*/       0, /*End of Scope*/
/*19503*/     /*Scope*/ 23|128,6/*791*/, /*->20296*/
/*19505*/       OPC_CheckChild1Integer, 66|128,3/*450*/, 
/*19508*/       OPC_RecordChild2, // #1 = $addr
/*19509*/       OPC_Scope, 27|128,1/*155*/, /*->19667*/ // 5 children in Scope
/*19512*/         OPC_CheckChild2Type, MVT::f32,
/*19514*/         OPC_RecordChild3, // #2 = $rsrc
/*19515*/         OPC_CheckChild3Type, MVT::v8i32,
/*19517*/         OPC_RecordChild4, // #3 = $sampler
/*19518*/         OPC_RecordChild5, // #4 = $dmask
/*19519*/         OPC_RecordChild6, // #5 = $unorm
/*19520*/         OPC_RecordChild7, // #6 = $glc
/*19521*/         OPC_MoveChild, 8,
/*19523*/         OPC_RecordNode, // #7 = $slc
/*19524*/         OPC_MoveParent,
/*19525*/         OPC_MoveChild, 9,
/*19527*/         OPC_RecordNode, // #8 = $lwe
/*19528*/         OPC_MoveParent,
/*19529*/         OPC_MoveChild, 10,
/*19531*/         OPC_RecordNode, // #9 = $da
/*19532*/         OPC_MoveParent,
/*19533*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19578
/*19536*/           OPC_EmitMergeInputChains1_0,
/*19537*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19540*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19543*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19546*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19549*/           OPC_EmitInteger, MVT::i1, 0, 
/*19552*/           OPC_EmitInteger, MVT::i1, 0, 
/*19555*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19558*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19561*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19578*/         /*SwitchType*/ 42, MVT::v2f32,// ->19622
/*19580*/           OPC_EmitMergeInputChains1_0,
/*19581*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19584*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19587*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19590*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19593*/           OPC_EmitInteger, MVT::i1, 0, 
/*19596*/           OPC_EmitInteger, MVT::i1, 0, 
/*19599*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19602*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19605*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19622*/         /*SwitchType*/ 42, MVT::v4f32,// ->19666
/*19624*/           OPC_EmitMergeInputChains1_0,
/*19625*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19628*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19631*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19634*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19637*/           OPC_EmitInteger, MVT::i1, 0, 
/*19640*/           OPC_EmitInteger, MVT::i1, 0, 
/*19643*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19646*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19649*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19666*/         0, // EndSwitchType
/*19667*/       /*Scope*/ 27|128,1/*155*/, /*->19824*/
/*19669*/         OPC_CheckChild2Type, MVT::v2f32,
/*19671*/         OPC_RecordChild3, // #2 = $rsrc
/*19672*/         OPC_CheckChild3Type, MVT::v8i32,
/*19674*/         OPC_RecordChild4, // #3 = $sampler
/*19675*/         OPC_RecordChild5, // #4 = $dmask
/*19676*/         OPC_RecordChild6, // #5 = $unorm
/*19677*/         OPC_RecordChild7, // #6 = $glc
/*19678*/         OPC_MoveChild, 8,
/*19680*/         OPC_RecordNode, // #7 = $slc
/*19681*/         OPC_MoveParent,
/*19682*/         OPC_MoveChild, 9,
/*19684*/         OPC_RecordNode, // #8 = $lwe
/*19685*/         OPC_MoveParent,
/*19686*/         OPC_MoveChild, 10,
/*19688*/         OPC_RecordNode, // #9 = $da
/*19689*/         OPC_MoveParent,
/*19690*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19735
/*19693*/           OPC_EmitMergeInputChains1_0,
/*19694*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19697*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19700*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19703*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19706*/           OPC_EmitInteger, MVT::i1, 0, 
/*19709*/           OPC_EmitInteger, MVT::i1, 0, 
/*19712*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19715*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19718*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19735*/         /*SwitchType*/ 42, MVT::v2f32,// ->19779
/*19737*/           OPC_EmitMergeInputChains1_0,
/*19738*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19741*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19744*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19747*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19750*/           OPC_EmitInteger, MVT::i1, 0, 
/*19753*/           OPC_EmitInteger, MVT::i1, 0, 
/*19756*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19759*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19762*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19779*/         /*SwitchType*/ 42, MVT::v4f32,// ->19823
/*19781*/           OPC_EmitMergeInputChains1_0,
/*19782*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19785*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19788*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19791*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19794*/           OPC_EmitInteger, MVT::i1, 0, 
/*19797*/           OPC_EmitInteger, MVT::i1, 0, 
/*19800*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19803*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19806*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19823*/         0, // EndSwitchType
/*19824*/       /*Scope*/ 27|128,1/*155*/, /*->19981*/
/*19826*/         OPC_CheckChild2Type, MVT::v4f32,
/*19828*/         OPC_RecordChild3, // #2 = $rsrc
/*19829*/         OPC_CheckChild3Type, MVT::v8i32,
/*19831*/         OPC_RecordChild4, // #3 = $sampler
/*19832*/         OPC_RecordChild5, // #4 = $dmask
/*19833*/         OPC_RecordChild6, // #5 = $unorm
/*19834*/         OPC_RecordChild7, // #6 = $glc
/*19835*/         OPC_MoveChild, 8,
/*19837*/         OPC_RecordNode, // #7 = $slc
/*19838*/         OPC_MoveParent,
/*19839*/         OPC_MoveChild, 9,
/*19841*/         OPC_RecordNode, // #8 = $lwe
/*19842*/         OPC_MoveParent,
/*19843*/         OPC_MoveChild, 10,
/*19845*/         OPC_RecordNode, // #9 = $da
/*19846*/         OPC_MoveParent,
/*19847*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19892
/*19850*/           OPC_EmitMergeInputChains1_0,
/*19851*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19854*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19857*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19860*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19863*/           OPC_EmitInteger, MVT::i1, 0, 
/*19866*/           OPC_EmitInteger, MVT::i1, 0, 
/*19869*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19872*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19875*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19892*/         /*SwitchType*/ 42, MVT::v2f32,// ->19936
/*19894*/           OPC_EmitMergeInputChains1_0,
/*19895*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19898*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19901*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19904*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19907*/           OPC_EmitInteger, MVT::i1, 0, 
/*19910*/           OPC_EmitInteger, MVT::i1, 0, 
/*19913*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19916*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19919*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19936*/         /*SwitchType*/ 42, MVT::v4f32,// ->19980
/*19938*/           OPC_EmitMergeInputChains1_0,
/*19939*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19942*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19945*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19948*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19951*/           OPC_EmitInteger, MVT::i1, 0, 
/*19954*/           OPC_EmitInteger, MVT::i1, 0, 
/*19957*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19960*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19963*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19980*/         0, // EndSwitchType
/*19981*/       /*Scope*/ 27|128,1/*155*/, /*->20138*/
/*19983*/         OPC_CheckChild2Type, MVT::v8f32,
/*19985*/         OPC_RecordChild3, // #2 = $rsrc
/*19986*/         OPC_CheckChild3Type, MVT::v8i32,
/*19988*/         OPC_RecordChild4, // #3 = $sampler
/*19989*/         OPC_RecordChild5, // #4 = $dmask
/*19990*/         OPC_RecordChild6, // #5 = $unorm
/*19991*/         OPC_RecordChild7, // #6 = $glc
/*19992*/         OPC_MoveChild, 8,
/*19994*/         OPC_RecordNode, // #7 = $slc
/*19995*/         OPC_MoveParent,
/*19996*/         OPC_MoveChild, 9,
/*19998*/         OPC_RecordNode, // #8 = $lwe
/*19999*/         OPC_MoveParent,
/*20000*/         OPC_MoveChild, 10,
/*20002*/         OPC_RecordNode, // #9 = $da
/*20003*/         OPC_MoveParent,
/*20004*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20049
/*20007*/           OPC_EmitMergeInputChains1_0,
/*20008*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20011*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20014*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20017*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20020*/           OPC_EmitInteger, MVT::i1, 0, 
/*20023*/           OPC_EmitInteger, MVT::i1, 0, 
/*20026*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20029*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20032*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20049*/         /*SwitchType*/ 42, MVT::v2f32,// ->20093
/*20051*/           OPC_EmitMergeInputChains1_0,
/*20052*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20055*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20058*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20061*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20064*/           OPC_EmitInteger, MVT::i1, 0, 
/*20067*/           OPC_EmitInteger, MVT::i1, 0, 
/*20070*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20073*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20076*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20093*/         /*SwitchType*/ 42, MVT::v4f32,// ->20137
/*20095*/           OPC_EmitMergeInputChains1_0,
/*20096*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20099*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20102*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20105*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20108*/           OPC_EmitInteger, MVT::i1, 0, 
/*20111*/           OPC_EmitInteger, MVT::i1, 0, 
/*20114*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20117*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20120*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20137*/         0, // EndSwitchType
/*20138*/       /*Scope*/ 27|128,1/*155*/, /*->20295*/
/*20140*/         OPC_CheckChild2Type, MVT::v16f32,
/*20142*/         OPC_RecordChild3, // #2 = $rsrc
/*20143*/         OPC_CheckChild3Type, MVT::v8i32,
/*20145*/         OPC_RecordChild4, // #3 = $sampler
/*20146*/         OPC_RecordChild5, // #4 = $dmask
/*20147*/         OPC_RecordChild6, // #5 = $unorm
/*20148*/         OPC_RecordChild7, // #6 = $glc
/*20149*/         OPC_MoveChild, 8,
/*20151*/         OPC_RecordNode, // #7 = $slc
/*20152*/         OPC_MoveParent,
/*20153*/         OPC_MoveChild, 9,
/*20155*/         OPC_RecordNode, // #8 = $lwe
/*20156*/         OPC_MoveParent,
/*20157*/         OPC_MoveChild, 10,
/*20159*/         OPC_RecordNode, // #9 = $da
/*20160*/         OPC_MoveParent,
/*20161*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20206
/*20164*/           OPC_EmitMergeInputChains1_0,
/*20165*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20168*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20171*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20174*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20177*/           OPC_EmitInteger, MVT::i1, 0, 
/*20180*/           OPC_EmitInteger, MVT::i1, 0, 
/*20183*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20186*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20189*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20206*/         /*SwitchType*/ 42, MVT::v2f32,// ->20250
/*20208*/           OPC_EmitMergeInputChains1_0,
/*20209*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20212*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20215*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20218*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20221*/           OPC_EmitInteger, MVT::i1, 0, 
/*20224*/           OPC_EmitInteger, MVT::i1, 0, 
/*20227*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20230*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20233*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20250*/         /*SwitchType*/ 42, MVT::v4f32,// ->20294
/*20252*/           OPC_EmitMergeInputChains1_0,
/*20253*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20256*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20259*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20262*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20265*/           OPC_EmitInteger, MVT::i1, 0, 
/*20268*/           OPC_EmitInteger, MVT::i1, 0, 
/*20271*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20274*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20277*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20294*/         0, // EndSwitchType
/*20295*/       0, /*End of Scope*/
/*20296*/     /*Scope*/ 23|128,6/*791*/, /*->21089*/
/*20298*/       OPC_CheckChild1Integer, 61|128,3/*445*/, 
/*20301*/       OPC_RecordChild2, // #1 = $addr
/*20302*/       OPC_Scope, 27|128,1/*155*/, /*->20460*/ // 5 children in Scope
/*20305*/         OPC_CheckChild2Type, MVT::f32,
/*20307*/         OPC_RecordChild3, // #2 = $rsrc
/*20308*/         OPC_CheckChild3Type, MVT::v8i32,
/*20310*/         OPC_RecordChild4, // #3 = $sampler
/*20311*/         OPC_RecordChild5, // #4 = $dmask
/*20312*/         OPC_RecordChild6, // #5 = $unorm
/*20313*/         OPC_RecordChild7, // #6 = $glc
/*20314*/         OPC_MoveChild, 8,
/*20316*/         OPC_RecordNode, // #7 = $slc
/*20317*/         OPC_MoveParent,
/*20318*/         OPC_MoveChild, 9,
/*20320*/         OPC_RecordNode, // #8 = $lwe
/*20321*/         OPC_MoveParent,
/*20322*/         OPC_MoveChild, 10,
/*20324*/         OPC_RecordNode, // #9 = $da
/*20325*/         OPC_MoveParent,
/*20326*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20371
/*20329*/           OPC_EmitMergeInputChains1_0,
/*20330*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20333*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20336*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20339*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20342*/           OPC_EmitInteger, MVT::i1, 0, 
/*20345*/           OPC_EmitInteger, MVT::i1, 0, 
/*20348*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20351*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20354*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20371*/         /*SwitchType*/ 42, MVT::v2f32,// ->20415
/*20373*/           OPC_EmitMergeInputChains1_0,
/*20374*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20377*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20380*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20383*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20386*/           OPC_EmitInteger, MVT::i1, 0, 
/*20389*/           OPC_EmitInteger, MVT::i1, 0, 
/*20392*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20395*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20398*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20415*/         /*SwitchType*/ 42, MVT::v4f32,// ->20459
/*20417*/           OPC_EmitMergeInputChains1_0,
/*20418*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20421*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20424*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20427*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20430*/           OPC_EmitInteger, MVT::i1, 0, 
/*20433*/           OPC_EmitInteger, MVT::i1, 0, 
/*20436*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20439*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20442*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20459*/         0, // EndSwitchType
/*20460*/       /*Scope*/ 27|128,1/*155*/, /*->20617*/
/*20462*/         OPC_CheckChild2Type, MVT::v2f32,
/*20464*/         OPC_RecordChild3, // #2 = $rsrc
/*20465*/         OPC_CheckChild3Type, MVT::v8i32,
/*20467*/         OPC_RecordChild4, // #3 = $sampler
/*20468*/         OPC_RecordChild5, // #4 = $dmask
/*20469*/         OPC_RecordChild6, // #5 = $unorm
/*20470*/         OPC_RecordChild7, // #6 = $glc
/*20471*/         OPC_MoveChild, 8,
/*20473*/         OPC_RecordNode, // #7 = $slc
/*20474*/         OPC_MoveParent,
/*20475*/         OPC_MoveChild, 9,
/*20477*/         OPC_RecordNode, // #8 = $lwe
/*20478*/         OPC_MoveParent,
/*20479*/         OPC_MoveChild, 10,
/*20481*/         OPC_RecordNode, // #9 = $da
/*20482*/         OPC_MoveParent,
/*20483*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20528
/*20486*/           OPC_EmitMergeInputChains1_0,
/*20487*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20490*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20493*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20496*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20499*/           OPC_EmitInteger, MVT::i1, 0, 
/*20502*/           OPC_EmitInteger, MVT::i1, 0, 
/*20505*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20508*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20511*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20528*/         /*SwitchType*/ 42, MVT::v2f32,// ->20572
/*20530*/           OPC_EmitMergeInputChains1_0,
/*20531*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20534*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20537*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20540*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20543*/           OPC_EmitInteger, MVT::i1, 0, 
/*20546*/           OPC_EmitInteger, MVT::i1, 0, 
/*20549*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20552*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20555*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20572*/         /*SwitchType*/ 42, MVT::v4f32,// ->20616
/*20574*/           OPC_EmitMergeInputChains1_0,
/*20575*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20578*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20581*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20584*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20587*/           OPC_EmitInteger, MVT::i1, 0, 
/*20590*/           OPC_EmitInteger, MVT::i1, 0, 
/*20593*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20596*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20599*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20616*/         0, // EndSwitchType
/*20617*/       /*Scope*/ 27|128,1/*155*/, /*->20774*/
/*20619*/         OPC_CheckChild2Type, MVT::v4f32,
/*20621*/         OPC_RecordChild3, // #2 = $rsrc
/*20622*/         OPC_CheckChild3Type, MVT::v8i32,
/*20624*/         OPC_RecordChild4, // #3 = $sampler
/*20625*/         OPC_RecordChild5, // #4 = $dmask
/*20626*/         OPC_RecordChild6, // #5 = $unorm
/*20627*/         OPC_RecordChild7, // #6 = $glc
/*20628*/         OPC_MoveChild, 8,
/*20630*/         OPC_RecordNode, // #7 = $slc
/*20631*/         OPC_MoveParent,
/*20632*/         OPC_MoveChild, 9,
/*20634*/         OPC_RecordNode, // #8 = $lwe
/*20635*/         OPC_MoveParent,
/*20636*/         OPC_MoveChild, 10,
/*20638*/         OPC_RecordNode, // #9 = $da
/*20639*/         OPC_MoveParent,
/*20640*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20685
/*20643*/           OPC_EmitMergeInputChains1_0,
/*20644*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20647*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20650*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20653*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20656*/           OPC_EmitInteger, MVT::i1, 0, 
/*20659*/           OPC_EmitInteger, MVT::i1, 0, 
/*20662*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20665*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20668*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20685*/         /*SwitchType*/ 42, MVT::v2f32,// ->20729
/*20687*/           OPC_EmitMergeInputChains1_0,
/*20688*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20691*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20694*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20697*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20700*/           OPC_EmitInteger, MVT::i1, 0, 
/*20703*/           OPC_EmitInteger, MVT::i1, 0, 
/*20706*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20709*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20712*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20729*/         /*SwitchType*/ 42, MVT::v4f32,// ->20773
/*20731*/           OPC_EmitMergeInputChains1_0,
/*20732*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20735*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20738*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20741*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20744*/           OPC_EmitInteger, MVT::i1, 0, 
/*20747*/           OPC_EmitInteger, MVT::i1, 0, 
/*20750*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20753*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20756*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20773*/         0, // EndSwitchType
/*20774*/       /*Scope*/ 27|128,1/*155*/, /*->20931*/
/*20776*/         OPC_CheckChild2Type, MVT::v8f32,
/*20778*/         OPC_RecordChild3, // #2 = $rsrc
/*20779*/         OPC_CheckChild3Type, MVT::v8i32,
/*20781*/         OPC_RecordChild4, // #3 = $sampler
/*20782*/         OPC_RecordChild5, // #4 = $dmask
/*20783*/         OPC_RecordChild6, // #5 = $unorm
/*20784*/         OPC_RecordChild7, // #6 = $glc
/*20785*/         OPC_MoveChild, 8,
/*20787*/         OPC_RecordNode, // #7 = $slc
/*20788*/         OPC_MoveParent,
/*20789*/         OPC_MoveChild, 9,
/*20791*/         OPC_RecordNode, // #8 = $lwe
/*20792*/         OPC_MoveParent,
/*20793*/         OPC_MoveChild, 10,
/*20795*/         OPC_RecordNode, // #9 = $da
/*20796*/         OPC_MoveParent,
/*20797*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20842
/*20800*/           OPC_EmitMergeInputChains1_0,
/*20801*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20804*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20807*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20810*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20813*/           OPC_EmitInteger, MVT::i1, 0, 
/*20816*/           OPC_EmitInteger, MVT::i1, 0, 
/*20819*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20822*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20825*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20842*/         /*SwitchType*/ 42, MVT::v2f32,// ->20886
/*20844*/           OPC_EmitMergeInputChains1_0,
/*20845*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20848*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20851*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20854*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20857*/           OPC_EmitInteger, MVT::i1, 0, 
/*20860*/           OPC_EmitInteger, MVT::i1, 0, 
/*20863*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20866*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20869*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20886*/         /*SwitchType*/ 42, MVT::v4f32,// ->20930
/*20888*/           OPC_EmitMergeInputChains1_0,
/*20889*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20892*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20895*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20898*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20901*/           OPC_EmitInteger, MVT::i1, 0, 
/*20904*/           OPC_EmitInteger, MVT::i1, 0, 
/*20907*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20910*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20913*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20930*/         0, // EndSwitchType
/*20931*/       /*Scope*/ 27|128,1/*155*/, /*->21088*/
/*20933*/         OPC_CheckChild2Type, MVT::v16f32,
/*20935*/         OPC_RecordChild3, // #2 = $rsrc
/*20936*/         OPC_CheckChild3Type, MVT::v8i32,
/*20938*/         OPC_RecordChild4, // #3 = $sampler
/*20939*/         OPC_RecordChild5, // #4 = $dmask
/*20940*/         OPC_RecordChild6, // #5 = $unorm
/*20941*/         OPC_RecordChild7, // #6 = $glc
/*20942*/         OPC_MoveChild, 8,
/*20944*/         OPC_RecordNode, // #7 = $slc
/*20945*/         OPC_MoveParent,
/*20946*/         OPC_MoveChild, 9,
/*20948*/         OPC_RecordNode, // #8 = $lwe
/*20949*/         OPC_MoveParent,
/*20950*/         OPC_MoveChild, 10,
/*20952*/         OPC_RecordNode, // #9 = $da
/*20953*/         OPC_MoveParent,
/*20954*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20999
/*20957*/           OPC_EmitMergeInputChains1_0,
/*20958*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20961*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20964*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20967*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20970*/           OPC_EmitInteger, MVT::i1, 0, 
/*20973*/           OPC_EmitInteger, MVT::i1, 0, 
/*20976*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20979*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20982*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20999*/         /*SwitchType*/ 42, MVT::v2f32,// ->21043
/*21001*/           OPC_EmitMergeInputChains1_0,
/*21002*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21005*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21008*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21011*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21014*/           OPC_EmitInteger, MVT::i1, 0, 
/*21017*/           OPC_EmitInteger, MVT::i1, 0, 
/*21020*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21023*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21026*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21043*/         /*SwitchType*/ 42, MVT::v4f32,// ->21087
/*21045*/           OPC_EmitMergeInputChains1_0,
/*21046*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21049*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21052*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21055*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21058*/           OPC_EmitInteger, MVT::i1, 0, 
/*21061*/           OPC_EmitInteger, MVT::i1, 0, 
/*21064*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21067*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21070*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21087*/         0, // EndSwitchType
/*21088*/       0, /*End of Scope*/
/*21089*/     /*Scope*/ 23|128,6/*791*/, /*->21882*/
/*21091*/       OPC_CheckChild1Integer, 63|128,3/*447*/, 
/*21094*/       OPC_RecordChild2, // #1 = $addr
/*21095*/       OPC_Scope, 27|128,1/*155*/, /*->21253*/ // 5 children in Scope
/*21098*/         OPC_CheckChild2Type, MVT::f32,
/*21100*/         OPC_RecordChild3, // #2 = $rsrc
/*21101*/         OPC_CheckChild3Type, MVT::v8i32,
/*21103*/         OPC_RecordChild4, // #3 = $sampler
/*21104*/         OPC_RecordChild5, // #4 = $dmask
/*21105*/         OPC_RecordChild6, // #5 = $unorm
/*21106*/         OPC_RecordChild7, // #6 = $glc
/*21107*/         OPC_MoveChild, 8,
/*21109*/         OPC_RecordNode, // #7 = $slc
/*21110*/         OPC_MoveParent,
/*21111*/         OPC_MoveChild, 9,
/*21113*/         OPC_RecordNode, // #8 = $lwe
/*21114*/         OPC_MoveParent,
/*21115*/         OPC_MoveChild, 10,
/*21117*/         OPC_RecordNode, // #9 = $da
/*21118*/         OPC_MoveParent,
/*21119*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21164
/*21122*/           OPC_EmitMergeInputChains1_0,
/*21123*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21126*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21129*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21132*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21135*/           OPC_EmitInteger, MVT::i1, 0, 
/*21138*/           OPC_EmitInteger, MVT::i1, 0, 
/*21141*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21144*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21147*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21164*/         /*SwitchType*/ 42, MVT::v2f32,// ->21208
/*21166*/           OPC_EmitMergeInputChains1_0,
/*21167*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21170*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21173*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21176*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21179*/           OPC_EmitInteger, MVT::i1, 0, 
/*21182*/           OPC_EmitInteger, MVT::i1, 0, 
/*21185*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21188*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21191*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21208*/         /*SwitchType*/ 42, MVT::v4f32,// ->21252
/*21210*/           OPC_EmitMergeInputChains1_0,
/*21211*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21214*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21217*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21220*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21223*/           OPC_EmitInteger, MVT::i1, 0, 
/*21226*/           OPC_EmitInteger, MVT::i1, 0, 
/*21229*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21232*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21235*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21252*/         0, // EndSwitchType
/*21253*/       /*Scope*/ 27|128,1/*155*/, /*->21410*/
/*21255*/         OPC_CheckChild2Type, MVT::v2f32,
/*21257*/         OPC_RecordChild3, // #2 = $rsrc
/*21258*/         OPC_CheckChild3Type, MVT::v8i32,
/*21260*/         OPC_RecordChild4, // #3 = $sampler
/*21261*/         OPC_RecordChild5, // #4 = $dmask
/*21262*/         OPC_RecordChild6, // #5 = $unorm
/*21263*/         OPC_RecordChild7, // #6 = $glc
/*21264*/         OPC_MoveChild, 8,
/*21266*/         OPC_RecordNode, // #7 = $slc
/*21267*/         OPC_MoveParent,
/*21268*/         OPC_MoveChild, 9,
/*21270*/         OPC_RecordNode, // #8 = $lwe
/*21271*/         OPC_MoveParent,
/*21272*/         OPC_MoveChild, 10,
/*21274*/         OPC_RecordNode, // #9 = $da
/*21275*/         OPC_MoveParent,
/*21276*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21321
/*21279*/           OPC_EmitMergeInputChains1_0,
/*21280*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21283*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21286*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21289*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21292*/           OPC_EmitInteger, MVT::i1, 0, 
/*21295*/           OPC_EmitInteger, MVT::i1, 0, 
/*21298*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21301*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21304*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21321*/         /*SwitchType*/ 42, MVT::v2f32,// ->21365
/*21323*/           OPC_EmitMergeInputChains1_0,
/*21324*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21327*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21330*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21333*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21336*/           OPC_EmitInteger, MVT::i1, 0, 
/*21339*/           OPC_EmitInteger, MVT::i1, 0, 
/*21342*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21345*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21348*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21365*/         /*SwitchType*/ 42, MVT::v4f32,// ->21409
/*21367*/           OPC_EmitMergeInputChains1_0,
/*21368*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21371*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21374*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21377*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21380*/           OPC_EmitInteger, MVT::i1, 0, 
/*21383*/           OPC_EmitInteger, MVT::i1, 0, 
/*21386*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21389*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21392*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21409*/         0, // EndSwitchType
/*21410*/       /*Scope*/ 27|128,1/*155*/, /*->21567*/
/*21412*/         OPC_CheckChild2Type, MVT::v4f32,
/*21414*/         OPC_RecordChild3, // #2 = $rsrc
/*21415*/         OPC_CheckChild3Type, MVT::v8i32,
/*21417*/         OPC_RecordChild4, // #3 = $sampler
/*21418*/         OPC_RecordChild5, // #4 = $dmask
/*21419*/         OPC_RecordChild6, // #5 = $unorm
/*21420*/         OPC_RecordChild7, // #6 = $glc
/*21421*/         OPC_MoveChild, 8,
/*21423*/         OPC_RecordNode, // #7 = $slc
/*21424*/         OPC_MoveParent,
/*21425*/         OPC_MoveChild, 9,
/*21427*/         OPC_RecordNode, // #8 = $lwe
/*21428*/         OPC_MoveParent,
/*21429*/         OPC_MoveChild, 10,
/*21431*/         OPC_RecordNode, // #9 = $da
/*21432*/         OPC_MoveParent,
/*21433*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21478
/*21436*/           OPC_EmitMergeInputChains1_0,
/*21437*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21440*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21443*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21446*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21449*/           OPC_EmitInteger, MVT::i1, 0, 
/*21452*/           OPC_EmitInteger, MVT::i1, 0, 
/*21455*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21458*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21461*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21478*/         /*SwitchType*/ 42, MVT::v2f32,// ->21522
/*21480*/           OPC_EmitMergeInputChains1_0,
/*21481*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21484*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21487*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21490*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21493*/           OPC_EmitInteger, MVT::i1, 0, 
/*21496*/           OPC_EmitInteger, MVT::i1, 0, 
/*21499*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21502*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21505*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21522*/         /*SwitchType*/ 42, MVT::v4f32,// ->21566
/*21524*/           OPC_EmitMergeInputChains1_0,
/*21525*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21528*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21531*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21534*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21537*/           OPC_EmitInteger, MVT::i1, 0, 
/*21540*/           OPC_EmitInteger, MVT::i1, 0, 
/*21543*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21546*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21549*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21566*/         0, // EndSwitchType
/*21567*/       /*Scope*/ 27|128,1/*155*/, /*->21724*/
/*21569*/         OPC_CheckChild2Type, MVT::v8f32,
/*21571*/         OPC_RecordChild3, // #2 = $rsrc
/*21572*/         OPC_CheckChild3Type, MVT::v8i32,
/*21574*/         OPC_RecordChild4, // #3 = $sampler
/*21575*/         OPC_RecordChild5, // #4 = $dmask
/*21576*/         OPC_RecordChild6, // #5 = $unorm
/*21577*/         OPC_RecordChild7, // #6 = $glc
/*21578*/         OPC_MoveChild, 8,
/*21580*/         OPC_RecordNode, // #7 = $slc
/*21581*/         OPC_MoveParent,
/*21582*/         OPC_MoveChild, 9,
/*21584*/         OPC_RecordNode, // #8 = $lwe
/*21585*/         OPC_MoveParent,
/*21586*/         OPC_MoveChild, 10,
/*21588*/         OPC_RecordNode, // #9 = $da
/*21589*/         OPC_MoveParent,
/*21590*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21635
/*21593*/           OPC_EmitMergeInputChains1_0,
/*21594*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21597*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21600*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21603*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21606*/           OPC_EmitInteger, MVT::i1, 0, 
/*21609*/           OPC_EmitInteger, MVT::i1, 0, 
/*21612*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21615*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21618*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21635*/         /*SwitchType*/ 42, MVT::v2f32,// ->21679
/*21637*/           OPC_EmitMergeInputChains1_0,
/*21638*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21641*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21644*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21647*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21650*/           OPC_EmitInteger, MVT::i1, 0, 
/*21653*/           OPC_EmitInteger, MVT::i1, 0, 
/*21656*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21659*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21662*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21679*/         /*SwitchType*/ 42, MVT::v4f32,// ->21723
/*21681*/           OPC_EmitMergeInputChains1_0,
/*21682*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21685*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21688*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21691*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21694*/           OPC_EmitInteger, MVT::i1, 0, 
/*21697*/           OPC_EmitInteger, MVT::i1, 0, 
/*21700*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21703*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21706*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21723*/         0, // EndSwitchType
/*21724*/       /*Scope*/ 27|128,1/*155*/, /*->21881*/
/*21726*/         OPC_CheckChild2Type, MVT::v16f32,
/*21728*/         OPC_RecordChild3, // #2 = $rsrc
/*21729*/         OPC_CheckChild3Type, MVT::v8i32,
/*21731*/         OPC_RecordChild4, // #3 = $sampler
/*21732*/         OPC_RecordChild5, // #4 = $dmask
/*21733*/         OPC_RecordChild6, // #5 = $unorm
/*21734*/         OPC_RecordChild7, // #6 = $glc
/*21735*/         OPC_MoveChild, 8,
/*21737*/         OPC_RecordNode, // #7 = $slc
/*21738*/         OPC_MoveParent,
/*21739*/         OPC_MoveChild, 9,
/*21741*/         OPC_RecordNode, // #8 = $lwe
/*21742*/         OPC_MoveParent,
/*21743*/         OPC_MoveChild, 10,
/*21745*/         OPC_RecordNode, // #9 = $da
/*21746*/         OPC_MoveParent,
/*21747*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21792
/*21750*/           OPC_EmitMergeInputChains1_0,
/*21751*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21754*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21757*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21760*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21763*/           OPC_EmitInteger, MVT::i1, 0, 
/*21766*/           OPC_EmitInteger, MVT::i1, 0, 
/*21769*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21772*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21775*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21792*/         /*SwitchType*/ 42, MVT::v2f32,// ->21836
/*21794*/           OPC_EmitMergeInputChains1_0,
/*21795*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21798*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21807*/           OPC_EmitInteger, MVT::i1, 0, 
/*21810*/           OPC_EmitInteger, MVT::i1, 0, 
/*21813*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21816*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21819*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21836*/         /*SwitchType*/ 42, MVT::v4f32,// ->21880
/*21838*/           OPC_EmitMergeInputChains1_0,
/*21839*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21842*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21845*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21848*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21851*/           OPC_EmitInteger, MVT::i1, 0, 
/*21854*/           OPC_EmitInteger, MVT::i1, 0, 
/*21857*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21860*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21863*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21880*/         0, // EndSwitchType
/*21881*/       0, /*End of Scope*/
/*21882*/     /*Scope*/ 23|128,6/*791*/, /*->22675*/
/*21884*/       OPC_CheckChild1Integer, 47|128,3/*431*/, 
/*21887*/       OPC_RecordChild2, // #1 = $addr
/*21888*/       OPC_Scope, 27|128,1/*155*/, /*->22046*/ // 5 children in Scope
/*21891*/         OPC_CheckChild2Type, MVT::f32,
/*21893*/         OPC_RecordChild3, // #2 = $rsrc
/*21894*/         OPC_CheckChild3Type, MVT::v8i32,
/*21896*/         OPC_RecordChild4, // #3 = $sampler
/*21897*/         OPC_RecordChild5, // #4 = $dmask
/*21898*/         OPC_RecordChild6, // #5 = $unorm
/*21899*/         OPC_RecordChild7, // #6 = $glc
/*21900*/         OPC_MoveChild, 8,
/*21902*/         OPC_RecordNode, // #7 = $slc
/*21903*/         OPC_MoveParent,
/*21904*/         OPC_MoveChild, 9,
/*21906*/         OPC_RecordNode, // #8 = $lwe
/*21907*/         OPC_MoveParent,
/*21908*/         OPC_MoveChild, 10,
/*21910*/         OPC_RecordNode, // #9 = $da
/*21911*/         OPC_MoveParent,
/*21912*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21957
/*21915*/           OPC_EmitMergeInputChains1_0,
/*21916*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21919*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21922*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21925*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21928*/           OPC_EmitInteger, MVT::i1, 0, 
/*21931*/           OPC_EmitInteger, MVT::i1, 0, 
/*21934*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21937*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21940*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21957*/         /*SwitchType*/ 42, MVT::v2f32,// ->22001
/*21959*/           OPC_EmitMergeInputChains1_0,
/*21960*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21963*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21966*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21969*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21972*/           OPC_EmitInteger, MVT::i1, 0, 
/*21975*/           OPC_EmitInteger, MVT::i1, 0, 
/*21978*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21981*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21984*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22001*/         /*SwitchType*/ 42, MVT::v4f32,// ->22045
/*22003*/           OPC_EmitMergeInputChains1_0,
/*22004*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22007*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22010*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22013*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22016*/           OPC_EmitInteger, MVT::i1, 0, 
/*22019*/           OPC_EmitInteger, MVT::i1, 0, 
/*22022*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22025*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22028*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22045*/         0, // EndSwitchType
/*22046*/       /*Scope*/ 27|128,1/*155*/, /*->22203*/
/*22048*/         OPC_CheckChild2Type, MVT::v2f32,
/*22050*/         OPC_RecordChild3, // #2 = $rsrc
/*22051*/         OPC_CheckChild3Type, MVT::v8i32,
/*22053*/         OPC_RecordChild4, // #3 = $sampler
/*22054*/         OPC_RecordChild5, // #4 = $dmask
/*22055*/         OPC_RecordChild6, // #5 = $unorm
/*22056*/         OPC_RecordChild7, // #6 = $glc
/*22057*/         OPC_MoveChild, 8,
/*22059*/         OPC_RecordNode, // #7 = $slc
/*22060*/         OPC_MoveParent,
/*22061*/         OPC_MoveChild, 9,
/*22063*/         OPC_RecordNode, // #8 = $lwe
/*22064*/         OPC_MoveParent,
/*22065*/         OPC_MoveChild, 10,
/*22067*/         OPC_RecordNode, // #9 = $da
/*22068*/         OPC_MoveParent,
/*22069*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22114
/*22072*/           OPC_EmitMergeInputChains1_0,
/*22073*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22076*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22079*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22082*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22085*/           OPC_EmitInteger, MVT::i1, 0, 
/*22088*/           OPC_EmitInteger, MVT::i1, 0, 
/*22091*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22094*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22097*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22114*/         /*SwitchType*/ 42, MVT::v2f32,// ->22158
/*22116*/           OPC_EmitMergeInputChains1_0,
/*22117*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22120*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22123*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22126*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22129*/           OPC_EmitInteger, MVT::i1, 0, 
/*22132*/           OPC_EmitInteger, MVT::i1, 0, 
/*22135*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22138*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22141*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22158*/         /*SwitchType*/ 42, MVT::v4f32,// ->22202
/*22160*/           OPC_EmitMergeInputChains1_0,
/*22161*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22164*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22167*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22170*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22173*/           OPC_EmitInteger, MVT::i1, 0, 
/*22176*/           OPC_EmitInteger, MVT::i1, 0, 
/*22179*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22182*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22185*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22202*/         0, // EndSwitchType
/*22203*/       /*Scope*/ 27|128,1/*155*/, /*->22360*/
/*22205*/         OPC_CheckChild2Type, MVT::v4f32,
/*22207*/         OPC_RecordChild3, // #2 = $rsrc
/*22208*/         OPC_CheckChild3Type, MVT::v8i32,
/*22210*/         OPC_RecordChild4, // #3 = $sampler
/*22211*/         OPC_RecordChild5, // #4 = $dmask
/*22212*/         OPC_RecordChild6, // #5 = $unorm
/*22213*/         OPC_RecordChild7, // #6 = $glc
/*22214*/         OPC_MoveChild, 8,
/*22216*/         OPC_RecordNode, // #7 = $slc
/*22217*/         OPC_MoveParent,
/*22218*/         OPC_MoveChild, 9,
/*22220*/         OPC_RecordNode, // #8 = $lwe
/*22221*/         OPC_MoveParent,
/*22222*/         OPC_MoveChild, 10,
/*22224*/         OPC_RecordNode, // #9 = $da
/*22225*/         OPC_MoveParent,
/*22226*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22271
/*22229*/           OPC_EmitMergeInputChains1_0,
/*22230*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22233*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22236*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22239*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22242*/           OPC_EmitInteger, MVT::i1, 0, 
/*22245*/           OPC_EmitInteger, MVT::i1, 0, 
/*22248*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22251*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22254*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22271*/         /*SwitchType*/ 42, MVT::v2f32,// ->22315
/*22273*/           OPC_EmitMergeInputChains1_0,
/*22274*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22277*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22280*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22283*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22286*/           OPC_EmitInteger, MVT::i1, 0, 
/*22289*/           OPC_EmitInteger, MVT::i1, 0, 
/*22292*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22295*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22298*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22315*/         /*SwitchType*/ 42, MVT::v4f32,// ->22359
/*22317*/           OPC_EmitMergeInputChains1_0,
/*22318*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22321*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22324*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22327*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22330*/           OPC_EmitInteger, MVT::i1, 0, 
/*22333*/           OPC_EmitInteger, MVT::i1, 0, 
/*22336*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22339*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22342*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22359*/         0, // EndSwitchType
/*22360*/       /*Scope*/ 27|128,1/*155*/, /*->22517*/
/*22362*/         OPC_CheckChild2Type, MVT::v8f32,
/*22364*/         OPC_RecordChild3, // #2 = $rsrc
/*22365*/         OPC_CheckChild3Type, MVT::v8i32,
/*22367*/         OPC_RecordChild4, // #3 = $sampler
/*22368*/         OPC_RecordChild5, // #4 = $dmask
/*22369*/         OPC_RecordChild6, // #5 = $unorm
/*22370*/         OPC_RecordChild7, // #6 = $glc
/*22371*/         OPC_MoveChild, 8,
/*22373*/         OPC_RecordNode, // #7 = $slc
/*22374*/         OPC_MoveParent,
/*22375*/         OPC_MoveChild, 9,
/*22377*/         OPC_RecordNode, // #8 = $lwe
/*22378*/         OPC_MoveParent,
/*22379*/         OPC_MoveChild, 10,
/*22381*/         OPC_RecordNode, // #9 = $da
/*22382*/         OPC_MoveParent,
/*22383*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22428
/*22386*/           OPC_EmitMergeInputChains1_0,
/*22387*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22390*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22393*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22396*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22399*/           OPC_EmitInteger, MVT::i1, 0, 
/*22402*/           OPC_EmitInteger, MVT::i1, 0, 
/*22405*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22408*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22411*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22428*/         /*SwitchType*/ 42, MVT::v2f32,// ->22472
/*22430*/           OPC_EmitMergeInputChains1_0,
/*22431*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22434*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22437*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22440*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22443*/           OPC_EmitInteger, MVT::i1, 0, 
/*22446*/           OPC_EmitInteger, MVT::i1, 0, 
/*22449*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22452*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22455*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22472*/         /*SwitchType*/ 42, MVT::v4f32,// ->22516
/*22474*/           OPC_EmitMergeInputChains1_0,
/*22475*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22478*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22481*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22484*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22487*/           OPC_EmitInteger, MVT::i1, 0, 
/*22490*/           OPC_EmitInteger, MVT::i1, 0, 
/*22493*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22496*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22499*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22516*/         0, // EndSwitchType
/*22517*/       /*Scope*/ 27|128,1/*155*/, /*->22674*/
/*22519*/         OPC_CheckChild2Type, MVT::v16f32,
/*22521*/         OPC_RecordChild3, // #2 = $rsrc
/*22522*/         OPC_CheckChild3Type, MVT::v8i32,
/*22524*/         OPC_RecordChild4, // #3 = $sampler
/*22525*/         OPC_RecordChild5, // #4 = $dmask
/*22526*/         OPC_RecordChild6, // #5 = $unorm
/*22527*/         OPC_RecordChild7, // #6 = $glc
/*22528*/         OPC_MoveChild, 8,
/*22530*/         OPC_RecordNode, // #7 = $slc
/*22531*/         OPC_MoveParent,
/*22532*/         OPC_MoveChild, 9,
/*22534*/         OPC_RecordNode, // #8 = $lwe
/*22535*/         OPC_MoveParent,
/*22536*/         OPC_MoveChild, 10,
/*22538*/         OPC_RecordNode, // #9 = $da
/*22539*/         OPC_MoveParent,
/*22540*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22585
/*22543*/           OPC_EmitMergeInputChains1_0,
/*22544*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22547*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22550*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22553*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22556*/           OPC_EmitInteger, MVT::i1, 0, 
/*22559*/           OPC_EmitInteger, MVT::i1, 0, 
/*22562*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22565*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22568*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22585*/         /*SwitchType*/ 42, MVT::v2f32,// ->22629
/*22587*/           OPC_EmitMergeInputChains1_0,
/*22588*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22591*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22594*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22597*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22600*/           OPC_EmitInteger, MVT::i1, 0, 
/*22603*/           OPC_EmitInteger, MVT::i1, 0, 
/*22606*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22609*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22612*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22629*/         /*SwitchType*/ 42, MVT::v4f32,// ->22673
/*22631*/           OPC_EmitMergeInputChains1_0,
/*22632*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22635*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22638*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22641*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22644*/           OPC_EmitInteger, MVT::i1, 0, 
/*22647*/           OPC_EmitInteger, MVT::i1, 0, 
/*22650*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22653*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22656*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22673*/         0, // EndSwitchType
/*22674*/       0, /*End of Scope*/
/*22675*/     /*Scope*/ 23|128,6/*791*/, /*->23468*/
/*22677*/       OPC_CheckChild1Integer, 46|128,3/*430*/, 
/*22680*/       OPC_RecordChild2, // #1 = $addr
/*22681*/       OPC_Scope, 27|128,1/*155*/, /*->22839*/ // 5 children in Scope
/*22684*/         OPC_CheckChild2Type, MVT::f32,
/*22686*/         OPC_RecordChild3, // #2 = $rsrc
/*22687*/         OPC_CheckChild3Type, MVT::v8i32,
/*22689*/         OPC_RecordChild4, // #3 = $sampler
/*22690*/         OPC_RecordChild5, // #4 = $dmask
/*22691*/         OPC_RecordChild6, // #5 = $unorm
/*22692*/         OPC_RecordChild7, // #6 = $glc
/*22693*/         OPC_MoveChild, 8,
/*22695*/         OPC_RecordNode, // #7 = $slc
/*22696*/         OPC_MoveParent,
/*22697*/         OPC_MoveChild, 9,
/*22699*/         OPC_RecordNode, // #8 = $lwe
/*22700*/         OPC_MoveParent,
/*22701*/         OPC_MoveChild, 10,
/*22703*/         OPC_RecordNode, // #9 = $da
/*22704*/         OPC_MoveParent,
/*22705*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22750
/*22708*/           OPC_EmitMergeInputChains1_0,
/*22709*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22712*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22715*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22718*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22721*/           OPC_EmitInteger, MVT::i1, 0, 
/*22724*/           OPC_EmitInteger, MVT::i1, 0, 
/*22727*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22730*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22733*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22750*/         /*SwitchType*/ 42, MVT::v2f32,// ->22794
/*22752*/           OPC_EmitMergeInputChains1_0,
/*22753*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22756*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22759*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22762*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22765*/           OPC_EmitInteger, MVT::i1, 0, 
/*22768*/           OPC_EmitInteger, MVT::i1, 0, 
/*22771*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22774*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22777*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22794*/         /*SwitchType*/ 42, MVT::v4f32,// ->22838
/*22796*/           OPC_EmitMergeInputChains1_0,
/*22797*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22800*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22803*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22806*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22809*/           OPC_EmitInteger, MVT::i1, 0, 
/*22812*/           OPC_EmitInteger, MVT::i1, 0, 
/*22815*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22818*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22821*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22838*/         0, // EndSwitchType
/*22839*/       /*Scope*/ 27|128,1/*155*/, /*->22996*/
/*22841*/         OPC_CheckChild2Type, MVT::v2f32,
/*22843*/         OPC_RecordChild3, // #2 = $rsrc
/*22844*/         OPC_CheckChild3Type, MVT::v8i32,
/*22846*/         OPC_RecordChild4, // #3 = $sampler
/*22847*/         OPC_RecordChild5, // #4 = $dmask
/*22848*/         OPC_RecordChild6, // #5 = $unorm
/*22849*/         OPC_RecordChild7, // #6 = $glc
/*22850*/         OPC_MoveChild, 8,
/*22852*/         OPC_RecordNode, // #7 = $slc
/*22853*/         OPC_MoveParent,
/*22854*/         OPC_MoveChild, 9,
/*22856*/         OPC_RecordNode, // #8 = $lwe
/*22857*/         OPC_MoveParent,
/*22858*/         OPC_MoveChild, 10,
/*22860*/         OPC_RecordNode, // #9 = $da
/*22861*/         OPC_MoveParent,
/*22862*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22907
/*22865*/           OPC_EmitMergeInputChains1_0,
/*22866*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22869*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22872*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22875*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22878*/           OPC_EmitInteger, MVT::i1, 0, 
/*22881*/           OPC_EmitInteger, MVT::i1, 0, 
/*22884*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22887*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22890*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22907*/         /*SwitchType*/ 42, MVT::v2f32,// ->22951
/*22909*/           OPC_EmitMergeInputChains1_0,
/*22910*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22913*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22916*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22919*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22922*/           OPC_EmitInteger, MVT::i1, 0, 
/*22925*/           OPC_EmitInteger, MVT::i1, 0, 
/*22928*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22931*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22934*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22951*/         /*SwitchType*/ 42, MVT::v4f32,// ->22995
/*22953*/           OPC_EmitMergeInputChains1_0,
/*22954*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22957*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22960*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22963*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22966*/           OPC_EmitInteger, MVT::i1, 0, 
/*22969*/           OPC_EmitInteger, MVT::i1, 0, 
/*22972*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22975*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22978*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22995*/         0, // EndSwitchType
/*22996*/       /*Scope*/ 27|128,1/*155*/, /*->23153*/
/*22998*/         OPC_CheckChild2Type, MVT::v4f32,
/*23000*/         OPC_RecordChild3, // #2 = $rsrc
/*23001*/         OPC_CheckChild3Type, MVT::v8i32,
/*23003*/         OPC_RecordChild4, // #3 = $sampler
/*23004*/         OPC_RecordChild5, // #4 = $dmask
/*23005*/         OPC_RecordChild6, // #5 = $unorm
/*23006*/         OPC_RecordChild7, // #6 = $glc
/*23007*/         OPC_MoveChild, 8,
/*23009*/         OPC_RecordNode, // #7 = $slc
/*23010*/         OPC_MoveParent,
/*23011*/         OPC_MoveChild, 9,
/*23013*/         OPC_RecordNode, // #8 = $lwe
/*23014*/         OPC_MoveParent,
/*23015*/         OPC_MoveChild, 10,
/*23017*/         OPC_RecordNode, // #9 = $da
/*23018*/         OPC_MoveParent,
/*23019*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23064
/*23022*/           OPC_EmitMergeInputChains1_0,
/*23023*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23026*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23029*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23032*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23035*/           OPC_EmitInteger, MVT::i1, 0, 
/*23038*/           OPC_EmitInteger, MVT::i1, 0, 
/*23041*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23044*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23047*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23064*/         /*SwitchType*/ 42, MVT::v2f32,// ->23108
/*23066*/           OPC_EmitMergeInputChains1_0,
/*23067*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23070*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23073*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23076*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23079*/           OPC_EmitInteger, MVT::i1, 0, 
/*23082*/           OPC_EmitInteger, MVT::i1, 0, 
/*23085*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23088*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23091*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23108*/         /*SwitchType*/ 42, MVT::v4f32,// ->23152
/*23110*/           OPC_EmitMergeInputChains1_0,
/*23111*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23114*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23117*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23120*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23123*/           OPC_EmitInteger, MVT::i1, 0, 
/*23126*/           OPC_EmitInteger, MVT::i1, 0, 
/*23129*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23132*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23135*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23152*/         0, // EndSwitchType
/*23153*/       /*Scope*/ 27|128,1/*155*/, /*->23310*/
/*23155*/         OPC_CheckChild2Type, MVT::v8f32,
/*23157*/         OPC_RecordChild3, // #2 = $rsrc
/*23158*/         OPC_CheckChild3Type, MVT::v8i32,
/*23160*/         OPC_RecordChild4, // #3 = $sampler
/*23161*/         OPC_RecordChild5, // #4 = $dmask
/*23162*/         OPC_RecordChild6, // #5 = $unorm
/*23163*/         OPC_RecordChild7, // #6 = $glc
/*23164*/         OPC_MoveChild, 8,
/*23166*/         OPC_RecordNode, // #7 = $slc
/*23167*/         OPC_MoveParent,
/*23168*/         OPC_MoveChild, 9,
/*23170*/         OPC_RecordNode, // #8 = $lwe
/*23171*/         OPC_MoveParent,
/*23172*/         OPC_MoveChild, 10,
/*23174*/         OPC_RecordNode, // #9 = $da
/*23175*/         OPC_MoveParent,
/*23176*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23221
/*23179*/           OPC_EmitMergeInputChains1_0,
/*23180*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23183*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23186*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23189*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23192*/           OPC_EmitInteger, MVT::i1, 0, 
/*23195*/           OPC_EmitInteger, MVT::i1, 0, 
/*23198*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23201*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23204*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23221*/         /*SwitchType*/ 42, MVT::v2f32,// ->23265
/*23223*/           OPC_EmitMergeInputChains1_0,
/*23224*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23227*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23230*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23233*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23236*/           OPC_EmitInteger, MVT::i1, 0, 
/*23239*/           OPC_EmitInteger, MVT::i1, 0, 
/*23242*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23245*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23248*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23265*/         /*SwitchType*/ 42, MVT::v4f32,// ->23309
/*23267*/           OPC_EmitMergeInputChains1_0,
/*23268*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23271*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23274*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23277*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23280*/           OPC_EmitInteger, MVT::i1, 0, 
/*23283*/           OPC_EmitInteger, MVT::i1, 0, 
/*23286*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23289*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23292*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23309*/         0, // EndSwitchType
/*23310*/       /*Scope*/ 27|128,1/*155*/, /*->23467*/
/*23312*/         OPC_CheckChild2Type, MVT::v16f32,
/*23314*/         OPC_RecordChild3, // #2 = $rsrc
/*23315*/         OPC_CheckChild3Type, MVT::v8i32,
/*23317*/         OPC_RecordChild4, // #3 = $sampler
/*23318*/         OPC_RecordChild5, // #4 = $dmask
/*23319*/         OPC_RecordChild6, // #5 = $unorm
/*23320*/         OPC_RecordChild7, // #6 = $glc
/*23321*/         OPC_MoveChild, 8,
/*23323*/         OPC_RecordNode, // #7 = $slc
/*23324*/         OPC_MoveParent,
/*23325*/         OPC_MoveChild, 9,
/*23327*/         OPC_RecordNode, // #8 = $lwe
/*23328*/         OPC_MoveParent,
/*23329*/         OPC_MoveChild, 10,
/*23331*/         OPC_RecordNode, // #9 = $da
/*23332*/         OPC_MoveParent,
/*23333*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23378
/*23336*/           OPC_EmitMergeInputChains1_0,
/*23337*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23340*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23343*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23346*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23349*/           OPC_EmitInteger, MVT::i1, 0, 
/*23352*/           OPC_EmitInteger, MVT::i1, 0, 
/*23355*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23358*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23378*/         /*SwitchType*/ 42, MVT::v2f32,// ->23422
/*23380*/           OPC_EmitMergeInputChains1_0,
/*23381*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23384*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23387*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23390*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23393*/           OPC_EmitInteger, MVT::i1, 0, 
/*23396*/           OPC_EmitInteger, MVT::i1, 0, 
/*23399*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23402*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23405*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23422*/         /*SwitchType*/ 42, MVT::v4f32,// ->23466
/*23424*/           OPC_EmitMergeInputChains1_0,
/*23425*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23428*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23431*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23434*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23437*/           OPC_EmitInteger, MVT::i1, 0, 
/*23440*/           OPC_EmitInteger, MVT::i1, 0, 
/*23443*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23446*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23466*/         0, // EndSwitchType
/*23467*/       0, /*End of Scope*/
/*23468*/     /*Scope*/ 23|128,6/*791*/, /*->24261*/
/*23470*/       OPC_CheckChild1Integer, 65|128,3/*449*/, 
/*23473*/       OPC_RecordChild2, // #1 = $addr
/*23474*/       OPC_Scope, 27|128,1/*155*/, /*->23632*/ // 5 children in Scope
/*23477*/         OPC_CheckChild2Type, MVT::f32,
/*23479*/         OPC_RecordChild3, // #2 = $rsrc
/*23480*/         OPC_CheckChild3Type, MVT::v8i32,
/*23482*/         OPC_RecordChild4, // #3 = $sampler
/*23483*/         OPC_RecordChild5, // #4 = $dmask
/*23484*/         OPC_RecordChild6, // #5 = $unorm
/*23485*/         OPC_RecordChild7, // #6 = $glc
/*23486*/         OPC_MoveChild, 8,
/*23488*/         OPC_RecordNode, // #7 = $slc
/*23489*/         OPC_MoveParent,
/*23490*/         OPC_MoveChild, 9,
/*23492*/         OPC_RecordNode, // #8 = $lwe
/*23493*/         OPC_MoveParent,
/*23494*/         OPC_MoveChild, 10,
/*23496*/         OPC_RecordNode, // #9 = $da
/*23497*/         OPC_MoveParent,
/*23498*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23543
/*23501*/           OPC_EmitMergeInputChains1_0,
/*23502*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23505*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23508*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23511*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23514*/           OPC_EmitInteger, MVT::i1, 0, 
/*23517*/           OPC_EmitInteger, MVT::i1, 0, 
/*23520*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23523*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23526*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23543*/         /*SwitchType*/ 42, MVT::v2f32,// ->23587
/*23545*/           OPC_EmitMergeInputChains1_0,
/*23546*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23549*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23552*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23555*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23558*/           OPC_EmitInteger, MVT::i1, 0, 
/*23561*/           OPC_EmitInteger, MVT::i1, 0, 
/*23564*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23567*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23570*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23587*/         /*SwitchType*/ 42, MVT::v4f32,// ->23631
/*23589*/           OPC_EmitMergeInputChains1_0,
/*23590*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23593*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23596*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23599*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23602*/           OPC_EmitInteger, MVT::i1, 0, 
/*23605*/           OPC_EmitInteger, MVT::i1, 0, 
/*23608*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23611*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23614*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23631*/         0, // EndSwitchType
/*23632*/       /*Scope*/ 27|128,1/*155*/, /*->23789*/
/*23634*/         OPC_CheckChild2Type, MVT::v2f32,
/*23636*/         OPC_RecordChild3, // #2 = $rsrc
/*23637*/         OPC_CheckChild3Type, MVT::v8i32,
/*23639*/         OPC_RecordChild4, // #3 = $sampler
/*23640*/         OPC_RecordChild5, // #4 = $dmask
/*23641*/         OPC_RecordChild6, // #5 = $unorm
/*23642*/         OPC_RecordChild7, // #6 = $glc
/*23643*/         OPC_MoveChild, 8,
/*23645*/         OPC_RecordNode, // #7 = $slc
/*23646*/         OPC_MoveParent,
/*23647*/         OPC_MoveChild, 9,
/*23649*/         OPC_RecordNode, // #8 = $lwe
/*23650*/         OPC_MoveParent,
/*23651*/         OPC_MoveChild, 10,
/*23653*/         OPC_RecordNode, // #9 = $da
/*23654*/         OPC_MoveParent,
/*23655*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23700
/*23658*/           OPC_EmitMergeInputChains1_0,
/*23659*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23662*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23665*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23668*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23671*/           OPC_EmitInteger, MVT::i1, 0, 
/*23674*/           OPC_EmitInteger, MVT::i1, 0, 
/*23677*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23680*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23683*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23700*/         /*SwitchType*/ 42, MVT::v2f32,// ->23744
/*23702*/           OPC_EmitMergeInputChains1_0,
/*23703*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23706*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23709*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23712*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23715*/           OPC_EmitInteger, MVT::i1, 0, 
/*23718*/           OPC_EmitInteger, MVT::i1, 0, 
/*23721*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23724*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23727*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23744*/         /*SwitchType*/ 42, MVT::v4f32,// ->23788
/*23746*/           OPC_EmitMergeInputChains1_0,
/*23747*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23750*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23753*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23756*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23759*/           OPC_EmitInteger, MVT::i1, 0, 
/*23762*/           OPC_EmitInteger, MVT::i1, 0, 
/*23765*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23768*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23771*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23788*/         0, // EndSwitchType
/*23789*/       /*Scope*/ 27|128,1/*155*/, /*->23946*/
/*23791*/         OPC_CheckChild2Type, MVT::v4f32,
/*23793*/         OPC_RecordChild3, // #2 = $rsrc
/*23794*/         OPC_CheckChild3Type, MVT::v8i32,
/*23796*/         OPC_RecordChild4, // #3 = $sampler
/*23797*/         OPC_RecordChild5, // #4 = $dmask
/*23798*/         OPC_RecordChild6, // #5 = $unorm
/*23799*/         OPC_RecordChild7, // #6 = $glc
/*23800*/         OPC_MoveChild, 8,
/*23802*/         OPC_RecordNode, // #7 = $slc
/*23803*/         OPC_MoveParent,
/*23804*/         OPC_MoveChild, 9,
/*23806*/         OPC_RecordNode, // #8 = $lwe
/*23807*/         OPC_MoveParent,
/*23808*/         OPC_MoveChild, 10,
/*23810*/         OPC_RecordNode, // #9 = $da
/*23811*/         OPC_MoveParent,
/*23812*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23857
/*23815*/           OPC_EmitMergeInputChains1_0,
/*23816*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23819*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23822*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23825*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23828*/           OPC_EmitInteger, MVT::i1, 0, 
/*23831*/           OPC_EmitInteger, MVT::i1, 0, 
/*23834*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23837*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23840*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23857*/         /*SwitchType*/ 42, MVT::v2f32,// ->23901
/*23859*/           OPC_EmitMergeInputChains1_0,
/*23860*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23863*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23866*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23869*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23872*/           OPC_EmitInteger, MVT::i1, 0, 
/*23875*/           OPC_EmitInteger, MVT::i1, 0, 
/*23878*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23881*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23884*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23901*/         /*SwitchType*/ 42, MVT::v4f32,// ->23945
/*23903*/           OPC_EmitMergeInputChains1_0,
/*23904*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23907*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23910*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23913*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23916*/           OPC_EmitInteger, MVT::i1, 0, 
/*23919*/           OPC_EmitInteger, MVT::i1, 0, 
/*23922*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23925*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23928*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23945*/         0, // EndSwitchType
/*23946*/       /*Scope*/ 27|128,1/*155*/, /*->24103*/
/*23948*/         OPC_CheckChild2Type, MVT::v8f32,
/*23950*/         OPC_RecordChild3, // #2 = $rsrc
/*23951*/         OPC_CheckChild3Type, MVT::v8i32,
/*23953*/         OPC_RecordChild4, // #3 = $sampler
/*23954*/         OPC_RecordChild5, // #4 = $dmask
/*23955*/         OPC_RecordChild6, // #5 = $unorm
/*23956*/         OPC_RecordChild7, // #6 = $glc
/*23957*/         OPC_MoveChild, 8,
/*23959*/         OPC_RecordNode, // #7 = $slc
/*23960*/         OPC_MoveParent,
/*23961*/         OPC_MoveChild, 9,
/*23963*/         OPC_RecordNode, // #8 = $lwe
/*23964*/         OPC_MoveParent,
/*23965*/         OPC_MoveChild, 10,
/*23967*/         OPC_RecordNode, // #9 = $da
/*23968*/         OPC_MoveParent,
/*23969*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24014
/*23972*/           OPC_EmitMergeInputChains1_0,
/*23973*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23976*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23979*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23982*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23985*/           OPC_EmitInteger, MVT::i1, 0, 
/*23988*/           OPC_EmitInteger, MVT::i1, 0, 
/*23991*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23994*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23997*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24014*/         /*SwitchType*/ 42, MVT::v2f32,// ->24058
/*24016*/           OPC_EmitMergeInputChains1_0,
/*24017*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24020*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24023*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24026*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24029*/           OPC_EmitInteger, MVT::i1, 0, 
/*24032*/           OPC_EmitInteger, MVT::i1, 0, 
/*24035*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24038*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24041*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24058*/         /*SwitchType*/ 42, MVT::v4f32,// ->24102
/*24060*/           OPC_EmitMergeInputChains1_0,
/*24061*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24064*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24067*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24070*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24073*/           OPC_EmitInteger, MVT::i1, 0, 
/*24076*/           OPC_EmitInteger, MVT::i1, 0, 
/*24079*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24082*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24085*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24102*/         0, // EndSwitchType
/*24103*/       /*Scope*/ 27|128,1/*155*/, /*->24260*/
/*24105*/         OPC_CheckChild2Type, MVT::v16f32,
/*24107*/         OPC_RecordChild3, // #2 = $rsrc
/*24108*/         OPC_CheckChild3Type, MVT::v8i32,
/*24110*/         OPC_RecordChild4, // #3 = $sampler
/*24111*/         OPC_RecordChild5, // #4 = $dmask
/*24112*/         OPC_RecordChild6, // #5 = $unorm
/*24113*/         OPC_RecordChild7, // #6 = $glc
/*24114*/         OPC_MoveChild, 8,
/*24116*/         OPC_RecordNode, // #7 = $slc
/*24117*/         OPC_MoveParent,
/*24118*/         OPC_MoveChild, 9,
/*24120*/         OPC_RecordNode, // #8 = $lwe
/*24121*/         OPC_MoveParent,
/*24122*/         OPC_MoveChild, 10,
/*24124*/         OPC_RecordNode, // #9 = $da
/*24125*/         OPC_MoveParent,
/*24126*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24171
/*24129*/           OPC_EmitMergeInputChains1_0,
/*24130*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24133*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24136*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24139*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24142*/           OPC_EmitInteger, MVT::i1, 0, 
/*24145*/           OPC_EmitInteger, MVT::i1, 0, 
/*24148*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24151*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24154*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24171*/         /*SwitchType*/ 42, MVT::v2f32,// ->24215
/*24173*/           OPC_EmitMergeInputChains1_0,
/*24174*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24177*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24180*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24183*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24186*/           OPC_EmitInteger, MVT::i1, 0, 
/*24189*/           OPC_EmitInteger, MVT::i1, 0, 
/*24192*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24195*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24198*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24215*/         /*SwitchType*/ 42, MVT::v4f32,// ->24259
/*24217*/           OPC_EmitMergeInputChains1_0,
/*24218*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24221*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24224*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24227*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24230*/           OPC_EmitInteger, MVT::i1, 0, 
/*24233*/           OPC_EmitInteger, MVT::i1, 0, 
/*24236*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24239*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24242*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24259*/         0, // EndSwitchType
/*24260*/       0, /*End of Scope*/
/*24261*/     /*Scope*/ 23|128,6/*791*/, /*->25054*/
/*24263*/       OPC_CheckChild1Integer, 59|128,3/*443*/, 
/*24266*/       OPC_RecordChild2, // #1 = $addr
/*24267*/       OPC_Scope, 27|128,1/*155*/, /*->24425*/ // 5 children in Scope
/*24270*/         OPC_CheckChild2Type, MVT::f32,
/*24272*/         OPC_RecordChild3, // #2 = $rsrc
/*24273*/         OPC_CheckChild3Type, MVT::v8i32,
/*24275*/         OPC_RecordChild4, // #3 = $sampler
/*24276*/         OPC_RecordChild5, // #4 = $dmask
/*24277*/         OPC_RecordChild6, // #5 = $unorm
/*24278*/         OPC_RecordChild7, // #6 = $glc
/*24279*/         OPC_MoveChild, 8,
/*24281*/         OPC_RecordNode, // #7 = $slc
/*24282*/         OPC_MoveParent,
/*24283*/         OPC_MoveChild, 9,
/*24285*/         OPC_RecordNode, // #8 = $lwe
/*24286*/         OPC_MoveParent,
/*24287*/         OPC_MoveChild, 10,
/*24289*/         OPC_RecordNode, // #9 = $da
/*24290*/         OPC_MoveParent,
/*24291*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24336
/*24294*/           OPC_EmitMergeInputChains1_0,
/*24295*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24298*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24301*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24304*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24307*/           OPC_EmitInteger, MVT::i1, 0, 
/*24310*/           OPC_EmitInteger, MVT::i1, 0, 
/*24313*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24316*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24319*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24336*/         /*SwitchType*/ 42, MVT::v2f32,// ->24380
/*24338*/           OPC_EmitMergeInputChains1_0,
/*24339*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24342*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24345*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24348*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24351*/           OPC_EmitInteger, MVT::i1, 0, 
/*24354*/           OPC_EmitInteger, MVT::i1, 0, 
/*24357*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24360*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24363*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24380*/         /*SwitchType*/ 42, MVT::v4f32,// ->24424
/*24382*/           OPC_EmitMergeInputChains1_0,
/*24383*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24386*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24389*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24392*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24395*/           OPC_EmitInteger, MVT::i1, 0, 
/*24398*/           OPC_EmitInteger, MVT::i1, 0, 
/*24401*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24404*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24407*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24424*/         0, // EndSwitchType
/*24425*/       /*Scope*/ 27|128,1/*155*/, /*->24582*/
/*24427*/         OPC_CheckChild2Type, MVT::v2f32,
/*24429*/         OPC_RecordChild3, // #2 = $rsrc
/*24430*/         OPC_CheckChild3Type, MVT::v8i32,
/*24432*/         OPC_RecordChild4, // #3 = $sampler
/*24433*/         OPC_RecordChild5, // #4 = $dmask
/*24434*/         OPC_RecordChild6, // #5 = $unorm
/*24435*/         OPC_RecordChild7, // #6 = $glc
/*24436*/         OPC_MoveChild, 8,
/*24438*/         OPC_RecordNode, // #7 = $slc
/*24439*/         OPC_MoveParent,
/*24440*/         OPC_MoveChild, 9,
/*24442*/         OPC_RecordNode, // #8 = $lwe
/*24443*/         OPC_MoveParent,
/*24444*/         OPC_MoveChild, 10,
/*24446*/         OPC_RecordNode, // #9 = $da
/*24447*/         OPC_MoveParent,
/*24448*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24493
/*24451*/           OPC_EmitMergeInputChains1_0,
/*24452*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24455*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24458*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24461*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24464*/           OPC_EmitInteger, MVT::i1, 0, 
/*24467*/           OPC_EmitInteger, MVT::i1, 0, 
/*24470*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24473*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24476*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24493*/         /*SwitchType*/ 42, MVT::v2f32,// ->24537
/*24495*/           OPC_EmitMergeInputChains1_0,
/*24496*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24499*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24502*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24505*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24508*/           OPC_EmitInteger, MVT::i1, 0, 
/*24511*/           OPC_EmitInteger, MVT::i1, 0, 
/*24514*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24517*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24520*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24537*/         /*SwitchType*/ 42, MVT::v4f32,// ->24581
/*24539*/           OPC_EmitMergeInputChains1_0,
/*24540*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24543*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24546*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24549*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24552*/           OPC_EmitInteger, MVT::i1, 0, 
/*24555*/           OPC_EmitInteger, MVT::i1, 0, 
/*24558*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24561*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24564*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24581*/         0, // EndSwitchType
/*24582*/       /*Scope*/ 27|128,1/*155*/, /*->24739*/
/*24584*/         OPC_CheckChild2Type, MVT::v4f32,
/*24586*/         OPC_RecordChild3, // #2 = $rsrc
/*24587*/         OPC_CheckChild3Type, MVT::v8i32,
/*24589*/         OPC_RecordChild4, // #3 = $sampler
/*24590*/         OPC_RecordChild5, // #4 = $dmask
/*24591*/         OPC_RecordChild6, // #5 = $unorm
/*24592*/         OPC_RecordChild7, // #6 = $glc
/*24593*/         OPC_MoveChild, 8,
/*24595*/         OPC_RecordNode, // #7 = $slc
/*24596*/         OPC_MoveParent,
/*24597*/         OPC_MoveChild, 9,
/*24599*/         OPC_RecordNode, // #8 = $lwe
/*24600*/         OPC_MoveParent,
/*24601*/         OPC_MoveChild, 10,
/*24603*/         OPC_RecordNode, // #9 = $da
/*24604*/         OPC_MoveParent,
/*24605*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24650
/*24608*/           OPC_EmitMergeInputChains1_0,
/*24609*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24612*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24615*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24618*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24621*/           OPC_EmitInteger, MVT::i1, 0, 
/*24624*/           OPC_EmitInteger, MVT::i1, 0, 
/*24627*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24630*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24633*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24650*/         /*SwitchType*/ 42, MVT::v2f32,// ->24694
/*24652*/           OPC_EmitMergeInputChains1_0,
/*24653*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24656*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24659*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24662*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24665*/           OPC_EmitInteger, MVT::i1, 0, 
/*24668*/           OPC_EmitInteger, MVT::i1, 0, 
/*24671*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24674*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24677*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24694*/         /*SwitchType*/ 42, MVT::v4f32,// ->24738
/*24696*/           OPC_EmitMergeInputChains1_0,
/*24697*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24700*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24703*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24706*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24709*/           OPC_EmitInteger, MVT::i1, 0, 
/*24712*/           OPC_EmitInteger, MVT::i1, 0, 
/*24715*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24718*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24721*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24738*/         0, // EndSwitchType
/*24739*/       /*Scope*/ 27|128,1/*155*/, /*->24896*/
/*24741*/         OPC_CheckChild2Type, MVT::v8f32,
/*24743*/         OPC_RecordChild3, // #2 = $rsrc
/*24744*/         OPC_CheckChild3Type, MVT::v8i32,
/*24746*/         OPC_RecordChild4, // #3 = $sampler
/*24747*/         OPC_RecordChild5, // #4 = $dmask
/*24748*/         OPC_RecordChild6, // #5 = $unorm
/*24749*/         OPC_RecordChild7, // #6 = $glc
/*24750*/         OPC_MoveChild, 8,
/*24752*/         OPC_RecordNode, // #7 = $slc
/*24753*/         OPC_MoveParent,
/*24754*/         OPC_MoveChild, 9,
/*24756*/         OPC_RecordNode, // #8 = $lwe
/*24757*/         OPC_MoveParent,
/*24758*/         OPC_MoveChild, 10,
/*24760*/         OPC_RecordNode, // #9 = $da
/*24761*/         OPC_MoveParent,
/*24762*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24807
/*24765*/           OPC_EmitMergeInputChains1_0,
/*24766*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24769*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24772*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24775*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24778*/           OPC_EmitInteger, MVT::i1, 0, 
/*24781*/           OPC_EmitInteger, MVT::i1, 0, 
/*24784*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24787*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24790*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24807*/         /*SwitchType*/ 42, MVT::v2f32,// ->24851
/*24809*/           OPC_EmitMergeInputChains1_0,
/*24810*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24813*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24816*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24819*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24822*/           OPC_EmitInteger, MVT::i1, 0, 
/*24825*/           OPC_EmitInteger, MVT::i1, 0, 
/*24828*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24831*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24834*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24851*/         /*SwitchType*/ 42, MVT::v4f32,// ->24895
/*24853*/           OPC_EmitMergeInputChains1_0,
/*24854*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24857*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24860*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24863*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24866*/           OPC_EmitInteger, MVT::i1, 0, 
/*24869*/           OPC_EmitInteger, MVT::i1, 0, 
/*24872*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24875*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24878*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24895*/         0, // EndSwitchType
/*24896*/       /*Scope*/ 27|128,1/*155*/, /*->25053*/
/*24898*/         OPC_CheckChild2Type, MVT::v16f32,
/*24900*/         OPC_RecordChild3, // #2 = $rsrc
/*24901*/         OPC_CheckChild3Type, MVT::v8i32,
/*24903*/         OPC_RecordChild4, // #3 = $sampler
/*24904*/         OPC_RecordChild5, // #4 = $dmask
/*24905*/         OPC_RecordChild6, // #5 = $unorm
/*24906*/         OPC_RecordChild7, // #6 = $glc
/*24907*/         OPC_MoveChild, 8,
/*24909*/         OPC_RecordNode, // #7 = $slc
/*24910*/         OPC_MoveParent,
/*24911*/         OPC_MoveChild, 9,
/*24913*/         OPC_RecordNode, // #8 = $lwe
/*24914*/         OPC_MoveParent,
/*24915*/         OPC_MoveChild, 10,
/*24917*/         OPC_RecordNode, // #9 = $da
/*24918*/         OPC_MoveParent,
/*24919*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24964
/*24922*/           OPC_EmitMergeInputChains1_0,
/*24923*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24926*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24929*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24932*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24935*/           OPC_EmitInteger, MVT::i1, 0, 
/*24938*/           OPC_EmitInteger, MVT::i1, 0, 
/*24941*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24944*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24947*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24964*/         /*SwitchType*/ 42, MVT::v2f32,// ->25008
/*24966*/           OPC_EmitMergeInputChains1_0,
/*24967*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24970*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24973*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24976*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24979*/           OPC_EmitInteger, MVT::i1, 0, 
/*24982*/           OPC_EmitInteger, MVT::i1, 0, 
/*24985*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24988*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24991*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25008*/         /*SwitchType*/ 42, MVT::v4f32,// ->25052
/*25010*/           OPC_EmitMergeInputChains1_0,
/*25011*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25014*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25017*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25020*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25023*/           OPC_EmitInteger, MVT::i1, 0, 
/*25026*/           OPC_EmitInteger, MVT::i1, 0, 
/*25029*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25032*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25035*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25052*/         0, // EndSwitchType
/*25053*/       0, /*End of Scope*/
/*25054*/     /*Scope*/ 23|128,6/*791*/, /*->25847*/
/*25056*/       OPC_CheckChild1Integer, 54|128,3/*438*/, 
/*25059*/       OPC_RecordChild2, // #1 = $addr
/*25060*/       OPC_Scope, 27|128,1/*155*/, /*->25218*/ // 5 children in Scope
/*25063*/         OPC_CheckChild2Type, MVT::f32,
/*25065*/         OPC_RecordChild3, // #2 = $rsrc
/*25066*/         OPC_CheckChild3Type, MVT::v8i32,
/*25068*/         OPC_RecordChild4, // #3 = $sampler
/*25069*/         OPC_RecordChild5, // #4 = $dmask
/*25070*/         OPC_RecordChild6, // #5 = $unorm
/*25071*/         OPC_RecordChild7, // #6 = $glc
/*25072*/         OPC_MoveChild, 8,
/*25074*/         OPC_RecordNode, // #7 = $slc
/*25075*/         OPC_MoveParent,
/*25076*/         OPC_MoveChild, 9,
/*25078*/         OPC_RecordNode, // #8 = $lwe
/*25079*/         OPC_MoveParent,
/*25080*/         OPC_MoveChild, 10,
/*25082*/         OPC_RecordNode, // #9 = $da
/*25083*/         OPC_MoveParent,
/*25084*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25129
/*25087*/           OPC_EmitMergeInputChains1_0,
/*25088*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25091*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25094*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25097*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25100*/           OPC_EmitInteger, MVT::i1, 0, 
/*25103*/           OPC_EmitInteger, MVT::i1, 0, 
/*25106*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25109*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25112*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25129*/         /*SwitchType*/ 42, MVT::v2f32,// ->25173
/*25131*/           OPC_EmitMergeInputChains1_0,
/*25132*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25135*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25138*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25141*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25144*/           OPC_EmitInteger, MVT::i1, 0, 
/*25147*/           OPC_EmitInteger, MVT::i1, 0, 
/*25150*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25153*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25156*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25173*/         /*SwitchType*/ 42, MVT::v4f32,// ->25217
/*25175*/           OPC_EmitMergeInputChains1_0,
/*25176*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25179*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25182*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25185*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25188*/           OPC_EmitInteger, MVT::i1, 0, 
/*25191*/           OPC_EmitInteger, MVT::i1, 0, 
/*25194*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25197*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25200*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25217*/         0, // EndSwitchType
/*25218*/       /*Scope*/ 27|128,1/*155*/, /*->25375*/
/*25220*/         OPC_CheckChild2Type, MVT::v2f32,
/*25222*/         OPC_RecordChild3, // #2 = $rsrc
/*25223*/         OPC_CheckChild3Type, MVT::v8i32,
/*25225*/         OPC_RecordChild4, // #3 = $sampler
/*25226*/         OPC_RecordChild5, // #4 = $dmask
/*25227*/         OPC_RecordChild6, // #5 = $unorm
/*25228*/         OPC_RecordChild7, // #6 = $glc
/*25229*/         OPC_MoveChild, 8,
/*25231*/         OPC_RecordNode, // #7 = $slc
/*25232*/         OPC_MoveParent,
/*25233*/         OPC_MoveChild, 9,
/*25235*/         OPC_RecordNode, // #8 = $lwe
/*25236*/         OPC_MoveParent,
/*25237*/         OPC_MoveChild, 10,
/*25239*/         OPC_RecordNode, // #9 = $da
/*25240*/         OPC_MoveParent,
/*25241*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25286
/*25244*/           OPC_EmitMergeInputChains1_0,
/*25245*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25248*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25251*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25254*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25257*/           OPC_EmitInteger, MVT::i1, 0, 
/*25260*/           OPC_EmitInteger, MVT::i1, 0, 
/*25263*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25266*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25269*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25286*/         /*SwitchType*/ 42, MVT::v2f32,// ->25330
/*25288*/           OPC_EmitMergeInputChains1_0,
/*25289*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25292*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25295*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25298*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25301*/           OPC_EmitInteger, MVT::i1, 0, 
/*25304*/           OPC_EmitInteger, MVT::i1, 0, 
/*25307*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25310*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25313*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25330*/         /*SwitchType*/ 42, MVT::v4f32,// ->25374
/*25332*/           OPC_EmitMergeInputChains1_0,
/*25333*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25336*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25339*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25342*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25345*/           OPC_EmitInteger, MVT::i1, 0, 
/*25348*/           OPC_EmitInteger, MVT::i1, 0, 
/*25351*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25354*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25357*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25374*/         0, // EndSwitchType
/*25375*/       /*Scope*/ 27|128,1/*155*/, /*->25532*/
/*25377*/         OPC_CheckChild2Type, MVT::v4f32,
/*25379*/         OPC_RecordChild3, // #2 = $rsrc
/*25380*/         OPC_CheckChild3Type, MVT::v8i32,
/*25382*/         OPC_RecordChild4, // #3 = $sampler
/*25383*/         OPC_RecordChild5, // #4 = $dmask
/*25384*/         OPC_RecordChild6, // #5 = $unorm
/*25385*/         OPC_RecordChild7, // #6 = $glc
/*25386*/         OPC_MoveChild, 8,
/*25388*/         OPC_RecordNode, // #7 = $slc
/*25389*/         OPC_MoveParent,
/*25390*/         OPC_MoveChild, 9,
/*25392*/         OPC_RecordNode, // #8 = $lwe
/*25393*/         OPC_MoveParent,
/*25394*/         OPC_MoveChild, 10,
/*25396*/         OPC_RecordNode, // #9 = $da
/*25397*/         OPC_MoveParent,
/*25398*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25443
/*25401*/           OPC_EmitMergeInputChains1_0,
/*25402*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25405*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25408*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25411*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25414*/           OPC_EmitInteger, MVT::i1, 0, 
/*25417*/           OPC_EmitInteger, MVT::i1, 0, 
/*25420*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25423*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25426*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25443*/         /*SwitchType*/ 42, MVT::v2f32,// ->25487
/*25445*/           OPC_EmitMergeInputChains1_0,
/*25446*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25449*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25452*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25455*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25458*/           OPC_EmitInteger, MVT::i1, 0, 
/*25461*/           OPC_EmitInteger, MVT::i1, 0, 
/*25464*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25467*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25470*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25487*/         /*SwitchType*/ 42, MVT::v4f32,// ->25531
/*25489*/           OPC_EmitMergeInputChains1_0,
/*25490*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25493*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25496*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25499*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25502*/           OPC_EmitInteger, MVT::i1, 0, 
/*25505*/           OPC_EmitInteger, MVT::i1, 0, 
/*25508*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25511*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25514*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25531*/         0, // EndSwitchType
/*25532*/       /*Scope*/ 27|128,1/*155*/, /*->25689*/
/*25534*/         OPC_CheckChild2Type, MVT::v8f32,
/*25536*/         OPC_RecordChild3, // #2 = $rsrc
/*25537*/         OPC_CheckChild3Type, MVT::v8i32,
/*25539*/         OPC_RecordChild4, // #3 = $sampler
/*25540*/         OPC_RecordChild5, // #4 = $dmask
/*25541*/         OPC_RecordChild6, // #5 = $unorm
/*25542*/         OPC_RecordChild7, // #6 = $glc
/*25543*/         OPC_MoveChild, 8,
/*25545*/         OPC_RecordNode, // #7 = $slc
/*25546*/         OPC_MoveParent,
/*25547*/         OPC_MoveChild, 9,
/*25549*/         OPC_RecordNode, // #8 = $lwe
/*25550*/         OPC_MoveParent,
/*25551*/         OPC_MoveChild, 10,
/*25553*/         OPC_RecordNode, // #9 = $da
/*25554*/         OPC_MoveParent,
/*25555*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25600
/*25558*/           OPC_EmitMergeInputChains1_0,
/*25559*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25562*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25565*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25568*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25571*/           OPC_EmitInteger, MVT::i1, 0, 
/*25574*/           OPC_EmitInteger, MVT::i1, 0, 
/*25577*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25580*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25583*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25600*/         /*SwitchType*/ 42, MVT::v2f32,// ->25644
/*25602*/           OPC_EmitMergeInputChains1_0,
/*25603*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25606*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25609*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25612*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25615*/           OPC_EmitInteger, MVT::i1, 0, 
/*25618*/           OPC_EmitInteger, MVT::i1, 0, 
/*25621*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25624*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25627*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25644*/         /*SwitchType*/ 42, MVT::v4f32,// ->25688
/*25646*/           OPC_EmitMergeInputChains1_0,
/*25647*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25650*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25653*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25656*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25659*/           OPC_EmitInteger, MVT::i1, 0, 
/*25662*/           OPC_EmitInteger, MVT::i1, 0, 
/*25665*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25668*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25671*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25688*/         0, // EndSwitchType
/*25689*/       /*Scope*/ 27|128,1/*155*/, /*->25846*/
/*25691*/         OPC_CheckChild2Type, MVT::v16f32,
/*25693*/         OPC_RecordChild3, // #2 = $rsrc
/*25694*/         OPC_CheckChild3Type, MVT::v8i32,
/*25696*/         OPC_RecordChild4, // #3 = $sampler
/*25697*/         OPC_RecordChild5, // #4 = $dmask
/*25698*/         OPC_RecordChild6, // #5 = $unorm
/*25699*/         OPC_RecordChild7, // #6 = $glc
/*25700*/         OPC_MoveChild, 8,
/*25702*/         OPC_RecordNode, // #7 = $slc
/*25703*/         OPC_MoveParent,
/*25704*/         OPC_MoveChild, 9,
/*25706*/         OPC_RecordNode, // #8 = $lwe
/*25707*/         OPC_MoveParent,
/*25708*/         OPC_MoveChild, 10,
/*25710*/         OPC_RecordNode, // #9 = $da
/*25711*/         OPC_MoveParent,
/*25712*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25757
/*25715*/           OPC_EmitMergeInputChains1_0,
/*25716*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25719*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25722*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25725*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25728*/           OPC_EmitInteger, MVT::i1, 0, 
/*25731*/           OPC_EmitInteger, MVT::i1, 0, 
/*25734*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25737*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25740*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25757*/         /*SwitchType*/ 42, MVT::v2f32,// ->25801
/*25759*/           OPC_EmitMergeInputChains1_0,
/*25760*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25763*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25766*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25769*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25772*/           OPC_EmitInteger, MVT::i1, 0, 
/*25775*/           OPC_EmitInteger, MVT::i1, 0, 
/*25778*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25781*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25784*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25801*/         /*SwitchType*/ 42, MVT::v4f32,// ->25845
/*25803*/           OPC_EmitMergeInputChains1_0,
/*25804*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25807*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25810*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25813*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25816*/           OPC_EmitInteger, MVT::i1, 0, 
/*25819*/           OPC_EmitInteger, MVT::i1, 0, 
/*25822*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25825*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25828*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25845*/         0, // EndSwitchType
/*25846*/       0, /*End of Scope*/
/*25847*/     /*Scope*/ 23|128,6/*791*/, /*->26640*/
/*25849*/       OPC_CheckChild1Integer, 56|128,3/*440*/, 
/*25852*/       OPC_RecordChild2, // #1 = $addr
/*25853*/       OPC_Scope, 27|128,1/*155*/, /*->26011*/ // 5 children in Scope
/*25856*/         OPC_CheckChild2Type, MVT::f32,
/*25858*/         OPC_RecordChild3, // #2 = $rsrc
/*25859*/         OPC_CheckChild3Type, MVT::v8i32,
/*25861*/         OPC_RecordChild4, // #3 = $sampler
/*25862*/         OPC_RecordChild5, // #4 = $dmask
/*25863*/         OPC_RecordChild6, // #5 = $unorm
/*25864*/         OPC_RecordChild7, // #6 = $glc
/*25865*/         OPC_MoveChild, 8,
/*25867*/         OPC_RecordNode, // #7 = $slc
/*25868*/         OPC_MoveParent,
/*25869*/         OPC_MoveChild, 9,
/*25871*/         OPC_RecordNode, // #8 = $lwe
/*25872*/         OPC_MoveParent,
/*25873*/         OPC_MoveChild, 10,
/*25875*/         OPC_RecordNode, // #9 = $da
/*25876*/         OPC_MoveParent,
/*25877*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25922
/*25880*/           OPC_EmitMergeInputChains1_0,
/*25881*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25884*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25887*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25890*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25893*/           OPC_EmitInteger, MVT::i1, 0, 
/*25896*/           OPC_EmitInteger, MVT::i1, 0, 
/*25899*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25902*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25905*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25922*/         /*SwitchType*/ 42, MVT::v2f32,// ->25966
/*25924*/           OPC_EmitMergeInputChains1_0,
/*25925*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25928*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25931*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25934*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25937*/           OPC_EmitInteger, MVT::i1, 0, 
/*25940*/           OPC_EmitInteger, MVT::i1, 0, 
/*25943*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25946*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25949*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25966*/         /*SwitchType*/ 42, MVT::v4f32,// ->26010
/*25968*/           OPC_EmitMergeInputChains1_0,
/*25969*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25972*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25975*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25978*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25981*/           OPC_EmitInteger, MVT::i1, 0, 
/*25984*/           OPC_EmitInteger, MVT::i1, 0, 
/*25987*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25990*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25993*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26010*/         0, // EndSwitchType
/*26011*/       /*Scope*/ 27|128,1/*155*/, /*->26168*/
/*26013*/         OPC_CheckChild2Type, MVT::v2f32,
/*26015*/         OPC_RecordChild3, // #2 = $rsrc
/*26016*/         OPC_CheckChild3Type, MVT::v8i32,
/*26018*/         OPC_RecordChild4, // #3 = $sampler
/*26019*/         OPC_RecordChild5, // #4 = $dmask
/*26020*/         OPC_RecordChild6, // #5 = $unorm
/*26021*/         OPC_RecordChild7, // #6 = $glc
/*26022*/         OPC_MoveChild, 8,
/*26024*/         OPC_RecordNode, // #7 = $slc
/*26025*/         OPC_MoveParent,
/*26026*/         OPC_MoveChild, 9,
/*26028*/         OPC_RecordNode, // #8 = $lwe
/*26029*/         OPC_MoveParent,
/*26030*/         OPC_MoveChild, 10,
/*26032*/         OPC_RecordNode, // #9 = $da
/*26033*/         OPC_MoveParent,
/*26034*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26079
/*26037*/           OPC_EmitMergeInputChains1_0,
/*26038*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26041*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26044*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26047*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26050*/           OPC_EmitInteger, MVT::i1, 0, 
/*26053*/           OPC_EmitInteger, MVT::i1, 0, 
/*26056*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26059*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26062*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26079*/         /*SwitchType*/ 42, MVT::v2f32,// ->26123
/*26081*/           OPC_EmitMergeInputChains1_0,
/*26082*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26085*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26088*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26091*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26094*/           OPC_EmitInteger, MVT::i1, 0, 
/*26097*/           OPC_EmitInteger, MVT::i1, 0, 
/*26100*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26103*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26106*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26123*/         /*SwitchType*/ 42, MVT::v4f32,// ->26167
/*26125*/           OPC_EmitMergeInputChains1_0,
/*26126*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26129*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26132*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26135*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26138*/           OPC_EmitInteger, MVT::i1, 0, 
/*26141*/           OPC_EmitInteger, MVT::i1, 0, 
/*26144*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26147*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26150*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26167*/         0, // EndSwitchType
/*26168*/       /*Scope*/ 27|128,1/*155*/, /*->26325*/
/*26170*/         OPC_CheckChild2Type, MVT::v4f32,
/*26172*/         OPC_RecordChild3, // #2 = $rsrc
/*26173*/         OPC_CheckChild3Type, MVT::v8i32,
/*26175*/         OPC_RecordChild4, // #3 = $sampler
/*26176*/         OPC_RecordChild5, // #4 = $dmask
/*26177*/         OPC_RecordChild6, // #5 = $unorm
/*26178*/         OPC_RecordChild7, // #6 = $glc
/*26179*/         OPC_MoveChild, 8,
/*26181*/         OPC_RecordNode, // #7 = $slc
/*26182*/         OPC_MoveParent,
/*26183*/         OPC_MoveChild, 9,
/*26185*/         OPC_RecordNode, // #8 = $lwe
/*26186*/         OPC_MoveParent,
/*26187*/         OPC_MoveChild, 10,
/*26189*/         OPC_RecordNode, // #9 = $da
/*26190*/         OPC_MoveParent,
/*26191*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26236
/*26194*/           OPC_EmitMergeInputChains1_0,
/*26195*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26198*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26201*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26204*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26207*/           OPC_EmitInteger, MVT::i1, 0, 
/*26210*/           OPC_EmitInteger, MVT::i1, 0, 
/*26213*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26216*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26219*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26236*/         /*SwitchType*/ 42, MVT::v2f32,// ->26280
/*26238*/           OPC_EmitMergeInputChains1_0,
/*26239*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26242*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26245*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26248*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26251*/           OPC_EmitInteger, MVT::i1, 0, 
/*26254*/           OPC_EmitInteger, MVT::i1, 0, 
/*26257*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26260*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26263*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26280*/         /*SwitchType*/ 42, MVT::v4f32,// ->26324
/*26282*/           OPC_EmitMergeInputChains1_0,
/*26283*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26286*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26289*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26292*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26295*/           OPC_EmitInteger, MVT::i1, 0, 
/*26298*/           OPC_EmitInteger, MVT::i1, 0, 
/*26301*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26304*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26307*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26324*/         0, // EndSwitchType
/*26325*/       /*Scope*/ 27|128,1/*155*/, /*->26482*/
/*26327*/         OPC_CheckChild2Type, MVT::v8f32,
/*26329*/         OPC_RecordChild3, // #2 = $rsrc
/*26330*/         OPC_CheckChild3Type, MVT::v8i32,
/*26332*/         OPC_RecordChild4, // #3 = $sampler
/*26333*/         OPC_RecordChild5, // #4 = $dmask
/*26334*/         OPC_RecordChild6, // #5 = $unorm
/*26335*/         OPC_RecordChild7, // #6 = $glc
/*26336*/         OPC_MoveChild, 8,
/*26338*/         OPC_RecordNode, // #7 = $slc
/*26339*/         OPC_MoveParent,
/*26340*/         OPC_MoveChild, 9,
/*26342*/         OPC_RecordNode, // #8 = $lwe
/*26343*/         OPC_MoveParent,
/*26344*/         OPC_MoveChild, 10,
/*26346*/         OPC_RecordNode, // #9 = $da
/*26347*/         OPC_MoveParent,
/*26348*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26393
/*26351*/           OPC_EmitMergeInputChains1_0,
/*26352*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26355*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26358*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26361*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26364*/           OPC_EmitInteger, MVT::i1, 0, 
/*26367*/           OPC_EmitInteger, MVT::i1, 0, 
/*26370*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26373*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26376*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26393*/         /*SwitchType*/ 42, MVT::v2f32,// ->26437
/*26395*/           OPC_EmitMergeInputChains1_0,
/*26396*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26399*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26402*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26405*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26408*/           OPC_EmitInteger, MVT::i1, 0, 
/*26411*/           OPC_EmitInteger, MVT::i1, 0, 
/*26414*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26417*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26420*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26437*/         /*SwitchType*/ 42, MVT::v4f32,// ->26481
/*26439*/           OPC_EmitMergeInputChains1_0,
/*26440*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26443*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26446*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26449*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26452*/           OPC_EmitInteger, MVT::i1, 0, 
/*26455*/           OPC_EmitInteger, MVT::i1, 0, 
/*26458*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26461*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26464*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26481*/         0, // EndSwitchType
/*26482*/       /*Scope*/ 27|128,1/*155*/, /*->26639*/
/*26484*/         OPC_CheckChild2Type, MVT::v16f32,
/*26486*/         OPC_RecordChild3, // #2 = $rsrc
/*26487*/         OPC_CheckChild3Type, MVT::v8i32,
/*26489*/         OPC_RecordChild4, // #3 = $sampler
/*26490*/         OPC_RecordChild5, // #4 = $dmask
/*26491*/         OPC_RecordChild6, // #5 = $unorm
/*26492*/         OPC_RecordChild7, // #6 = $glc
/*26493*/         OPC_MoveChild, 8,
/*26495*/         OPC_RecordNode, // #7 = $slc
/*26496*/         OPC_MoveParent,
/*26497*/         OPC_MoveChild, 9,
/*26499*/         OPC_RecordNode, // #8 = $lwe
/*26500*/         OPC_MoveParent,
/*26501*/         OPC_MoveChild, 10,
/*26503*/         OPC_RecordNode, // #9 = $da
/*26504*/         OPC_MoveParent,
/*26505*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26550
/*26508*/           OPC_EmitMergeInputChains1_0,
/*26509*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26512*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26515*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26518*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26521*/           OPC_EmitInteger, MVT::i1, 0, 
/*26524*/           OPC_EmitInteger, MVT::i1, 0, 
/*26527*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26530*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26533*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26550*/         /*SwitchType*/ 42, MVT::v2f32,// ->26594
/*26552*/           OPC_EmitMergeInputChains1_0,
/*26553*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26556*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26559*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26562*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26565*/           OPC_EmitInteger, MVT::i1, 0, 
/*26568*/           OPC_EmitInteger, MVT::i1, 0, 
/*26571*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26574*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26577*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26594*/         /*SwitchType*/ 42, MVT::v4f32,// ->26638
/*26596*/           OPC_EmitMergeInputChains1_0,
/*26597*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26600*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26603*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26606*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26609*/           OPC_EmitInteger, MVT::i1, 0, 
/*26612*/           OPC_EmitInteger, MVT::i1, 0, 
/*26615*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26618*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26621*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26638*/         0, // EndSwitchType
/*26639*/       0, /*End of Scope*/
/*26640*/     /*Scope*/ 23|128,6/*791*/, /*->27433*/
/*26642*/       OPC_CheckChild1Integer, 52|128,3/*436*/, 
/*26645*/       OPC_RecordChild2, // #1 = $addr
/*26646*/       OPC_Scope, 27|128,1/*155*/, /*->26804*/ // 5 children in Scope
/*26649*/         OPC_CheckChild2Type, MVT::f32,
/*26651*/         OPC_RecordChild3, // #2 = $rsrc
/*26652*/         OPC_CheckChild3Type, MVT::v8i32,
/*26654*/         OPC_RecordChild4, // #3 = $sampler
/*26655*/         OPC_RecordChild5, // #4 = $dmask
/*26656*/         OPC_RecordChild6, // #5 = $unorm
/*26657*/         OPC_RecordChild7, // #6 = $glc
/*26658*/         OPC_MoveChild, 8,
/*26660*/         OPC_RecordNode, // #7 = $slc
/*26661*/         OPC_MoveParent,
/*26662*/         OPC_MoveChild, 9,
/*26664*/         OPC_RecordNode, // #8 = $lwe
/*26665*/         OPC_MoveParent,
/*26666*/         OPC_MoveChild, 10,
/*26668*/         OPC_RecordNode, // #9 = $da
/*26669*/         OPC_MoveParent,
/*26670*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26715
/*26673*/           OPC_EmitMergeInputChains1_0,
/*26674*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26677*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26680*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26683*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26686*/           OPC_EmitInteger, MVT::i1, 0, 
/*26689*/           OPC_EmitInteger, MVT::i1, 0, 
/*26692*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26695*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26698*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26715*/         /*SwitchType*/ 42, MVT::v2f32,// ->26759
/*26717*/           OPC_EmitMergeInputChains1_0,
/*26718*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26721*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26724*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26727*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26730*/           OPC_EmitInteger, MVT::i1, 0, 
/*26733*/           OPC_EmitInteger, MVT::i1, 0, 
/*26736*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26739*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26742*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26759*/         /*SwitchType*/ 42, MVT::v4f32,// ->26803
/*26761*/           OPC_EmitMergeInputChains1_0,
/*26762*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26765*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26768*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26771*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26774*/           OPC_EmitInteger, MVT::i1, 0, 
/*26777*/           OPC_EmitInteger, MVT::i1, 0, 
/*26780*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26783*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26786*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26803*/         0, // EndSwitchType
/*26804*/       /*Scope*/ 27|128,1/*155*/, /*->26961*/
/*26806*/         OPC_CheckChild2Type, MVT::v2f32,
/*26808*/         OPC_RecordChild3, // #2 = $rsrc
/*26809*/         OPC_CheckChild3Type, MVT::v8i32,
/*26811*/         OPC_RecordChild4, // #3 = $sampler
/*26812*/         OPC_RecordChild5, // #4 = $dmask
/*26813*/         OPC_RecordChild6, // #5 = $unorm
/*26814*/         OPC_RecordChild7, // #6 = $glc
/*26815*/         OPC_MoveChild, 8,
/*26817*/         OPC_RecordNode, // #7 = $slc
/*26818*/         OPC_MoveParent,
/*26819*/         OPC_MoveChild, 9,
/*26821*/         OPC_RecordNode, // #8 = $lwe
/*26822*/         OPC_MoveParent,
/*26823*/         OPC_MoveChild, 10,
/*26825*/         OPC_RecordNode, // #9 = $da
/*26826*/         OPC_MoveParent,
/*26827*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26872
/*26830*/           OPC_EmitMergeInputChains1_0,
/*26831*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26834*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26837*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26840*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26843*/           OPC_EmitInteger, MVT::i1, 0, 
/*26846*/           OPC_EmitInteger, MVT::i1, 0, 
/*26849*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26852*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26855*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26872*/         /*SwitchType*/ 42, MVT::v2f32,// ->26916
/*26874*/           OPC_EmitMergeInputChains1_0,
/*26875*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26878*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26881*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26884*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26887*/           OPC_EmitInteger, MVT::i1, 0, 
/*26890*/           OPC_EmitInteger, MVT::i1, 0, 
/*26893*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26896*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26899*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26916*/         /*SwitchType*/ 42, MVT::v4f32,// ->26960
/*26918*/           OPC_EmitMergeInputChains1_0,
/*26919*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26922*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26925*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26928*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26931*/           OPC_EmitInteger, MVT::i1, 0, 
/*26934*/           OPC_EmitInteger, MVT::i1, 0, 
/*26937*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26940*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26943*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26960*/         0, // EndSwitchType
/*26961*/       /*Scope*/ 27|128,1/*155*/, /*->27118*/
/*26963*/         OPC_CheckChild2Type, MVT::v4f32,
/*26965*/         OPC_RecordChild3, // #2 = $rsrc
/*26966*/         OPC_CheckChild3Type, MVT::v8i32,
/*26968*/         OPC_RecordChild4, // #3 = $sampler
/*26969*/         OPC_RecordChild5, // #4 = $dmask
/*26970*/         OPC_RecordChild6, // #5 = $unorm
/*26971*/         OPC_RecordChild7, // #6 = $glc
/*26972*/         OPC_MoveChild, 8,
/*26974*/         OPC_RecordNode, // #7 = $slc
/*26975*/         OPC_MoveParent,
/*26976*/         OPC_MoveChild, 9,
/*26978*/         OPC_RecordNode, // #8 = $lwe
/*26979*/         OPC_MoveParent,
/*26980*/         OPC_MoveChild, 10,
/*26982*/         OPC_RecordNode, // #9 = $da
/*26983*/         OPC_MoveParent,
/*26984*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27029
/*26987*/           OPC_EmitMergeInputChains1_0,
/*26988*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26991*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26994*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26997*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27000*/           OPC_EmitInteger, MVT::i1, 0, 
/*27003*/           OPC_EmitInteger, MVT::i1, 0, 
/*27006*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27009*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27012*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27029*/         /*SwitchType*/ 42, MVT::v2f32,// ->27073
/*27031*/           OPC_EmitMergeInputChains1_0,
/*27032*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27035*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27038*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27041*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27044*/           OPC_EmitInteger, MVT::i1, 0, 
/*27047*/           OPC_EmitInteger, MVT::i1, 0, 
/*27050*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27053*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27056*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27073*/         /*SwitchType*/ 42, MVT::v4f32,// ->27117
/*27075*/           OPC_EmitMergeInputChains1_0,
/*27076*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27079*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27082*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27085*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27088*/           OPC_EmitInteger, MVT::i1, 0, 
/*27091*/           OPC_EmitInteger, MVT::i1, 0, 
/*27094*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27097*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27100*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27117*/         0, // EndSwitchType
/*27118*/       /*Scope*/ 27|128,1/*155*/, /*->27275*/
/*27120*/         OPC_CheckChild2Type, MVT::v8f32,
/*27122*/         OPC_RecordChild3, // #2 = $rsrc
/*27123*/         OPC_CheckChild3Type, MVT::v8i32,
/*27125*/         OPC_RecordChild4, // #3 = $sampler
/*27126*/         OPC_RecordChild5, // #4 = $dmask
/*27127*/         OPC_RecordChild6, // #5 = $unorm
/*27128*/         OPC_RecordChild7, // #6 = $glc
/*27129*/         OPC_MoveChild, 8,
/*27131*/         OPC_RecordNode, // #7 = $slc
/*27132*/         OPC_MoveParent,
/*27133*/         OPC_MoveChild, 9,
/*27135*/         OPC_RecordNode, // #8 = $lwe
/*27136*/         OPC_MoveParent,
/*27137*/         OPC_MoveChild, 10,
/*27139*/         OPC_RecordNode, // #9 = $da
/*27140*/         OPC_MoveParent,
/*27141*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27186
/*27144*/           OPC_EmitMergeInputChains1_0,
/*27145*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27148*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27151*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27154*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27157*/           OPC_EmitInteger, MVT::i1, 0, 
/*27160*/           OPC_EmitInteger, MVT::i1, 0, 
/*27163*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27166*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27169*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27186*/         /*SwitchType*/ 42, MVT::v2f32,// ->27230
/*27188*/           OPC_EmitMergeInputChains1_0,
/*27189*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27192*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27195*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27198*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27201*/           OPC_EmitInteger, MVT::i1, 0, 
/*27204*/           OPC_EmitInteger, MVT::i1, 0, 
/*27207*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27210*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27213*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27230*/         /*SwitchType*/ 42, MVT::v4f32,// ->27274
/*27232*/           OPC_EmitMergeInputChains1_0,
/*27233*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27236*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27239*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27242*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27245*/           OPC_EmitInteger, MVT::i1, 0, 
/*27248*/           OPC_EmitInteger, MVT::i1, 0, 
/*27251*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27254*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27274*/         0, // EndSwitchType
/*27275*/       /*Scope*/ 27|128,1/*155*/, /*->27432*/
/*27277*/         OPC_CheckChild2Type, MVT::v16f32,
/*27279*/         OPC_RecordChild3, // #2 = $rsrc
/*27280*/         OPC_CheckChild3Type, MVT::v8i32,
/*27282*/         OPC_RecordChild4, // #3 = $sampler
/*27283*/         OPC_RecordChild5, // #4 = $dmask
/*27284*/         OPC_RecordChild6, // #5 = $unorm
/*27285*/         OPC_RecordChild7, // #6 = $glc
/*27286*/         OPC_MoveChild, 8,
/*27288*/         OPC_RecordNode, // #7 = $slc
/*27289*/         OPC_MoveParent,
/*27290*/         OPC_MoveChild, 9,
/*27292*/         OPC_RecordNode, // #8 = $lwe
/*27293*/         OPC_MoveParent,
/*27294*/         OPC_MoveChild, 10,
/*27296*/         OPC_RecordNode, // #9 = $da
/*27297*/         OPC_MoveParent,
/*27298*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27343
/*27301*/           OPC_EmitMergeInputChains1_0,
/*27302*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27305*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27308*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27311*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27314*/           OPC_EmitInteger, MVT::i1, 0, 
/*27317*/           OPC_EmitInteger, MVT::i1, 0, 
/*27320*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27323*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27326*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27343*/         /*SwitchType*/ 42, MVT::v2f32,// ->27387
/*27345*/           OPC_EmitMergeInputChains1_0,
/*27346*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27349*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27352*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27355*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27358*/           OPC_EmitInteger, MVT::i1, 0, 
/*27361*/           OPC_EmitInteger, MVT::i1, 0, 
/*27364*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27367*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27370*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27387*/         /*SwitchType*/ 42, MVT::v4f32,// ->27431
/*27389*/           OPC_EmitMergeInputChains1_0,
/*27390*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27393*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27396*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27399*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27402*/           OPC_EmitInteger, MVT::i1, 0, 
/*27405*/           OPC_EmitInteger, MVT::i1, 0, 
/*27408*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27411*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27414*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27431*/         0, // EndSwitchType
/*27432*/       0, /*End of Scope*/
/*27433*/     /*Scope*/ 23|128,6/*791*/, /*->28226*/
/*27435*/       OPC_CheckChild1Integer, 51|128,3/*435*/, 
/*27438*/       OPC_RecordChild2, // #1 = $addr
/*27439*/       OPC_Scope, 27|128,1/*155*/, /*->27597*/ // 5 children in Scope
/*27442*/         OPC_CheckChild2Type, MVT::f32,
/*27444*/         OPC_RecordChild3, // #2 = $rsrc
/*27445*/         OPC_CheckChild3Type, MVT::v8i32,
/*27447*/         OPC_RecordChild4, // #3 = $sampler
/*27448*/         OPC_RecordChild5, // #4 = $dmask
/*27449*/         OPC_RecordChild6, // #5 = $unorm
/*27450*/         OPC_RecordChild7, // #6 = $glc
/*27451*/         OPC_MoveChild, 8,
/*27453*/         OPC_RecordNode, // #7 = $slc
/*27454*/         OPC_MoveParent,
/*27455*/         OPC_MoveChild, 9,
/*27457*/         OPC_RecordNode, // #8 = $lwe
/*27458*/         OPC_MoveParent,
/*27459*/         OPC_MoveChild, 10,
/*27461*/         OPC_RecordNode, // #9 = $da
/*27462*/         OPC_MoveParent,
/*27463*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27508
/*27466*/           OPC_EmitMergeInputChains1_0,
/*27467*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27470*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27473*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27476*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27479*/           OPC_EmitInteger, MVT::i1, 0, 
/*27482*/           OPC_EmitInteger, MVT::i1, 0, 
/*27485*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27488*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27491*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27508*/         /*SwitchType*/ 42, MVT::v2f32,// ->27552
/*27510*/           OPC_EmitMergeInputChains1_0,
/*27511*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27514*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27517*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27520*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27523*/           OPC_EmitInteger, MVT::i1, 0, 
/*27526*/           OPC_EmitInteger, MVT::i1, 0, 
/*27529*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27532*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27535*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27552*/         /*SwitchType*/ 42, MVT::v4f32,// ->27596
/*27554*/           OPC_EmitMergeInputChains1_0,
/*27555*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27558*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27561*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27564*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27567*/           OPC_EmitInteger, MVT::i1, 0, 
/*27570*/           OPC_EmitInteger, MVT::i1, 0, 
/*27573*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27576*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27579*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27596*/         0, // EndSwitchType
/*27597*/       /*Scope*/ 27|128,1/*155*/, /*->27754*/
/*27599*/         OPC_CheckChild2Type, MVT::v2f32,
/*27601*/         OPC_RecordChild3, // #2 = $rsrc
/*27602*/         OPC_CheckChild3Type, MVT::v8i32,
/*27604*/         OPC_RecordChild4, // #3 = $sampler
/*27605*/         OPC_RecordChild5, // #4 = $dmask
/*27606*/         OPC_RecordChild6, // #5 = $unorm
/*27607*/         OPC_RecordChild7, // #6 = $glc
/*27608*/         OPC_MoveChild, 8,
/*27610*/         OPC_RecordNode, // #7 = $slc
/*27611*/         OPC_MoveParent,
/*27612*/         OPC_MoveChild, 9,
/*27614*/         OPC_RecordNode, // #8 = $lwe
/*27615*/         OPC_MoveParent,
/*27616*/         OPC_MoveChild, 10,
/*27618*/         OPC_RecordNode, // #9 = $da
/*27619*/         OPC_MoveParent,
/*27620*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27665
/*27623*/           OPC_EmitMergeInputChains1_0,
/*27624*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27627*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27630*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27633*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27636*/           OPC_EmitInteger, MVT::i1, 0, 
/*27639*/           OPC_EmitInteger, MVT::i1, 0, 
/*27642*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27645*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27648*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27665*/         /*SwitchType*/ 42, MVT::v2f32,// ->27709
/*27667*/           OPC_EmitMergeInputChains1_0,
/*27668*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27671*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27674*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27677*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27680*/           OPC_EmitInteger, MVT::i1, 0, 
/*27683*/           OPC_EmitInteger, MVT::i1, 0, 
/*27686*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27689*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27692*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27709*/         /*SwitchType*/ 42, MVT::v4f32,// ->27753
/*27711*/           OPC_EmitMergeInputChains1_0,
/*27712*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27715*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27718*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27721*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27724*/           OPC_EmitInteger, MVT::i1, 0, 
/*27727*/           OPC_EmitInteger, MVT::i1, 0, 
/*27730*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27733*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27736*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27753*/         0, // EndSwitchType
/*27754*/       /*Scope*/ 27|128,1/*155*/, /*->27911*/
/*27756*/         OPC_CheckChild2Type, MVT::v4f32,
/*27758*/         OPC_RecordChild3, // #2 = $rsrc
/*27759*/         OPC_CheckChild3Type, MVT::v8i32,
/*27761*/         OPC_RecordChild4, // #3 = $sampler
/*27762*/         OPC_RecordChild5, // #4 = $dmask
/*27763*/         OPC_RecordChild6, // #5 = $unorm
/*27764*/         OPC_RecordChild7, // #6 = $glc
/*27765*/         OPC_MoveChild, 8,
/*27767*/         OPC_RecordNode, // #7 = $slc
/*27768*/         OPC_MoveParent,
/*27769*/         OPC_MoveChild, 9,
/*27771*/         OPC_RecordNode, // #8 = $lwe
/*27772*/         OPC_MoveParent,
/*27773*/         OPC_MoveChild, 10,
/*27775*/         OPC_RecordNode, // #9 = $da
/*27776*/         OPC_MoveParent,
/*27777*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27822
/*27780*/           OPC_EmitMergeInputChains1_0,
/*27781*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27784*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27787*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27790*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27793*/           OPC_EmitInteger, MVT::i1, 0, 
/*27796*/           OPC_EmitInteger, MVT::i1, 0, 
/*27799*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27802*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27805*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27822*/         /*SwitchType*/ 42, MVT::v2f32,// ->27866
/*27824*/           OPC_EmitMergeInputChains1_0,
/*27825*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27828*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27831*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27834*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27837*/           OPC_EmitInteger, MVT::i1, 0, 
/*27840*/           OPC_EmitInteger, MVT::i1, 0, 
/*27843*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27846*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27849*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27866*/         /*SwitchType*/ 42, MVT::v4f32,// ->27910
/*27868*/           OPC_EmitMergeInputChains1_0,
/*27869*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27872*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27875*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27878*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27881*/           OPC_EmitInteger, MVT::i1, 0, 
/*27884*/           OPC_EmitInteger, MVT::i1, 0, 
/*27887*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27890*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27893*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27910*/         0, // EndSwitchType
/*27911*/       /*Scope*/ 27|128,1/*155*/, /*->28068*/
/*27913*/         OPC_CheckChild2Type, MVT::v8f32,
/*27915*/         OPC_RecordChild3, // #2 = $rsrc
/*27916*/         OPC_CheckChild3Type, MVT::v8i32,
/*27918*/         OPC_RecordChild4, // #3 = $sampler
/*27919*/         OPC_RecordChild5, // #4 = $dmask
/*27920*/         OPC_RecordChild6, // #5 = $unorm
/*27921*/         OPC_RecordChild7, // #6 = $glc
/*27922*/         OPC_MoveChild, 8,
/*27924*/         OPC_RecordNode, // #7 = $slc
/*27925*/         OPC_MoveParent,
/*27926*/         OPC_MoveChild, 9,
/*27928*/         OPC_RecordNode, // #8 = $lwe
/*27929*/         OPC_MoveParent,
/*27930*/         OPC_MoveChild, 10,
/*27932*/         OPC_RecordNode, // #9 = $da
/*27933*/         OPC_MoveParent,
/*27934*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27979
/*27937*/           OPC_EmitMergeInputChains1_0,
/*27938*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27941*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27944*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27947*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27950*/           OPC_EmitInteger, MVT::i1, 0, 
/*27953*/           OPC_EmitInteger, MVT::i1, 0, 
/*27956*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27959*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27962*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27979*/         /*SwitchType*/ 42, MVT::v2f32,// ->28023
/*27981*/           OPC_EmitMergeInputChains1_0,
/*27982*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27985*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27988*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27991*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27994*/           OPC_EmitInteger, MVT::i1, 0, 
/*27997*/           OPC_EmitInteger, MVT::i1, 0, 
/*28000*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28003*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28006*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28023*/         /*SwitchType*/ 42, MVT::v4f32,// ->28067
/*28025*/           OPC_EmitMergeInputChains1_0,
/*28026*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28029*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28032*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28035*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28038*/           OPC_EmitInteger, MVT::i1, 0, 
/*28041*/           OPC_EmitInteger, MVT::i1, 0, 
/*28044*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28047*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28050*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28067*/         0, // EndSwitchType
/*28068*/       /*Scope*/ 27|128,1/*155*/, /*->28225*/
/*28070*/         OPC_CheckChild2Type, MVT::v16f32,
/*28072*/         OPC_RecordChild3, // #2 = $rsrc
/*28073*/         OPC_CheckChild3Type, MVT::v8i32,
/*28075*/         OPC_RecordChild4, // #3 = $sampler
/*28076*/         OPC_RecordChild5, // #4 = $dmask
/*28077*/         OPC_RecordChild6, // #5 = $unorm
/*28078*/         OPC_RecordChild7, // #6 = $glc
/*28079*/         OPC_MoveChild, 8,
/*28081*/         OPC_RecordNode, // #7 = $slc
/*28082*/         OPC_MoveParent,
/*28083*/         OPC_MoveChild, 9,
/*28085*/         OPC_RecordNode, // #8 = $lwe
/*28086*/         OPC_MoveParent,
/*28087*/         OPC_MoveChild, 10,
/*28089*/         OPC_RecordNode, // #9 = $da
/*28090*/         OPC_MoveParent,
/*28091*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28136
/*28094*/           OPC_EmitMergeInputChains1_0,
/*28095*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28098*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28101*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28104*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28107*/           OPC_EmitInteger, MVT::i1, 0, 
/*28110*/           OPC_EmitInteger, MVT::i1, 0, 
/*28113*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28116*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28119*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28136*/         /*SwitchType*/ 42, MVT::v2f32,// ->28180
/*28138*/           OPC_EmitMergeInputChains1_0,
/*28139*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28142*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28145*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28148*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28151*/           OPC_EmitInteger, MVT::i1, 0, 
/*28154*/           OPC_EmitInteger, MVT::i1, 0, 
/*28157*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28160*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28163*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28180*/         /*SwitchType*/ 42, MVT::v4f32,// ->28224
/*28182*/           OPC_EmitMergeInputChains1_0,
/*28183*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28186*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28189*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28192*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28195*/           OPC_EmitInteger, MVT::i1, 0, 
/*28198*/           OPC_EmitInteger, MVT::i1, 0, 
/*28201*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28204*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28207*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28224*/         0, // EndSwitchType
/*28225*/       0, /*End of Scope*/
/*28226*/     /*Scope*/ 23|128,6/*791*/, /*->29019*/
/*28228*/       OPC_CheckChild1Integer, 58|128,3/*442*/, 
/*28231*/       OPC_RecordChild2, // #1 = $addr
/*28232*/       OPC_Scope, 27|128,1/*155*/, /*->28390*/ // 5 children in Scope
/*28235*/         OPC_CheckChild2Type, MVT::f32,
/*28237*/         OPC_RecordChild3, // #2 = $rsrc
/*28238*/         OPC_CheckChild3Type, MVT::v8i32,
/*28240*/         OPC_RecordChild4, // #3 = $sampler
/*28241*/         OPC_RecordChild5, // #4 = $dmask
/*28242*/         OPC_RecordChild6, // #5 = $unorm
/*28243*/         OPC_RecordChild7, // #6 = $glc
/*28244*/         OPC_MoveChild, 8,
/*28246*/         OPC_RecordNode, // #7 = $slc
/*28247*/         OPC_MoveParent,
/*28248*/         OPC_MoveChild, 9,
/*28250*/         OPC_RecordNode, // #8 = $lwe
/*28251*/         OPC_MoveParent,
/*28252*/         OPC_MoveChild, 10,
/*28254*/         OPC_RecordNode, // #9 = $da
/*28255*/         OPC_MoveParent,
/*28256*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28301
/*28259*/           OPC_EmitMergeInputChains1_0,
/*28260*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28263*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28266*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28269*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28272*/           OPC_EmitInteger, MVT::i1, 0, 
/*28275*/           OPC_EmitInteger, MVT::i1, 0, 
/*28278*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28281*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28284*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28301*/         /*SwitchType*/ 42, MVT::v2f32,// ->28345
/*28303*/           OPC_EmitMergeInputChains1_0,
/*28304*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28307*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28310*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28313*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28316*/           OPC_EmitInteger, MVT::i1, 0, 
/*28319*/           OPC_EmitInteger, MVT::i1, 0, 
/*28322*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28325*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28328*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28345*/         /*SwitchType*/ 42, MVT::v4f32,// ->28389
/*28347*/           OPC_EmitMergeInputChains1_0,
/*28348*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28351*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28354*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28357*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28360*/           OPC_EmitInteger, MVT::i1, 0, 
/*28363*/           OPC_EmitInteger, MVT::i1, 0, 
/*28366*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28369*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28372*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28389*/         0, // EndSwitchType
/*28390*/       /*Scope*/ 27|128,1/*155*/, /*->28547*/
/*28392*/         OPC_CheckChild2Type, MVT::v2f32,
/*28394*/         OPC_RecordChild3, // #2 = $rsrc
/*28395*/         OPC_CheckChild3Type, MVT::v8i32,
/*28397*/         OPC_RecordChild4, // #3 = $sampler
/*28398*/         OPC_RecordChild5, // #4 = $dmask
/*28399*/         OPC_RecordChild6, // #5 = $unorm
/*28400*/         OPC_RecordChild7, // #6 = $glc
/*28401*/         OPC_MoveChild, 8,
/*28403*/         OPC_RecordNode, // #7 = $slc
/*28404*/         OPC_MoveParent,
/*28405*/         OPC_MoveChild, 9,
/*28407*/         OPC_RecordNode, // #8 = $lwe
/*28408*/         OPC_MoveParent,
/*28409*/         OPC_MoveChild, 10,
/*28411*/         OPC_RecordNode, // #9 = $da
/*28412*/         OPC_MoveParent,
/*28413*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28458
/*28416*/           OPC_EmitMergeInputChains1_0,
/*28417*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28420*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28423*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28426*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28429*/           OPC_EmitInteger, MVT::i1, 0, 
/*28432*/           OPC_EmitInteger, MVT::i1, 0, 
/*28435*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28438*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28441*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28458*/         /*SwitchType*/ 42, MVT::v2f32,// ->28502
/*28460*/           OPC_EmitMergeInputChains1_0,
/*28461*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28464*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28467*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28470*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28473*/           OPC_EmitInteger, MVT::i1, 0, 
/*28476*/           OPC_EmitInteger, MVT::i1, 0, 
/*28479*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28482*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28485*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28502*/         /*SwitchType*/ 42, MVT::v4f32,// ->28546
/*28504*/           OPC_EmitMergeInputChains1_0,
/*28505*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28508*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28511*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28514*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28517*/           OPC_EmitInteger, MVT::i1, 0, 
/*28520*/           OPC_EmitInteger, MVT::i1, 0, 
/*28523*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28526*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28529*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28546*/         0, // EndSwitchType
/*28547*/       /*Scope*/ 27|128,1/*155*/, /*->28704*/
/*28549*/         OPC_CheckChild2Type, MVT::v4f32,
/*28551*/         OPC_RecordChild3, // #2 = $rsrc
/*28552*/         OPC_CheckChild3Type, MVT::v8i32,
/*28554*/         OPC_RecordChild4, // #3 = $sampler
/*28555*/         OPC_RecordChild5, // #4 = $dmask
/*28556*/         OPC_RecordChild6, // #5 = $unorm
/*28557*/         OPC_RecordChild7, // #6 = $glc
/*28558*/         OPC_MoveChild, 8,
/*28560*/         OPC_RecordNode, // #7 = $slc
/*28561*/         OPC_MoveParent,
/*28562*/         OPC_MoveChild, 9,
/*28564*/         OPC_RecordNode, // #8 = $lwe
/*28565*/         OPC_MoveParent,
/*28566*/         OPC_MoveChild, 10,
/*28568*/         OPC_RecordNode, // #9 = $da
/*28569*/         OPC_MoveParent,
/*28570*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28615
/*28573*/           OPC_EmitMergeInputChains1_0,
/*28574*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28577*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28580*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28583*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28586*/           OPC_EmitInteger, MVT::i1, 0, 
/*28589*/           OPC_EmitInteger, MVT::i1, 0, 
/*28592*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28595*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28598*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28615*/         /*SwitchType*/ 42, MVT::v2f32,// ->28659
/*28617*/           OPC_EmitMergeInputChains1_0,
/*28618*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28621*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28624*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28627*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28630*/           OPC_EmitInteger, MVT::i1, 0, 
/*28633*/           OPC_EmitInteger, MVT::i1, 0, 
/*28636*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28639*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28642*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28659*/         /*SwitchType*/ 42, MVT::v4f32,// ->28703
/*28661*/           OPC_EmitMergeInputChains1_0,
/*28662*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28665*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28668*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28671*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28674*/           OPC_EmitInteger, MVT::i1, 0, 
/*28677*/           OPC_EmitInteger, MVT::i1, 0, 
/*28680*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28683*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28686*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28703*/         0, // EndSwitchType
/*28704*/       /*Scope*/ 27|128,1/*155*/, /*->28861*/
/*28706*/         OPC_CheckChild2Type, MVT::v8f32,
/*28708*/         OPC_RecordChild3, // #2 = $rsrc
/*28709*/         OPC_CheckChild3Type, MVT::v8i32,
/*28711*/         OPC_RecordChild4, // #3 = $sampler
/*28712*/         OPC_RecordChild5, // #4 = $dmask
/*28713*/         OPC_RecordChild6, // #5 = $unorm
/*28714*/         OPC_RecordChild7, // #6 = $glc
/*28715*/         OPC_MoveChild, 8,
/*28717*/         OPC_RecordNode, // #7 = $slc
/*28718*/         OPC_MoveParent,
/*28719*/         OPC_MoveChild, 9,
/*28721*/         OPC_RecordNode, // #8 = $lwe
/*28722*/         OPC_MoveParent,
/*28723*/         OPC_MoveChild, 10,
/*28725*/         OPC_RecordNode, // #9 = $da
/*28726*/         OPC_MoveParent,
/*28727*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28772
/*28730*/           OPC_EmitMergeInputChains1_0,
/*28731*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28734*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28737*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28740*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28743*/           OPC_EmitInteger, MVT::i1, 0, 
/*28746*/           OPC_EmitInteger, MVT::i1, 0, 
/*28749*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28752*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28755*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28772*/         /*SwitchType*/ 42, MVT::v2f32,// ->28816
/*28774*/           OPC_EmitMergeInputChains1_0,
/*28775*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28778*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28781*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28784*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28787*/           OPC_EmitInteger, MVT::i1, 0, 
/*28790*/           OPC_EmitInteger, MVT::i1, 0, 
/*28793*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28796*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28799*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28816*/         /*SwitchType*/ 42, MVT::v4f32,// ->28860
/*28818*/           OPC_EmitMergeInputChains1_0,
/*28819*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28822*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28825*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28828*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28831*/           OPC_EmitInteger, MVT::i1, 0, 
/*28834*/           OPC_EmitInteger, MVT::i1, 0, 
/*28837*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28840*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28843*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28860*/         0, // EndSwitchType
/*28861*/       /*Scope*/ 27|128,1/*155*/, /*->29018*/
/*28863*/         OPC_CheckChild2Type, MVT::v16f32,
/*28865*/         OPC_RecordChild3, // #2 = $rsrc
/*28866*/         OPC_CheckChild3Type, MVT::v8i32,
/*28868*/         OPC_RecordChild4, // #3 = $sampler
/*28869*/         OPC_RecordChild5, // #4 = $dmask
/*28870*/         OPC_RecordChild6, // #5 = $unorm
/*28871*/         OPC_RecordChild7, // #6 = $glc
/*28872*/         OPC_MoveChild, 8,
/*28874*/         OPC_RecordNode, // #7 = $slc
/*28875*/         OPC_MoveParent,
/*28876*/         OPC_MoveChild, 9,
/*28878*/         OPC_RecordNode, // #8 = $lwe
/*28879*/         OPC_MoveParent,
/*28880*/         OPC_MoveChild, 10,
/*28882*/         OPC_RecordNode, // #9 = $da
/*28883*/         OPC_MoveParent,
/*28884*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28929
/*28887*/           OPC_EmitMergeInputChains1_0,
/*28888*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28891*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28894*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28897*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28900*/           OPC_EmitInteger, MVT::i1, 0, 
/*28903*/           OPC_EmitInteger, MVT::i1, 0, 
/*28906*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28909*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28912*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28929*/         /*SwitchType*/ 42, MVT::v2f32,// ->28973
/*28931*/           OPC_EmitMergeInputChains1_0,
/*28932*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28935*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28938*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28941*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28944*/           OPC_EmitInteger, MVT::i1, 0, 
/*28947*/           OPC_EmitInteger, MVT::i1, 0, 
/*28950*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28953*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28956*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28973*/         /*SwitchType*/ 42, MVT::v4f32,// ->29017
/*28975*/           OPC_EmitMergeInputChains1_0,
/*28976*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28979*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28982*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28985*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28988*/           OPC_EmitInteger, MVT::i1, 0, 
/*28991*/           OPC_EmitInteger, MVT::i1, 0, 
/*28994*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28997*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29000*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29017*/         0, // EndSwitchType
/*29018*/       0, /*End of Scope*/
/*29019*/     /*Scope*/ 60|128,3/*444*/, /*->29465*/
/*29021*/       OPC_CheckChild1Integer, 69|128,3/*453*/, 
/*29024*/       OPC_RecordChild2, // #1 = $addr
/*29025*/       OPC_Scope, 16|128,1/*144*/, /*->29172*/ // 3 children in Scope
/*29028*/         OPC_CheckChild2Type, MVT::i32,
/*29030*/         OPC_RecordChild3, // #2 = $rsrc
/*29031*/         OPC_CheckChild3Type, MVT::v8i32,
/*29033*/         OPC_RecordChild4, // #3 = $dmask
/*29034*/         OPC_RecordChild5, // #4 = $glc
/*29035*/         OPC_RecordChild6, // #5 = $slc
/*29036*/         OPC_RecordChild7, // #6 = $lwe
/*29037*/         OPC_MoveChild, 8,
/*29039*/         OPC_RecordNode, // #7 = $da
/*29040*/         OPC_MoveParent,
/*29041*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29085
/*29044*/           OPC_EmitMergeInputChains1_0,
/*29045*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29048*/           OPC_EmitInteger, MVT::i1, 1, 
/*29051*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29054*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29057*/           OPC_EmitInteger, MVT::i1, 0, 
/*29060*/           OPC_EmitInteger, MVT::i1, 0, 
/*29063*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29066*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29069*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29085*/         /*SwitchType*/ 41, MVT::v2f32,// ->29128
/*29087*/           OPC_EmitMergeInputChains1_0,
/*29088*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29091*/           OPC_EmitInteger, MVT::i1, 1, 
/*29094*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29097*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29100*/           OPC_EmitInteger, MVT::i1, 0, 
/*29103*/           OPC_EmitInteger, MVT::i1, 0, 
/*29106*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29109*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29112*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29128*/         /*SwitchType*/ 41, MVT::v4f32,// ->29171
/*29130*/           OPC_EmitMergeInputChains1_0,
/*29131*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29134*/           OPC_EmitInteger, MVT::i1, 1, 
/*29137*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29140*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29143*/           OPC_EmitInteger, MVT::i1, 0, 
/*29146*/           OPC_EmitInteger, MVT::i1, 0, 
/*29149*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29152*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29155*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29171*/         0, // EndSwitchType
/*29172*/       /*Scope*/ 16|128,1/*144*/, /*->29318*/
/*29174*/         OPC_CheckChild2Type, MVT::v2i32,
/*29176*/         OPC_RecordChild3, // #2 = $rsrc
/*29177*/         OPC_CheckChild3Type, MVT::v8i32,
/*29179*/         OPC_RecordChild4, // #3 = $dmask
/*29180*/         OPC_RecordChild5, // #4 = $glc
/*29181*/         OPC_RecordChild6, // #5 = $slc
/*29182*/         OPC_RecordChild7, // #6 = $lwe
/*29183*/         OPC_MoveChild, 8,
/*29185*/         OPC_RecordNode, // #7 = $da
/*29186*/         OPC_MoveParent,
/*29187*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29231
/*29190*/           OPC_EmitMergeInputChains1_0,
/*29191*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29194*/           OPC_EmitInteger, MVT::i1, 1, 
/*29197*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29200*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29203*/           OPC_EmitInteger, MVT::i1, 0, 
/*29206*/           OPC_EmitInteger, MVT::i1, 0, 
/*29209*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29212*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29215*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29231*/         /*SwitchType*/ 41, MVT::v2f32,// ->29274
/*29233*/           OPC_EmitMergeInputChains1_0,
/*29234*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29237*/           OPC_EmitInteger, MVT::i1, 1, 
/*29240*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29243*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29246*/           OPC_EmitInteger, MVT::i1, 0, 
/*29249*/           OPC_EmitInteger, MVT::i1, 0, 
/*29252*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29255*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29258*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29274*/         /*SwitchType*/ 41, MVT::v4f32,// ->29317
/*29276*/           OPC_EmitMergeInputChains1_0,
/*29277*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29280*/           OPC_EmitInteger, MVT::i1, 1, 
/*29283*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29286*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29289*/           OPC_EmitInteger, MVT::i1, 0, 
/*29292*/           OPC_EmitInteger, MVT::i1, 0, 
/*29295*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29298*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29301*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29317*/         0, // EndSwitchType
/*29318*/       /*Scope*/ 16|128,1/*144*/, /*->29464*/
/*29320*/         OPC_CheckChild2Type, MVT::v4i32,
/*29322*/         OPC_RecordChild3, // #2 = $rsrc
/*29323*/         OPC_CheckChild3Type, MVT::v8i32,
/*29325*/         OPC_RecordChild4, // #3 = $dmask
/*29326*/         OPC_RecordChild5, // #4 = $glc
/*29327*/         OPC_RecordChild6, // #5 = $slc
/*29328*/         OPC_RecordChild7, // #6 = $lwe
/*29329*/         OPC_MoveChild, 8,
/*29331*/         OPC_RecordNode, // #7 = $da
/*29332*/         OPC_MoveParent,
/*29333*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29377
/*29336*/           OPC_EmitMergeInputChains1_0,
/*29337*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29340*/           OPC_EmitInteger, MVT::i1, 1, 
/*29343*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29346*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29349*/           OPC_EmitInteger, MVT::i1, 0, 
/*29352*/           OPC_EmitInteger, MVT::i1, 0, 
/*29355*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29358*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29377*/         /*SwitchType*/ 41, MVT::v2f32,// ->29420
/*29379*/           OPC_EmitMergeInputChains1_0,
/*29380*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29383*/           OPC_EmitInteger, MVT::i1, 1, 
/*29386*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29389*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29392*/           OPC_EmitInteger, MVT::i1, 0, 
/*29395*/           OPC_EmitInteger, MVT::i1, 0, 
/*29398*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29401*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29404*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29420*/         /*SwitchType*/ 41, MVT::v4f32,// ->29463
/*29422*/           OPC_EmitMergeInputChains1_0,
/*29423*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29426*/           OPC_EmitInteger, MVT::i1, 1, 
/*29429*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29432*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29435*/           OPC_EmitInteger, MVT::i1, 0, 
/*29438*/           OPC_EmitInteger, MVT::i1, 0, 
/*29441*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29444*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29447*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29463*/         0, // EndSwitchType
/*29464*/       0, /*End of Scope*/
/*29465*/     /*Scope*/ 60|128,3/*444*/, /*->29911*/
/*29467*/       OPC_CheckChild1Integer, 70|128,3/*454*/, 
/*29470*/       OPC_RecordChild2, // #1 = $addr
/*29471*/       OPC_Scope, 16|128,1/*144*/, /*->29618*/ // 3 children in Scope
/*29474*/         OPC_CheckChild2Type, MVT::i32,
/*29476*/         OPC_RecordChild3, // #2 = $rsrc
/*29477*/         OPC_CheckChild3Type, MVT::v8i32,
/*29479*/         OPC_RecordChild4, // #3 = $dmask
/*29480*/         OPC_RecordChild5, // #4 = $glc
/*29481*/         OPC_RecordChild6, // #5 = $slc
/*29482*/         OPC_RecordChild7, // #6 = $lwe
/*29483*/         OPC_MoveChild, 8,
/*29485*/         OPC_RecordNode, // #7 = $da
/*29486*/         OPC_MoveParent,
/*29487*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29531
/*29490*/           OPC_EmitMergeInputChains1_0,
/*29491*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29494*/           OPC_EmitInteger, MVT::i1, 1, 
/*29497*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29500*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29503*/           OPC_EmitInteger, MVT::i1, 0, 
/*29506*/           OPC_EmitInteger, MVT::i1, 0, 
/*29509*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29512*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29515*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29531*/         /*SwitchType*/ 41, MVT::v2f32,// ->29574
/*29533*/           OPC_EmitMergeInputChains1_0,
/*29534*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29537*/           OPC_EmitInteger, MVT::i1, 1, 
/*29540*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29543*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29546*/           OPC_EmitInteger, MVT::i1, 0, 
/*29549*/           OPC_EmitInteger, MVT::i1, 0, 
/*29552*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29555*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29558*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29574*/         /*SwitchType*/ 41, MVT::v4f32,// ->29617
/*29576*/           OPC_EmitMergeInputChains1_0,
/*29577*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29580*/           OPC_EmitInteger, MVT::i1, 1, 
/*29583*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29586*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29589*/           OPC_EmitInteger, MVT::i1, 0, 
/*29592*/           OPC_EmitInteger, MVT::i1, 0, 
/*29595*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29598*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29601*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29617*/         0, // EndSwitchType
/*29618*/       /*Scope*/ 16|128,1/*144*/, /*->29764*/
/*29620*/         OPC_CheckChild2Type, MVT::v2i32,
/*29622*/         OPC_RecordChild3, // #2 = $rsrc
/*29623*/         OPC_CheckChild3Type, MVT::v8i32,
/*29625*/         OPC_RecordChild4, // #3 = $dmask
/*29626*/         OPC_RecordChild5, // #4 = $glc
/*29627*/         OPC_RecordChild6, // #5 = $slc
/*29628*/         OPC_RecordChild7, // #6 = $lwe
/*29629*/         OPC_MoveChild, 8,
/*29631*/         OPC_RecordNode, // #7 = $da
/*29632*/         OPC_MoveParent,
/*29633*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29677
/*29636*/           OPC_EmitMergeInputChains1_0,
/*29637*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29640*/           OPC_EmitInteger, MVT::i1, 1, 
/*29643*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29646*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29649*/           OPC_EmitInteger, MVT::i1, 0, 
/*29652*/           OPC_EmitInteger, MVT::i1, 0, 
/*29655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29661*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29677*/         /*SwitchType*/ 41, MVT::v2f32,// ->29720
/*29679*/           OPC_EmitMergeInputChains1_0,
/*29680*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29683*/           OPC_EmitInteger, MVT::i1, 1, 
/*29686*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29689*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29692*/           OPC_EmitInteger, MVT::i1, 0, 
/*29695*/           OPC_EmitInteger, MVT::i1, 0, 
/*29698*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29701*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29704*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29720*/         /*SwitchType*/ 41, MVT::v4f32,// ->29763
/*29722*/           OPC_EmitMergeInputChains1_0,
/*29723*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29726*/           OPC_EmitInteger, MVT::i1, 1, 
/*29729*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29732*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29735*/           OPC_EmitInteger, MVT::i1, 0, 
/*29738*/           OPC_EmitInteger, MVT::i1, 0, 
/*29741*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29744*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29747*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29763*/         0, // EndSwitchType
/*29764*/       /*Scope*/ 16|128,1/*144*/, /*->29910*/
/*29766*/         OPC_CheckChild2Type, MVT::v4i32,
/*29768*/         OPC_RecordChild3, // #2 = $rsrc
/*29769*/         OPC_CheckChild3Type, MVT::v8i32,
/*29771*/         OPC_RecordChild4, // #3 = $dmask
/*29772*/         OPC_RecordChild5, // #4 = $glc
/*29773*/         OPC_RecordChild6, // #5 = $slc
/*29774*/         OPC_RecordChild7, // #6 = $lwe
/*29775*/         OPC_MoveChild, 8,
/*29777*/         OPC_RecordNode, // #7 = $da
/*29778*/         OPC_MoveParent,
/*29779*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29823
/*29782*/           OPC_EmitMergeInputChains1_0,
/*29783*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29786*/           OPC_EmitInteger, MVT::i1, 1, 
/*29789*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29792*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29795*/           OPC_EmitInteger, MVT::i1, 0, 
/*29798*/           OPC_EmitInteger, MVT::i1, 0, 
/*29801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29807*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29823*/         /*SwitchType*/ 41, MVT::v2f32,// ->29866
/*29825*/           OPC_EmitMergeInputChains1_0,
/*29826*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29829*/           OPC_EmitInteger, MVT::i1, 1, 
/*29832*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29835*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29838*/           OPC_EmitInteger, MVT::i1, 0, 
/*29841*/           OPC_EmitInteger, MVT::i1, 0, 
/*29844*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29847*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29850*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29866*/         /*SwitchType*/ 41, MVT::v4f32,// ->29909
/*29868*/           OPC_EmitMergeInputChains1_0,
/*29869*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29872*/           OPC_EmitInteger, MVT::i1, 1, 
/*29875*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29878*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29881*/           OPC_EmitInteger, MVT::i1, 0, 
/*29884*/           OPC_EmitInteger, MVT::i1, 0, 
/*29887*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29890*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29893*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29909*/         0, // EndSwitchType
/*29910*/       0, /*End of Scope*/
/*29911*/     /*Scope*/ 60|128,3/*444*/, /*->30357*/
/*29913*/       OPC_CheckChild1Integer, 68|128,3/*452*/, 
/*29916*/       OPC_RecordChild2, // #1 = $addr
/*29917*/       OPC_Scope, 16|128,1/*144*/, /*->30064*/ // 3 children in Scope
/*29920*/         OPC_CheckChild2Type, MVT::i32,
/*29922*/         OPC_RecordChild3, // #2 = $rsrc
/*29923*/         OPC_CheckChild3Type, MVT::v8i32,
/*29925*/         OPC_RecordChild4, // #3 = $dmask
/*29926*/         OPC_RecordChild5, // #4 = $glc
/*29927*/         OPC_RecordChild6, // #5 = $slc
/*29928*/         OPC_RecordChild7, // #6 = $lwe
/*29929*/         OPC_MoveChild, 8,
/*29931*/         OPC_RecordNode, // #7 = $da
/*29932*/         OPC_MoveParent,
/*29933*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29977
/*29936*/           OPC_EmitMergeInputChains1_0,
/*29937*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29940*/           OPC_EmitInteger, MVT::i1, 1, 
/*29943*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29946*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29949*/           OPC_EmitInteger, MVT::i1, 0, 
/*29952*/           OPC_EmitInteger, MVT::i1, 0, 
/*29955*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29958*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29961*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29977*/         /*SwitchType*/ 41, MVT::v2f32,// ->30020
/*29979*/           OPC_EmitMergeInputChains1_0,
/*29980*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29983*/           OPC_EmitInteger, MVT::i1, 1, 
/*29986*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29989*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29992*/           OPC_EmitInteger, MVT::i1, 0, 
/*29995*/           OPC_EmitInteger, MVT::i1, 0, 
/*29998*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30001*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30004*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30020*/         /*SwitchType*/ 41, MVT::v4f32,// ->30063
/*30022*/           OPC_EmitMergeInputChains1_0,
/*30023*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30026*/           OPC_EmitInteger, MVT::i1, 1, 
/*30029*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30032*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30035*/           OPC_EmitInteger, MVT::i1, 0, 
/*30038*/           OPC_EmitInteger, MVT::i1, 0, 
/*30041*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30044*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30047*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30063*/         0, // EndSwitchType
/*30064*/       /*Scope*/ 16|128,1/*144*/, /*->30210*/
/*30066*/         OPC_CheckChild2Type, MVT::v2i32,
/*30068*/         OPC_RecordChild3, // #2 = $rsrc
/*30069*/         OPC_CheckChild3Type, MVT::v8i32,
/*30071*/         OPC_RecordChild4, // #3 = $dmask
/*30072*/         OPC_RecordChild5, // #4 = $glc
/*30073*/         OPC_RecordChild6, // #5 = $slc
/*30074*/         OPC_RecordChild7, // #6 = $lwe
/*30075*/         OPC_MoveChild, 8,
/*30077*/         OPC_RecordNode, // #7 = $da
/*30078*/         OPC_MoveParent,
/*30079*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->30123
/*30082*/           OPC_EmitMergeInputChains1_0,
/*30083*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30086*/           OPC_EmitInteger, MVT::i1, 1, 
/*30089*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30092*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30095*/           OPC_EmitInteger, MVT::i1, 0, 
/*30098*/           OPC_EmitInteger, MVT::i1, 0, 
/*30101*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30104*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30107*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30123*/         /*SwitchType*/ 41, MVT::v2f32,// ->30166
/*30125*/           OPC_EmitMergeInputChains1_0,
/*30126*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30129*/           OPC_EmitInteger, MVT::i1, 1, 
/*30132*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30135*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30138*/           OPC_EmitInteger, MVT::i1, 0, 
/*30141*/           OPC_EmitInteger, MVT::i1, 0, 
/*30144*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30147*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30150*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30166*/         /*SwitchType*/ 41, MVT::v4f32,// ->30209
/*30168*/           OPC_EmitMergeInputChains1_0,
/*30169*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30172*/           OPC_EmitInteger, MVT::i1, 1, 
/*30175*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30178*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30181*/           OPC_EmitInteger, MVT::i1, 0, 
/*30184*/           OPC_EmitInteger, MVT::i1, 0, 
/*30187*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30190*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30193*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30209*/         0, // EndSwitchType
/*30210*/       /*Scope*/ 16|128,1/*144*/, /*->30356*/
/*30212*/         OPC_CheckChild2Type, MVT::v4i32,
/*30214*/         OPC_RecordChild3, // #2 = $rsrc
/*30215*/         OPC_CheckChild3Type, MVT::v8i32,
/*30217*/         OPC_RecordChild4, // #3 = $dmask
/*30218*/         OPC_RecordChild5, // #4 = $glc
/*30219*/         OPC_RecordChild6, // #5 = $slc
/*30220*/         OPC_RecordChild7, // #6 = $lwe
/*30221*/         OPC_MoveChild, 8,
/*30223*/         OPC_RecordNode, // #7 = $da
/*30224*/         OPC_MoveParent,
/*30225*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->30269
/*30228*/           OPC_EmitMergeInputChains1_0,
/*30229*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30232*/           OPC_EmitInteger, MVT::i1, 1, 
/*30235*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30238*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30241*/           OPC_EmitInteger, MVT::i1, 0, 
/*30244*/           OPC_EmitInteger, MVT::i1, 0, 
/*30247*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30250*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30253*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30269*/         /*SwitchType*/ 41, MVT::v2f32,// ->30312
/*30271*/           OPC_EmitMergeInputChains1_0,
/*30272*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30275*/           OPC_EmitInteger, MVT::i1, 1, 
/*30278*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30281*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30284*/           OPC_EmitInteger, MVT::i1, 0, 
/*30287*/           OPC_EmitInteger, MVT::i1, 0, 
/*30290*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30293*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30296*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30312*/         /*SwitchType*/ 41, MVT::v4f32,// ->30355
/*30314*/           OPC_EmitMergeInputChains1_0,
/*30315*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30318*/           OPC_EmitInteger, MVT::i1, 1, 
/*30321*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30324*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30327*/           OPC_EmitInteger, MVT::i1, 0, 
/*30330*/           OPC_EmitInteger, MVT::i1, 0, 
/*30333*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30336*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30339*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30355*/         0, // EndSwitchType
/*30356*/       0, /*End of Scope*/
/*30357*/     /*Scope*/ 23|128,6/*791*/, /*->31150*/
/*30359*/       OPC_CheckChild1Integer, 71|128,3/*455*/, 
/*30362*/       OPC_RecordChild2, // #1 = $addr
/*30363*/       OPC_Scope, 27|128,1/*155*/, /*->30521*/ // 5 children in Scope
/*30366*/         OPC_CheckChild2Type, MVT::f32,
/*30368*/         OPC_RecordChild3, // #2 = $rsrc
/*30369*/         OPC_CheckChild3Type, MVT::v8i32,
/*30371*/         OPC_RecordChild4, // #3 = $sampler
/*30372*/         OPC_RecordChild5, // #4 = $dmask
/*30373*/         OPC_RecordChild6, // #5 = $unorm
/*30374*/         OPC_RecordChild7, // #6 = $glc
/*30375*/         OPC_MoveChild, 8,
/*30377*/         OPC_RecordNode, // #7 = $slc
/*30378*/         OPC_MoveParent,
/*30379*/         OPC_MoveChild, 9,
/*30381*/         OPC_RecordNode, // #8 = $lwe
/*30382*/         OPC_MoveParent,
/*30383*/         OPC_MoveChild, 10,
/*30385*/         OPC_RecordNode, // #9 = $da
/*30386*/         OPC_MoveParent,
/*30387*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30432
/*30390*/           OPC_EmitMergeInputChains1_0,
/*30391*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30394*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30397*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30400*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30403*/           OPC_EmitInteger, MVT::i1, 0, 
/*30406*/           OPC_EmitInteger, MVT::i1, 0, 
/*30409*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30412*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30415*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30432*/         /*SwitchType*/ 42, MVT::v2f32,// ->30476
/*30434*/           OPC_EmitMergeInputChains1_0,
/*30435*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30438*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30441*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30444*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30447*/           OPC_EmitInteger, MVT::i1, 0, 
/*30450*/           OPC_EmitInteger, MVT::i1, 0, 
/*30453*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30456*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30459*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30476*/         /*SwitchType*/ 42, MVT::v4f32,// ->30520
/*30478*/           OPC_EmitMergeInputChains1_0,
/*30479*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30482*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30485*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30488*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30491*/           OPC_EmitInteger, MVT::i1, 0, 
/*30494*/           OPC_EmitInteger, MVT::i1, 0, 
/*30497*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30500*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30503*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30520*/         0, // EndSwitchType
/*30521*/       /*Scope*/ 27|128,1/*155*/, /*->30678*/
/*30523*/         OPC_CheckChild2Type, MVT::v2f32,
/*30525*/         OPC_RecordChild3, // #2 = $rsrc
/*30526*/         OPC_CheckChild3Type, MVT::v8i32,
/*30528*/         OPC_RecordChild4, // #3 = $sampler
/*30529*/         OPC_RecordChild5, // #4 = $dmask
/*30530*/         OPC_RecordChild6, // #5 = $unorm
/*30531*/         OPC_RecordChild7, // #6 = $glc
/*30532*/         OPC_MoveChild, 8,
/*30534*/         OPC_RecordNode, // #7 = $slc
/*30535*/         OPC_MoveParent,
/*30536*/         OPC_MoveChild, 9,
/*30538*/         OPC_RecordNode, // #8 = $lwe
/*30539*/         OPC_MoveParent,
/*30540*/         OPC_MoveChild, 10,
/*30542*/         OPC_RecordNode, // #9 = $da
/*30543*/         OPC_MoveParent,
/*30544*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30589
/*30547*/           OPC_EmitMergeInputChains1_0,
/*30548*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30551*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30554*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30557*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30560*/           OPC_EmitInteger, MVT::i1, 0, 
/*30563*/           OPC_EmitInteger, MVT::i1, 0, 
/*30566*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30569*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30572*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30589*/         /*SwitchType*/ 42, MVT::v2f32,// ->30633
/*30591*/           OPC_EmitMergeInputChains1_0,
/*30592*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30595*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30598*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30601*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30604*/           OPC_EmitInteger, MVT::i1, 0, 
/*30607*/           OPC_EmitInteger, MVT::i1, 0, 
/*30610*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30613*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30616*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30633*/         /*SwitchType*/ 42, MVT::v4f32,// ->30677
/*30635*/           OPC_EmitMergeInputChains1_0,
/*30636*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30639*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30642*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30645*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30648*/           OPC_EmitInteger, MVT::i1, 0, 
/*30651*/           OPC_EmitInteger, MVT::i1, 0, 
/*30654*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30657*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30660*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30677*/         0, // EndSwitchType
/*30678*/       /*Scope*/ 27|128,1/*155*/, /*->30835*/
/*30680*/         OPC_CheckChild2Type, MVT::v4f32,
/*30682*/         OPC_RecordChild3, // #2 = $rsrc
/*30683*/         OPC_CheckChild3Type, MVT::v8i32,
/*30685*/         OPC_RecordChild4, // #3 = $sampler
/*30686*/         OPC_RecordChild5, // #4 = $dmask
/*30687*/         OPC_RecordChild6, // #5 = $unorm
/*30688*/         OPC_RecordChild7, // #6 = $glc
/*30689*/         OPC_MoveChild, 8,
/*30691*/         OPC_RecordNode, // #7 = $slc
/*30692*/         OPC_MoveParent,
/*30693*/         OPC_MoveChild, 9,
/*30695*/         OPC_RecordNode, // #8 = $lwe
/*30696*/         OPC_MoveParent,
/*30697*/         OPC_MoveChild, 10,
/*30699*/         OPC_RecordNode, // #9 = $da
/*30700*/         OPC_MoveParent,
/*30701*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30746
/*30704*/           OPC_EmitMergeInputChains1_0,
/*30705*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30708*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30711*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30714*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30717*/           OPC_EmitInteger, MVT::i1, 0, 
/*30720*/           OPC_EmitInteger, MVT::i1, 0, 
/*30723*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30726*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30729*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30746*/         /*SwitchType*/ 42, MVT::v2f32,// ->30790
/*30748*/           OPC_EmitMergeInputChains1_0,
/*30749*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30752*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30755*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30758*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30761*/           OPC_EmitInteger, MVT::i1, 0, 
/*30764*/           OPC_EmitInteger, MVT::i1, 0, 
/*30767*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30770*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30773*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30790*/         /*SwitchType*/ 42, MVT::v4f32,// ->30834
/*30792*/           OPC_EmitMergeInputChains1_0,
/*30793*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30796*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30799*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30802*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30805*/           OPC_EmitInteger, MVT::i1, 0, 
/*30808*/           OPC_EmitInteger, MVT::i1, 0, 
/*30811*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30814*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30817*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30834*/         0, // EndSwitchType
/*30835*/       /*Scope*/ 27|128,1/*155*/, /*->30992*/
/*30837*/         OPC_CheckChild2Type, MVT::v8f32,
/*30839*/         OPC_RecordChild3, // #2 = $rsrc
/*30840*/         OPC_CheckChild3Type, MVT::v8i32,
/*30842*/         OPC_RecordChild4, // #3 = $sampler
/*30843*/         OPC_RecordChild5, // #4 = $dmask
/*30844*/         OPC_RecordChild6, // #5 = $unorm
/*30845*/         OPC_RecordChild7, // #6 = $glc
/*30846*/         OPC_MoveChild, 8,
/*30848*/         OPC_RecordNode, // #7 = $slc
/*30849*/         OPC_MoveParent,
/*30850*/         OPC_MoveChild, 9,
/*30852*/         OPC_RecordNode, // #8 = $lwe
/*30853*/         OPC_MoveParent,
/*30854*/         OPC_MoveChild, 10,
/*30856*/         OPC_RecordNode, // #9 = $da
/*30857*/         OPC_MoveParent,
/*30858*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30903
/*30861*/           OPC_EmitMergeInputChains1_0,
/*30862*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30865*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30868*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30871*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30874*/           OPC_EmitInteger, MVT::i1, 0, 
/*30877*/           OPC_EmitInteger, MVT::i1, 0, 
/*30880*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30883*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30886*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30903*/         /*SwitchType*/ 42, MVT::v2f32,// ->30947
/*30905*/           OPC_EmitMergeInputChains1_0,
/*30906*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30909*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30912*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30915*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30918*/           OPC_EmitInteger, MVT::i1, 0, 
/*30921*/           OPC_EmitInteger, MVT::i1, 0, 
/*30924*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30927*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30930*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30947*/         /*SwitchType*/ 42, MVT::v4f32,// ->30991
/*30949*/           OPC_EmitMergeInputChains1_0,
/*30950*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30953*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30956*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30959*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30962*/           OPC_EmitInteger, MVT::i1, 0, 
/*30965*/           OPC_EmitInteger, MVT::i1, 0, 
/*30968*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30971*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30974*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30991*/         0, // EndSwitchType
/*30992*/       /*Scope*/ 27|128,1/*155*/, /*->31149*/
/*30994*/         OPC_CheckChild2Type, MVT::v16f32,
/*30996*/         OPC_RecordChild3, // #2 = $rsrc
/*30997*/         OPC_CheckChild3Type, MVT::v8i32,
/*30999*/         OPC_RecordChild4, // #3 = $sampler
/*31000*/         OPC_RecordChild5, // #4 = $dmask
/*31001*/         OPC_RecordChild6, // #5 = $unorm
/*31002*/         OPC_RecordChild7, // #6 = $glc
/*31003*/         OPC_MoveChild, 8,
/*31005*/         OPC_RecordNode, // #7 = $slc
/*31006*/         OPC_MoveParent,
/*31007*/         OPC_MoveChild, 9,
/*31009*/         OPC_RecordNode, // #8 = $lwe
/*31010*/         OPC_MoveParent,
/*31011*/         OPC_MoveChild, 10,
/*31013*/         OPC_RecordNode, // #9 = $da
/*31014*/         OPC_MoveParent,
/*31015*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31060
/*31018*/           OPC_EmitMergeInputChains1_0,
/*31019*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31022*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31025*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31028*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31031*/           OPC_EmitInteger, MVT::i1, 0, 
/*31034*/           OPC_EmitInteger, MVT::i1, 0, 
/*31037*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31040*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31043*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31060*/         /*SwitchType*/ 42, MVT::v2f32,// ->31104
/*31062*/           OPC_EmitMergeInputChains1_0,
/*31063*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31066*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31069*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31072*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31075*/           OPC_EmitInteger, MVT::i1, 0, 
/*31078*/           OPC_EmitInteger, MVT::i1, 0, 
/*31081*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31084*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31087*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31104*/         /*SwitchType*/ 42, MVT::v4f32,// ->31148
/*31106*/           OPC_EmitMergeInputChains1_0,
/*31107*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31110*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31113*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31116*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31119*/           OPC_EmitInteger, MVT::i1, 0, 
/*31122*/           OPC_EmitInteger, MVT::i1, 0, 
/*31125*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31128*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31131*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31148*/         0, // EndSwitchType
/*31149*/       0, /*End of Scope*/
/*31150*/     /*Scope*/ 23|128,6/*791*/, /*->31943*/
/*31152*/       OPC_CheckChild1Integer, 100|128,3/*484*/, 
/*31155*/       OPC_RecordChild2, // #1 = $addr
/*31156*/       OPC_Scope, 27|128,1/*155*/, /*->31314*/ // 5 children in Scope
/*31159*/         OPC_CheckChild2Type, MVT::f32,
/*31161*/         OPC_RecordChild3, // #2 = $rsrc
/*31162*/         OPC_CheckChild3Type, MVT::v8i32,
/*31164*/         OPC_RecordChild4, // #3 = $sampler
/*31165*/         OPC_RecordChild5, // #4 = $dmask
/*31166*/         OPC_RecordChild6, // #5 = $unorm
/*31167*/         OPC_RecordChild7, // #6 = $glc
/*31168*/         OPC_MoveChild, 8,
/*31170*/         OPC_RecordNode, // #7 = $slc
/*31171*/         OPC_MoveParent,
/*31172*/         OPC_MoveChild, 9,
/*31174*/         OPC_RecordNode, // #8 = $lwe
/*31175*/         OPC_MoveParent,
/*31176*/         OPC_MoveChild, 10,
/*31178*/         OPC_RecordNode, // #9 = $da
/*31179*/         OPC_MoveParent,
/*31180*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31225
/*31183*/           OPC_EmitMergeInputChains1_0,
/*31184*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31187*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31190*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31193*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31196*/           OPC_EmitInteger, MVT::i1, 0, 
/*31199*/           OPC_EmitInteger, MVT::i1, 0, 
/*31202*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31205*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31208*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 484:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31225*/         /*SwitchType*/ 42, MVT::v2f32,// ->31269
/*31227*/           OPC_EmitMergeInputChains1_0,
/*31228*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31231*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31234*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31237*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31240*/           OPC_EmitInteger, MVT::i1, 0, 
/*31243*/           OPC_EmitInteger, MVT::i1, 0, 
/*31246*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31249*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31252*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 484:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31269*/         /*SwitchType*/ 42, MVT::v4f32,// ->31313
/*31271*/           OPC_EmitMergeInputChains1_0,
/*31272*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31275*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31278*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31281*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31284*/           OPC_EmitInteger, MVT::i1, 0, 
/*31287*/           OPC_EmitInteger, MVT::i1, 0, 
/*31290*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31293*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31296*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 484:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31313*/         0, // EndSwitchType
/*31314*/       /*Scope*/ 27|128,1/*155*/, /*->31471*/
/*31316*/         OPC_CheckChild2Type, MVT::v2f32,
/*31318*/         OPC_RecordChild3, // #2 = $rsrc
/*31319*/         OPC_CheckChild3Type, MVT::v8i32,
/*31321*/         OPC_RecordChild4, // #3 = $sampler
/*31322*/         OPC_RecordChild5, // #4 = $dmask
/*31323*/         OPC_RecordChild6, // #5 = $unorm
/*31324*/         OPC_RecordChild7, // #6 = $glc
/*31325*/         OPC_MoveChild, 8,
/*31327*/         OPC_RecordNode, // #7 = $slc
/*31328*/         OPC_MoveParent,
/*31329*/         OPC_MoveChild, 9,
/*31331*/         OPC_RecordNode, // #8 = $lwe
/*31332*/         OPC_MoveParent,
/*31333*/         OPC_MoveChild, 10,
/*31335*/         OPC_RecordNode, // #9 = $da
/*31336*/         OPC_MoveParent,
/*31337*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31382
/*31340*/           OPC_EmitMergeInputChains1_0,
/*31341*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31344*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31347*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31350*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31353*/           OPC_EmitInteger, MVT::i1, 0, 
/*31356*/           OPC_EmitInteger, MVT::i1, 0, 
/*31359*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31362*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31365*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 484:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31382*/         /*SwitchType*/ 42, MVT::v2f32,// ->31426
/*31384*/           OPC_EmitMergeInputChains1_0,
/*31385*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31388*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31391*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31394*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31397*/           OPC_EmitInteger, MVT::i1, 0, 
/*31400*/           OPC_EmitInteger, MVT::i1, 0, 
/*31403*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31406*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31409*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 484:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31426*/         /*SwitchType*/ 42, MVT::v4f32,// ->31470
/*31428*/           OPC_EmitMergeInputChains1_0,
/*31429*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31432*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31435*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31438*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31441*/           OPC_EmitInteger, MVT::i1, 0, 
/*31444*/           OPC_EmitInteger, MVT::i1, 0, 
/*31447*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31450*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31453*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 484:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31470*/         0, // EndSwitchType
/*31471*/       /*Scope*/ 27|128,1/*155*/, /*->31628*/
/*31473*/         OPC_CheckChild2Type, MVT::v4f32,
/*31475*/         OPC_RecordChild3, // #2 = $rsrc
/*31476*/         OPC_CheckChild3Type, MVT::v8i32,
/*31478*/         OPC_RecordChild4, // #3 = $sampler
/*31479*/         OPC_RecordChild5, // #4 = $dmask
/*31480*/         OPC_RecordChild6, // #5 = $unorm
/*31481*/         OPC_RecordChild7, // #6 = $glc
/*31482*/         OPC_MoveChild, 8,
/*31484*/         OPC_RecordNode, // #7 = $slc
/*31485*/         OPC_MoveParent,
/*31486*/         OPC_MoveChild, 9,
/*31488*/         OPC_RecordNode, // #8 = $lwe
/*31489*/         OPC_MoveParent,
/*31490*/         OPC_MoveChild, 10,
/*31492*/         OPC_RecordNode, // #9 = $da
/*31493*/         OPC_MoveParent,
/*31494*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31539
/*31497*/           OPC_EmitMergeInputChains1_0,
/*31498*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31501*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31504*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31507*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31510*/           OPC_EmitInteger, MVT::i1, 0, 
/*31513*/           OPC_EmitInteger, MVT::i1, 0, 
/*31516*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31519*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31522*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 484:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31539*/         /*SwitchType*/ 42, MVT::v2f32,// ->31583
/*31541*/           OPC_EmitMergeInputChains1_0,
/*31542*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31545*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31548*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31551*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31554*/           OPC_EmitInteger, MVT::i1, 0, 
/*31557*/           OPC_EmitInteger, MVT::i1, 0, 
/*31560*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31563*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31566*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 484:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31583*/         /*SwitchType*/ 42, MVT::v4f32,// ->31627
/*31585*/           OPC_EmitMergeInputChains1_0,
/*31586*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31589*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31592*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31595*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31598*/           OPC_EmitInteger, MVT::i1, 0, 
/*31601*/           OPC_EmitInteger, MVT::i1, 0, 
/*31604*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31607*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31610*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 484:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31627*/         0, // EndSwitchType
/*31628*/       /*Scope*/ 27|128,1/*155*/, /*->31785*/
/*31630*/         OPC_CheckChild2Type, MVT::v8f32,
/*31632*/         OPC_RecordChild3, // #2 = $rsrc
/*31633*/         OPC_CheckChild3Type, MVT::v8i32,
/*31635*/         OPC_RecordChild4, // #3 = $sampler
/*31636*/         OPC_RecordChild5, // #4 = $dmask
/*31637*/         OPC_RecordChild6, // #5 = $unorm
/*31638*/         OPC_RecordChild7, // #6 = $glc
/*31639*/         OPC_MoveChild, 8,
/*31641*/         OPC_RecordNode, // #7 = $slc
/*31642*/         OPC_MoveParent,
/*31643*/         OPC_MoveChild, 9,
/*31645*/         OPC_RecordNode, // #8 = $lwe
/*31646*/         OPC_MoveParent,
/*31647*/         OPC_MoveChild, 10,
/*31649*/         OPC_RecordNode, // #9 = $da
/*31650*/         OPC_MoveParent,
/*31651*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31696
/*31654*/           OPC_EmitMergeInputChains1_0,
/*31655*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31658*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31661*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31664*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31667*/           OPC_EmitInteger, MVT::i1, 0, 
/*31670*/           OPC_EmitInteger, MVT::i1, 0, 
/*31673*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31676*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31679*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 484:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31696*/         /*SwitchType*/ 42, MVT::v2f32,// ->31740
/*31698*/           OPC_EmitMergeInputChains1_0,
/*31699*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31702*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31705*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31708*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31711*/           OPC_EmitInteger, MVT::i1, 0, 
/*31714*/           OPC_EmitInteger, MVT::i1, 0, 
/*31717*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31720*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31723*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 484:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31740*/         /*SwitchType*/ 42, MVT::v4f32,// ->31784
/*31742*/           OPC_EmitMergeInputChains1_0,
/*31743*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31746*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31749*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31752*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31755*/           OPC_EmitInteger, MVT::i1, 0, 
/*31758*/           OPC_EmitInteger, MVT::i1, 0, 
/*31761*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31764*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31767*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 484:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31784*/         0, // EndSwitchType
/*31785*/       /*Scope*/ 27|128,1/*155*/, /*->31942*/
/*31787*/         OPC_CheckChild2Type, MVT::v16f32,
/*31789*/         OPC_RecordChild3, // #2 = $rsrc
/*31790*/         OPC_CheckChild3Type, MVT::v8i32,
/*31792*/         OPC_RecordChild4, // #3 = $sampler
/*31793*/         OPC_RecordChild5, // #4 = $dmask
/*31794*/         OPC_RecordChild6, // #5 = $unorm
/*31795*/         OPC_RecordChild7, // #6 = $glc
/*31796*/         OPC_MoveChild, 8,
/*31798*/         OPC_RecordNode, // #7 = $slc
/*31799*/         OPC_MoveParent,
/*31800*/         OPC_MoveChild, 9,
/*31802*/         OPC_RecordNode, // #8 = $lwe
/*31803*/         OPC_MoveParent,
/*31804*/         OPC_MoveChild, 10,
/*31806*/         OPC_RecordNode, // #9 = $da
/*31807*/         OPC_MoveParent,
/*31808*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31853
/*31811*/           OPC_EmitMergeInputChains1_0,
/*31812*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31815*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31818*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31821*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31824*/           OPC_EmitInteger, MVT::i1, 0, 
/*31827*/           OPC_EmitInteger, MVT::i1, 0, 
/*31830*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31833*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31836*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 484:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31853*/         /*SwitchType*/ 42, MVT::v2f32,// ->31897
/*31855*/           OPC_EmitMergeInputChains1_0,
/*31856*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31859*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31862*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31865*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31868*/           OPC_EmitInteger, MVT::i1, 0, 
/*31871*/           OPC_EmitInteger, MVT::i1, 0, 
/*31874*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31877*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31880*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 484:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31897*/         /*SwitchType*/ 42, MVT::v4f32,// ->31941
/*31899*/           OPC_EmitMergeInputChains1_0,
/*31900*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31903*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31906*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31909*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31912*/           OPC_EmitInteger, MVT::i1, 0, 
/*31915*/           OPC_EmitInteger, MVT::i1, 0, 
/*31918*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31921*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31924*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 484:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31941*/         0, // EndSwitchType
/*31942*/       0, /*End of Scope*/
/*31943*/     /*Scope*/ 23|128,6/*791*/, /*->32736*/
/*31945*/       OPC_CheckChild1Integer, 102|128,3/*486*/, 
/*31948*/       OPC_RecordChild2, // #1 = $addr
/*31949*/       OPC_Scope, 27|128,1/*155*/, /*->32107*/ // 5 children in Scope
/*31952*/         OPC_CheckChild2Type, MVT::f32,
/*31954*/         OPC_RecordChild3, // #2 = $rsrc
/*31955*/         OPC_CheckChild3Type, MVT::v8i32,
/*31957*/         OPC_RecordChild4, // #3 = $sampler
/*31958*/         OPC_RecordChild5, // #4 = $dmask
/*31959*/         OPC_RecordChild6, // #5 = $unorm
/*31960*/         OPC_RecordChild7, // #6 = $glc
/*31961*/         OPC_MoveChild, 8,
/*31963*/         OPC_RecordNode, // #7 = $slc
/*31964*/         OPC_MoveParent,
/*31965*/         OPC_MoveChild, 9,
/*31967*/         OPC_RecordNode, // #8 = $lwe
/*31968*/         OPC_MoveParent,
/*31969*/         OPC_MoveChild, 10,
/*31971*/         OPC_RecordNode, // #9 = $da
/*31972*/         OPC_MoveParent,
/*31973*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32018
/*31976*/           OPC_EmitMergeInputChains1_0,
/*31977*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31980*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31983*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31986*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31989*/           OPC_EmitInteger, MVT::i1, 0, 
/*31992*/           OPC_EmitInteger, MVT::i1, 0, 
/*31995*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31998*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32001*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 486:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32018*/         /*SwitchType*/ 42, MVT::v2f32,// ->32062
/*32020*/           OPC_EmitMergeInputChains1_0,
/*32021*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32024*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32027*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32030*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32033*/           OPC_EmitInteger, MVT::i1, 0, 
/*32036*/           OPC_EmitInteger, MVT::i1, 0, 
/*32039*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32042*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32045*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 486:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32062*/         /*SwitchType*/ 42, MVT::v4f32,// ->32106
/*32064*/           OPC_EmitMergeInputChains1_0,
/*32065*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32068*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32071*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32074*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32077*/           OPC_EmitInteger, MVT::i1, 0, 
/*32080*/           OPC_EmitInteger, MVT::i1, 0, 
/*32083*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32086*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32089*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 486:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32106*/         0, // EndSwitchType
/*32107*/       /*Scope*/ 27|128,1/*155*/, /*->32264*/
/*32109*/         OPC_CheckChild2Type, MVT::v2f32,
/*32111*/         OPC_RecordChild3, // #2 = $rsrc
/*32112*/         OPC_CheckChild3Type, MVT::v8i32,
/*32114*/         OPC_RecordChild4, // #3 = $sampler
/*32115*/         OPC_RecordChild5, // #4 = $dmask
/*32116*/         OPC_RecordChild6, // #5 = $unorm
/*32117*/         OPC_RecordChild7, // #6 = $glc
/*32118*/         OPC_MoveChild, 8,
/*32120*/         OPC_RecordNode, // #7 = $slc
/*32121*/         OPC_MoveParent,
/*32122*/         OPC_MoveChild, 9,
/*32124*/         OPC_RecordNode, // #8 = $lwe
/*32125*/         OPC_MoveParent,
/*32126*/         OPC_MoveChild, 10,
/*32128*/         OPC_RecordNode, // #9 = $da
/*32129*/         OPC_MoveParent,
/*32130*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32175
/*32133*/           OPC_EmitMergeInputChains1_0,
/*32134*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32137*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32140*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32143*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32146*/           OPC_EmitInteger, MVT::i1, 0, 
/*32149*/           OPC_EmitInteger, MVT::i1, 0, 
/*32152*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32155*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32158*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 486:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32175*/         /*SwitchType*/ 42, MVT::v2f32,// ->32219
/*32177*/           OPC_EmitMergeInputChains1_0,
/*32178*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32181*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32184*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32187*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32190*/           OPC_EmitInteger, MVT::i1, 0, 
/*32193*/           OPC_EmitInteger, MVT::i1, 0, 
/*32196*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32199*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32202*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 486:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32219*/         /*SwitchType*/ 42, MVT::v4f32,// ->32263
/*32221*/           OPC_EmitMergeInputChains1_0,
/*32222*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32225*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32228*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32231*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32234*/           OPC_EmitInteger, MVT::i1, 0, 
/*32237*/           OPC_EmitInteger, MVT::i1, 0, 
/*32240*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32243*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32246*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 486:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32263*/         0, // EndSwitchType
/*32264*/       /*Scope*/ 27|128,1/*155*/, /*->32421*/
/*32266*/         OPC_CheckChild2Type, MVT::v4f32,
/*32268*/         OPC_RecordChild3, // #2 = $rsrc
/*32269*/         OPC_CheckChild3Type, MVT::v8i32,
/*32271*/         OPC_RecordChild4, // #3 = $sampler
/*32272*/         OPC_RecordChild5, // #4 = $dmask
/*32273*/         OPC_RecordChild6, // #5 = $unorm
/*32274*/         OPC_RecordChild7, // #6 = $glc
/*32275*/         OPC_MoveChild, 8,
/*32277*/         OPC_RecordNode, // #7 = $slc
/*32278*/         OPC_MoveParent,
/*32279*/         OPC_MoveChild, 9,
/*32281*/         OPC_RecordNode, // #8 = $lwe
/*32282*/         OPC_MoveParent,
/*32283*/         OPC_MoveChild, 10,
/*32285*/         OPC_RecordNode, // #9 = $da
/*32286*/         OPC_MoveParent,
/*32287*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32332
/*32290*/           OPC_EmitMergeInputChains1_0,
/*32291*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32294*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32297*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32300*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32303*/           OPC_EmitInteger, MVT::i1, 0, 
/*32306*/           OPC_EmitInteger, MVT::i1, 0, 
/*32309*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32312*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32315*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 486:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32332*/         /*SwitchType*/ 42, MVT::v2f32,// ->32376
/*32334*/           OPC_EmitMergeInputChains1_0,
/*32335*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32338*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32341*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32344*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32347*/           OPC_EmitInteger, MVT::i1, 0, 
/*32350*/           OPC_EmitInteger, MVT::i1, 0, 
/*32353*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32356*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32359*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 486:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32376*/         /*SwitchType*/ 42, MVT::v4f32,// ->32420
/*32378*/           OPC_EmitMergeInputChains1_0,
/*32379*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32382*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32385*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32388*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32391*/           OPC_EmitInteger, MVT::i1, 0, 
/*32394*/           OPC_EmitInteger, MVT::i1, 0, 
/*32397*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32400*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32403*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 486:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32420*/         0, // EndSwitchType
/*32421*/       /*Scope*/ 27|128,1/*155*/, /*->32578*/
/*32423*/         OPC_CheckChild2Type, MVT::v8f32,
/*32425*/         OPC_RecordChild3, // #2 = $rsrc
/*32426*/         OPC_CheckChild3Type, MVT::v8i32,
/*32428*/         OPC_RecordChild4, // #3 = $sampler
/*32429*/         OPC_RecordChild5, // #4 = $dmask
/*32430*/         OPC_RecordChild6, // #5 = $unorm
/*32431*/         OPC_RecordChild7, // #6 = $glc
/*32432*/         OPC_MoveChild, 8,
/*32434*/         OPC_RecordNode, // #7 = $slc
/*32435*/         OPC_MoveParent,
/*32436*/         OPC_MoveChild, 9,
/*32438*/         OPC_RecordNode, // #8 = $lwe
/*32439*/         OPC_MoveParent,
/*32440*/         OPC_MoveChild, 10,
/*32442*/         OPC_RecordNode, // #9 = $da
/*32443*/         OPC_MoveParent,
/*32444*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32489
/*32447*/           OPC_EmitMergeInputChains1_0,
/*32448*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32451*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32454*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32457*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32460*/           OPC_EmitInteger, MVT::i1, 0, 
/*32463*/           OPC_EmitInteger, MVT::i1, 0, 
/*32466*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32469*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32472*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 486:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32489*/         /*SwitchType*/ 42, MVT::v2f32,// ->32533
/*32491*/           OPC_EmitMergeInputChains1_0,
/*32492*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32495*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32498*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32501*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32504*/           OPC_EmitInteger, MVT::i1, 0, 
/*32507*/           OPC_EmitInteger, MVT::i1, 0, 
/*32510*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32513*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 486:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32533*/         /*SwitchType*/ 42, MVT::v4f32,// ->32577
/*32535*/           OPC_EmitMergeInputChains1_0,
/*32536*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32539*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32542*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32545*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32548*/           OPC_EmitInteger, MVT::i1, 0, 
/*32551*/           OPC_EmitInteger, MVT::i1, 0, 
/*32554*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32557*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32560*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 486:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32577*/         0, // EndSwitchType
/*32578*/       /*Scope*/ 27|128,1/*155*/, /*->32735*/
/*32580*/         OPC_CheckChild2Type, MVT::v16f32,
/*32582*/         OPC_RecordChild3, // #2 = $rsrc
/*32583*/         OPC_CheckChild3Type, MVT::v8i32,
/*32585*/         OPC_RecordChild4, // #3 = $sampler
/*32586*/         OPC_RecordChild5, // #4 = $dmask
/*32587*/         OPC_RecordChild6, // #5 = $unorm
/*32588*/         OPC_RecordChild7, // #6 = $glc
/*32589*/         OPC_MoveChild, 8,
/*32591*/         OPC_RecordNode, // #7 = $slc
/*32592*/         OPC_MoveParent,
/*32593*/         OPC_MoveChild, 9,
/*32595*/         OPC_RecordNode, // #8 = $lwe
/*32596*/         OPC_MoveParent,
/*32597*/         OPC_MoveChild, 10,
/*32599*/         OPC_RecordNode, // #9 = $da
/*32600*/         OPC_MoveParent,
/*32601*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32646
/*32604*/           OPC_EmitMergeInputChains1_0,
/*32605*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32608*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32611*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32614*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32617*/           OPC_EmitInteger, MVT::i1, 0, 
/*32620*/           OPC_EmitInteger, MVT::i1, 0, 
/*32623*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32626*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32629*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 486:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32646*/         /*SwitchType*/ 42, MVT::v2f32,// ->32690
/*32648*/           OPC_EmitMergeInputChains1_0,
/*32649*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32652*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32661*/           OPC_EmitInteger, MVT::i1, 0, 
/*32664*/           OPC_EmitInteger, MVT::i1, 0, 
/*32667*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32670*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 486:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32690*/         /*SwitchType*/ 42, MVT::v4f32,// ->32734
/*32692*/           OPC_EmitMergeInputChains1_0,
/*32693*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32696*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32699*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32702*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32705*/           OPC_EmitInteger, MVT::i1, 0, 
/*32708*/           OPC_EmitInteger, MVT::i1, 0, 
/*32711*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32714*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32717*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 486:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32734*/         0, // EndSwitchType
/*32735*/       0, /*End of Scope*/
/*32736*/     /*Scope*/ 23|128,6/*791*/, /*->33529*/
/*32738*/       OPC_CheckChild1Integer, 103|128,3/*487*/, 
/*32741*/       OPC_RecordChild2, // #1 = $addr
/*32742*/       OPC_Scope, 27|128,1/*155*/, /*->32900*/ // 5 children in Scope
/*32745*/         OPC_CheckChild2Type, MVT::f32,
/*32747*/         OPC_RecordChild3, // #2 = $rsrc
/*32748*/         OPC_CheckChild3Type, MVT::v8i32,
/*32750*/         OPC_RecordChild4, // #3 = $sampler
/*32751*/         OPC_RecordChild5, // #4 = $dmask
/*32752*/         OPC_RecordChild6, // #5 = $unorm
/*32753*/         OPC_RecordChild7, // #6 = $glc
/*32754*/         OPC_MoveChild, 8,
/*32756*/         OPC_RecordNode, // #7 = $slc
/*32757*/         OPC_MoveParent,
/*32758*/         OPC_MoveChild, 9,
/*32760*/         OPC_RecordNode, // #8 = $lwe
/*32761*/         OPC_MoveParent,
/*32762*/         OPC_MoveChild, 10,
/*32764*/         OPC_RecordNode, // #9 = $da
/*32765*/         OPC_MoveParent,
/*32766*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32811
/*32769*/           OPC_EmitMergeInputChains1_0,
/*32770*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32773*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32776*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32779*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32782*/           OPC_EmitInteger, MVT::i1, 0, 
/*32785*/           OPC_EmitInteger, MVT::i1, 0, 
/*32788*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32791*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32794*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 487:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32811*/         /*SwitchType*/ 42, MVT::v2f32,// ->32855
/*32813*/           OPC_EmitMergeInputChains1_0,
/*32814*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32817*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32820*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32823*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32826*/           OPC_EmitInteger, MVT::i1, 0, 
/*32829*/           OPC_EmitInteger, MVT::i1, 0, 
/*32832*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32835*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32838*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 487:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32855*/         /*SwitchType*/ 42, MVT::v4f32,// ->32899
/*32857*/           OPC_EmitMergeInputChains1_0,
/*32858*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32861*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32864*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32867*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32870*/           OPC_EmitInteger, MVT::i1, 0, 
/*32873*/           OPC_EmitInteger, MVT::i1, 0, 
/*32876*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32879*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32882*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 487:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32899*/         0, // EndSwitchType
/*32900*/       /*Scope*/ 27|128,1/*155*/, /*->33057*/
/*32902*/         OPC_CheckChild2Type, MVT::v2f32,
/*32904*/         OPC_RecordChild3, // #2 = $rsrc
/*32905*/         OPC_CheckChild3Type, MVT::v8i32,
/*32907*/         OPC_RecordChild4, // #3 = $sampler
/*32908*/         OPC_RecordChild5, // #4 = $dmask
/*32909*/         OPC_RecordChild6, // #5 = $unorm
/*32910*/         OPC_RecordChild7, // #6 = $glc
/*32911*/         OPC_MoveChild, 8,
/*32913*/         OPC_RecordNode, // #7 = $slc
/*32914*/         OPC_MoveParent,
/*32915*/         OPC_MoveChild, 9,
/*32917*/         OPC_RecordNode, // #8 = $lwe
/*32918*/         OPC_MoveParent,
/*32919*/         OPC_MoveChild, 10,
/*32921*/         OPC_RecordNode, // #9 = $da
/*32922*/         OPC_MoveParent,
/*32923*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32968
/*32926*/           OPC_EmitMergeInputChains1_0,
/*32927*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32930*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32933*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32936*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32939*/           OPC_EmitInteger, MVT::i1, 0, 
/*32942*/           OPC_EmitInteger, MVT::i1, 0, 
/*32945*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32948*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32951*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 487:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32968*/         /*SwitchType*/ 42, MVT::v2f32,// ->33012
/*32970*/           OPC_EmitMergeInputChains1_0,
/*32971*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32974*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32977*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32980*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32983*/           OPC_EmitInteger, MVT::i1, 0, 
/*32986*/           OPC_EmitInteger, MVT::i1, 0, 
/*32989*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32992*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32995*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 487:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33012*/         /*SwitchType*/ 42, MVT::v4f32,// ->33056
/*33014*/           OPC_EmitMergeInputChains1_0,
/*33015*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33018*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33021*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33024*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33027*/           OPC_EmitInteger, MVT::i1, 0, 
/*33030*/           OPC_EmitInteger, MVT::i1, 0, 
/*33033*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33036*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33039*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 487:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33056*/         0, // EndSwitchType
/*33057*/       /*Scope*/ 27|128,1/*155*/, /*->33214*/
/*33059*/         OPC_CheckChild2Type, MVT::v4f32,
/*33061*/         OPC_RecordChild3, // #2 = $rsrc
/*33062*/         OPC_CheckChild3Type, MVT::v8i32,
/*33064*/         OPC_RecordChild4, // #3 = $sampler
/*33065*/         OPC_RecordChild5, // #4 = $dmask
/*33066*/         OPC_RecordChild6, // #5 = $unorm
/*33067*/         OPC_RecordChild7, // #6 = $glc
/*33068*/         OPC_MoveChild, 8,
/*33070*/         OPC_RecordNode, // #7 = $slc
/*33071*/         OPC_MoveParent,
/*33072*/         OPC_MoveChild, 9,
/*33074*/         OPC_RecordNode, // #8 = $lwe
/*33075*/         OPC_MoveParent,
/*33076*/         OPC_MoveChild, 10,
/*33078*/         OPC_RecordNode, // #9 = $da
/*33079*/         OPC_MoveParent,
/*33080*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33125
/*33083*/           OPC_EmitMergeInputChains1_0,
/*33084*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33087*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33090*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33093*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33096*/           OPC_EmitInteger, MVT::i1, 0, 
/*33099*/           OPC_EmitInteger, MVT::i1, 0, 
/*33102*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33105*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33108*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 487:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33125*/         /*SwitchType*/ 42, MVT::v2f32,// ->33169
/*33127*/           OPC_EmitMergeInputChains1_0,
/*33128*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33131*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33134*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33137*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33140*/           OPC_EmitInteger, MVT::i1, 0, 
/*33143*/           OPC_EmitInteger, MVT::i1, 0, 
/*33146*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33149*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 487:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33169*/         /*SwitchType*/ 42, MVT::v4f32,// ->33213
/*33171*/           OPC_EmitMergeInputChains1_0,
/*33172*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33175*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33178*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33181*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33184*/           OPC_EmitInteger, MVT::i1, 0, 
/*33187*/           OPC_EmitInteger, MVT::i1, 0, 
/*33190*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33193*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33196*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 487:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33213*/         0, // EndSwitchType
/*33214*/       /*Scope*/ 27|128,1/*155*/, /*->33371*/
/*33216*/         OPC_CheckChild2Type, MVT::v8f32,
/*33218*/         OPC_RecordChild3, // #2 = $rsrc
/*33219*/         OPC_CheckChild3Type, MVT::v8i32,
/*33221*/         OPC_RecordChild4, // #3 = $sampler
/*33222*/         OPC_RecordChild5, // #4 = $dmask
/*33223*/         OPC_RecordChild6, // #5 = $unorm
/*33224*/         OPC_RecordChild7, // #6 = $glc
/*33225*/         OPC_MoveChild, 8,
/*33227*/         OPC_RecordNode, // #7 = $slc
/*33228*/         OPC_MoveParent,
/*33229*/         OPC_MoveChild, 9,
/*33231*/         OPC_RecordNode, // #8 = $lwe
/*33232*/         OPC_MoveParent,
/*33233*/         OPC_MoveChild, 10,
/*33235*/         OPC_RecordNode, // #9 = $da
/*33236*/         OPC_MoveParent,
/*33237*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33282
/*33240*/           OPC_EmitMergeInputChains1_0,
/*33241*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33244*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33247*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33250*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33253*/           OPC_EmitInteger, MVT::i1, 0, 
/*33256*/           OPC_EmitInteger, MVT::i1, 0, 
/*33259*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33262*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33265*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 487:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33282*/         /*SwitchType*/ 42, MVT::v2f32,// ->33326
/*33284*/           OPC_EmitMergeInputChains1_0,
/*33285*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33288*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33291*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33294*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33297*/           OPC_EmitInteger, MVT::i1, 0, 
/*33300*/           OPC_EmitInteger, MVT::i1, 0, 
/*33303*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33306*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33309*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 487:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33326*/         /*SwitchType*/ 42, MVT::v4f32,// ->33370
/*33328*/           OPC_EmitMergeInputChains1_0,
/*33329*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33332*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33335*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33338*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33341*/           OPC_EmitInteger, MVT::i1, 0, 
/*33344*/           OPC_EmitInteger, MVT::i1, 0, 
/*33347*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33350*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33353*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 487:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33370*/         0, // EndSwitchType
/*33371*/       /*Scope*/ 27|128,1/*155*/, /*->33528*/
/*33373*/         OPC_CheckChild2Type, MVT::v16f32,
/*33375*/         OPC_RecordChild3, // #2 = $rsrc
/*33376*/         OPC_CheckChild3Type, MVT::v8i32,
/*33378*/         OPC_RecordChild4, // #3 = $sampler
/*33379*/         OPC_RecordChild5, // #4 = $dmask
/*33380*/         OPC_RecordChild6, // #5 = $unorm
/*33381*/         OPC_RecordChild7, // #6 = $glc
/*33382*/         OPC_MoveChild, 8,
/*33384*/         OPC_RecordNode, // #7 = $slc
/*33385*/         OPC_MoveParent,
/*33386*/         OPC_MoveChild, 9,
/*33388*/         OPC_RecordNode, // #8 = $lwe
/*33389*/         OPC_MoveParent,
/*33390*/         OPC_MoveChild, 10,
/*33392*/         OPC_RecordNode, // #9 = $da
/*33393*/         OPC_MoveParent,
/*33394*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33439
/*33397*/           OPC_EmitMergeInputChains1_0,
/*33398*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33401*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33404*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33407*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33410*/           OPC_EmitInteger, MVT::i1, 0, 
/*33413*/           OPC_EmitInteger, MVT::i1, 0, 
/*33416*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33419*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33422*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 487:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33439*/         /*SwitchType*/ 42, MVT::v2f32,// ->33483
/*33441*/           OPC_EmitMergeInputChains1_0,
/*33442*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33445*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33448*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33451*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33454*/           OPC_EmitInteger, MVT::i1, 0, 
/*33457*/           OPC_EmitInteger, MVT::i1, 0, 
/*33460*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33463*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33466*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 487:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33483*/         /*SwitchType*/ 42, MVT::v4f32,// ->33527
/*33485*/           OPC_EmitMergeInputChains1_0,
/*33486*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33489*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33492*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33495*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33498*/           OPC_EmitInteger, MVT::i1, 0, 
/*33501*/           OPC_EmitInteger, MVT::i1, 0, 
/*33504*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33507*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33510*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 487:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33527*/         0, // EndSwitchType
/*33528*/       0, /*End of Scope*/
/*33529*/     /*Scope*/ 23|128,6/*791*/, /*->34322*/
/*33531*/       OPC_CheckChild1Integer, 106|128,3/*490*/, 
/*33534*/       OPC_RecordChild2, // #1 = $addr
/*33535*/       OPC_Scope, 27|128,1/*155*/, /*->33693*/ // 5 children in Scope
/*33538*/         OPC_CheckChild2Type, MVT::f32,
/*33540*/         OPC_RecordChild3, // #2 = $rsrc
/*33541*/         OPC_CheckChild3Type, MVT::v8i32,
/*33543*/         OPC_RecordChild4, // #3 = $sampler
/*33544*/         OPC_RecordChild5, // #4 = $dmask
/*33545*/         OPC_RecordChild6, // #5 = $unorm
/*33546*/         OPC_RecordChild7, // #6 = $glc
/*33547*/         OPC_MoveChild, 8,
/*33549*/         OPC_RecordNode, // #7 = $slc
/*33550*/         OPC_MoveParent,
/*33551*/         OPC_MoveChild, 9,
/*33553*/         OPC_RecordNode, // #8 = $lwe
/*33554*/         OPC_MoveParent,
/*33555*/         OPC_MoveChild, 10,
/*33557*/         OPC_RecordNode, // #9 = $da
/*33558*/         OPC_MoveParent,
/*33559*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33604
/*33562*/           OPC_EmitMergeInputChains1_0,
/*33563*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33566*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33569*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33572*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33575*/           OPC_EmitInteger, MVT::i1, 0, 
/*33578*/           OPC_EmitInteger, MVT::i1, 0, 
/*33581*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33584*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33587*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 490:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33604*/         /*SwitchType*/ 42, MVT::v2f32,// ->33648
/*33606*/           OPC_EmitMergeInputChains1_0,
/*33607*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33610*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33613*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33616*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33619*/           OPC_EmitInteger, MVT::i1, 0, 
/*33622*/           OPC_EmitInteger, MVT::i1, 0, 
/*33625*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33628*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33631*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 490:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33648*/         /*SwitchType*/ 42, MVT::v4f32,// ->33692
/*33650*/           OPC_EmitMergeInputChains1_0,
/*33651*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33654*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33657*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33660*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33663*/           OPC_EmitInteger, MVT::i1, 0, 
/*33666*/           OPC_EmitInteger, MVT::i1, 0, 
/*33669*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33672*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33675*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 490:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33692*/         0, // EndSwitchType
/*33693*/       /*Scope*/ 27|128,1/*155*/, /*->33850*/
/*33695*/         OPC_CheckChild2Type, MVT::v2f32,
/*33697*/         OPC_RecordChild3, // #2 = $rsrc
/*33698*/         OPC_CheckChild3Type, MVT::v8i32,
/*33700*/         OPC_RecordChild4, // #3 = $sampler
/*33701*/         OPC_RecordChild5, // #4 = $dmask
/*33702*/         OPC_RecordChild6, // #5 = $unorm
/*33703*/         OPC_RecordChild7, // #6 = $glc
/*33704*/         OPC_MoveChild, 8,
/*33706*/         OPC_RecordNode, // #7 = $slc
/*33707*/         OPC_MoveParent,
/*33708*/         OPC_MoveChild, 9,
/*33710*/         OPC_RecordNode, // #8 = $lwe
/*33711*/         OPC_MoveParent,
/*33712*/         OPC_MoveChild, 10,
/*33714*/         OPC_RecordNode, // #9 = $da
/*33715*/         OPC_MoveParent,
/*33716*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33761
/*33719*/           OPC_EmitMergeInputChains1_0,
/*33720*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33723*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33726*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33729*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33732*/           OPC_EmitInteger, MVT::i1, 0, 
/*33735*/           OPC_EmitInteger, MVT::i1, 0, 
/*33738*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33741*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33744*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 490:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33761*/         /*SwitchType*/ 42, MVT::v2f32,// ->33805
/*33763*/           OPC_EmitMergeInputChains1_0,
/*33764*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33767*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33770*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33773*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33776*/           OPC_EmitInteger, MVT::i1, 0, 
/*33779*/           OPC_EmitInteger, MVT::i1, 0, 
/*33782*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33785*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33788*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 490:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33805*/         /*SwitchType*/ 42, MVT::v4f32,// ->33849
/*33807*/           OPC_EmitMergeInputChains1_0,
/*33808*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33811*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33814*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33817*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33820*/           OPC_EmitInteger, MVT::i1, 0, 
/*33823*/           OPC_EmitInteger, MVT::i1, 0, 
/*33826*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33829*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33832*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 490:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33849*/         0, // EndSwitchType
/*33850*/       /*Scope*/ 27|128,1/*155*/, /*->34007*/
/*33852*/         OPC_CheckChild2Type, MVT::v4f32,
/*33854*/         OPC_RecordChild3, // #2 = $rsrc
/*33855*/         OPC_CheckChild3Type, MVT::v8i32,
/*33857*/         OPC_RecordChild4, // #3 = $sampler
/*33858*/         OPC_RecordChild5, // #4 = $dmask
/*33859*/         OPC_RecordChild6, // #5 = $unorm
/*33860*/         OPC_RecordChild7, // #6 = $glc
/*33861*/         OPC_MoveChild, 8,
/*33863*/         OPC_RecordNode, // #7 = $slc
/*33864*/         OPC_MoveParent,
/*33865*/         OPC_MoveChild, 9,
/*33867*/         OPC_RecordNode, // #8 = $lwe
/*33868*/         OPC_MoveParent,
/*33869*/         OPC_MoveChild, 10,
/*33871*/         OPC_RecordNode, // #9 = $da
/*33872*/         OPC_MoveParent,
/*33873*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33918
/*33876*/           OPC_EmitMergeInputChains1_0,
/*33877*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33880*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33883*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33886*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33889*/           OPC_EmitInteger, MVT::i1, 0, 
/*33892*/           OPC_EmitInteger, MVT::i1, 0, 
/*33895*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33898*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33901*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 490:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33918*/         /*SwitchType*/ 42, MVT::v2f32,// ->33962
/*33920*/           OPC_EmitMergeInputChains1_0,
/*33921*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33924*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33927*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33930*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33933*/           OPC_EmitInteger, MVT::i1, 0, 
/*33936*/           OPC_EmitInteger, MVT::i1, 0, 
/*33939*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33942*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33945*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 490:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33962*/         /*SwitchType*/ 42, MVT::v4f32,// ->34006
/*33964*/           OPC_EmitMergeInputChains1_0,
/*33965*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33968*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33971*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33974*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33977*/           OPC_EmitInteger, MVT::i1, 0, 
/*33980*/           OPC_EmitInteger, MVT::i1, 0, 
/*33983*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33986*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33989*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 490:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34006*/         0, // EndSwitchType
/*34007*/       /*Scope*/ 27|128,1/*155*/, /*->34164*/
/*34009*/         OPC_CheckChild2Type, MVT::v8f32,
/*34011*/         OPC_RecordChild3, // #2 = $rsrc
/*34012*/         OPC_CheckChild3Type, MVT::v8i32,
/*34014*/         OPC_RecordChild4, // #3 = $sampler
/*34015*/         OPC_RecordChild5, // #4 = $dmask
/*34016*/         OPC_RecordChild6, // #5 = $unorm
/*34017*/         OPC_RecordChild7, // #6 = $glc
/*34018*/         OPC_MoveChild, 8,
/*34020*/         OPC_RecordNode, // #7 = $slc
/*34021*/         OPC_MoveParent,
/*34022*/         OPC_MoveChild, 9,
/*34024*/         OPC_RecordNode, // #8 = $lwe
/*34025*/         OPC_MoveParent,
/*34026*/         OPC_MoveChild, 10,
/*34028*/         OPC_RecordNode, // #9 = $da
/*34029*/         OPC_MoveParent,
/*34030*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34075
/*34033*/           OPC_EmitMergeInputChains1_0,
/*34034*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34037*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34040*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34043*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34046*/           OPC_EmitInteger, MVT::i1, 0, 
/*34049*/           OPC_EmitInteger, MVT::i1, 0, 
/*34052*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34055*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34058*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 490:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34075*/         /*SwitchType*/ 42, MVT::v2f32,// ->34119
/*34077*/           OPC_EmitMergeInputChains1_0,
/*34078*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34081*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34084*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34087*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34090*/           OPC_EmitInteger, MVT::i1, 0, 
/*34093*/           OPC_EmitInteger, MVT::i1, 0, 
/*34096*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34099*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34102*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 490:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34119*/         /*SwitchType*/ 42, MVT::v4f32,// ->34163
/*34121*/           OPC_EmitMergeInputChains1_0,
/*34122*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34125*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34128*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34131*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34134*/           OPC_EmitInteger, MVT::i1, 0, 
/*34137*/           OPC_EmitInteger, MVT::i1, 0, 
/*34140*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34143*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34146*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 490:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34163*/         0, // EndSwitchType
/*34164*/       /*Scope*/ 27|128,1/*155*/, /*->34321*/
/*34166*/         OPC_CheckChild2Type, MVT::v16f32,
/*34168*/         OPC_RecordChild3, // #2 = $rsrc
/*34169*/         OPC_CheckChild3Type, MVT::v8i32,
/*34171*/         OPC_RecordChild4, // #3 = $sampler
/*34172*/         OPC_RecordChild5, // #4 = $dmask
/*34173*/         OPC_RecordChild6, // #5 = $unorm
/*34174*/         OPC_RecordChild7, // #6 = $glc
/*34175*/         OPC_MoveChild, 8,
/*34177*/         OPC_RecordNode, // #7 = $slc
/*34178*/         OPC_MoveParent,
/*34179*/         OPC_MoveChild, 9,
/*34181*/         OPC_RecordNode, // #8 = $lwe
/*34182*/         OPC_MoveParent,
/*34183*/         OPC_MoveChild, 10,
/*34185*/         OPC_RecordNode, // #9 = $da
/*34186*/         OPC_MoveParent,
/*34187*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34232
/*34190*/           OPC_EmitMergeInputChains1_0,
/*34191*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34194*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34197*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34200*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34203*/           OPC_EmitInteger, MVT::i1, 0, 
/*34206*/           OPC_EmitInteger, MVT::i1, 0, 
/*34209*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34212*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34215*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 490:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34232*/         /*SwitchType*/ 42, MVT::v2f32,// ->34276
/*34234*/           OPC_EmitMergeInputChains1_0,
/*34235*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34238*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34241*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34244*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34247*/           OPC_EmitInteger, MVT::i1, 0, 
/*34250*/           OPC_EmitInteger, MVT::i1, 0, 
/*34253*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34256*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34259*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 490:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34276*/         /*SwitchType*/ 42, MVT::v4f32,// ->34320
/*34278*/           OPC_EmitMergeInputChains1_0,
/*34279*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34282*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34285*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34288*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34291*/           OPC_EmitInteger, MVT::i1, 0, 
/*34294*/           OPC_EmitInteger, MVT::i1, 0, 
/*34297*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34300*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34303*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 490:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34320*/         0, // EndSwitchType
/*34321*/       0, /*End of Scope*/
/*34322*/     /*Scope*/ 23|128,6/*791*/, /*->35115*/
/*34324*/       OPC_CheckChild1Integer, 72|128,3/*456*/, 
/*34327*/       OPC_RecordChild2, // #1 = $addr
/*34328*/       OPC_Scope, 27|128,1/*155*/, /*->34486*/ // 5 children in Scope
/*34331*/         OPC_CheckChild2Type, MVT::f32,
/*34333*/         OPC_RecordChild3, // #2 = $rsrc
/*34334*/         OPC_CheckChild3Type, MVT::v8i32,
/*34336*/         OPC_RecordChild4, // #3 = $sampler
/*34337*/         OPC_RecordChild5, // #4 = $dmask
/*34338*/         OPC_RecordChild6, // #5 = $unorm
/*34339*/         OPC_RecordChild7, // #6 = $glc
/*34340*/         OPC_MoveChild, 8,
/*34342*/         OPC_RecordNode, // #7 = $slc
/*34343*/         OPC_MoveParent,
/*34344*/         OPC_MoveChild, 9,
/*34346*/         OPC_RecordNode, // #8 = $lwe
/*34347*/         OPC_MoveParent,
/*34348*/         OPC_MoveChild, 10,
/*34350*/         OPC_RecordNode, // #9 = $da
/*34351*/         OPC_MoveParent,
/*34352*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34397
/*34355*/           OPC_EmitMergeInputChains1_0,
/*34356*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34359*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34362*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34365*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34368*/           OPC_EmitInteger, MVT::i1, 0, 
/*34371*/           OPC_EmitInteger, MVT::i1, 0, 
/*34374*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34377*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34380*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34397*/         /*SwitchType*/ 42, MVT::v2f32,// ->34441
/*34399*/           OPC_EmitMergeInputChains1_0,
/*34400*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34403*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34406*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34409*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34412*/           OPC_EmitInteger, MVT::i1, 0, 
/*34415*/           OPC_EmitInteger, MVT::i1, 0, 
/*34418*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34421*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34424*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34441*/         /*SwitchType*/ 42, MVT::v4f32,// ->34485
/*34443*/           OPC_EmitMergeInputChains1_0,
/*34444*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34447*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34450*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34453*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34456*/           OPC_EmitInteger, MVT::i1, 0, 
/*34459*/           OPC_EmitInteger, MVT::i1, 0, 
/*34462*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34465*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34468*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34485*/         0, // EndSwitchType
/*34486*/       /*Scope*/ 27|128,1/*155*/, /*->34643*/
/*34488*/         OPC_CheckChild2Type, MVT::v2f32,
/*34490*/         OPC_RecordChild3, // #2 = $rsrc
/*34491*/         OPC_CheckChild3Type, MVT::v8i32,
/*34493*/         OPC_RecordChild4, // #3 = $sampler
/*34494*/         OPC_RecordChild5, // #4 = $dmask
/*34495*/         OPC_RecordChild6, // #5 = $unorm
/*34496*/         OPC_RecordChild7, // #6 = $glc
/*34497*/         OPC_MoveChild, 8,
/*34499*/         OPC_RecordNode, // #7 = $slc
/*34500*/         OPC_MoveParent,
/*34501*/         OPC_MoveChild, 9,
/*34503*/         OPC_RecordNode, // #8 = $lwe
/*34504*/         OPC_MoveParent,
/*34505*/         OPC_MoveChild, 10,
/*34507*/         OPC_RecordNode, // #9 = $da
/*34508*/         OPC_MoveParent,
/*34509*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34554
/*34512*/           OPC_EmitMergeInputChains1_0,
/*34513*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34516*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34519*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34522*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34525*/           OPC_EmitInteger, MVT::i1, 0, 
/*34528*/           OPC_EmitInteger, MVT::i1, 0, 
/*34531*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34534*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34537*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34554*/         /*SwitchType*/ 42, MVT::v2f32,// ->34598
/*34556*/           OPC_EmitMergeInputChains1_0,
/*34557*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34560*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34563*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34566*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34569*/           OPC_EmitInteger, MVT::i1, 0, 
/*34572*/           OPC_EmitInteger, MVT::i1, 0, 
/*34575*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34578*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34581*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34598*/         /*SwitchType*/ 42, MVT::v4f32,// ->34642
/*34600*/           OPC_EmitMergeInputChains1_0,
/*34601*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34604*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34607*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34610*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34613*/           OPC_EmitInteger, MVT::i1, 0, 
/*34616*/           OPC_EmitInteger, MVT::i1, 0, 
/*34619*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34622*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34625*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34642*/         0, // EndSwitchType
/*34643*/       /*Scope*/ 27|128,1/*155*/, /*->34800*/
/*34645*/         OPC_CheckChild2Type, MVT::v4f32,
/*34647*/         OPC_RecordChild3, // #2 = $rsrc
/*34648*/         OPC_CheckChild3Type, MVT::v8i32,
/*34650*/         OPC_RecordChild4, // #3 = $sampler
/*34651*/         OPC_RecordChild5, // #4 = $dmask
/*34652*/         OPC_RecordChild6, // #5 = $unorm
/*34653*/         OPC_RecordChild7, // #6 = $glc
/*34654*/         OPC_MoveChild, 8,
/*34656*/         OPC_RecordNode, // #7 = $slc
/*34657*/         OPC_MoveParent,
/*34658*/         OPC_MoveChild, 9,
/*34660*/         OPC_RecordNode, // #8 = $lwe
/*34661*/         OPC_MoveParent,
/*34662*/         OPC_MoveChild, 10,
/*34664*/         OPC_RecordNode, // #9 = $da
/*34665*/         OPC_MoveParent,
/*34666*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34711
/*34669*/           OPC_EmitMergeInputChains1_0,
/*34670*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34673*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34676*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34679*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34682*/           OPC_EmitInteger, MVT::i1, 0, 
/*34685*/           OPC_EmitInteger, MVT::i1, 0, 
/*34688*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34691*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34694*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34711*/         /*SwitchType*/ 42, MVT::v2f32,// ->34755
/*34713*/           OPC_EmitMergeInputChains1_0,
/*34714*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34717*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34720*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34723*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34726*/           OPC_EmitInteger, MVT::i1, 0, 
/*34729*/           OPC_EmitInteger, MVT::i1, 0, 
/*34732*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34735*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34738*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34755*/         /*SwitchType*/ 42, MVT::v4f32,// ->34799
/*34757*/           OPC_EmitMergeInputChains1_0,
/*34758*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34761*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34764*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34767*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34770*/           OPC_EmitInteger, MVT::i1, 0, 
/*34773*/           OPC_EmitInteger, MVT::i1, 0, 
/*34776*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34779*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34782*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34799*/         0, // EndSwitchType
/*34800*/       /*Scope*/ 27|128,1/*155*/, /*->34957*/
/*34802*/         OPC_CheckChild2Type, MVT::v8f32,
/*34804*/         OPC_RecordChild3, // #2 = $rsrc
/*34805*/         OPC_CheckChild3Type, MVT::v8i32,
/*34807*/         OPC_RecordChild4, // #3 = $sampler
/*34808*/         OPC_RecordChild5, // #4 = $dmask
/*34809*/         OPC_RecordChild6, // #5 = $unorm
/*34810*/         OPC_RecordChild7, // #6 = $glc
/*34811*/         OPC_MoveChild, 8,
/*34813*/         OPC_RecordNode, // #7 = $slc
/*34814*/         OPC_MoveParent,
/*34815*/         OPC_MoveChild, 9,
/*34817*/         OPC_RecordNode, // #8 = $lwe
/*34818*/         OPC_MoveParent,
/*34819*/         OPC_MoveChild, 10,
/*34821*/         OPC_RecordNode, // #9 = $da
/*34822*/         OPC_MoveParent,
/*34823*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34868
/*34826*/           OPC_EmitMergeInputChains1_0,
/*34827*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34830*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34833*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34836*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34839*/           OPC_EmitInteger, MVT::i1, 0, 
/*34842*/           OPC_EmitInteger, MVT::i1, 0, 
/*34845*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34848*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34851*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34868*/         /*SwitchType*/ 42, MVT::v2f32,// ->34912
/*34870*/           OPC_EmitMergeInputChains1_0,
/*34871*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34874*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34877*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34880*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34883*/           OPC_EmitInteger, MVT::i1, 0, 
/*34886*/           OPC_EmitInteger, MVT::i1, 0, 
/*34889*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34892*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34895*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34912*/         /*SwitchType*/ 42, MVT::v4f32,// ->34956
/*34914*/           OPC_EmitMergeInputChains1_0,
/*34915*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34918*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34921*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34924*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34927*/           OPC_EmitInteger, MVT::i1, 0, 
/*34930*/           OPC_EmitInteger, MVT::i1, 0, 
/*34933*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34936*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34939*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34956*/         0, // EndSwitchType
/*34957*/       /*Scope*/ 27|128,1/*155*/, /*->35114*/
/*34959*/         OPC_CheckChild2Type, MVT::v16f32,
/*34961*/         OPC_RecordChild3, // #2 = $rsrc
/*34962*/         OPC_CheckChild3Type, MVT::v8i32,
/*34964*/         OPC_RecordChild4, // #3 = $sampler
/*34965*/         OPC_RecordChild5, // #4 = $dmask
/*34966*/         OPC_RecordChild6, // #5 = $unorm
/*34967*/         OPC_RecordChild7, // #6 = $glc
/*34968*/         OPC_MoveChild, 8,
/*34970*/         OPC_RecordNode, // #7 = $slc
/*34971*/         OPC_MoveParent,
/*34972*/         OPC_MoveChild, 9,
/*34974*/         OPC_RecordNode, // #8 = $lwe
/*34975*/         OPC_MoveParent,
/*34976*/         OPC_MoveChild, 10,
/*34978*/         OPC_RecordNode, // #9 = $da
/*34979*/         OPC_MoveParent,
/*34980*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35025
/*34983*/           OPC_EmitMergeInputChains1_0,
/*34984*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34987*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34990*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34993*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34996*/           OPC_EmitInteger, MVT::i1, 0, 
/*34999*/           OPC_EmitInteger, MVT::i1, 0, 
/*35002*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35005*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35008*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35025*/         /*SwitchType*/ 42, MVT::v2f32,// ->35069
/*35027*/           OPC_EmitMergeInputChains1_0,
/*35028*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35031*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35034*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35037*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35040*/           OPC_EmitInteger, MVT::i1, 0, 
/*35043*/           OPC_EmitInteger, MVT::i1, 0, 
/*35046*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35049*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35052*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35069*/         /*SwitchType*/ 42, MVT::v4f32,// ->35113
/*35071*/           OPC_EmitMergeInputChains1_0,
/*35072*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35075*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35078*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35081*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35084*/           OPC_EmitInteger, MVT::i1, 0, 
/*35087*/           OPC_EmitInteger, MVT::i1, 0, 
/*35090*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35093*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35096*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35113*/         0, // EndSwitchType
/*35114*/       0, /*End of Scope*/
/*35115*/     /*Scope*/ 23|128,6/*791*/, /*->35908*/
/*35117*/       OPC_CheckChild1Integer, 73|128,3/*457*/, 
/*35120*/       OPC_RecordChild2, // #1 = $addr
/*35121*/       OPC_Scope, 27|128,1/*155*/, /*->35279*/ // 5 children in Scope
/*35124*/         OPC_CheckChild2Type, MVT::f32,
/*35126*/         OPC_RecordChild3, // #2 = $rsrc
/*35127*/         OPC_CheckChild3Type, MVT::v8i32,
/*35129*/         OPC_RecordChild4, // #3 = $sampler
/*35130*/         OPC_RecordChild5, // #4 = $dmask
/*35131*/         OPC_RecordChild6, // #5 = $unorm
/*35132*/         OPC_RecordChild7, // #6 = $glc
/*35133*/         OPC_MoveChild, 8,
/*35135*/         OPC_RecordNode, // #7 = $slc
/*35136*/         OPC_MoveParent,
/*35137*/         OPC_MoveChild, 9,
/*35139*/         OPC_RecordNode, // #8 = $lwe
/*35140*/         OPC_MoveParent,
/*35141*/         OPC_MoveChild, 10,
/*35143*/         OPC_RecordNode, // #9 = $da
/*35144*/         OPC_MoveParent,
/*35145*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35190
/*35148*/           OPC_EmitMergeInputChains1_0,
/*35149*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35152*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35155*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35158*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35161*/           OPC_EmitInteger, MVT::i1, 0, 
/*35164*/           OPC_EmitInteger, MVT::i1, 0, 
/*35167*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35170*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35173*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35190*/         /*SwitchType*/ 42, MVT::v2f32,// ->35234
/*35192*/           OPC_EmitMergeInputChains1_0,
/*35193*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35196*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35199*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35202*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35205*/           OPC_EmitInteger, MVT::i1, 0, 
/*35208*/           OPC_EmitInteger, MVT::i1, 0, 
/*35211*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35214*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35217*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35234*/         /*SwitchType*/ 42, MVT::v4f32,// ->35278
/*35236*/           OPC_EmitMergeInputChains1_0,
/*35237*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35240*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35243*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35246*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35249*/           OPC_EmitInteger, MVT::i1, 0, 
/*35252*/           OPC_EmitInteger, MVT::i1, 0, 
/*35255*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35258*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35261*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35278*/         0, // EndSwitchType
/*35279*/       /*Scope*/ 27|128,1/*155*/, /*->35436*/
/*35281*/         OPC_CheckChild2Type, MVT::v2f32,
/*35283*/         OPC_RecordChild3, // #2 = $rsrc
/*35284*/         OPC_CheckChild3Type, MVT::v8i32,
/*35286*/         OPC_RecordChild4, // #3 = $sampler
/*35287*/         OPC_RecordChild5, // #4 = $dmask
/*35288*/         OPC_RecordChild6, // #5 = $unorm
/*35289*/         OPC_RecordChild7, // #6 = $glc
/*35290*/         OPC_MoveChild, 8,
/*35292*/         OPC_RecordNode, // #7 = $slc
/*35293*/         OPC_MoveParent,
/*35294*/         OPC_MoveChild, 9,
/*35296*/         OPC_RecordNode, // #8 = $lwe
/*35297*/         OPC_MoveParent,
/*35298*/         OPC_MoveChild, 10,
/*35300*/         OPC_RecordNode, // #9 = $da
/*35301*/         OPC_MoveParent,
/*35302*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35347
/*35305*/           OPC_EmitMergeInputChains1_0,
/*35306*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35309*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35312*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35315*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35318*/           OPC_EmitInteger, MVT::i1, 0, 
/*35321*/           OPC_EmitInteger, MVT::i1, 0, 
/*35324*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35327*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35330*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35347*/         /*SwitchType*/ 42, MVT::v2f32,// ->35391
/*35349*/           OPC_EmitMergeInputChains1_0,
/*35350*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35353*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35356*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35359*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35362*/           OPC_EmitInteger, MVT::i1, 0, 
/*35365*/           OPC_EmitInteger, MVT::i1, 0, 
/*35368*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35371*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35374*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35391*/         /*SwitchType*/ 42, MVT::v4f32,// ->35435
/*35393*/           OPC_EmitMergeInputChains1_0,
/*35394*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35397*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35400*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35403*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35406*/           OPC_EmitInteger, MVT::i1, 0, 
/*35409*/           OPC_EmitInteger, MVT::i1, 0, 
/*35412*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35415*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35418*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35435*/         0, // EndSwitchType
/*35436*/       /*Scope*/ 27|128,1/*155*/, /*->35593*/
/*35438*/         OPC_CheckChild2Type, MVT::v4f32,
/*35440*/         OPC_RecordChild3, // #2 = $rsrc
/*35441*/         OPC_CheckChild3Type, MVT::v8i32,
/*35443*/         OPC_RecordChild4, // #3 = $sampler
/*35444*/         OPC_RecordChild5, // #4 = $dmask
/*35445*/         OPC_RecordChild6, // #5 = $unorm
/*35446*/         OPC_RecordChild7, // #6 = $glc
/*35447*/         OPC_MoveChild, 8,
/*35449*/         OPC_RecordNode, // #7 = $slc
/*35450*/         OPC_MoveParent,
/*35451*/         OPC_MoveChild, 9,
/*35453*/         OPC_RecordNode, // #8 = $lwe
/*35454*/         OPC_MoveParent,
/*35455*/         OPC_MoveChild, 10,
/*35457*/         OPC_RecordNode, // #9 = $da
/*35458*/         OPC_MoveParent,
/*35459*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35504
/*35462*/           OPC_EmitMergeInputChains1_0,
/*35463*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35466*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35469*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35472*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35475*/           OPC_EmitInteger, MVT::i1, 0, 
/*35478*/           OPC_EmitInteger, MVT::i1, 0, 
/*35481*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35484*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35487*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35504*/         /*SwitchType*/ 42, MVT::v2f32,// ->35548
/*35506*/           OPC_EmitMergeInputChains1_0,
/*35507*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35510*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35513*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35516*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35519*/           OPC_EmitInteger, MVT::i1, 0, 
/*35522*/           OPC_EmitInteger, MVT::i1, 0, 
/*35525*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35528*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35531*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35548*/         /*SwitchType*/ 42, MVT::v4f32,// ->35592
/*35550*/           OPC_EmitMergeInputChains1_0,
/*35551*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35554*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35557*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35560*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35563*/           OPC_EmitInteger, MVT::i1, 0, 
/*35566*/           OPC_EmitInteger, MVT::i1, 0, 
/*35569*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35572*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35575*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35592*/         0, // EndSwitchType
/*35593*/       /*Scope*/ 27|128,1/*155*/, /*->35750*/
/*35595*/         OPC_CheckChild2Type, MVT::v8f32,
/*35597*/         OPC_RecordChild3, // #2 = $rsrc
/*35598*/         OPC_CheckChild3Type, MVT::v8i32,
/*35600*/         OPC_RecordChild4, // #3 = $sampler
/*35601*/         OPC_RecordChild5, // #4 = $dmask
/*35602*/         OPC_RecordChild6, // #5 = $unorm
/*35603*/         OPC_RecordChild7, // #6 = $glc
/*35604*/         OPC_MoveChild, 8,
/*35606*/         OPC_RecordNode, // #7 = $slc
/*35607*/         OPC_MoveParent,
/*35608*/         OPC_MoveChild, 9,
/*35610*/         OPC_RecordNode, // #8 = $lwe
/*35611*/         OPC_MoveParent,
/*35612*/         OPC_MoveChild, 10,
/*35614*/         OPC_RecordNode, // #9 = $da
/*35615*/         OPC_MoveParent,
/*35616*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35661
/*35619*/           OPC_EmitMergeInputChains1_0,
/*35620*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35623*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35626*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35629*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35632*/           OPC_EmitInteger, MVT::i1, 0, 
/*35635*/           OPC_EmitInteger, MVT::i1, 0, 
/*35638*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35641*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35644*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35661*/         /*SwitchType*/ 42, MVT::v2f32,// ->35705
/*35663*/           OPC_EmitMergeInputChains1_0,
/*35664*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35667*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35670*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35673*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35676*/           OPC_EmitInteger, MVT::i1, 0, 
/*35679*/           OPC_EmitInteger, MVT::i1, 0, 
/*35682*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35685*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35688*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35705*/         /*SwitchType*/ 42, MVT::v4f32,// ->35749
/*35707*/           OPC_EmitMergeInputChains1_0,
/*35708*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35711*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35714*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35717*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35720*/           OPC_EmitInteger, MVT::i1, 0, 
/*35723*/           OPC_EmitInteger, MVT::i1, 0, 
/*35726*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35729*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35732*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35749*/         0, // EndSwitchType
/*35750*/       /*Scope*/ 27|128,1/*155*/, /*->35907*/
/*35752*/         OPC_CheckChild2Type, MVT::v16f32,
/*35754*/         OPC_RecordChild3, // #2 = $rsrc
/*35755*/         OPC_CheckChild3Type, MVT::v8i32,
/*35757*/         OPC_RecordChild4, // #3 = $sampler
/*35758*/         OPC_RecordChild5, // #4 = $dmask
/*35759*/         OPC_RecordChild6, // #5 = $unorm
/*35760*/         OPC_RecordChild7, // #6 = $glc
/*35761*/         OPC_MoveChild, 8,
/*35763*/         OPC_RecordNode, // #7 = $slc
/*35764*/         OPC_MoveParent,
/*35765*/         OPC_MoveChild, 9,
/*35767*/         OPC_RecordNode, // #8 = $lwe
/*35768*/         OPC_MoveParent,
/*35769*/         OPC_MoveChild, 10,
/*35771*/         OPC_RecordNode, // #9 = $da
/*35772*/         OPC_MoveParent,
/*35773*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35818
/*35776*/           OPC_EmitMergeInputChains1_0,
/*35777*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35780*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35783*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35786*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35789*/           OPC_EmitInteger, MVT::i1, 0, 
/*35792*/           OPC_EmitInteger, MVT::i1, 0, 
/*35795*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35798*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35801*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35818*/         /*SwitchType*/ 42, MVT::v2f32,// ->35862
/*35820*/           OPC_EmitMergeInputChains1_0,
/*35821*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35824*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35827*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35830*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35833*/           OPC_EmitInteger, MVT::i1, 0, 
/*35836*/           OPC_EmitInteger, MVT::i1, 0, 
/*35839*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35842*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35845*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35862*/         /*SwitchType*/ 42, MVT::v4f32,// ->35906
/*35864*/           OPC_EmitMergeInputChains1_0,
/*35865*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35868*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35871*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35874*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35877*/           OPC_EmitInteger, MVT::i1, 0, 
/*35880*/           OPC_EmitInteger, MVT::i1, 0, 
/*35883*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35886*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35889*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35906*/         0, // EndSwitchType
/*35907*/       0, /*End of Scope*/
/*35908*/     /*Scope*/ 23|128,6/*791*/, /*->36701*/
/*35910*/       OPC_CheckChild1Integer, 108|128,3/*492*/, 
/*35913*/       OPC_RecordChild2, // #1 = $addr
/*35914*/       OPC_Scope, 27|128,1/*155*/, /*->36072*/ // 5 children in Scope
/*35917*/         OPC_CheckChild2Type, MVT::f32,
/*35919*/         OPC_RecordChild3, // #2 = $rsrc
/*35920*/         OPC_CheckChild3Type, MVT::v8i32,
/*35922*/         OPC_RecordChild4, // #3 = $sampler
/*35923*/         OPC_RecordChild5, // #4 = $dmask
/*35924*/         OPC_RecordChild6, // #5 = $unorm
/*35925*/         OPC_RecordChild7, // #6 = $glc
/*35926*/         OPC_MoveChild, 8,
/*35928*/         OPC_RecordNode, // #7 = $slc
/*35929*/         OPC_MoveParent,
/*35930*/         OPC_MoveChild, 9,
/*35932*/         OPC_RecordNode, // #8 = $lwe
/*35933*/         OPC_MoveParent,
/*35934*/         OPC_MoveChild, 10,
/*35936*/         OPC_RecordNode, // #9 = $da
/*35937*/         OPC_MoveParent,
/*35938*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35983
/*35941*/           OPC_EmitMergeInputChains1_0,
/*35942*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35945*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35948*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35951*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35954*/           OPC_EmitInteger, MVT::i1, 0, 
/*35957*/           OPC_EmitInteger, MVT::i1, 0, 
/*35960*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35963*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35966*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 492:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35983*/         /*SwitchType*/ 42, MVT::v2f32,// ->36027
/*35985*/           OPC_EmitMergeInputChains1_0,
/*35986*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35989*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35992*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35995*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35998*/           OPC_EmitInteger, MVT::i1, 0, 
/*36001*/           OPC_EmitInteger, MVT::i1, 0, 
/*36004*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36007*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36010*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 492:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36027*/         /*SwitchType*/ 42, MVT::v4f32,// ->36071
/*36029*/           OPC_EmitMergeInputChains1_0,
/*36030*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36033*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36036*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36039*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36042*/           OPC_EmitInteger, MVT::i1, 0, 
/*36045*/           OPC_EmitInteger, MVT::i1, 0, 
/*36048*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36051*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36054*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 492:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36071*/         0, // EndSwitchType
/*36072*/       /*Scope*/ 27|128,1/*155*/, /*->36229*/
/*36074*/         OPC_CheckChild2Type, MVT::v2f32,
/*36076*/         OPC_RecordChild3, // #2 = $rsrc
/*36077*/         OPC_CheckChild3Type, MVT::v8i32,
/*36079*/         OPC_RecordChild4, // #3 = $sampler
/*36080*/         OPC_RecordChild5, // #4 = $dmask
/*36081*/         OPC_RecordChild6, // #5 = $unorm
/*36082*/         OPC_RecordChild7, // #6 = $glc
/*36083*/         OPC_MoveChild, 8,
/*36085*/         OPC_RecordNode, // #7 = $slc
/*36086*/         OPC_MoveParent,
/*36087*/         OPC_MoveChild, 9,
/*36089*/         OPC_RecordNode, // #8 = $lwe
/*36090*/         OPC_MoveParent,
/*36091*/         OPC_MoveChild, 10,
/*36093*/         OPC_RecordNode, // #9 = $da
/*36094*/         OPC_MoveParent,
/*36095*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36140
/*36098*/           OPC_EmitMergeInputChains1_0,
/*36099*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36102*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36105*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36108*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36111*/           OPC_EmitInteger, MVT::i1, 0, 
/*36114*/           OPC_EmitInteger, MVT::i1, 0, 
/*36117*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36120*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36123*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 492:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36140*/         /*SwitchType*/ 42, MVT::v2f32,// ->36184
/*36142*/           OPC_EmitMergeInputChains1_0,
/*36143*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36146*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36149*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36152*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36155*/           OPC_EmitInteger, MVT::i1, 0, 
/*36158*/           OPC_EmitInteger, MVT::i1, 0, 
/*36161*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36164*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36167*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 492:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36184*/         /*SwitchType*/ 42, MVT::v4f32,// ->36228
/*36186*/           OPC_EmitMergeInputChains1_0,
/*36187*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36190*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36193*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36196*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36199*/           OPC_EmitInteger, MVT::i1, 0, 
/*36202*/           OPC_EmitInteger, MVT::i1, 0, 
/*36205*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36208*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36211*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 492:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36228*/         0, // EndSwitchType
/*36229*/       /*Scope*/ 27|128,1/*155*/, /*->36386*/
/*36231*/         OPC_CheckChild2Type, MVT::v4f32,
/*36233*/         OPC_RecordChild3, // #2 = $rsrc
/*36234*/         OPC_CheckChild3Type, MVT::v8i32,
/*36236*/         OPC_RecordChild4, // #3 = $sampler
/*36237*/         OPC_RecordChild5, // #4 = $dmask
/*36238*/         OPC_RecordChild6, // #5 = $unorm
/*36239*/         OPC_RecordChild7, // #6 = $glc
/*36240*/         OPC_MoveChild, 8,
/*36242*/         OPC_RecordNode, // #7 = $slc
/*36243*/         OPC_MoveParent,
/*36244*/         OPC_MoveChild, 9,
/*36246*/         OPC_RecordNode, // #8 = $lwe
/*36247*/         OPC_MoveParent,
/*36248*/         OPC_MoveChild, 10,
/*36250*/         OPC_RecordNode, // #9 = $da
/*36251*/         OPC_MoveParent,
/*36252*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36297
/*36255*/           OPC_EmitMergeInputChains1_0,
/*36256*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36259*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36262*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36265*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36268*/           OPC_EmitInteger, MVT::i1, 0, 
/*36271*/           OPC_EmitInteger, MVT::i1, 0, 
/*36274*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36277*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36280*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 492:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36297*/         /*SwitchType*/ 42, MVT::v2f32,// ->36341
/*36299*/           OPC_EmitMergeInputChains1_0,
/*36300*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36303*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36306*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36309*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36312*/           OPC_EmitInteger, MVT::i1, 0, 
/*36315*/           OPC_EmitInteger, MVT::i1, 0, 
/*36318*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36321*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36324*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 492:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36341*/         /*SwitchType*/ 42, MVT::v4f32,// ->36385
/*36343*/           OPC_EmitMergeInputChains1_0,
/*36344*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36347*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36350*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36353*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36356*/           OPC_EmitInteger, MVT::i1, 0, 
/*36359*/           OPC_EmitInteger, MVT::i1, 0, 
/*36362*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36365*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36368*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 492:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36385*/         0, // EndSwitchType
/*36386*/       /*Scope*/ 27|128,1/*155*/, /*->36543*/
/*36388*/         OPC_CheckChild2Type, MVT::v8f32,
/*36390*/         OPC_RecordChild3, // #2 = $rsrc
/*36391*/         OPC_CheckChild3Type, MVT::v8i32,
/*36393*/         OPC_RecordChild4, // #3 = $sampler
/*36394*/         OPC_RecordChild5, // #4 = $dmask
/*36395*/         OPC_RecordChild6, // #5 = $unorm
/*36396*/         OPC_RecordChild7, // #6 = $glc
/*36397*/         OPC_MoveChild, 8,
/*36399*/         OPC_RecordNode, // #7 = $slc
/*36400*/         OPC_MoveParent,
/*36401*/         OPC_MoveChild, 9,
/*36403*/         OPC_RecordNode, // #8 = $lwe
/*36404*/         OPC_MoveParent,
/*36405*/         OPC_MoveChild, 10,
/*36407*/         OPC_RecordNode, // #9 = $da
/*36408*/         OPC_MoveParent,
/*36409*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36454
/*36412*/           OPC_EmitMergeInputChains1_0,
/*36413*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36416*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36419*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36422*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36425*/           OPC_EmitInteger, MVT::i1, 0, 
/*36428*/           OPC_EmitInteger, MVT::i1, 0, 
/*36431*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36434*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36437*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 492:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36454*/         /*SwitchType*/ 42, MVT::v2f32,// ->36498
/*36456*/           OPC_EmitMergeInputChains1_0,
/*36457*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36460*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36463*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36466*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36469*/           OPC_EmitInteger, MVT::i1, 0, 
/*36472*/           OPC_EmitInteger, MVT::i1, 0, 
/*36475*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36478*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36481*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 492:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36498*/         /*SwitchType*/ 42, MVT::v4f32,// ->36542
/*36500*/           OPC_EmitMergeInputChains1_0,
/*36501*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36504*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36507*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36510*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36513*/           OPC_EmitInteger, MVT::i1, 0, 
/*36516*/           OPC_EmitInteger, MVT::i1, 0, 
/*36519*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36522*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36525*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 492:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36542*/         0, // EndSwitchType
/*36543*/       /*Scope*/ 27|128,1/*155*/, /*->36700*/
/*36545*/         OPC_CheckChild2Type, MVT::v16f32,
/*36547*/         OPC_RecordChild3, // #2 = $rsrc
/*36548*/         OPC_CheckChild3Type, MVT::v8i32,
/*36550*/         OPC_RecordChild4, // #3 = $sampler
/*36551*/         OPC_RecordChild5, // #4 = $dmask
/*36552*/         OPC_RecordChild6, // #5 = $unorm
/*36553*/         OPC_RecordChild7, // #6 = $glc
/*36554*/         OPC_MoveChild, 8,
/*36556*/         OPC_RecordNode, // #7 = $slc
/*36557*/         OPC_MoveParent,
/*36558*/         OPC_MoveChild, 9,
/*36560*/         OPC_RecordNode, // #8 = $lwe
/*36561*/         OPC_MoveParent,
/*36562*/         OPC_MoveChild, 10,
/*36564*/         OPC_RecordNode, // #9 = $da
/*36565*/         OPC_MoveParent,
/*36566*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36611
/*36569*/           OPC_EmitMergeInputChains1_0,
/*36570*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36573*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36576*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36579*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36582*/           OPC_EmitInteger, MVT::i1, 0, 
/*36585*/           OPC_EmitInteger, MVT::i1, 0, 
/*36588*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36591*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36594*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 492:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36611*/         /*SwitchType*/ 42, MVT::v2f32,// ->36655
/*36613*/           OPC_EmitMergeInputChains1_0,
/*36614*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36617*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36620*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36623*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36626*/           OPC_EmitInteger, MVT::i1, 0, 
/*36629*/           OPC_EmitInteger, MVT::i1, 0, 
/*36632*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36635*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36638*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 492:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36655*/         /*SwitchType*/ 42, MVT::v4f32,// ->36699
/*36657*/           OPC_EmitMergeInputChains1_0,
/*36658*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36661*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36664*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36667*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36670*/           OPC_EmitInteger, MVT::i1, 0, 
/*36673*/           OPC_EmitInteger, MVT::i1, 0, 
/*36676*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36679*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36682*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 492:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36699*/         0, // EndSwitchType
/*36700*/       0, /*End of Scope*/
/*36701*/     /*Scope*/ 23|128,6/*791*/, /*->37494*/
/*36703*/       OPC_CheckChild1Integer, 96|128,3/*480*/, 
/*36706*/       OPC_RecordChild2, // #1 = $addr
/*36707*/       OPC_Scope, 27|128,1/*155*/, /*->36865*/ // 5 children in Scope
/*36710*/         OPC_CheckChild2Type, MVT::f32,
/*36712*/         OPC_RecordChild3, // #2 = $rsrc
/*36713*/         OPC_CheckChild3Type, MVT::v8i32,
/*36715*/         OPC_RecordChild4, // #3 = $sampler
/*36716*/         OPC_RecordChild5, // #4 = $dmask
/*36717*/         OPC_RecordChild6, // #5 = $unorm
/*36718*/         OPC_RecordChild7, // #6 = $glc
/*36719*/         OPC_MoveChild, 8,
/*36721*/         OPC_RecordNode, // #7 = $slc
/*36722*/         OPC_MoveParent,
/*36723*/         OPC_MoveChild, 9,
/*36725*/         OPC_RecordNode, // #8 = $lwe
/*36726*/         OPC_MoveParent,
/*36727*/         OPC_MoveChild, 10,
/*36729*/         OPC_RecordNode, // #9 = $da
/*36730*/         OPC_MoveParent,
/*36731*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36776
/*36734*/           OPC_EmitMergeInputChains1_0,
/*36735*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36738*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36741*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36744*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36747*/           OPC_EmitInteger, MVT::i1, 0, 
/*36750*/           OPC_EmitInteger, MVT::i1, 0, 
/*36753*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36756*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36759*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 480:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36776*/         /*SwitchType*/ 42, MVT::v2f32,// ->36820
/*36778*/           OPC_EmitMergeInputChains1_0,
/*36779*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36782*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36785*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36788*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36791*/           OPC_EmitInteger, MVT::i1, 0, 
/*36794*/           OPC_EmitInteger, MVT::i1, 0, 
/*36797*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36800*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36803*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 480:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36820*/         /*SwitchType*/ 42, MVT::v4f32,// ->36864
/*36822*/           OPC_EmitMergeInputChains1_0,
/*36823*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36826*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36829*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36832*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36835*/           OPC_EmitInteger, MVT::i1, 0, 
/*36838*/           OPC_EmitInteger, MVT::i1, 0, 
/*36841*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36844*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36847*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 480:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36864*/         0, // EndSwitchType
/*36865*/       /*Scope*/ 27|128,1/*155*/, /*->37022*/
/*36867*/         OPC_CheckChild2Type, MVT::v2f32,
/*36869*/         OPC_RecordChild3, // #2 = $rsrc
/*36870*/         OPC_CheckChild3Type, MVT::v8i32,
/*36872*/         OPC_RecordChild4, // #3 = $sampler
/*36873*/         OPC_RecordChild5, // #4 = $dmask
/*36874*/         OPC_RecordChild6, // #5 = $unorm
/*36875*/         OPC_RecordChild7, // #6 = $glc
/*36876*/         OPC_MoveChild, 8,
/*36878*/         OPC_RecordNode, // #7 = $slc
/*36879*/         OPC_MoveParent,
/*36880*/         OPC_MoveChild, 9,
/*36882*/         OPC_RecordNode, // #8 = $lwe
/*36883*/         OPC_MoveParent,
/*36884*/         OPC_MoveChild, 10,
/*36886*/         OPC_RecordNode, // #9 = $da
/*36887*/         OPC_MoveParent,
/*36888*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36933
/*36891*/           OPC_EmitMergeInputChains1_0,
/*36892*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36895*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36898*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36901*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36904*/           OPC_EmitInteger, MVT::i1, 0, 
/*36907*/           OPC_EmitInteger, MVT::i1, 0, 
/*36910*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36913*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36916*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 480:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36933*/         /*SwitchType*/ 42, MVT::v2f32,// ->36977
/*36935*/           OPC_EmitMergeInputChains1_0,
/*36936*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36939*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36942*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36945*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36948*/           OPC_EmitInteger, MVT::i1, 0, 
/*36951*/           OPC_EmitInteger, MVT::i1, 0, 
/*36954*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36957*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36960*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 480:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36977*/         /*SwitchType*/ 42, MVT::v4f32,// ->37021
/*36979*/           OPC_EmitMergeInputChains1_0,
/*36980*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36983*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36986*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36989*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36992*/           OPC_EmitInteger, MVT::i1, 0, 
/*36995*/           OPC_EmitInteger, MVT::i1, 0, 
/*36998*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37001*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37004*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 480:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37021*/         0, // EndSwitchType
/*37022*/       /*Scope*/ 27|128,1/*155*/, /*->37179*/
/*37024*/         OPC_CheckChild2Type, MVT::v4f32,
/*37026*/         OPC_RecordChild3, // #2 = $rsrc
/*37027*/         OPC_CheckChild3Type, MVT::v8i32,
/*37029*/         OPC_RecordChild4, // #3 = $sampler
/*37030*/         OPC_RecordChild5, // #4 = $dmask
/*37031*/         OPC_RecordChild6, // #5 = $unorm
/*37032*/         OPC_RecordChild7, // #6 = $glc
/*37033*/         OPC_MoveChild, 8,
/*37035*/         OPC_RecordNode, // #7 = $slc
/*37036*/         OPC_MoveParent,
/*37037*/         OPC_MoveChild, 9,
/*37039*/         OPC_RecordNode, // #8 = $lwe
/*37040*/         OPC_MoveParent,
/*37041*/         OPC_MoveChild, 10,
/*37043*/         OPC_RecordNode, // #9 = $da
/*37044*/         OPC_MoveParent,
/*37045*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37090
/*37048*/           OPC_EmitMergeInputChains1_0,
/*37049*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37052*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37055*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37058*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37061*/           OPC_EmitInteger, MVT::i1, 0, 
/*37064*/           OPC_EmitInteger, MVT::i1, 0, 
/*37067*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37070*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37073*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 480:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37090*/         /*SwitchType*/ 42, MVT::v2f32,// ->37134
/*37092*/           OPC_EmitMergeInputChains1_0,
/*37093*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37096*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37099*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37102*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37105*/           OPC_EmitInteger, MVT::i1, 0, 
/*37108*/           OPC_EmitInteger, MVT::i1, 0, 
/*37111*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37114*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37117*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 480:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37134*/         /*SwitchType*/ 42, MVT::v4f32,// ->37178
/*37136*/           OPC_EmitMergeInputChains1_0,
/*37137*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37140*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37143*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37146*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37149*/           OPC_EmitInteger, MVT::i1, 0, 
/*37152*/           OPC_EmitInteger, MVT::i1, 0, 
/*37155*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37158*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37161*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 480:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37178*/         0, // EndSwitchType
/*37179*/       /*Scope*/ 27|128,1/*155*/, /*->37336*/
/*37181*/         OPC_CheckChild2Type, MVT::v8f32,
/*37183*/         OPC_RecordChild3, // #2 = $rsrc
/*37184*/         OPC_CheckChild3Type, MVT::v8i32,
/*37186*/         OPC_RecordChild4, // #3 = $sampler
/*37187*/         OPC_RecordChild5, // #4 = $dmask
/*37188*/         OPC_RecordChild6, // #5 = $unorm
/*37189*/         OPC_RecordChild7, // #6 = $glc
/*37190*/         OPC_MoveChild, 8,
/*37192*/         OPC_RecordNode, // #7 = $slc
/*37193*/         OPC_MoveParent,
/*37194*/         OPC_MoveChild, 9,
/*37196*/         OPC_RecordNode, // #8 = $lwe
/*37197*/         OPC_MoveParent,
/*37198*/         OPC_MoveChild, 10,
/*37200*/         OPC_RecordNode, // #9 = $da
/*37201*/         OPC_MoveParent,
/*37202*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37247
/*37205*/           OPC_EmitMergeInputChains1_0,
/*37206*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37209*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37212*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37215*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37218*/           OPC_EmitInteger, MVT::i1, 0, 
/*37221*/           OPC_EmitInteger, MVT::i1, 0, 
/*37224*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37227*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37230*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 480:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37247*/         /*SwitchType*/ 42, MVT::v2f32,// ->37291
/*37249*/           OPC_EmitMergeInputChains1_0,
/*37250*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37253*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37256*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37259*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37262*/           OPC_EmitInteger, MVT::i1, 0, 
/*37265*/           OPC_EmitInteger, MVT::i1, 0, 
/*37268*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37271*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37274*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 480:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37291*/         /*SwitchType*/ 42, MVT::v4f32,// ->37335
/*37293*/           OPC_EmitMergeInputChains1_0,
/*37294*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37297*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37300*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37303*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37306*/           OPC_EmitInteger, MVT::i1, 0, 
/*37309*/           OPC_EmitInteger, MVT::i1, 0, 
/*37312*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37315*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37318*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 480:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37335*/         0, // EndSwitchType
/*37336*/       /*Scope*/ 27|128,1/*155*/, /*->37493*/
/*37338*/         OPC_CheckChild2Type, MVT::v16f32,
/*37340*/         OPC_RecordChild3, // #2 = $rsrc
/*37341*/         OPC_CheckChild3Type, MVT::v8i32,
/*37343*/         OPC_RecordChild4, // #3 = $sampler
/*37344*/         OPC_RecordChild5, // #4 = $dmask
/*37345*/         OPC_RecordChild6, // #5 = $unorm
/*37346*/         OPC_RecordChild7, // #6 = $glc
/*37347*/         OPC_MoveChild, 8,
/*37349*/         OPC_RecordNode, // #7 = $slc
/*37350*/         OPC_MoveParent,
/*37351*/         OPC_MoveChild, 9,
/*37353*/         OPC_RecordNode, // #8 = $lwe
/*37354*/         OPC_MoveParent,
/*37355*/         OPC_MoveChild, 10,
/*37357*/         OPC_RecordNode, // #9 = $da
/*37358*/         OPC_MoveParent,
/*37359*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37404
/*37362*/           OPC_EmitMergeInputChains1_0,
/*37363*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37366*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37369*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37372*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37375*/           OPC_EmitInteger, MVT::i1, 0, 
/*37378*/           OPC_EmitInteger, MVT::i1, 0, 
/*37381*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37384*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37387*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 480:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37404*/         /*SwitchType*/ 42, MVT::v2f32,// ->37448
/*37406*/           OPC_EmitMergeInputChains1_0,
/*37407*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37410*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37413*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37416*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37419*/           OPC_EmitInteger, MVT::i1, 0, 
/*37422*/           OPC_EmitInteger, MVT::i1, 0, 
/*37425*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37428*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37431*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 480:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37448*/         /*SwitchType*/ 42, MVT::v4f32,// ->37492
/*37450*/           OPC_EmitMergeInputChains1_0,
/*37451*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37454*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37457*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37460*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37463*/           OPC_EmitInteger, MVT::i1, 0, 
/*37466*/           OPC_EmitInteger, MVT::i1, 0, 
/*37469*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37472*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37475*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 480:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37492*/         0, // EndSwitchType
/*37493*/       0, /*End of Scope*/
/*37494*/     /*Scope*/ 23|128,6/*791*/, /*->38287*/
/*37496*/       OPC_CheckChild1Integer, 97|128,3/*481*/, 
/*37499*/       OPC_RecordChild2, // #1 = $addr
/*37500*/       OPC_Scope, 27|128,1/*155*/, /*->37658*/ // 5 children in Scope
/*37503*/         OPC_CheckChild2Type, MVT::f32,
/*37505*/         OPC_RecordChild3, // #2 = $rsrc
/*37506*/         OPC_CheckChild3Type, MVT::v8i32,
/*37508*/         OPC_RecordChild4, // #3 = $sampler
/*37509*/         OPC_RecordChild5, // #4 = $dmask
/*37510*/         OPC_RecordChild6, // #5 = $unorm
/*37511*/         OPC_RecordChild7, // #6 = $glc
/*37512*/         OPC_MoveChild, 8,
/*37514*/         OPC_RecordNode, // #7 = $slc
/*37515*/         OPC_MoveParent,
/*37516*/         OPC_MoveChild, 9,
/*37518*/         OPC_RecordNode, // #8 = $lwe
/*37519*/         OPC_MoveParent,
/*37520*/         OPC_MoveChild, 10,
/*37522*/         OPC_RecordNode, // #9 = $da
/*37523*/         OPC_MoveParent,
/*37524*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37569
/*37527*/           OPC_EmitMergeInputChains1_0,
/*37528*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37531*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37534*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37537*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37540*/           OPC_EmitInteger, MVT::i1, 0, 
/*37543*/           OPC_EmitInteger, MVT::i1, 0, 
/*37546*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37549*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37552*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 481:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37569*/         /*SwitchType*/ 42, MVT::v2f32,// ->37613
/*37571*/           OPC_EmitMergeInputChains1_0,
/*37572*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37575*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37578*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37581*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37584*/           OPC_EmitInteger, MVT::i1, 0, 
/*37587*/           OPC_EmitInteger, MVT::i1, 0, 
/*37590*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37593*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37596*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 481:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37613*/         /*SwitchType*/ 42, MVT::v4f32,// ->37657
/*37615*/           OPC_EmitMergeInputChains1_0,
/*37616*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37619*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37622*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37625*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37628*/           OPC_EmitInteger, MVT::i1, 0, 
/*37631*/           OPC_EmitInteger, MVT::i1, 0, 
/*37634*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37637*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37640*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 481:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37657*/         0, // EndSwitchType
/*37658*/       /*Scope*/ 27|128,1/*155*/, /*->37815*/
/*37660*/         OPC_CheckChild2Type, MVT::v2f32,
/*37662*/         OPC_RecordChild3, // #2 = $rsrc
/*37663*/         OPC_CheckChild3Type, MVT::v8i32,
/*37665*/         OPC_RecordChild4, // #3 = $sampler
/*37666*/         OPC_RecordChild5, // #4 = $dmask
/*37667*/         OPC_RecordChild6, // #5 = $unorm
/*37668*/         OPC_RecordChild7, // #6 = $glc
/*37669*/         OPC_MoveChild, 8,
/*37671*/         OPC_RecordNode, // #7 = $slc
/*37672*/         OPC_MoveParent,
/*37673*/         OPC_MoveChild, 9,
/*37675*/         OPC_RecordNode, // #8 = $lwe
/*37676*/         OPC_MoveParent,
/*37677*/         OPC_MoveChild, 10,
/*37679*/         OPC_RecordNode, // #9 = $da
/*37680*/         OPC_MoveParent,
/*37681*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37726
/*37684*/           OPC_EmitMergeInputChains1_0,
/*37685*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37688*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37691*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37694*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37697*/           OPC_EmitInteger, MVT::i1, 0, 
/*37700*/           OPC_EmitInteger, MVT::i1, 0, 
/*37703*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37706*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37709*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 481:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37726*/         /*SwitchType*/ 42, MVT::v2f32,// ->37770
/*37728*/           OPC_EmitMergeInputChains1_0,
/*37729*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37732*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37735*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37738*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37741*/           OPC_EmitInteger, MVT::i1, 0, 
/*37744*/           OPC_EmitInteger, MVT::i1, 0, 
/*37747*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37750*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37753*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 481:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37770*/         /*SwitchType*/ 42, MVT::v4f32,// ->37814
/*37772*/           OPC_EmitMergeInputChains1_0,
/*37773*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37776*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37779*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37782*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37785*/           OPC_EmitInteger, MVT::i1, 0, 
/*37788*/           OPC_EmitInteger, MVT::i1, 0, 
/*37791*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37794*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37797*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 481:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37814*/         0, // EndSwitchType
/*37815*/       /*Scope*/ 27|128,1/*155*/, /*->37972*/
/*37817*/         OPC_CheckChild2Type, MVT::v4f32,
/*37819*/         OPC_RecordChild3, // #2 = $rsrc
/*37820*/         OPC_CheckChild3Type, MVT::v8i32,
/*37822*/         OPC_RecordChild4, // #3 = $sampler
/*37823*/         OPC_RecordChild5, // #4 = $dmask
/*37824*/         OPC_RecordChild6, // #5 = $unorm
/*37825*/         OPC_RecordChild7, // #6 = $glc
/*37826*/         OPC_MoveChild, 8,
/*37828*/         OPC_RecordNode, // #7 = $slc
/*37829*/         OPC_MoveParent,
/*37830*/         OPC_MoveChild, 9,
/*37832*/         OPC_RecordNode, // #8 = $lwe
/*37833*/         OPC_MoveParent,
/*37834*/         OPC_MoveChild, 10,
/*37836*/         OPC_RecordNode, // #9 = $da
/*37837*/         OPC_MoveParent,
/*37838*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37883
/*37841*/           OPC_EmitMergeInputChains1_0,
/*37842*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37845*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37848*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37851*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37854*/           OPC_EmitInteger, MVT::i1, 0, 
/*37857*/           OPC_EmitInteger, MVT::i1, 0, 
/*37860*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37863*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37866*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 481:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37883*/         /*SwitchType*/ 42, MVT::v2f32,// ->37927
/*37885*/           OPC_EmitMergeInputChains1_0,
/*37886*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37889*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37892*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37895*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37898*/           OPC_EmitInteger, MVT::i1, 0, 
/*37901*/           OPC_EmitInteger, MVT::i1, 0, 
/*37904*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37907*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37910*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 481:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37927*/         /*SwitchType*/ 42, MVT::v4f32,// ->37971
/*37929*/           OPC_EmitMergeInputChains1_0,
/*37930*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37933*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37936*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37939*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37942*/           OPC_EmitInteger, MVT::i1, 0, 
/*37945*/           OPC_EmitInteger, MVT::i1, 0, 
/*37948*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37951*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37954*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 481:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37971*/         0, // EndSwitchType
/*37972*/       /*Scope*/ 27|128,1/*155*/, /*->38129*/
/*37974*/         OPC_CheckChild2Type, MVT::v8f32,
/*37976*/         OPC_RecordChild3, // #2 = $rsrc
/*37977*/         OPC_CheckChild3Type, MVT::v8i32,
/*37979*/         OPC_RecordChild4, // #3 = $sampler
/*37980*/         OPC_RecordChild5, // #4 = $dmask
/*37981*/         OPC_RecordChild6, // #5 = $unorm
/*37982*/         OPC_RecordChild7, // #6 = $glc
/*37983*/         OPC_MoveChild, 8,
/*37985*/         OPC_RecordNode, // #7 = $slc
/*37986*/         OPC_MoveParent,
/*37987*/         OPC_MoveChild, 9,
/*37989*/         OPC_RecordNode, // #8 = $lwe
/*37990*/         OPC_MoveParent,
/*37991*/         OPC_MoveChild, 10,
/*37993*/         OPC_RecordNode, // #9 = $da
/*37994*/         OPC_MoveParent,
/*37995*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38040
/*37998*/           OPC_EmitMergeInputChains1_0,
/*37999*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38002*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38005*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38008*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38011*/           OPC_EmitInteger, MVT::i1, 0, 
/*38014*/           OPC_EmitInteger, MVT::i1, 0, 
/*38017*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38020*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38023*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 481:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38040*/         /*SwitchType*/ 42, MVT::v2f32,// ->38084
/*38042*/           OPC_EmitMergeInputChains1_0,
/*38043*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38046*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38049*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38052*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38055*/           OPC_EmitInteger, MVT::i1, 0, 
/*38058*/           OPC_EmitInteger, MVT::i1, 0, 
/*38061*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38064*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38067*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 481:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38084*/         /*SwitchType*/ 42, MVT::v4f32,// ->38128
/*38086*/           OPC_EmitMergeInputChains1_0,
/*38087*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38090*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38093*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38096*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38099*/           OPC_EmitInteger, MVT::i1, 0, 
/*38102*/           OPC_EmitInteger, MVT::i1, 0, 
/*38105*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38108*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38111*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 481:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38128*/         0, // EndSwitchType
/*38129*/       /*Scope*/ 27|128,1/*155*/, /*->38286*/
/*38131*/         OPC_CheckChild2Type, MVT::v16f32,
/*38133*/         OPC_RecordChild3, // #2 = $rsrc
/*38134*/         OPC_CheckChild3Type, MVT::v8i32,
/*38136*/         OPC_RecordChild4, // #3 = $sampler
/*38137*/         OPC_RecordChild5, // #4 = $dmask
/*38138*/         OPC_RecordChild6, // #5 = $unorm
/*38139*/         OPC_RecordChild7, // #6 = $glc
/*38140*/         OPC_MoveChild, 8,
/*38142*/         OPC_RecordNode, // #7 = $slc
/*38143*/         OPC_MoveParent,
/*38144*/         OPC_MoveChild, 9,
/*38146*/         OPC_RecordNode, // #8 = $lwe
/*38147*/         OPC_MoveParent,
/*38148*/         OPC_MoveChild, 10,
/*38150*/         OPC_RecordNode, // #9 = $da
/*38151*/         OPC_MoveParent,
/*38152*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38197
/*38155*/           OPC_EmitMergeInputChains1_0,
/*38156*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38159*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38162*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38165*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38168*/           OPC_EmitInteger, MVT::i1, 0, 
/*38171*/           OPC_EmitInteger, MVT::i1, 0, 
/*38174*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38177*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38180*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 481:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38197*/         /*SwitchType*/ 42, MVT::v2f32,// ->38241
/*38199*/           OPC_EmitMergeInputChains1_0,
/*38200*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38203*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38206*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38209*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38212*/           OPC_EmitInteger, MVT::i1, 0, 
/*38215*/           OPC_EmitInteger, MVT::i1, 0, 
/*38218*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38221*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38224*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 481:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38241*/         /*SwitchType*/ 42, MVT::v4f32,// ->38285
/*38243*/           OPC_EmitMergeInputChains1_0,
/*38244*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38247*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38250*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38253*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38256*/           OPC_EmitInteger, MVT::i1, 0, 
/*38259*/           OPC_EmitInteger, MVT::i1, 0, 
/*38262*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38265*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38268*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 481:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38285*/         0, // EndSwitchType
/*38286*/       0, /*End of Scope*/
/*38287*/     /*Scope*/ 23|128,6/*791*/, /*->39080*/
/*38289*/       OPC_CheckChild1Integer, 76|128,3/*460*/, 
/*38292*/       OPC_RecordChild2, // #1 = $addr
/*38293*/       OPC_Scope, 27|128,1/*155*/, /*->38451*/ // 5 children in Scope
/*38296*/         OPC_CheckChild2Type, MVT::f32,
/*38298*/         OPC_RecordChild3, // #2 = $rsrc
/*38299*/         OPC_CheckChild3Type, MVT::v8i32,
/*38301*/         OPC_RecordChild4, // #3 = $sampler
/*38302*/         OPC_RecordChild5, // #4 = $dmask
/*38303*/         OPC_RecordChild6, // #5 = $unorm
/*38304*/         OPC_RecordChild7, // #6 = $glc
/*38305*/         OPC_MoveChild, 8,
/*38307*/         OPC_RecordNode, // #7 = $slc
/*38308*/         OPC_MoveParent,
/*38309*/         OPC_MoveChild, 9,
/*38311*/         OPC_RecordNode, // #8 = $lwe
/*38312*/         OPC_MoveParent,
/*38313*/         OPC_MoveChild, 10,
/*38315*/         OPC_RecordNode, // #9 = $da
/*38316*/         OPC_MoveParent,
/*38317*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38362
/*38320*/           OPC_EmitMergeInputChains1_0,
/*38321*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38324*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38327*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38330*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38333*/           OPC_EmitInteger, MVT::i1, 0, 
/*38336*/           OPC_EmitInteger, MVT::i1, 0, 
/*38339*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38342*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38345*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38362*/         /*SwitchType*/ 42, MVT::v2f32,// ->38406
/*38364*/           OPC_EmitMergeInputChains1_0,
/*38365*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38368*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38371*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38374*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38377*/           OPC_EmitInteger, MVT::i1, 0, 
/*38380*/           OPC_EmitInteger, MVT::i1, 0, 
/*38383*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38386*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38389*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38406*/         /*SwitchType*/ 42, MVT::v4f32,// ->38450
/*38408*/           OPC_EmitMergeInputChains1_0,
/*38409*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38412*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38415*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38418*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38421*/           OPC_EmitInteger, MVT::i1, 0, 
/*38424*/           OPC_EmitInteger, MVT::i1, 0, 
/*38427*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38430*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38433*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38450*/         0, // EndSwitchType
/*38451*/       /*Scope*/ 27|128,1/*155*/, /*->38608*/
/*38453*/         OPC_CheckChild2Type, MVT::v2f32,
/*38455*/         OPC_RecordChild3, // #2 = $rsrc
/*38456*/         OPC_CheckChild3Type, MVT::v8i32,
/*38458*/         OPC_RecordChild4, // #3 = $sampler
/*38459*/         OPC_RecordChild5, // #4 = $dmask
/*38460*/         OPC_RecordChild6, // #5 = $unorm
/*38461*/         OPC_RecordChild7, // #6 = $glc
/*38462*/         OPC_MoveChild, 8,
/*38464*/         OPC_RecordNode, // #7 = $slc
/*38465*/         OPC_MoveParent,
/*38466*/         OPC_MoveChild, 9,
/*38468*/         OPC_RecordNode, // #8 = $lwe
/*38469*/         OPC_MoveParent,
/*38470*/         OPC_MoveChild, 10,
/*38472*/         OPC_RecordNode, // #9 = $da
/*38473*/         OPC_MoveParent,
/*38474*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38519
/*38477*/           OPC_EmitMergeInputChains1_0,
/*38478*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38481*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38484*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38487*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38490*/           OPC_EmitInteger, MVT::i1, 0, 
/*38493*/           OPC_EmitInteger, MVT::i1, 0, 
/*38496*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38499*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38502*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38519*/         /*SwitchType*/ 42, MVT::v2f32,// ->38563
/*38521*/           OPC_EmitMergeInputChains1_0,
/*38522*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38525*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38528*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38531*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38534*/           OPC_EmitInteger, MVT::i1, 0, 
/*38537*/           OPC_EmitInteger, MVT::i1, 0, 
/*38540*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38543*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38546*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38563*/         /*SwitchType*/ 42, MVT::v4f32,// ->38607
/*38565*/           OPC_EmitMergeInputChains1_0,
/*38566*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38569*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38572*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38575*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38578*/           OPC_EmitInteger, MVT::i1, 0, 
/*38581*/           OPC_EmitInteger, MVT::i1, 0, 
/*38584*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38587*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38590*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38607*/         0, // EndSwitchType
/*38608*/       /*Scope*/ 27|128,1/*155*/, /*->38765*/
/*38610*/         OPC_CheckChild2Type, MVT::v4f32,
/*38612*/         OPC_RecordChild3, // #2 = $rsrc
/*38613*/         OPC_CheckChild3Type, MVT::v8i32,
/*38615*/         OPC_RecordChild4, // #3 = $sampler
/*38616*/         OPC_RecordChild5, // #4 = $dmask
/*38617*/         OPC_RecordChild6, // #5 = $unorm
/*38618*/         OPC_RecordChild7, // #6 = $glc
/*38619*/         OPC_MoveChild, 8,
/*38621*/         OPC_RecordNode, // #7 = $slc
/*38622*/         OPC_MoveParent,
/*38623*/         OPC_MoveChild, 9,
/*38625*/         OPC_RecordNode, // #8 = $lwe
/*38626*/         OPC_MoveParent,
/*38627*/         OPC_MoveChild, 10,
/*38629*/         OPC_RecordNode, // #9 = $da
/*38630*/         OPC_MoveParent,
/*38631*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38676
/*38634*/           OPC_EmitMergeInputChains1_0,
/*38635*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38638*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38641*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38644*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38647*/           OPC_EmitInteger, MVT::i1, 0, 
/*38650*/           OPC_EmitInteger, MVT::i1, 0, 
/*38653*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38656*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38659*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38676*/         /*SwitchType*/ 42, MVT::v2f32,// ->38720
/*38678*/           OPC_EmitMergeInputChains1_0,
/*38679*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38682*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38685*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38688*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38691*/           OPC_EmitInteger, MVT::i1, 0, 
/*38694*/           OPC_EmitInteger, MVT::i1, 0, 
/*38697*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38700*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38703*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38720*/         /*SwitchType*/ 42, MVT::v4f32,// ->38764
/*38722*/           OPC_EmitMergeInputChains1_0,
/*38723*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38726*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38729*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38732*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38735*/           OPC_EmitInteger, MVT::i1, 0, 
/*38738*/           OPC_EmitInteger, MVT::i1, 0, 
/*38741*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38744*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38747*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38764*/         0, // EndSwitchType
/*38765*/       /*Scope*/ 27|128,1/*155*/, /*->38922*/
/*38767*/         OPC_CheckChild2Type, MVT::v8f32,
/*38769*/         OPC_RecordChild3, // #2 = $rsrc
/*38770*/         OPC_CheckChild3Type, MVT::v8i32,
/*38772*/         OPC_RecordChild4, // #3 = $sampler
/*38773*/         OPC_RecordChild5, // #4 = $dmask
/*38774*/         OPC_RecordChild6, // #5 = $unorm
/*38775*/         OPC_RecordChild7, // #6 = $glc
/*38776*/         OPC_MoveChild, 8,
/*38778*/         OPC_RecordNode, // #7 = $slc
/*38779*/         OPC_MoveParent,
/*38780*/         OPC_MoveChild, 9,
/*38782*/         OPC_RecordNode, // #8 = $lwe
/*38783*/         OPC_MoveParent,
/*38784*/         OPC_MoveChild, 10,
/*38786*/         OPC_RecordNode, // #9 = $da
/*38787*/         OPC_MoveParent,
/*38788*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38833
/*38791*/           OPC_EmitMergeInputChains1_0,
/*38792*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38795*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38798*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38801*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38804*/           OPC_EmitInteger, MVT::i1, 0, 
/*38807*/           OPC_EmitInteger, MVT::i1, 0, 
/*38810*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38813*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38816*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38833*/         /*SwitchType*/ 42, MVT::v2f32,// ->38877
/*38835*/           OPC_EmitMergeInputChains1_0,
/*38836*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38839*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38842*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38845*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38848*/           OPC_EmitInteger, MVT::i1, 0, 
/*38851*/           OPC_EmitInteger, MVT::i1, 0, 
/*38854*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38857*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38860*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38877*/         /*SwitchType*/ 42, MVT::v4f32,// ->38921
/*38879*/           OPC_EmitMergeInputChains1_0,
/*38880*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38883*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38886*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38889*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38892*/           OPC_EmitInteger, MVT::i1, 0, 
/*38895*/           OPC_EmitInteger, MVT::i1, 0, 
/*38898*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38901*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38904*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38921*/         0, // EndSwitchType
/*38922*/       /*Scope*/ 27|128,1/*155*/, /*->39079*/
/*38924*/         OPC_CheckChild2Type, MVT::v16f32,
/*38926*/         OPC_RecordChild3, // #2 = $rsrc
/*38927*/         OPC_CheckChild3Type, MVT::v8i32,
/*38929*/         OPC_RecordChild4, // #3 = $sampler
/*38930*/         OPC_RecordChild5, // #4 = $dmask
/*38931*/         OPC_RecordChild6, // #5 = $unorm
/*38932*/         OPC_RecordChild7, // #6 = $glc
/*38933*/         OPC_MoveChild, 8,
/*38935*/         OPC_RecordNode, // #7 = $slc
/*38936*/         OPC_MoveParent,
/*38937*/         OPC_MoveChild, 9,
/*38939*/         OPC_RecordNode, // #8 = $lwe
/*38940*/         OPC_MoveParent,
/*38941*/         OPC_MoveChild, 10,
/*38943*/         OPC_RecordNode, // #9 = $da
/*38944*/         OPC_MoveParent,
/*38945*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38990
/*38948*/           OPC_EmitMergeInputChains1_0,
/*38949*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38952*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38955*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38958*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38961*/           OPC_EmitInteger, MVT::i1, 0, 
/*38964*/           OPC_EmitInteger, MVT::i1, 0, 
/*38967*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38970*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38973*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38990*/         /*SwitchType*/ 42, MVT::v2f32,// ->39034
/*38992*/           OPC_EmitMergeInputChains1_0,
/*38993*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38996*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38999*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39002*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39005*/           OPC_EmitInteger, MVT::i1, 0, 
/*39008*/           OPC_EmitInteger, MVT::i1, 0, 
/*39011*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39014*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39017*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39034*/         /*SwitchType*/ 42, MVT::v4f32,// ->39078
/*39036*/           OPC_EmitMergeInputChains1_0,
/*39037*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39040*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39043*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39046*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39049*/           OPC_EmitInteger, MVT::i1, 0, 
/*39052*/           OPC_EmitInteger, MVT::i1, 0, 
/*39055*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39058*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39061*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39078*/         0, // EndSwitchType
/*39079*/       0, /*End of Scope*/
/*39080*/     /*Scope*/ 23|128,6/*791*/, /*->39873*/
/*39082*/       OPC_CheckChild1Integer, 85|128,3/*469*/, 
/*39085*/       OPC_RecordChild2, // #1 = $addr
/*39086*/       OPC_Scope, 27|128,1/*155*/, /*->39244*/ // 5 children in Scope
/*39089*/         OPC_CheckChild2Type, MVT::f32,
/*39091*/         OPC_RecordChild3, // #2 = $rsrc
/*39092*/         OPC_CheckChild3Type, MVT::v8i32,
/*39094*/         OPC_RecordChild4, // #3 = $sampler
/*39095*/         OPC_RecordChild5, // #4 = $dmask
/*39096*/         OPC_RecordChild6, // #5 = $unorm
/*39097*/         OPC_RecordChild7, // #6 = $glc
/*39098*/         OPC_MoveChild, 8,
/*39100*/         OPC_RecordNode, // #7 = $slc
/*39101*/         OPC_MoveParent,
/*39102*/         OPC_MoveChild, 9,
/*39104*/         OPC_RecordNode, // #8 = $lwe
/*39105*/         OPC_MoveParent,
/*39106*/         OPC_MoveChild, 10,
/*39108*/         OPC_RecordNode, // #9 = $da
/*39109*/         OPC_MoveParent,
/*39110*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39155
/*39113*/           OPC_EmitMergeInputChains1_0,
/*39114*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39117*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39120*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39123*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39126*/           OPC_EmitInteger, MVT::i1, 0, 
/*39129*/           OPC_EmitInteger, MVT::i1, 0, 
/*39132*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39135*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39138*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 469:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39155*/         /*SwitchType*/ 42, MVT::v2f32,// ->39199
/*39157*/           OPC_EmitMergeInputChains1_0,
/*39158*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39161*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39164*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39167*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39170*/           OPC_EmitInteger, MVT::i1, 0, 
/*39173*/           OPC_EmitInteger, MVT::i1, 0, 
/*39176*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39179*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39182*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 469:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39199*/         /*SwitchType*/ 42, MVT::v4f32,// ->39243
/*39201*/           OPC_EmitMergeInputChains1_0,
/*39202*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39205*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39208*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39211*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39214*/           OPC_EmitInteger, MVT::i1, 0, 
/*39217*/           OPC_EmitInteger, MVT::i1, 0, 
/*39220*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39223*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39226*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 469:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39243*/         0, // EndSwitchType
/*39244*/       /*Scope*/ 27|128,1/*155*/, /*->39401*/
/*39246*/         OPC_CheckChild2Type, MVT::v2f32,
/*39248*/         OPC_RecordChild3, // #2 = $rsrc
/*39249*/         OPC_CheckChild3Type, MVT::v8i32,
/*39251*/         OPC_RecordChild4, // #3 = $sampler
/*39252*/         OPC_RecordChild5, // #4 = $dmask
/*39253*/         OPC_RecordChild6, // #5 = $unorm
/*39254*/         OPC_RecordChild7, // #6 = $glc
/*39255*/         OPC_MoveChild, 8,
/*39257*/         OPC_RecordNode, // #7 = $slc
/*39258*/         OPC_MoveParent,
/*39259*/         OPC_MoveChild, 9,
/*39261*/         OPC_RecordNode, // #8 = $lwe
/*39262*/         OPC_MoveParent,
/*39263*/         OPC_MoveChild, 10,
/*39265*/         OPC_RecordNode, // #9 = $da
/*39266*/         OPC_MoveParent,
/*39267*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39312
/*39270*/           OPC_EmitMergeInputChains1_0,
/*39271*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39274*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39277*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39280*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39283*/           OPC_EmitInteger, MVT::i1, 0, 
/*39286*/           OPC_EmitInteger, MVT::i1, 0, 
/*39289*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39292*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39295*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 469:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39312*/         /*SwitchType*/ 42, MVT::v2f32,// ->39356
/*39314*/           OPC_EmitMergeInputChains1_0,
/*39315*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39318*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39321*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39324*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39327*/           OPC_EmitInteger, MVT::i1, 0, 
/*39330*/           OPC_EmitInteger, MVT::i1, 0, 
/*39333*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39336*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39339*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 469:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39356*/         /*SwitchType*/ 42, MVT::v4f32,// ->39400
/*39358*/           OPC_EmitMergeInputChains1_0,
/*39359*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39362*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39365*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39368*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39371*/           OPC_EmitInteger, MVT::i1, 0, 
/*39374*/           OPC_EmitInteger, MVT::i1, 0, 
/*39377*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39380*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39383*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 469:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39400*/         0, // EndSwitchType
/*39401*/       /*Scope*/ 27|128,1/*155*/, /*->39558*/
/*39403*/         OPC_CheckChild2Type, MVT::v4f32,
/*39405*/         OPC_RecordChild3, // #2 = $rsrc
/*39406*/         OPC_CheckChild3Type, MVT::v8i32,
/*39408*/         OPC_RecordChild4, // #3 = $sampler
/*39409*/         OPC_RecordChild5, // #4 = $dmask
/*39410*/         OPC_RecordChild6, // #5 = $unorm
/*39411*/         OPC_RecordChild7, // #6 = $glc
/*39412*/         OPC_MoveChild, 8,
/*39414*/         OPC_RecordNode, // #7 = $slc
/*39415*/         OPC_MoveParent,
/*39416*/         OPC_MoveChild, 9,
/*39418*/         OPC_RecordNode, // #8 = $lwe
/*39419*/         OPC_MoveParent,
/*39420*/         OPC_MoveChild, 10,
/*39422*/         OPC_RecordNode, // #9 = $da
/*39423*/         OPC_MoveParent,
/*39424*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39469
/*39427*/           OPC_EmitMergeInputChains1_0,
/*39428*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39431*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39434*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39437*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39440*/           OPC_EmitInteger, MVT::i1, 0, 
/*39443*/           OPC_EmitInteger, MVT::i1, 0, 
/*39446*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39449*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39452*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 469:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39469*/         /*SwitchType*/ 42, MVT::v2f32,// ->39513
/*39471*/           OPC_EmitMergeInputChains1_0,
/*39472*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39475*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39478*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39481*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39484*/           OPC_EmitInteger, MVT::i1, 0, 
/*39487*/           OPC_EmitInteger, MVT::i1, 0, 
/*39490*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39493*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39496*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 469:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39513*/         /*SwitchType*/ 42, MVT::v4f32,// ->39557
/*39515*/           OPC_EmitMergeInputChains1_0,
/*39516*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39519*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39522*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39525*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39528*/           OPC_EmitInteger, MVT::i1, 0, 
/*39531*/           OPC_EmitInteger, MVT::i1, 0, 
/*39534*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39537*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39540*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 469:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39557*/         0, // EndSwitchType
/*39558*/       /*Scope*/ 27|128,1/*155*/, /*->39715*/
/*39560*/         OPC_CheckChild2Type, MVT::v8f32,
/*39562*/         OPC_RecordChild3, // #2 = $rsrc
/*39563*/         OPC_CheckChild3Type, MVT::v8i32,
/*39565*/         OPC_RecordChild4, // #3 = $sampler
/*39566*/         OPC_RecordChild5, // #4 = $dmask
/*39567*/         OPC_RecordChild6, // #5 = $unorm
/*39568*/         OPC_RecordChild7, // #6 = $glc
/*39569*/         OPC_MoveChild, 8,
/*39571*/         OPC_RecordNode, // #7 = $slc
/*39572*/         OPC_MoveParent,
/*39573*/         OPC_MoveChild, 9,
/*39575*/         OPC_RecordNode, // #8 = $lwe
/*39576*/         OPC_MoveParent,
/*39577*/         OPC_MoveChild, 10,
/*39579*/         OPC_RecordNode, // #9 = $da
/*39580*/         OPC_MoveParent,
/*39581*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39626
/*39584*/           OPC_EmitMergeInputChains1_0,
/*39585*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39588*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39591*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39594*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39597*/           OPC_EmitInteger, MVT::i1, 0, 
/*39600*/           OPC_EmitInteger, MVT::i1, 0, 
/*39603*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39606*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39609*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 469:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39626*/         /*SwitchType*/ 42, MVT::v2f32,// ->39670
/*39628*/           OPC_EmitMergeInputChains1_0,
/*39629*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39632*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39635*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39638*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39641*/           OPC_EmitInteger, MVT::i1, 0, 
/*39644*/           OPC_EmitInteger, MVT::i1, 0, 
/*39647*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39650*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39653*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 469:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39670*/         /*SwitchType*/ 42, MVT::v4f32,// ->39714
/*39672*/           OPC_EmitMergeInputChains1_0,
/*39673*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39676*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39679*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39682*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39685*/           OPC_EmitInteger, MVT::i1, 0, 
/*39688*/           OPC_EmitInteger, MVT::i1, 0, 
/*39691*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39694*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39697*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 469:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39714*/         0, // EndSwitchType
/*39715*/       /*Scope*/ 27|128,1/*155*/, /*->39872*/
/*39717*/         OPC_CheckChild2Type, MVT::v16f32,
/*39719*/         OPC_RecordChild3, // #2 = $rsrc
/*39720*/         OPC_CheckChild3Type, MVT::v8i32,
/*39722*/         OPC_RecordChild4, // #3 = $sampler
/*39723*/         OPC_RecordChild5, // #4 = $dmask
/*39724*/         OPC_RecordChild6, // #5 = $unorm
/*39725*/         OPC_RecordChild7, // #6 = $glc
/*39726*/         OPC_MoveChild, 8,
/*39728*/         OPC_RecordNode, // #7 = $slc
/*39729*/         OPC_MoveParent,
/*39730*/         OPC_MoveChild, 9,
/*39732*/         OPC_RecordNode, // #8 = $lwe
/*39733*/         OPC_MoveParent,
/*39734*/         OPC_MoveChild, 10,
/*39736*/         OPC_RecordNode, // #9 = $da
/*39737*/         OPC_MoveParent,
/*39738*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39783
/*39741*/           OPC_EmitMergeInputChains1_0,
/*39742*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39745*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39748*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39751*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39754*/           OPC_EmitInteger, MVT::i1, 0, 
/*39757*/           OPC_EmitInteger, MVT::i1, 0, 
/*39760*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39763*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39766*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 469:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39783*/         /*SwitchType*/ 42, MVT::v2f32,// ->39827
/*39785*/           OPC_EmitMergeInputChains1_0,
/*39786*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39789*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39792*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39795*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39798*/           OPC_EmitInteger, MVT::i1, 0, 
/*39801*/           OPC_EmitInteger, MVT::i1, 0, 
/*39804*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39807*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39810*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 469:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39827*/         /*SwitchType*/ 42, MVT::v4f32,// ->39871
/*39829*/           OPC_EmitMergeInputChains1_0,
/*39830*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39833*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39836*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39839*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39842*/           OPC_EmitInteger, MVT::i1, 0, 
/*39845*/           OPC_EmitInteger, MVT::i1, 0, 
/*39848*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39851*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39854*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 469:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39871*/         0, // EndSwitchType
/*39872*/       0, /*End of Scope*/
/*39873*/     /*Scope*/ 23|128,6/*791*/, /*->40666*/
/*39875*/       OPC_CheckChild1Integer, 87|128,3/*471*/, 
/*39878*/       OPC_RecordChild2, // #1 = $addr
/*39879*/       OPC_Scope, 27|128,1/*155*/, /*->40037*/ // 5 children in Scope
/*39882*/         OPC_CheckChild2Type, MVT::f32,
/*39884*/         OPC_RecordChild3, // #2 = $rsrc
/*39885*/         OPC_CheckChild3Type, MVT::v8i32,
/*39887*/         OPC_RecordChild4, // #3 = $sampler
/*39888*/         OPC_RecordChild5, // #4 = $dmask
/*39889*/         OPC_RecordChild6, // #5 = $unorm
/*39890*/         OPC_RecordChild7, // #6 = $glc
/*39891*/         OPC_MoveChild, 8,
/*39893*/         OPC_RecordNode, // #7 = $slc
/*39894*/         OPC_MoveParent,
/*39895*/         OPC_MoveChild, 9,
/*39897*/         OPC_RecordNode, // #8 = $lwe
/*39898*/         OPC_MoveParent,
/*39899*/         OPC_MoveChild, 10,
/*39901*/         OPC_RecordNode, // #9 = $da
/*39902*/         OPC_MoveParent,
/*39903*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39948
/*39906*/           OPC_EmitMergeInputChains1_0,
/*39907*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39910*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39913*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39916*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39919*/           OPC_EmitInteger, MVT::i1, 0, 
/*39922*/           OPC_EmitInteger, MVT::i1, 0, 
/*39925*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39928*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39931*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 471:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39948*/         /*SwitchType*/ 42, MVT::v2f32,// ->39992
/*39950*/           OPC_EmitMergeInputChains1_0,
/*39951*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39954*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39957*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39960*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39963*/           OPC_EmitInteger, MVT::i1, 0, 
/*39966*/           OPC_EmitInteger, MVT::i1, 0, 
/*39969*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39972*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39975*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 471:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39992*/         /*SwitchType*/ 42, MVT::v4f32,// ->40036
/*39994*/           OPC_EmitMergeInputChains1_0,
/*39995*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39998*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40001*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40004*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40007*/           OPC_EmitInteger, MVT::i1, 0, 
/*40010*/           OPC_EmitInteger, MVT::i1, 0, 
/*40013*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40016*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40019*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 471:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40036*/         0, // EndSwitchType
/*40037*/       /*Scope*/ 27|128,1/*155*/, /*->40194*/
/*40039*/         OPC_CheckChild2Type, MVT::v2f32,
/*40041*/         OPC_RecordChild3, // #2 = $rsrc
/*40042*/         OPC_CheckChild3Type, MVT::v8i32,
/*40044*/         OPC_RecordChild4, // #3 = $sampler
/*40045*/         OPC_RecordChild5, // #4 = $dmask
/*40046*/         OPC_RecordChild6, // #5 = $unorm
/*40047*/         OPC_RecordChild7, // #6 = $glc
/*40048*/         OPC_MoveChild, 8,
/*40050*/         OPC_RecordNode, // #7 = $slc
/*40051*/         OPC_MoveParent,
/*40052*/         OPC_MoveChild, 9,
/*40054*/         OPC_RecordNode, // #8 = $lwe
/*40055*/         OPC_MoveParent,
/*40056*/         OPC_MoveChild, 10,
/*40058*/         OPC_RecordNode, // #9 = $da
/*40059*/         OPC_MoveParent,
/*40060*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40105
/*40063*/           OPC_EmitMergeInputChains1_0,
/*40064*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40067*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40070*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40073*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40076*/           OPC_EmitInteger, MVT::i1, 0, 
/*40079*/           OPC_EmitInteger, MVT::i1, 0, 
/*40082*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40085*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40088*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 471:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40105*/         /*SwitchType*/ 42, MVT::v2f32,// ->40149
/*40107*/           OPC_EmitMergeInputChains1_0,
/*40108*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40111*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40114*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40117*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40120*/           OPC_EmitInteger, MVT::i1, 0, 
/*40123*/           OPC_EmitInteger, MVT::i1, 0, 
/*40126*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40129*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40132*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 471:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40149*/         /*SwitchType*/ 42, MVT::v4f32,// ->40193
/*40151*/           OPC_EmitMergeInputChains1_0,
/*40152*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40155*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40158*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40161*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40164*/           OPC_EmitInteger, MVT::i1, 0, 
/*40167*/           OPC_EmitInteger, MVT::i1, 0, 
/*40170*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40173*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40176*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 471:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40193*/         0, // EndSwitchType
/*40194*/       /*Scope*/ 27|128,1/*155*/, /*->40351*/
/*40196*/         OPC_CheckChild2Type, MVT::v4f32,
/*40198*/         OPC_RecordChild3, // #2 = $rsrc
/*40199*/         OPC_CheckChild3Type, MVT::v8i32,
/*40201*/         OPC_RecordChild4, // #3 = $sampler
/*40202*/         OPC_RecordChild5, // #4 = $dmask
/*40203*/         OPC_RecordChild6, // #5 = $unorm
/*40204*/         OPC_RecordChild7, // #6 = $glc
/*40205*/         OPC_MoveChild, 8,
/*40207*/         OPC_RecordNode, // #7 = $slc
/*40208*/         OPC_MoveParent,
/*40209*/         OPC_MoveChild, 9,
/*40211*/         OPC_RecordNode, // #8 = $lwe
/*40212*/         OPC_MoveParent,
/*40213*/         OPC_MoveChild, 10,
/*40215*/         OPC_RecordNode, // #9 = $da
/*40216*/         OPC_MoveParent,
/*40217*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40262
/*40220*/           OPC_EmitMergeInputChains1_0,
/*40221*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40224*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40227*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40230*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40233*/           OPC_EmitInteger, MVT::i1, 0, 
/*40236*/           OPC_EmitInteger, MVT::i1, 0, 
/*40239*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40242*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40245*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 471:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40262*/         /*SwitchType*/ 42, MVT::v2f32,// ->40306
/*40264*/           OPC_EmitMergeInputChains1_0,
/*40265*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40268*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40271*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40274*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40277*/           OPC_EmitInteger, MVT::i1, 0, 
/*40280*/           OPC_EmitInteger, MVT::i1, 0, 
/*40283*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40286*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40289*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 471:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40306*/         /*SwitchType*/ 42, MVT::v4f32,// ->40350
/*40308*/           OPC_EmitMergeInputChains1_0,
/*40309*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40312*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40315*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40318*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40321*/           OPC_EmitInteger, MVT::i1, 0, 
/*40324*/           OPC_EmitInteger, MVT::i1, 0, 
/*40327*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40330*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40333*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 471:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40350*/         0, // EndSwitchType
/*40351*/       /*Scope*/ 27|128,1/*155*/, /*->40508*/
/*40353*/         OPC_CheckChild2Type, MVT::v8f32,
/*40355*/         OPC_RecordChild3, // #2 = $rsrc
/*40356*/         OPC_CheckChild3Type, MVT::v8i32,
/*40358*/         OPC_RecordChild4, // #3 = $sampler
/*40359*/         OPC_RecordChild5, // #4 = $dmask
/*40360*/         OPC_RecordChild6, // #5 = $unorm
/*40361*/         OPC_RecordChild7, // #6 = $glc
/*40362*/         OPC_MoveChild, 8,
/*40364*/         OPC_RecordNode, // #7 = $slc
/*40365*/         OPC_MoveParent,
/*40366*/         OPC_MoveChild, 9,
/*40368*/         OPC_RecordNode, // #8 = $lwe
/*40369*/         OPC_MoveParent,
/*40370*/         OPC_MoveChild, 10,
/*40372*/         OPC_RecordNode, // #9 = $da
/*40373*/         OPC_MoveParent,
/*40374*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40419
/*40377*/           OPC_EmitMergeInputChains1_0,
/*40378*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40381*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40384*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40387*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40390*/           OPC_EmitInteger, MVT::i1, 0, 
/*40393*/           OPC_EmitInteger, MVT::i1, 0, 
/*40396*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40399*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40402*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 471:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40419*/         /*SwitchType*/ 42, MVT::v2f32,// ->40463
/*40421*/           OPC_EmitMergeInputChains1_0,
/*40422*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40425*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40428*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40431*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40434*/           OPC_EmitInteger, MVT::i1, 0, 
/*40437*/           OPC_EmitInteger, MVT::i1, 0, 
/*40440*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40443*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40446*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 471:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40463*/         /*SwitchType*/ 42, MVT::v4f32,// ->40507
/*40465*/           OPC_EmitMergeInputChains1_0,
/*40466*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40469*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40472*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40475*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40478*/           OPC_EmitInteger, MVT::i1, 0, 
/*40481*/           OPC_EmitInteger, MVT::i1, 0, 
/*40484*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40487*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40490*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 471:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40507*/         0, // EndSwitchType
/*40508*/       /*Scope*/ 27|128,1/*155*/, /*->40665*/
/*40510*/         OPC_CheckChild2Type, MVT::v16f32,
/*40512*/         OPC_RecordChild3, // #2 = $rsrc
/*40513*/         OPC_CheckChild3Type, MVT::v8i32,
/*40515*/         OPC_RecordChild4, // #3 = $sampler
/*40516*/         OPC_RecordChild5, // #4 = $dmask
/*40517*/         OPC_RecordChild6, // #5 = $unorm
/*40518*/         OPC_RecordChild7, // #6 = $glc
/*40519*/         OPC_MoveChild, 8,
/*40521*/         OPC_RecordNode, // #7 = $slc
/*40522*/         OPC_MoveParent,
/*40523*/         OPC_MoveChild, 9,
/*40525*/         OPC_RecordNode, // #8 = $lwe
/*40526*/         OPC_MoveParent,
/*40527*/         OPC_MoveChild, 10,
/*40529*/         OPC_RecordNode, // #9 = $da
/*40530*/         OPC_MoveParent,
/*40531*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40576
/*40534*/           OPC_EmitMergeInputChains1_0,
/*40535*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40538*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40541*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40544*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40547*/           OPC_EmitInteger, MVT::i1, 0, 
/*40550*/           OPC_EmitInteger, MVT::i1, 0, 
/*40553*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40556*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40559*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 471:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40576*/         /*SwitchType*/ 42, MVT::v2f32,// ->40620
/*40578*/           OPC_EmitMergeInputChains1_0,
/*40579*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40582*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40585*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40588*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40591*/           OPC_EmitInteger, MVT::i1, 0, 
/*40594*/           OPC_EmitInteger, MVT::i1, 0, 
/*40597*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40600*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40603*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 471:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40620*/         /*SwitchType*/ 42, MVT::v4f32,// ->40664
/*40622*/           OPC_EmitMergeInputChains1_0,
/*40623*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40626*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40629*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40632*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40635*/           OPC_EmitInteger, MVT::i1, 0, 
/*40638*/           OPC_EmitInteger, MVT::i1, 0, 
/*40641*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40644*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40647*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 471:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40664*/         0, // EndSwitchType
/*40665*/       0, /*End of Scope*/
/*40666*/     /*Scope*/ 23|128,6/*791*/, /*->41459*/
/*40668*/       OPC_CheckChild1Integer, 88|128,3/*472*/, 
/*40671*/       OPC_RecordChild2, // #1 = $addr
/*40672*/       OPC_Scope, 27|128,1/*155*/, /*->40830*/ // 5 children in Scope
/*40675*/         OPC_CheckChild2Type, MVT::f32,
/*40677*/         OPC_RecordChild3, // #2 = $rsrc
/*40678*/         OPC_CheckChild3Type, MVT::v8i32,
/*40680*/         OPC_RecordChild4, // #3 = $sampler
/*40681*/         OPC_RecordChild5, // #4 = $dmask
/*40682*/         OPC_RecordChild6, // #5 = $unorm
/*40683*/         OPC_RecordChild7, // #6 = $glc
/*40684*/         OPC_MoveChild, 8,
/*40686*/         OPC_RecordNode, // #7 = $slc
/*40687*/         OPC_MoveParent,
/*40688*/         OPC_MoveChild, 9,
/*40690*/         OPC_RecordNode, // #8 = $lwe
/*40691*/         OPC_MoveParent,
/*40692*/         OPC_MoveChild, 10,
/*40694*/         OPC_RecordNode, // #9 = $da
/*40695*/         OPC_MoveParent,
/*40696*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40741
/*40699*/           OPC_EmitMergeInputChains1_0,
/*40700*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40703*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40706*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40709*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40712*/           OPC_EmitInteger, MVT::i1, 0, 
/*40715*/           OPC_EmitInteger, MVT::i1, 0, 
/*40718*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40721*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40724*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 472:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40741*/         /*SwitchType*/ 42, MVT::v2f32,// ->40785
/*40743*/           OPC_EmitMergeInputChains1_0,
/*40744*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40747*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40750*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40753*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40756*/           OPC_EmitInteger, MVT::i1, 0, 
/*40759*/           OPC_EmitInteger, MVT::i1, 0, 
/*40762*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40765*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40768*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 472:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40785*/         /*SwitchType*/ 42, MVT::v4f32,// ->40829
/*40787*/           OPC_EmitMergeInputChains1_0,
/*40788*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40791*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40794*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40797*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40800*/           OPC_EmitInteger, MVT::i1, 0, 
/*40803*/           OPC_EmitInteger, MVT::i1, 0, 
/*40806*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40809*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40812*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 472:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40829*/         0, // EndSwitchType
/*40830*/       /*Scope*/ 27|128,1/*155*/, /*->40987*/
/*40832*/         OPC_CheckChild2Type, MVT::v2f32,
/*40834*/         OPC_RecordChild3, // #2 = $rsrc
/*40835*/         OPC_CheckChild3Type, MVT::v8i32,
/*40837*/         OPC_RecordChild4, // #3 = $sampler
/*40838*/         OPC_RecordChild5, // #4 = $dmask
/*40839*/         OPC_RecordChild6, // #5 = $unorm
/*40840*/         OPC_RecordChild7, // #6 = $glc
/*40841*/         OPC_MoveChild, 8,
/*40843*/         OPC_RecordNode, // #7 = $slc
/*40844*/         OPC_MoveParent,
/*40845*/         OPC_MoveChild, 9,
/*40847*/         OPC_RecordNode, // #8 = $lwe
/*40848*/         OPC_MoveParent,
/*40849*/         OPC_MoveChild, 10,
/*40851*/         OPC_RecordNode, // #9 = $da
/*40852*/         OPC_MoveParent,
/*40853*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40898
/*40856*/           OPC_EmitMergeInputChains1_0,
/*40857*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40860*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40863*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40866*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40869*/           OPC_EmitInteger, MVT::i1, 0, 
/*40872*/           OPC_EmitInteger, MVT::i1, 0, 
/*40875*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40878*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40881*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 472:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40898*/         /*SwitchType*/ 42, MVT::v2f32,// ->40942
/*40900*/           OPC_EmitMergeInputChains1_0,
/*40901*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40904*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40907*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40910*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40913*/           OPC_EmitInteger, MVT::i1, 0, 
/*40916*/           OPC_EmitInteger, MVT::i1, 0, 
/*40919*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40922*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40925*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 472:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40942*/         /*SwitchType*/ 42, MVT::v4f32,// ->40986
/*40944*/           OPC_EmitMergeInputChains1_0,
/*40945*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40948*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40951*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40954*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40957*/           OPC_EmitInteger, MVT::i1, 0, 
/*40960*/           OPC_EmitInteger, MVT::i1, 0, 
/*40963*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40966*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40969*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 472:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40986*/         0, // EndSwitchType
/*40987*/       /*Scope*/ 27|128,1/*155*/, /*->41144*/
/*40989*/         OPC_CheckChild2Type, MVT::v4f32,
/*40991*/         OPC_RecordChild3, // #2 = $rsrc
/*40992*/         OPC_CheckChild3Type, MVT::v8i32,
/*40994*/         OPC_RecordChild4, // #3 = $sampler
/*40995*/         OPC_RecordChild5, // #4 = $dmask
/*40996*/         OPC_RecordChild6, // #5 = $unorm
/*40997*/         OPC_RecordChild7, // #6 = $glc
/*40998*/         OPC_MoveChild, 8,
/*41000*/         OPC_RecordNode, // #7 = $slc
/*41001*/         OPC_MoveParent,
/*41002*/         OPC_MoveChild, 9,
/*41004*/         OPC_RecordNode, // #8 = $lwe
/*41005*/         OPC_MoveParent,
/*41006*/         OPC_MoveChild, 10,
/*41008*/         OPC_RecordNode, // #9 = $da
/*41009*/         OPC_MoveParent,
/*41010*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41055
/*41013*/           OPC_EmitMergeInputChains1_0,
/*41014*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41017*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41020*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41023*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41026*/           OPC_EmitInteger, MVT::i1, 0, 
/*41029*/           OPC_EmitInteger, MVT::i1, 0, 
/*41032*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41035*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41038*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 472:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41055*/         /*SwitchType*/ 42, MVT::v2f32,// ->41099
/*41057*/           OPC_EmitMergeInputChains1_0,
/*41058*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41061*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41064*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41067*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41070*/           OPC_EmitInteger, MVT::i1, 0, 
/*41073*/           OPC_EmitInteger, MVT::i1, 0, 
/*41076*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41079*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41082*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 472:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41099*/         /*SwitchType*/ 42, MVT::v4f32,// ->41143
/*41101*/           OPC_EmitMergeInputChains1_0,
/*41102*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41105*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41108*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41111*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41114*/           OPC_EmitInteger, MVT::i1, 0, 
/*41117*/           OPC_EmitInteger, MVT::i1, 0, 
/*41120*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41123*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41126*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 472:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41143*/         0, // EndSwitchType
/*41144*/       /*Scope*/ 27|128,1/*155*/, /*->41301*/
/*41146*/         OPC_CheckChild2Type, MVT::v8f32,
/*41148*/         OPC_RecordChild3, // #2 = $rsrc
/*41149*/         OPC_CheckChild3Type, MVT::v8i32,
/*41151*/         OPC_RecordChild4, // #3 = $sampler
/*41152*/         OPC_RecordChild5, // #4 = $dmask
/*41153*/         OPC_RecordChild6, // #5 = $unorm
/*41154*/         OPC_RecordChild7, // #6 = $glc
/*41155*/         OPC_MoveChild, 8,
/*41157*/         OPC_RecordNode, // #7 = $slc
/*41158*/         OPC_MoveParent,
/*41159*/         OPC_MoveChild, 9,
/*41161*/         OPC_RecordNode, // #8 = $lwe
/*41162*/         OPC_MoveParent,
/*41163*/         OPC_MoveChild, 10,
/*41165*/         OPC_RecordNode, // #9 = $da
/*41166*/         OPC_MoveParent,
/*41167*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41212
/*41170*/           OPC_EmitMergeInputChains1_0,
/*41171*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41174*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41177*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41180*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41183*/           OPC_EmitInteger, MVT::i1, 0, 
/*41186*/           OPC_EmitInteger, MVT::i1, 0, 
/*41189*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41192*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41195*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 472:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41212*/         /*SwitchType*/ 42, MVT::v2f32,// ->41256
/*41214*/           OPC_EmitMergeInputChains1_0,
/*41215*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41218*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41221*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41224*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41227*/           OPC_EmitInteger, MVT::i1, 0, 
/*41230*/           OPC_EmitInteger, MVT::i1, 0, 
/*41233*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41236*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41239*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 472:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41256*/         /*SwitchType*/ 42, MVT::v4f32,// ->41300
/*41258*/           OPC_EmitMergeInputChains1_0,
/*41259*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41262*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41265*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41268*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41271*/           OPC_EmitInteger, MVT::i1, 0, 
/*41274*/           OPC_EmitInteger, MVT::i1, 0, 
/*41277*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41280*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41283*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 472:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41300*/         0, // EndSwitchType
/*41301*/       /*Scope*/ 27|128,1/*155*/, /*->41458*/
/*41303*/         OPC_CheckChild2Type, MVT::v16f32,
/*41305*/         OPC_RecordChild3, // #2 = $rsrc
/*41306*/         OPC_CheckChild3Type, MVT::v8i32,
/*41308*/         OPC_RecordChild4, // #3 = $sampler
/*41309*/         OPC_RecordChild5, // #4 = $dmask
/*41310*/         OPC_RecordChild6, // #5 = $unorm
/*41311*/         OPC_RecordChild7, // #6 = $glc
/*41312*/         OPC_MoveChild, 8,
/*41314*/         OPC_RecordNode, // #7 = $slc
/*41315*/         OPC_MoveParent,
/*41316*/         OPC_MoveChild, 9,
/*41318*/         OPC_RecordNode, // #8 = $lwe
/*41319*/         OPC_MoveParent,
/*41320*/         OPC_MoveChild, 10,
/*41322*/         OPC_RecordNode, // #9 = $da
/*41323*/         OPC_MoveParent,
/*41324*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41369
/*41327*/           OPC_EmitMergeInputChains1_0,
/*41328*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41331*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41334*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41337*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41340*/           OPC_EmitInteger, MVT::i1, 0, 
/*41343*/           OPC_EmitInteger, MVT::i1, 0, 
/*41346*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41349*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41352*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 472:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41369*/         /*SwitchType*/ 42, MVT::v2f32,// ->41413
/*41371*/           OPC_EmitMergeInputChains1_0,
/*41372*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41375*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41378*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41381*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41384*/           OPC_EmitInteger, MVT::i1, 0, 
/*41387*/           OPC_EmitInteger, MVT::i1, 0, 
/*41390*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41393*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41396*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 472:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41413*/         /*SwitchType*/ 42, MVT::v4f32,// ->41457
/*41415*/           OPC_EmitMergeInputChains1_0,
/*41416*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41419*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41422*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41425*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41428*/           OPC_EmitInteger, MVT::i1, 0, 
/*41431*/           OPC_EmitInteger, MVT::i1, 0, 
/*41434*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41437*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41440*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 472:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41457*/         0, // EndSwitchType
/*41458*/       0, /*End of Scope*/
/*41459*/     /*Scope*/ 23|128,6/*791*/, /*->42252*/
/*41461*/       OPC_CheckChild1Integer, 91|128,3/*475*/, 
/*41464*/       OPC_RecordChild2, // #1 = $addr
/*41465*/       OPC_Scope, 27|128,1/*155*/, /*->41623*/ // 5 children in Scope
/*41468*/         OPC_CheckChild2Type, MVT::f32,
/*41470*/         OPC_RecordChild3, // #2 = $rsrc
/*41471*/         OPC_CheckChild3Type, MVT::v8i32,
/*41473*/         OPC_RecordChild4, // #3 = $sampler
/*41474*/         OPC_RecordChild5, // #4 = $dmask
/*41475*/         OPC_RecordChild6, // #5 = $unorm
/*41476*/         OPC_RecordChild7, // #6 = $glc
/*41477*/         OPC_MoveChild, 8,
/*41479*/         OPC_RecordNode, // #7 = $slc
/*41480*/         OPC_MoveParent,
/*41481*/         OPC_MoveChild, 9,
/*41483*/         OPC_RecordNode, // #8 = $lwe
/*41484*/         OPC_MoveParent,
/*41485*/         OPC_MoveChild, 10,
/*41487*/         OPC_RecordNode, // #9 = $da
/*41488*/         OPC_MoveParent,
/*41489*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41534
/*41492*/           OPC_EmitMergeInputChains1_0,
/*41493*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41496*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41499*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41502*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41505*/           OPC_EmitInteger, MVT::i1, 0, 
/*41508*/           OPC_EmitInteger, MVT::i1, 0, 
/*41511*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41514*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41517*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 475:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41534*/         /*SwitchType*/ 42, MVT::v2f32,// ->41578
/*41536*/           OPC_EmitMergeInputChains1_0,
/*41537*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41540*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41543*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41546*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41549*/           OPC_EmitInteger, MVT::i1, 0, 
/*41552*/           OPC_EmitInteger, MVT::i1, 0, 
/*41555*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41558*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41561*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 475:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41578*/         /*SwitchType*/ 42, MVT::v4f32,// ->41622
/*41580*/           OPC_EmitMergeInputChains1_0,
/*41581*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41584*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41587*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41590*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41593*/           OPC_EmitInteger, MVT::i1, 0, 
/*41596*/           OPC_EmitInteger, MVT::i1, 0, 
/*41599*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41602*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41605*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 475:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41622*/         0, // EndSwitchType
/*41623*/       /*Scope*/ 27|128,1/*155*/, /*->41780*/
/*41625*/         OPC_CheckChild2Type, MVT::v2f32,
/*41627*/         OPC_RecordChild3, // #2 = $rsrc
/*41628*/         OPC_CheckChild3Type, MVT::v8i32,
/*41630*/         OPC_RecordChild4, // #3 = $sampler
/*41631*/         OPC_RecordChild5, // #4 = $dmask
/*41632*/         OPC_RecordChild6, // #5 = $unorm
/*41633*/         OPC_RecordChild7, // #6 = $glc
/*41634*/         OPC_MoveChild, 8,
/*41636*/         OPC_RecordNode, // #7 = $slc
/*41637*/         OPC_MoveParent,
/*41638*/         OPC_MoveChild, 9,
/*41640*/         OPC_RecordNode, // #8 = $lwe
/*41641*/         OPC_MoveParent,
/*41642*/         OPC_MoveChild, 10,
/*41644*/         OPC_RecordNode, // #9 = $da
/*41645*/         OPC_MoveParent,
/*41646*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41691
/*41649*/           OPC_EmitMergeInputChains1_0,
/*41650*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41653*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41656*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41659*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41662*/           OPC_EmitInteger, MVT::i1, 0, 
/*41665*/           OPC_EmitInteger, MVT::i1, 0, 
/*41668*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41671*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41674*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 475:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41691*/         /*SwitchType*/ 42, MVT::v2f32,// ->41735
/*41693*/           OPC_EmitMergeInputChains1_0,
/*41694*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41697*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41700*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41703*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41706*/           OPC_EmitInteger, MVT::i1, 0, 
/*41709*/           OPC_EmitInteger, MVT::i1, 0, 
/*41712*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41715*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41718*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 475:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41735*/         /*SwitchType*/ 42, MVT::v4f32,// ->41779
/*41737*/           OPC_EmitMergeInputChains1_0,
/*41738*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41741*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41744*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41747*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41750*/           OPC_EmitInteger, MVT::i1, 0, 
/*41753*/           OPC_EmitInteger, MVT::i1, 0, 
/*41756*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41759*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41762*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 475:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41779*/         0, // EndSwitchType
/*41780*/       /*Scope*/ 27|128,1/*155*/, /*->41937*/
/*41782*/         OPC_CheckChild2Type, MVT::v4f32,
/*41784*/         OPC_RecordChild3, // #2 = $rsrc
/*41785*/         OPC_CheckChild3Type, MVT::v8i32,
/*41787*/         OPC_RecordChild4, // #3 = $sampler
/*41788*/         OPC_RecordChild5, // #4 = $dmask
/*41789*/         OPC_RecordChild6, // #5 = $unorm
/*41790*/         OPC_RecordChild7, // #6 = $glc
/*41791*/         OPC_MoveChild, 8,
/*41793*/         OPC_RecordNode, // #7 = $slc
/*41794*/         OPC_MoveParent,
/*41795*/         OPC_MoveChild, 9,
/*41797*/         OPC_RecordNode, // #8 = $lwe
/*41798*/         OPC_MoveParent,
/*41799*/         OPC_MoveChild, 10,
/*41801*/         OPC_RecordNode, // #9 = $da
/*41802*/         OPC_MoveParent,
/*41803*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41848
/*41806*/           OPC_EmitMergeInputChains1_0,
/*41807*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41810*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41813*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41816*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41819*/           OPC_EmitInteger, MVT::i1, 0, 
/*41822*/           OPC_EmitInteger, MVT::i1, 0, 
/*41825*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41828*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41831*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 475:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41848*/         /*SwitchType*/ 42, MVT::v2f32,// ->41892
/*41850*/           OPC_EmitMergeInputChains1_0,
/*41851*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41854*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41857*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41860*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41863*/           OPC_EmitInteger, MVT::i1, 0, 
/*41866*/           OPC_EmitInteger, MVT::i1, 0, 
/*41869*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41872*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41875*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 475:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41892*/         /*SwitchType*/ 42, MVT::v4f32,// ->41936
/*41894*/           OPC_EmitMergeInputChains1_0,
/*41895*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41898*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41901*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41904*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41907*/           OPC_EmitInteger, MVT::i1, 0, 
/*41910*/           OPC_EmitInteger, MVT::i1, 0, 
/*41913*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41916*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41919*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 475:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41936*/         0, // EndSwitchType
/*41937*/       /*Scope*/ 27|128,1/*155*/, /*->42094*/
/*41939*/         OPC_CheckChild2Type, MVT::v8f32,
/*41941*/         OPC_RecordChild3, // #2 = $rsrc
/*41942*/         OPC_CheckChild3Type, MVT::v8i32,
/*41944*/         OPC_RecordChild4, // #3 = $sampler
/*41945*/         OPC_RecordChild5, // #4 = $dmask
/*41946*/         OPC_RecordChild6, // #5 = $unorm
/*41947*/         OPC_RecordChild7, // #6 = $glc
/*41948*/         OPC_MoveChild, 8,
/*41950*/         OPC_RecordNode, // #7 = $slc
/*41951*/         OPC_MoveParent,
/*41952*/         OPC_MoveChild, 9,
/*41954*/         OPC_RecordNode, // #8 = $lwe
/*41955*/         OPC_MoveParent,
/*41956*/         OPC_MoveChild, 10,
/*41958*/         OPC_RecordNode, // #9 = $da
/*41959*/         OPC_MoveParent,
/*41960*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42005
/*41963*/           OPC_EmitMergeInputChains1_0,
/*41964*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41967*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41970*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41973*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41976*/           OPC_EmitInteger, MVT::i1, 0, 
/*41979*/           OPC_EmitInteger, MVT::i1, 0, 
/*41982*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41985*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41988*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 475:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42005*/         /*SwitchType*/ 42, MVT::v2f32,// ->42049
/*42007*/           OPC_EmitMergeInputChains1_0,
/*42008*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42011*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42014*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42017*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42020*/           OPC_EmitInteger, MVT::i1, 0, 
/*42023*/           OPC_EmitInteger, MVT::i1, 0, 
/*42026*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42029*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42032*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 475:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42049*/         /*SwitchType*/ 42, MVT::v4f32,// ->42093
/*42051*/           OPC_EmitMergeInputChains1_0,
/*42052*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42055*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42058*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42061*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42064*/           OPC_EmitInteger, MVT::i1, 0, 
/*42067*/           OPC_EmitInteger, MVT::i1, 0, 
/*42070*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42073*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42076*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 475:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42093*/         0, // EndSwitchType
/*42094*/       /*Scope*/ 27|128,1/*155*/, /*->42251*/
/*42096*/         OPC_CheckChild2Type, MVT::v16f32,
/*42098*/         OPC_RecordChild3, // #2 = $rsrc
/*42099*/         OPC_CheckChild3Type, MVT::v8i32,
/*42101*/         OPC_RecordChild4, // #3 = $sampler
/*42102*/         OPC_RecordChild5, // #4 = $dmask
/*42103*/         OPC_RecordChild6, // #5 = $unorm
/*42104*/         OPC_RecordChild7, // #6 = $glc
/*42105*/         OPC_MoveChild, 8,
/*42107*/         OPC_RecordNode, // #7 = $slc
/*42108*/         OPC_MoveParent,
/*42109*/         OPC_MoveChild, 9,
/*42111*/         OPC_RecordNode, // #8 = $lwe
/*42112*/         OPC_MoveParent,
/*42113*/         OPC_MoveChild, 10,
/*42115*/         OPC_RecordNode, // #9 = $da
/*42116*/         OPC_MoveParent,
/*42117*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42162
/*42120*/           OPC_EmitMergeInputChains1_0,
/*42121*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42124*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42127*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42130*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42133*/           OPC_EmitInteger, MVT::i1, 0, 
/*42136*/           OPC_EmitInteger, MVT::i1, 0, 
/*42139*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42142*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42145*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 475:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42162*/         /*SwitchType*/ 42, MVT::v2f32,// ->42206
/*42164*/           OPC_EmitMergeInputChains1_0,
/*42165*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42168*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42171*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42174*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42177*/           OPC_EmitInteger, MVT::i1, 0, 
/*42180*/           OPC_EmitInteger, MVT::i1, 0, 
/*42183*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42186*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42189*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 475:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42206*/         /*SwitchType*/ 42, MVT::v4f32,// ->42250
/*42208*/           OPC_EmitMergeInputChains1_0,
/*42209*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42212*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42215*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42218*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42221*/           OPC_EmitInteger, MVT::i1, 0, 
/*42224*/           OPC_EmitInteger, MVT::i1, 0, 
/*42227*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42230*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42233*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 475:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42250*/         0, // EndSwitchType
/*42251*/       0, /*End of Scope*/
/*42252*/     /*Scope*/ 23|128,6/*791*/, /*->43045*/
/*42254*/       OPC_CheckChild1Integer, 77|128,3/*461*/, 
/*42257*/       OPC_RecordChild2, // #1 = $addr
/*42258*/       OPC_Scope, 27|128,1/*155*/, /*->42416*/ // 5 children in Scope
/*42261*/         OPC_CheckChild2Type, MVT::f32,
/*42263*/         OPC_RecordChild3, // #2 = $rsrc
/*42264*/         OPC_CheckChild3Type, MVT::v8i32,
/*42266*/         OPC_RecordChild4, // #3 = $sampler
/*42267*/         OPC_RecordChild5, // #4 = $dmask
/*42268*/         OPC_RecordChild6, // #5 = $unorm
/*42269*/         OPC_RecordChild7, // #6 = $glc
/*42270*/         OPC_MoveChild, 8,
/*42272*/         OPC_RecordNode, // #7 = $slc
/*42273*/         OPC_MoveParent,
/*42274*/         OPC_MoveChild, 9,
/*42276*/         OPC_RecordNode, // #8 = $lwe
/*42277*/         OPC_MoveParent,
/*42278*/         OPC_MoveChild, 10,
/*42280*/         OPC_RecordNode, // #9 = $da
/*42281*/         OPC_MoveParent,
/*42282*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42327
/*42285*/           OPC_EmitMergeInputChains1_0,
/*42286*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42289*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42292*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42295*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42298*/           OPC_EmitInteger, MVT::i1, 0, 
/*42301*/           OPC_EmitInteger, MVT::i1, 0, 
/*42304*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42307*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42310*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42327*/         /*SwitchType*/ 42, MVT::v2f32,// ->42371
/*42329*/           OPC_EmitMergeInputChains1_0,
/*42330*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42333*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42336*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42339*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42342*/           OPC_EmitInteger, MVT::i1, 0, 
/*42345*/           OPC_EmitInteger, MVT::i1, 0, 
/*42348*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42351*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42354*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42371*/         /*SwitchType*/ 42, MVT::v4f32,// ->42415
/*42373*/           OPC_EmitMergeInputChains1_0,
/*42374*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42377*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42380*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42383*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42386*/           OPC_EmitInteger, MVT::i1, 0, 
/*42389*/           OPC_EmitInteger, MVT::i1, 0, 
/*42392*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42395*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42398*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42415*/         0, // EndSwitchType
/*42416*/       /*Scope*/ 27|128,1/*155*/, /*->42573*/
/*42418*/         OPC_CheckChild2Type, MVT::v2f32,
/*42420*/         OPC_RecordChild3, // #2 = $rsrc
/*42421*/         OPC_CheckChild3Type, MVT::v8i32,
/*42423*/         OPC_RecordChild4, // #3 = $sampler
/*42424*/         OPC_RecordChild5, // #4 = $dmask
/*42425*/         OPC_RecordChild6, // #5 = $unorm
/*42426*/         OPC_RecordChild7, // #6 = $glc
/*42427*/         OPC_MoveChild, 8,
/*42429*/         OPC_RecordNode, // #7 = $slc
/*42430*/         OPC_MoveParent,
/*42431*/         OPC_MoveChild, 9,
/*42433*/         OPC_RecordNode, // #8 = $lwe
/*42434*/         OPC_MoveParent,
/*42435*/         OPC_MoveChild, 10,
/*42437*/         OPC_RecordNode, // #9 = $da
/*42438*/         OPC_MoveParent,
/*42439*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42484
/*42442*/           OPC_EmitMergeInputChains1_0,
/*42443*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42446*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42449*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42452*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42455*/           OPC_EmitInteger, MVT::i1, 0, 
/*42458*/           OPC_EmitInteger, MVT::i1, 0, 
/*42461*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42464*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42467*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42484*/         /*SwitchType*/ 42, MVT::v2f32,// ->42528
/*42486*/           OPC_EmitMergeInputChains1_0,
/*42487*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42490*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42493*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42496*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42499*/           OPC_EmitInteger, MVT::i1, 0, 
/*42502*/           OPC_EmitInteger, MVT::i1, 0, 
/*42505*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42508*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42511*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42528*/         /*SwitchType*/ 42, MVT::v4f32,// ->42572
/*42530*/           OPC_EmitMergeInputChains1_0,
/*42531*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42534*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42537*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42540*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42543*/           OPC_EmitInteger, MVT::i1, 0, 
/*42546*/           OPC_EmitInteger, MVT::i1, 0, 
/*42549*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42552*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42555*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42572*/         0, // EndSwitchType
/*42573*/       /*Scope*/ 27|128,1/*155*/, /*->42730*/
/*42575*/         OPC_CheckChild2Type, MVT::v4f32,
/*42577*/         OPC_RecordChild3, // #2 = $rsrc
/*42578*/         OPC_CheckChild3Type, MVT::v8i32,
/*42580*/         OPC_RecordChild4, // #3 = $sampler
/*42581*/         OPC_RecordChild5, // #4 = $dmask
/*42582*/         OPC_RecordChild6, // #5 = $unorm
/*42583*/         OPC_RecordChild7, // #6 = $glc
/*42584*/         OPC_MoveChild, 8,
/*42586*/         OPC_RecordNode, // #7 = $slc
/*42587*/         OPC_MoveParent,
/*42588*/         OPC_MoveChild, 9,
/*42590*/         OPC_RecordNode, // #8 = $lwe
/*42591*/         OPC_MoveParent,
/*42592*/         OPC_MoveChild, 10,
/*42594*/         OPC_RecordNode, // #9 = $da
/*42595*/         OPC_MoveParent,
/*42596*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42641
/*42599*/           OPC_EmitMergeInputChains1_0,
/*42600*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42603*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42606*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42609*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42612*/           OPC_EmitInteger, MVT::i1, 0, 
/*42615*/           OPC_EmitInteger, MVT::i1, 0, 
/*42618*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42621*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42624*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42641*/         /*SwitchType*/ 42, MVT::v2f32,// ->42685
/*42643*/           OPC_EmitMergeInputChains1_0,
/*42644*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42647*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42650*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42653*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42656*/           OPC_EmitInteger, MVT::i1, 0, 
/*42659*/           OPC_EmitInteger, MVT::i1, 0, 
/*42662*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42665*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42668*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42685*/         /*SwitchType*/ 42, MVT::v4f32,// ->42729
/*42687*/           OPC_EmitMergeInputChains1_0,
/*42688*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42691*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42694*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42697*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42700*/           OPC_EmitInteger, MVT::i1, 0, 
/*42703*/           OPC_EmitInteger, MVT::i1, 0, 
/*42706*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42709*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42712*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42729*/         0, // EndSwitchType
/*42730*/       /*Scope*/ 27|128,1/*155*/, /*->42887*/
/*42732*/         OPC_CheckChild2Type, MVT::v8f32,
/*42734*/         OPC_RecordChild3, // #2 = $rsrc
/*42735*/         OPC_CheckChild3Type, MVT::v8i32,
/*42737*/         OPC_RecordChild4, // #3 = $sampler
/*42738*/         OPC_RecordChild5, // #4 = $dmask
/*42739*/         OPC_RecordChild6, // #5 = $unorm
/*42740*/         OPC_RecordChild7, // #6 = $glc
/*42741*/         OPC_MoveChild, 8,
/*42743*/         OPC_RecordNode, // #7 = $slc
/*42744*/         OPC_MoveParent,
/*42745*/         OPC_MoveChild, 9,
/*42747*/         OPC_RecordNode, // #8 = $lwe
/*42748*/         OPC_MoveParent,
/*42749*/         OPC_MoveChild, 10,
/*42751*/         OPC_RecordNode, // #9 = $da
/*42752*/         OPC_MoveParent,
/*42753*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42798
/*42756*/           OPC_EmitMergeInputChains1_0,
/*42757*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42760*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42763*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42766*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42769*/           OPC_EmitInteger, MVT::i1, 0, 
/*42772*/           OPC_EmitInteger, MVT::i1, 0, 
/*42775*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42778*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42781*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42798*/         /*SwitchType*/ 42, MVT::v2f32,// ->42842
/*42800*/           OPC_EmitMergeInputChains1_0,
/*42801*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42804*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42807*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42810*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42813*/           OPC_EmitInteger, MVT::i1, 0, 
/*42816*/           OPC_EmitInteger, MVT::i1, 0, 
/*42819*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42822*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42825*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42842*/         /*SwitchType*/ 42, MVT::v4f32,// ->42886
/*42844*/           OPC_EmitMergeInputChains1_0,
/*42845*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42848*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42851*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42854*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42857*/           OPC_EmitInteger, MVT::i1, 0, 
/*42860*/           OPC_EmitInteger, MVT::i1, 0, 
/*42863*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42866*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42869*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42886*/         0, // EndSwitchType
/*42887*/       /*Scope*/ 27|128,1/*155*/, /*->43044*/
/*42889*/         OPC_CheckChild2Type, MVT::v16f32,
/*42891*/         OPC_RecordChild3, // #2 = $rsrc
/*42892*/         OPC_CheckChild3Type, MVT::v8i32,
/*42894*/         OPC_RecordChild4, // #3 = $sampler
/*42895*/         OPC_RecordChild5, // #4 = $dmask
/*42896*/         OPC_RecordChild6, // #5 = $unorm
/*42897*/         OPC_RecordChild7, // #6 = $glc
/*42898*/         OPC_MoveChild, 8,
/*42900*/         OPC_RecordNode, // #7 = $slc
/*42901*/         OPC_MoveParent,
/*42902*/         OPC_MoveChild, 9,
/*42904*/         OPC_RecordNode, // #8 = $lwe
/*42905*/         OPC_MoveParent,
/*42906*/         OPC_MoveChild, 10,
/*42908*/         OPC_RecordNode, // #9 = $da
/*42909*/         OPC_MoveParent,
/*42910*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42955
/*42913*/           OPC_EmitMergeInputChains1_0,
/*42914*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42917*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42920*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42923*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42926*/           OPC_EmitInteger, MVT::i1, 0, 
/*42929*/           OPC_EmitInteger, MVT::i1, 0, 
/*42932*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42935*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42938*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42955*/         /*SwitchType*/ 42, MVT::v2f32,// ->42999
/*42957*/           OPC_EmitMergeInputChains1_0,
/*42958*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42961*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42964*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42967*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42970*/           OPC_EmitInteger, MVT::i1, 0, 
/*42973*/           OPC_EmitInteger, MVT::i1, 0, 
/*42976*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42979*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42982*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42999*/         /*SwitchType*/ 42, MVT::v4f32,// ->43043
/*43001*/           OPC_EmitMergeInputChains1_0,
/*43002*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43005*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43008*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43011*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43014*/           OPC_EmitInteger, MVT::i1, 0, 
/*43017*/           OPC_EmitInteger, MVT::i1, 0, 
/*43020*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43023*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43026*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43043*/         0, // EndSwitchType
/*43044*/       0, /*End of Scope*/
/*43045*/     /*Scope*/ 23|128,6/*791*/, /*->43838*/
/*43047*/       OPC_CheckChild1Integer, 78|128,3/*462*/, 
/*43050*/       OPC_RecordChild2, // #1 = $addr
/*43051*/       OPC_Scope, 27|128,1/*155*/, /*->43209*/ // 5 children in Scope
/*43054*/         OPC_CheckChild2Type, MVT::f32,
/*43056*/         OPC_RecordChild3, // #2 = $rsrc
/*43057*/         OPC_CheckChild3Type, MVT::v8i32,
/*43059*/         OPC_RecordChild4, // #3 = $sampler
/*43060*/         OPC_RecordChild5, // #4 = $dmask
/*43061*/         OPC_RecordChild6, // #5 = $unorm
/*43062*/         OPC_RecordChild7, // #6 = $glc
/*43063*/         OPC_MoveChild, 8,
/*43065*/         OPC_RecordNode, // #7 = $slc
/*43066*/         OPC_MoveParent,
/*43067*/         OPC_MoveChild, 9,
/*43069*/         OPC_RecordNode, // #8 = $lwe
/*43070*/         OPC_MoveParent,
/*43071*/         OPC_MoveChild, 10,
/*43073*/         OPC_RecordNode, // #9 = $da
/*43074*/         OPC_MoveParent,
/*43075*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43120
/*43078*/           OPC_EmitMergeInputChains1_0,
/*43079*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43082*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43085*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43088*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43091*/           OPC_EmitInteger, MVT::i1, 0, 
/*43094*/           OPC_EmitInteger, MVT::i1, 0, 
/*43097*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43100*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43103*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43120*/         /*SwitchType*/ 42, MVT::v2f32,// ->43164
/*43122*/           OPC_EmitMergeInputChains1_0,
/*43123*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43126*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43129*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43132*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43135*/           OPC_EmitInteger, MVT::i1, 0, 
/*43138*/           OPC_EmitInteger, MVT::i1, 0, 
/*43141*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43144*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43147*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43164*/         /*SwitchType*/ 42, MVT::v4f32,// ->43208
/*43166*/           OPC_EmitMergeInputChains1_0,
/*43167*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43170*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43173*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43176*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43179*/           OPC_EmitInteger, MVT::i1, 0, 
/*43182*/           OPC_EmitInteger, MVT::i1, 0, 
/*43185*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43188*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43191*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43208*/         0, // EndSwitchType
/*43209*/       /*Scope*/ 27|128,1/*155*/, /*->43366*/
/*43211*/         OPC_CheckChild2Type, MVT::v2f32,
/*43213*/         OPC_RecordChild3, // #2 = $rsrc
/*43214*/         OPC_CheckChild3Type, MVT::v8i32,
/*43216*/         OPC_RecordChild4, // #3 = $sampler
/*43217*/         OPC_RecordChild5, // #4 = $dmask
/*43218*/         OPC_RecordChild6, // #5 = $unorm
/*43219*/         OPC_RecordChild7, // #6 = $glc
/*43220*/         OPC_MoveChild, 8,
/*43222*/         OPC_RecordNode, // #7 = $slc
/*43223*/         OPC_MoveParent,
/*43224*/         OPC_MoveChild, 9,
/*43226*/         OPC_RecordNode, // #8 = $lwe
/*43227*/         OPC_MoveParent,
/*43228*/         OPC_MoveChild, 10,
/*43230*/         OPC_RecordNode, // #9 = $da
/*43231*/         OPC_MoveParent,
/*43232*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43277
/*43235*/           OPC_EmitMergeInputChains1_0,
/*43236*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43239*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43242*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43245*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43248*/           OPC_EmitInteger, MVT::i1, 0, 
/*43251*/           OPC_EmitInteger, MVT::i1, 0, 
/*43254*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43257*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43260*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43277*/         /*SwitchType*/ 42, MVT::v2f32,// ->43321
/*43279*/           OPC_EmitMergeInputChains1_0,
/*43280*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43283*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43286*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43289*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43292*/           OPC_EmitInteger, MVT::i1, 0, 
/*43295*/           OPC_EmitInteger, MVT::i1, 0, 
/*43298*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43301*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43304*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43321*/         /*SwitchType*/ 42, MVT::v4f32,// ->43365
/*43323*/           OPC_EmitMergeInputChains1_0,
/*43324*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43327*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43330*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43333*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43336*/           OPC_EmitInteger, MVT::i1, 0, 
/*43339*/           OPC_EmitInteger, MVT::i1, 0, 
/*43342*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43345*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43348*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43365*/         0, // EndSwitchType
/*43366*/       /*Scope*/ 27|128,1/*155*/, /*->43523*/
/*43368*/         OPC_CheckChild2Type, MVT::v4f32,
/*43370*/         OPC_RecordChild3, // #2 = $rsrc
/*43371*/         OPC_CheckChild3Type, MVT::v8i32,
/*43373*/         OPC_RecordChild4, // #3 = $sampler
/*43374*/         OPC_RecordChild5, // #4 = $dmask
/*43375*/         OPC_RecordChild6, // #5 = $unorm
/*43376*/         OPC_RecordChild7, // #6 = $glc
/*43377*/         OPC_MoveChild, 8,
/*43379*/         OPC_RecordNode, // #7 = $slc
/*43380*/         OPC_MoveParent,
/*43381*/         OPC_MoveChild, 9,
/*43383*/         OPC_RecordNode, // #8 = $lwe
/*43384*/         OPC_MoveParent,
/*43385*/         OPC_MoveChild, 10,
/*43387*/         OPC_RecordNode, // #9 = $da
/*43388*/         OPC_MoveParent,
/*43389*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43434
/*43392*/           OPC_EmitMergeInputChains1_0,
/*43393*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43396*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43399*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43402*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43405*/           OPC_EmitInteger, MVT::i1, 0, 
/*43408*/           OPC_EmitInteger, MVT::i1, 0, 
/*43411*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43414*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43417*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43434*/         /*SwitchType*/ 42, MVT::v2f32,// ->43478
/*43436*/           OPC_EmitMergeInputChains1_0,
/*43437*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43440*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43443*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43446*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43449*/           OPC_EmitInteger, MVT::i1, 0, 
/*43452*/           OPC_EmitInteger, MVT::i1, 0, 
/*43455*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43458*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43461*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43478*/         /*SwitchType*/ 42, MVT::v4f32,// ->43522
/*43480*/           OPC_EmitMergeInputChains1_0,
/*43481*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43484*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43487*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43490*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43493*/           OPC_EmitInteger, MVT::i1, 0, 
/*43496*/           OPC_EmitInteger, MVT::i1, 0, 
/*43499*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43502*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43505*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43522*/         0, // EndSwitchType
/*43523*/       /*Scope*/ 27|128,1/*155*/, /*->43680*/
/*43525*/         OPC_CheckChild2Type, MVT::v8f32,
/*43527*/         OPC_RecordChild3, // #2 = $rsrc
/*43528*/         OPC_CheckChild3Type, MVT::v8i32,
/*43530*/         OPC_RecordChild4, // #3 = $sampler
/*43531*/         OPC_RecordChild5, // #4 = $dmask
/*43532*/         OPC_RecordChild6, // #5 = $unorm
/*43533*/         OPC_RecordChild7, // #6 = $glc
/*43534*/         OPC_MoveChild, 8,
/*43536*/         OPC_RecordNode, // #7 = $slc
/*43537*/         OPC_MoveParent,
/*43538*/         OPC_MoveChild, 9,
/*43540*/         OPC_RecordNode, // #8 = $lwe
/*43541*/         OPC_MoveParent,
/*43542*/         OPC_MoveChild, 10,
/*43544*/         OPC_RecordNode, // #9 = $da
/*43545*/         OPC_MoveParent,
/*43546*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43591
/*43549*/           OPC_EmitMergeInputChains1_0,
/*43550*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43553*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43556*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43559*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43562*/           OPC_EmitInteger, MVT::i1, 0, 
/*43565*/           OPC_EmitInteger, MVT::i1, 0, 
/*43568*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43571*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43574*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43591*/         /*SwitchType*/ 42, MVT::v2f32,// ->43635
/*43593*/           OPC_EmitMergeInputChains1_0,
/*43594*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43597*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43600*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43603*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43606*/           OPC_EmitInteger, MVT::i1, 0, 
/*43609*/           OPC_EmitInteger, MVT::i1, 0, 
/*43612*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43615*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43618*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43635*/         /*SwitchType*/ 42, MVT::v4f32,// ->43679
/*43637*/           OPC_EmitMergeInputChains1_0,
/*43638*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43641*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43644*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43647*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43650*/           OPC_EmitInteger, MVT::i1, 0, 
/*43653*/           OPC_EmitInteger, MVT::i1, 0, 
/*43656*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43659*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43662*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43679*/         0, // EndSwitchType
/*43680*/       /*Scope*/ 27|128,1/*155*/, /*->43837*/
/*43682*/         OPC_CheckChild2Type, MVT::v16f32,
/*43684*/         OPC_RecordChild3, // #2 = $rsrc
/*43685*/         OPC_CheckChild3Type, MVT::v8i32,
/*43687*/         OPC_RecordChild4, // #3 = $sampler
/*43688*/         OPC_RecordChild5, // #4 = $dmask
/*43689*/         OPC_RecordChild6, // #5 = $unorm
/*43690*/         OPC_RecordChild7, // #6 = $glc
/*43691*/         OPC_MoveChild, 8,
/*43693*/         OPC_RecordNode, // #7 = $slc
/*43694*/         OPC_MoveParent,
/*43695*/         OPC_MoveChild, 9,
/*43697*/         OPC_RecordNode, // #8 = $lwe
/*43698*/         OPC_MoveParent,
/*43699*/         OPC_MoveChild, 10,
/*43701*/         OPC_RecordNode, // #9 = $da
/*43702*/         OPC_MoveParent,
/*43703*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43748
/*43706*/           OPC_EmitMergeInputChains1_0,
/*43707*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43710*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43713*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43716*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43719*/           OPC_EmitInteger, MVT::i1, 0, 
/*43722*/           OPC_EmitInteger, MVT::i1, 0, 
/*43725*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43728*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43731*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43748*/         /*SwitchType*/ 42, MVT::v2f32,// ->43792
/*43750*/           OPC_EmitMergeInputChains1_0,
/*43751*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43754*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43757*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43760*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43763*/           OPC_EmitInteger, MVT::i1, 0, 
/*43766*/           OPC_EmitInteger, MVT::i1, 0, 
/*43769*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43772*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43775*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43792*/         /*SwitchType*/ 42, MVT::v4f32,// ->43836
/*43794*/           OPC_EmitMergeInputChains1_0,
/*43795*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43798*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43807*/           OPC_EmitInteger, MVT::i1, 0, 
/*43810*/           OPC_EmitInteger, MVT::i1, 0, 
/*43813*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43816*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43819*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43836*/         0, // EndSwitchType
/*43837*/       0, /*End of Scope*/
/*43838*/     /*Scope*/ 23|128,6/*791*/, /*->44631*/
/*43840*/       OPC_CheckChild1Integer, 93|128,3/*477*/, 
/*43843*/       OPC_RecordChild2, // #1 = $addr
/*43844*/       OPC_Scope, 27|128,1/*155*/, /*->44002*/ // 5 children in Scope
/*43847*/         OPC_CheckChild2Type, MVT::f32,
/*43849*/         OPC_RecordChild3, // #2 = $rsrc
/*43850*/         OPC_CheckChild3Type, MVT::v8i32,
/*43852*/         OPC_RecordChild4, // #3 = $sampler
/*43853*/         OPC_RecordChild5, // #4 = $dmask
/*43854*/         OPC_RecordChild6, // #5 = $unorm
/*43855*/         OPC_RecordChild7, // #6 = $glc
/*43856*/         OPC_MoveChild, 8,
/*43858*/         OPC_RecordNode, // #7 = $slc
/*43859*/         OPC_MoveParent,
/*43860*/         OPC_MoveChild, 9,
/*43862*/         OPC_RecordNode, // #8 = $lwe
/*43863*/         OPC_MoveParent,
/*43864*/         OPC_MoveChild, 10,
/*43866*/         OPC_RecordNode, // #9 = $da
/*43867*/         OPC_MoveParent,
/*43868*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43913
/*43871*/           OPC_EmitMergeInputChains1_0,
/*43872*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43875*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43878*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43881*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43884*/           OPC_EmitInteger, MVT::i1, 0, 
/*43887*/           OPC_EmitInteger, MVT::i1, 0, 
/*43890*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43893*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43896*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 477:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43913*/         /*SwitchType*/ 42, MVT::v2f32,// ->43957
/*43915*/           OPC_EmitMergeInputChains1_0,
/*43916*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43919*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43922*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43925*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43928*/           OPC_EmitInteger, MVT::i1, 0, 
/*43931*/           OPC_EmitInteger, MVT::i1, 0, 
/*43934*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43937*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43940*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 477:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43957*/         /*SwitchType*/ 42, MVT::v4f32,// ->44001
/*43959*/           OPC_EmitMergeInputChains1_0,
/*43960*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43963*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43966*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43969*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43972*/           OPC_EmitInteger, MVT::i1, 0, 
/*43975*/           OPC_EmitInteger, MVT::i1, 0, 
/*43978*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43981*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43984*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 477:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44001*/         0, // EndSwitchType
/*44002*/       /*Scope*/ 27|128,1/*155*/, /*->44159*/
/*44004*/         OPC_CheckChild2Type, MVT::v2f32,
/*44006*/         OPC_RecordChild3, // #2 = $rsrc
/*44007*/         OPC_CheckChild3Type, MVT::v8i32,
/*44009*/         OPC_RecordChild4, // #3 = $sampler
/*44010*/         OPC_RecordChild5, // #4 = $dmask
/*44011*/         OPC_RecordChild6, // #5 = $unorm
/*44012*/         OPC_RecordChild7, // #6 = $glc
/*44013*/         OPC_MoveChild, 8,
/*44015*/         OPC_RecordNode, // #7 = $slc
/*44016*/         OPC_MoveParent,
/*44017*/         OPC_MoveChild, 9,
/*44019*/         OPC_RecordNode, // #8 = $lwe
/*44020*/         OPC_MoveParent,
/*44021*/         OPC_MoveChild, 10,
/*44023*/         OPC_RecordNode, // #9 = $da
/*44024*/         OPC_MoveParent,
/*44025*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44070
/*44028*/           OPC_EmitMergeInputChains1_0,
/*44029*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44032*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44035*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44038*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44041*/           OPC_EmitInteger, MVT::i1, 0, 
/*44044*/           OPC_EmitInteger, MVT::i1, 0, 
/*44047*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44050*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44053*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 477:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44070*/         /*SwitchType*/ 42, MVT::v2f32,// ->44114
/*44072*/           OPC_EmitMergeInputChains1_0,
/*44073*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44076*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44079*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44082*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44085*/           OPC_EmitInteger, MVT::i1, 0, 
/*44088*/           OPC_EmitInteger, MVT::i1, 0, 
/*44091*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44094*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44097*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 477:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44114*/         /*SwitchType*/ 42, MVT::v4f32,// ->44158
/*44116*/           OPC_EmitMergeInputChains1_0,
/*44117*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44120*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44123*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44126*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44129*/           OPC_EmitInteger, MVT::i1, 0, 
/*44132*/           OPC_EmitInteger, MVT::i1, 0, 
/*44135*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44138*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44141*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 477:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44158*/         0, // EndSwitchType
/*44159*/       /*Scope*/ 27|128,1/*155*/, /*->44316*/
/*44161*/         OPC_CheckChild2Type, MVT::v4f32,
/*44163*/         OPC_RecordChild3, // #2 = $rsrc
/*44164*/         OPC_CheckChild3Type, MVT::v8i32,
/*44166*/         OPC_RecordChild4, // #3 = $sampler
/*44167*/         OPC_RecordChild5, // #4 = $dmask
/*44168*/         OPC_RecordChild6, // #5 = $unorm
/*44169*/         OPC_RecordChild7, // #6 = $glc
/*44170*/         OPC_MoveChild, 8,
/*44172*/         OPC_RecordNode, // #7 = $slc
/*44173*/         OPC_MoveParent,
/*44174*/         OPC_MoveChild, 9,
/*44176*/         OPC_RecordNode, // #8 = $lwe
/*44177*/         OPC_MoveParent,
/*44178*/         OPC_MoveChild, 10,
/*44180*/         OPC_RecordNode, // #9 = $da
/*44181*/         OPC_MoveParent,
/*44182*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44227
/*44185*/           OPC_EmitMergeInputChains1_0,
/*44186*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44189*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44192*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44195*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44198*/           OPC_EmitInteger, MVT::i1, 0, 
/*44201*/           OPC_EmitInteger, MVT::i1, 0, 
/*44204*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44207*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44210*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 477:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44227*/         /*SwitchType*/ 42, MVT::v2f32,// ->44271
/*44229*/           OPC_EmitMergeInputChains1_0,
/*44230*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44233*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44236*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44239*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44242*/           OPC_EmitInteger, MVT::i1, 0, 
/*44245*/           OPC_EmitInteger, MVT::i1, 0, 
/*44248*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44251*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44254*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 477:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44271*/         /*SwitchType*/ 42, MVT::v4f32,// ->44315
/*44273*/           OPC_EmitMergeInputChains1_0,
/*44274*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44277*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44280*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44283*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44286*/           OPC_EmitInteger, MVT::i1, 0, 
/*44289*/           OPC_EmitInteger, MVT::i1, 0, 
/*44292*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44295*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44298*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 477:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44315*/         0, // EndSwitchType
/*44316*/       /*Scope*/ 27|128,1/*155*/, /*->44473*/
/*44318*/         OPC_CheckChild2Type, MVT::v8f32,
/*44320*/         OPC_RecordChild3, // #2 = $rsrc
/*44321*/         OPC_CheckChild3Type, MVT::v8i32,
/*44323*/         OPC_RecordChild4, // #3 = $sampler
/*44324*/         OPC_RecordChild5, // #4 = $dmask
/*44325*/         OPC_RecordChild6, // #5 = $unorm
/*44326*/         OPC_RecordChild7, // #6 = $glc
/*44327*/         OPC_MoveChild, 8,
/*44329*/         OPC_RecordNode, // #7 = $slc
/*44330*/         OPC_MoveParent,
/*44331*/         OPC_MoveChild, 9,
/*44333*/         OPC_RecordNode, // #8 = $lwe
/*44334*/         OPC_MoveParent,
/*44335*/         OPC_MoveChild, 10,
/*44337*/         OPC_RecordNode, // #9 = $da
/*44338*/         OPC_MoveParent,
/*44339*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44384
/*44342*/           OPC_EmitMergeInputChains1_0,
/*44343*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44346*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44349*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44352*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44355*/           OPC_EmitInteger, MVT::i1, 0, 
/*44358*/           OPC_EmitInteger, MVT::i1, 0, 
/*44361*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44364*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44367*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 477:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44384*/         /*SwitchType*/ 42, MVT::v2f32,// ->44428
/*44386*/           OPC_EmitMergeInputChains1_0,
/*44387*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44390*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44393*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44396*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44399*/           OPC_EmitInteger, MVT::i1, 0, 
/*44402*/           OPC_EmitInteger, MVT::i1, 0, 
/*44405*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44408*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44411*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 477:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44428*/         /*SwitchType*/ 42, MVT::v4f32,// ->44472
/*44430*/           OPC_EmitMergeInputChains1_0,
/*44431*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44434*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44437*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44440*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44443*/           OPC_EmitInteger, MVT::i1, 0, 
/*44446*/           OPC_EmitInteger, MVT::i1, 0, 
/*44449*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44452*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44455*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 477:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44472*/         0, // EndSwitchType
/*44473*/       /*Scope*/ 27|128,1/*155*/, /*->44630*/
/*44475*/         OPC_CheckChild2Type, MVT::v16f32,
/*44477*/         OPC_RecordChild3, // #2 = $rsrc
/*44478*/         OPC_CheckChild3Type, MVT::v8i32,
/*44480*/         OPC_RecordChild4, // #3 = $sampler
/*44481*/         OPC_RecordChild5, // #4 = $dmask
/*44482*/         OPC_RecordChild6, // #5 = $unorm
/*44483*/         OPC_RecordChild7, // #6 = $glc
/*44484*/         OPC_MoveChild, 8,
/*44486*/         OPC_RecordNode, // #7 = $slc
/*44487*/         OPC_MoveParent,
/*44488*/         OPC_MoveChild, 9,
/*44490*/         OPC_RecordNode, // #8 = $lwe
/*44491*/         OPC_MoveParent,
/*44492*/         OPC_MoveChild, 10,
/*44494*/         OPC_RecordNode, // #9 = $da
/*44495*/         OPC_MoveParent,
/*44496*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44541
/*44499*/           OPC_EmitMergeInputChains1_0,
/*44500*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44503*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44506*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44509*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44512*/           OPC_EmitInteger, MVT::i1, 0, 
/*44515*/           OPC_EmitInteger, MVT::i1, 0, 
/*44518*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44521*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44524*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 477:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44541*/         /*SwitchType*/ 42, MVT::v2f32,// ->44585
/*44543*/           OPC_EmitMergeInputChains1_0,
/*44544*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44547*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44550*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44553*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44556*/           OPC_EmitInteger, MVT::i1, 0, 
/*44559*/           OPC_EmitInteger, MVT::i1, 0, 
/*44562*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44565*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44568*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 477:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44585*/         /*SwitchType*/ 42, MVT::v4f32,// ->44629
/*44587*/           OPC_EmitMergeInputChains1_0,
/*44588*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44591*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44594*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44597*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44600*/           OPC_EmitInteger, MVT::i1, 0, 
/*44603*/           OPC_EmitInteger, MVT::i1, 0, 
/*44606*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44609*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44612*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 477:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44629*/         0, // EndSwitchType
/*44630*/       0, /*End of Scope*/
/*44631*/     /*Scope*/ 23|128,6/*791*/, /*->45424*/
/*44633*/       OPC_CheckChild1Integer, 81|128,3/*465*/, 
/*44636*/       OPC_RecordChild2, // #1 = $addr
/*44637*/       OPC_Scope, 27|128,1/*155*/, /*->44795*/ // 5 children in Scope
/*44640*/         OPC_CheckChild2Type, MVT::f32,
/*44642*/         OPC_RecordChild3, // #2 = $rsrc
/*44643*/         OPC_CheckChild3Type, MVT::v8i32,
/*44645*/         OPC_RecordChild4, // #3 = $sampler
/*44646*/         OPC_RecordChild5, // #4 = $dmask
/*44647*/         OPC_RecordChild6, // #5 = $unorm
/*44648*/         OPC_RecordChild7, // #6 = $glc
/*44649*/         OPC_MoveChild, 8,
/*44651*/         OPC_RecordNode, // #7 = $slc
/*44652*/         OPC_MoveParent,
/*44653*/         OPC_MoveChild, 9,
/*44655*/         OPC_RecordNode, // #8 = $lwe
/*44656*/         OPC_MoveParent,
/*44657*/         OPC_MoveChild, 10,
/*44659*/         OPC_RecordNode, // #9 = $da
/*44660*/         OPC_MoveParent,
/*44661*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44706
/*44664*/           OPC_EmitMergeInputChains1_0,
/*44665*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44668*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44671*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44674*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44677*/           OPC_EmitInteger, MVT::i1, 0, 
/*44680*/           OPC_EmitInteger, MVT::i1, 0, 
/*44683*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44686*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44689*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 465:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44706*/         /*SwitchType*/ 42, MVT::v2f32,// ->44750
/*44708*/           OPC_EmitMergeInputChains1_0,
/*44709*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44712*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44715*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44718*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44721*/           OPC_EmitInteger, MVT::i1, 0, 
/*44724*/           OPC_EmitInteger, MVT::i1, 0, 
/*44727*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44730*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44733*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 465:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44750*/         /*SwitchType*/ 42, MVT::v4f32,// ->44794
/*44752*/           OPC_EmitMergeInputChains1_0,
/*44753*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44756*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44759*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44762*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44765*/           OPC_EmitInteger, MVT::i1, 0, 
/*44768*/           OPC_EmitInteger, MVT::i1, 0, 
/*44771*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44774*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44777*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 465:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44794*/         0, // EndSwitchType
/*44795*/       /*Scope*/ 27|128,1/*155*/, /*->44952*/
/*44797*/         OPC_CheckChild2Type, MVT::v2f32,
/*44799*/         OPC_RecordChild3, // #2 = $rsrc
/*44800*/         OPC_CheckChild3Type, MVT::v8i32,
/*44802*/         OPC_RecordChild4, // #3 = $sampler
/*44803*/         OPC_RecordChild5, // #4 = $dmask
/*44804*/         OPC_RecordChild6, // #5 = $unorm
/*44805*/         OPC_RecordChild7, // #6 = $glc
/*44806*/         OPC_MoveChild, 8,
/*44808*/         OPC_RecordNode, // #7 = $slc
/*44809*/         OPC_MoveParent,
/*44810*/         OPC_MoveChild, 9,
/*44812*/         OPC_RecordNode, // #8 = $lwe
/*44813*/         OPC_MoveParent,
/*44814*/         OPC_MoveChild, 10,
/*44816*/         OPC_RecordNode, // #9 = $da
/*44817*/         OPC_MoveParent,
/*44818*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44863
/*44821*/           OPC_EmitMergeInputChains1_0,
/*44822*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44825*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44828*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44831*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44834*/           OPC_EmitInteger, MVT::i1, 0, 
/*44837*/           OPC_EmitInteger, MVT::i1, 0, 
/*44840*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44843*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44846*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 465:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44863*/         /*SwitchType*/ 42, MVT::v2f32,// ->44907
/*44865*/           OPC_EmitMergeInputChains1_0,
/*44866*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44869*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44872*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44875*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44878*/           OPC_EmitInteger, MVT::i1, 0, 
/*44881*/           OPC_EmitInteger, MVT::i1, 0, 
/*44884*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44887*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44890*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 465:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44907*/         /*SwitchType*/ 42, MVT::v4f32,// ->44951
/*44909*/           OPC_EmitMergeInputChains1_0,
/*44910*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44913*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44916*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44919*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44922*/           OPC_EmitInteger, MVT::i1, 0, 
/*44925*/           OPC_EmitInteger, MVT::i1, 0, 
/*44928*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44931*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44934*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 465:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44951*/         0, // EndSwitchType
/*44952*/       /*Scope*/ 27|128,1/*155*/, /*->45109*/
/*44954*/         OPC_CheckChild2Type, MVT::v4f32,
/*44956*/         OPC_RecordChild3, // #2 = $rsrc
/*44957*/         OPC_CheckChild3Type, MVT::v8i32,
/*44959*/         OPC_RecordChild4, // #3 = $sampler
/*44960*/         OPC_RecordChild5, // #4 = $dmask
/*44961*/         OPC_RecordChild6, // #5 = $unorm
/*44962*/         OPC_RecordChild7, // #6 = $glc
/*44963*/         OPC_MoveChild, 8,
/*44965*/         OPC_RecordNode, // #7 = $slc
/*44966*/         OPC_MoveParent,
/*44967*/         OPC_MoveChild, 9,
/*44969*/         OPC_RecordNode, // #8 = $lwe
/*44970*/         OPC_MoveParent,
/*44971*/         OPC_MoveChild, 10,
/*44973*/         OPC_RecordNode, // #9 = $da
/*44974*/         OPC_MoveParent,
/*44975*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45020
/*44978*/           OPC_EmitMergeInputChains1_0,
/*44979*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44982*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44985*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44988*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44991*/           OPC_EmitInteger, MVT::i1, 0, 
/*44994*/           OPC_EmitInteger, MVT::i1, 0, 
/*44997*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45000*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45003*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 465:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45020*/         /*SwitchType*/ 42, MVT::v2f32,// ->45064
/*45022*/           OPC_EmitMergeInputChains1_0,
/*45023*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45026*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45029*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45032*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45035*/           OPC_EmitInteger, MVT::i1, 0, 
/*45038*/           OPC_EmitInteger, MVT::i1, 0, 
/*45041*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45044*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45047*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 465:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45064*/         /*SwitchType*/ 42, MVT::v4f32,// ->45108
/*45066*/           OPC_EmitMergeInputChains1_0,
/*45067*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45070*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45073*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45076*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45079*/           OPC_EmitInteger, MVT::i1, 0, 
/*45082*/           OPC_EmitInteger, MVT::i1, 0, 
/*45085*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45088*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45091*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 465:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45108*/         0, // EndSwitchType
/*45109*/       /*Scope*/ 27|128,1/*155*/, /*->45266*/
/*45111*/         OPC_CheckChild2Type, MVT::v8f32,
/*45113*/         OPC_RecordChild3, // #2 = $rsrc
/*45114*/         OPC_CheckChild3Type, MVT::v8i32,
/*45116*/         OPC_RecordChild4, // #3 = $sampler
/*45117*/         OPC_RecordChild5, // #4 = $dmask
/*45118*/         OPC_RecordChild6, // #5 = $unorm
/*45119*/         OPC_RecordChild7, // #6 = $glc
/*45120*/         OPC_MoveChild, 8,
/*45122*/         OPC_RecordNode, // #7 = $slc
/*45123*/         OPC_MoveParent,
/*45124*/         OPC_MoveChild, 9,
/*45126*/         OPC_RecordNode, // #8 = $lwe
/*45127*/         OPC_MoveParent,
/*45128*/         OPC_MoveChild, 10,
/*45130*/         OPC_RecordNode, // #9 = $da
/*45131*/         OPC_MoveParent,
/*45132*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45177
/*45135*/           OPC_EmitMergeInputChains1_0,
/*45136*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45139*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45142*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45145*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45148*/           OPC_EmitInteger, MVT::i1, 0, 
/*45151*/           OPC_EmitInteger, MVT::i1, 0, 
/*45154*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45157*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45160*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 465:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45177*/         /*SwitchType*/ 42, MVT::v2f32,// ->45221
/*45179*/           OPC_EmitMergeInputChains1_0,
/*45180*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45183*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45186*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45189*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45192*/           OPC_EmitInteger, MVT::i1, 0, 
/*45195*/           OPC_EmitInteger, MVT::i1, 0, 
/*45198*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45201*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45204*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 465:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45221*/         /*SwitchType*/ 42, MVT::v4f32,// ->45265
/*45223*/           OPC_EmitMergeInputChains1_0,
/*45224*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45227*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45230*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45233*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45236*/           OPC_EmitInteger, MVT::i1, 0, 
/*45239*/           OPC_EmitInteger, MVT::i1, 0, 
/*45242*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45245*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45248*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 465:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45265*/         0, // EndSwitchType
/*45266*/       /*Scope*/ 27|128,1/*155*/, /*->45423*/
/*45268*/         OPC_CheckChild2Type, MVT::v16f32,
/*45270*/         OPC_RecordChild3, // #2 = $rsrc
/*45271*/         OPC_CheckChild3Type, MVT::v8i32,
/*45273*/         OPC_RecordChild4, // #3 = $sampler
/*45274*/         OPC_RecordChild5, // #4 = $dmask
/*45275*/         OPC_RecordChild6, // #5 = $unorm
/*45276*/         OPC_RecordChild7, // #6 = $glc
/*45277*/         OPC_MoveChild, 8,
/*45279*/         OPC_RecordNode, // #7 = $slc
/*45280*/         OPC_MoveParent,
/*45281*/         OPC_MoveChild, 9,
/*45283*/         OPC_RecordNode, // #8 = $lwe
/*45284*/         OPC_MoveParent,
/*45285*/         OPC_MoveChild, 10,
/*45287*/         OPC_RecordNode, // #9 = $da
/*45288*/         OPC_MoveParent,
/*45289*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45334
/*45292*/           OPC_EmitMergeInputChains1_0,
/*45293*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45296*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45299*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45302*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45305*/           OPC_EmitInteger, MVT::i1, 0, 
/*45308*/           OPC_EmitInteger, MVT::i1, 0, 
/*45311*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45314*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45317*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 465:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45334*/         /*SwitchType*/ 42, MVT::v2f32,// ->45378
/*45336*/           OPC_EmitMergeInputChains1_0,
/*45337*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45340*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45343*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45346*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45349*/           OPC_EmitInteger, MVT::i1, 0, 
/*45352*/           OPC_EmitInteger, MVT::i1, 0, 
/*45355*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45358*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 465:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45378*/         /*SwitchType*/ 42, MVT::v4f32,// ->45422
/*45380*/           OPC_EmitMergeInputChains1_0,
/*45381*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45384*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45387*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45390*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45393*/           OPC_EmitInteger, MVT::i1, 0, 
/*45396*/           OPC_EmitInteger, MVT::i1, 0, 
/*45399*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45402*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45405*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 465:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45422*/         0, // EndSwitchType
/*45423*/       0, /*End of Scope*/
/*45424*/     /*Scope*/ 23|128,6/*791*/, /*->46217*/
/*45426*/       OPC_CheckChild1Integer, 82|128,3/*466*/, 
/*45429*/       OPC_RecordChild2, // #1 = $addr
/*45430*/       OPC_Scope, 27|128,1/*155*/, /*->45588*/ // 5 children in Scope
/*45433*/         OPC_CheckChild2Type, MVT::f32,
/*45435*/         OPC_RecordChild3, // #2 = $rsrc
/*45436*/         OPC_CheckChild3Type, MVT::v8i32,
/*45438*/         OPC_RecordChild4, // #3 = $sampler
/*45439*/         OPC_RecordChild5, // #4 = $dmask
/*45440*/         OPC_RecordChild6, // #5 = $unorm
/*45441*/         OPC_RecordChild7, // #6 = $glc
/*45442*/         OPC_MoveChild, 8,
/*45444*/         OPC_RecordNode, // #7 = $slc
/*45445*/         OPC_MoveParent,
/*45446*/         OPC_MoveChild, 9,
/*45448*/         OPC_RecordNode, // #8 = $lwe
/*45449*/         OPC_MoveParent,
/*45450*/         OPC_MoveChild, 10,
/*45452*/         OPC_RecordNode, // #9 = $da
/*45453*/         OPC_MoveParent,
/*45454*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45499
/*45457*/           OPC_EmitMergeInputChains1_0,
/*45458*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45461*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45464*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45467*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45470*/           OPC_EmitInteger, MVT::i1, 0, 
/*45473*/           OPC_EmitInteger, MVT::i1, 0, 
/*45476*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45479*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45482*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 466:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45499*/         /*SwitchType*/ 42, MVT::v2f32,// ->45543
/*45501*/           OPC_EmitMergeInputChains1_0,
/*45502*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45505*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45508*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45511*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45514*/           OPC_EmitInteger, MVT::i1, 0, 
/*45517*/           OPC_EmitInteger, MVT::i1, 0, 
/*45520*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45523*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45526*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 466:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45543*/         /*SwitchType*/ 42, MVT::v4f32,// ->45587
/*45545*/           OPC_EmitMergeInputChains1_0,
/*45546*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45549*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45552*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45555*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45558*/           OPC_EmitInteger, MVT::i1, 0, 
/*45561*/           OPC_EmitInteger, MVT::i1, 0, 
/*45564*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45567*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45570*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 466:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45587*/         0, // EndSwitchType
/*45588*/       /*Scope*/ 27|128,1/*155*/, /*->45745*/
/*45590*/         OPC_CheckChild2Type, MVT::v2f32,
/*45592*/         OPC_RecordChild3, // #2 = $rsrc
/*45593*/         OPC_CheckChild3Type, MVT::v8i32,
/*45595*/         OPC_RecordChild4, // #3 = $sampler
/*45596*/         OPC_RecordChild5, // #4 = $dmask
/*45597*/         OPC_RecordChild6, // #5 = $unorm
/*45598*/         OPC_RecordChild7, // #6 = $glc
/*45599*/         OPC_MoveChild, 8,
/*45601*/         OPC_RecordNode, // #7 = $slc
/*45602*/         OPC_MoveParent,
/*45603*/         OPC_MoveChild, 9,
/*45605*/         OPC_RecordNode, // #8 = $lwe
/*45606*/         OPC_MoveParent,
/*45607*/         OPC_MoveChild, 10,
/*45609*/         OPC_RecordNode, // #9 = $da
/*45610*/         OPC_MoveParent,
/*45611*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45656
/*45614*/           OPC_EmitMergeInputChains1_0,
/*45615*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45618*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45621*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45624*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45627*/           OPC_EmitInteger, MVT::i1, 0, 
/*45630*/           OPC_EmitInteger, MVT::i1, 0, 
/*45633*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45636*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45639*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 466:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45656*/         /*SwitchType*/ 42, MVT::v2f32,// ->45700
/*45658*/           OPC_EmitMergeInputChains1_0,
/*45659*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45662*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45665*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45668*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45671*/           OPC_EmitInteger, MVT::i1, 0, 
/*45674*/           OPC_EmitInteger, MVT::i1, 0, 
/*45677*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45680*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45683*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 466:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45700*/         /*SwitchType*/ 42, MVT::v4f32,// ->45744
/*45702*/           OPC_EmitMergeInputChains1_0,
/*45703*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45706*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45709*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45712*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45715*/           OPC_EmitInteger, MVT::i1, 0, 
/*45718*/           OPC_EmitInteger, MVT::i1, 0, 
/*45721*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45724*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45727*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 466:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45744*/         0, // EndSwitchType
/*45745*/       /*Scope*/ 27|128,1/*155*/, /*->45902*/
/*45747*/         OPC_CheckChild2Type, MVT::v4f32,
/*45749*/         OPC_RecordChild3, // #2 = $rsrc
/*45750*/         OPC_CheckChild3Type, MVT::v8i32,
/*45752*/         OPC_RecordChild4, // #3 = $sampler
/*45753*/         OPC_RecordChild5, // #4 = $dmask
/*45754*/         OPC_RecordChild6, // #5 = $unorm
/*45755*/         OPC_RecordChild7, // #6 = $glc
/*45756*/         OPC_MoveChild, 8,
/*45758*/         OPC_RecordNode, // #7 = $slc
/*45759*/         OPC_MoveParent,
/*45760*/         OPC_MoveChild, 9,
/*45762*/         OPC_RecordNode, // #8 = $lwe
/*45763*/         OPC_MoveParent,
/*45764*/         OPC_MoveChild, 10,
/*45766*/         OPC_RecordNode, // #9 = $da
/*45767*/         OPC_MoveParent,
/*45768*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45813
/*45771*/           OPC_EmitMergeInputChains1_0,
/*45772*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45775*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45778*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45781*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45784*/           OPC_EmitInteger, MVT::i1, 0, 
/*45787*/           OPC_EmitInteger, MVT::i1, 0, 
/*45790*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45793*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45796*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 466:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45813*/         /*SwitchType*/ 42, MVT::v2f32,// ->45857
/*45815*/           OPC_EmitMergeInputChains1_0,
/*45816*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45819*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45822*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45825*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45828*/           OPC_EmitInteger, MVT::i1, 0, 
/*45831*/           OPC_EmitInteger, MVT::i1, 0, 
/*45834*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45837*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45840*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 466:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45857*/         /*SwitchType*/ 42, MVT::v4f32,// ->45901
/*45859*/           OPC_EmitMergeInputChains1_0,
/*45860*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45863*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45866*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45869*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45872*/           OPC_EmitInteger, MVT::i1, 0, 
/*45875*/           OPC_EmitInteger, MVT::i1, 0, 
/*45878*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45881*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45884*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 466:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45901*/         0, // EndSwitchType
/*45902*/       /*Scope*/ 27|128,1/*155*/, /*->46059*/
/*45904*/         OPC_CheckChild2Type, MVT::v8f32,
/*45906*/         OPC_RecordChild3, // #2 = $rsrc
/*45907*/         OPC_CheckChild3Type, MVT::v8i32,
/*45909*/         OPC_RecordChild4, // #3 = $sampler
/*45910*/         OPC_RecordChild5, // #4 = $dmask
/*45911*/         OPC_RecordChild6, // #5 = $unorm
/*45912*/         OPC_RecordChild7, // #6 = $glc
/*45913*/         OPC_MoveChild, 8,
/*45915*/         OPC_RecordNode, // #7 = $slc
/*45916*/         OPC_MoveParent,
/*45917*/         OPC_MoveChild, 9,
/*45919*/         OPC_RecordNode, // #8 = $lwe
/*45920*/         OPC_MoveParent,
/*45921*/         OPC_MoveChild, 10,
/*45923*/         OPC_RecordNode, // #9 = $da
/*45924*/         OPC_MoveParent,
/*45925*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45970
/*45928*/           OPC_EmitMergeInputChains1_0,
/*45929*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45932*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45935*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45938*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45941*/           OPC_EmitInteger, MVT::i1, 0, 
/*45944*/           OPC_EmitInteger, MVT::i1, 0, 
/*45947*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45950*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45953*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 466:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45970*/         /*SwitchType*/ 42, MVT::v2f32,// ->46014
/*45972*/           OPC_EmitMergeInputChains1_0,
/*45973*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45976*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45979*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45982*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45985*/           OPC_EmitInteger, MVT::i1, 0, 
/*45988*/           OPC_EmitInteger, MVT::i1, 0, 
/*45991*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45994*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45997*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 466:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46014*/         /*SwitchType*/ 42, MVT::v4f32,// ->46058
/*46016*/           OPC_EmitMergeInputChains1_0,
/*46017*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46020*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46023*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46026*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46029*/           OPC_EmitInteger, MVT::i1, 0, 
/*46032*/           OPC_EmitInteger, MVT::i1, 0, 
/*46035*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46038*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46041*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 466:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46058*/         0, // EndSwitchType
/*46059*/       /*Scope*/ 27|128,1/*155*/, /*->46216*/
/*46061*/         OPC_CheckChild2Type, MVT::v16f32,
/*46063*/         OPC_RecordChild3, // #2 = $rsrc
/*46064*/         OPC_CheckChild3Type, MVT::v8i32,
/*46066*/         OPC_RecordChild4, // #3 = $sampler
/*46067*/         OPC_RecordChild5, // #4 = $dmask
/*46068*/         OPC_RecordChild6, // #5 = $unorm
/*46069*/         OPC_RecordChild7, // #6 = $glc
/*46070*/         OPC_MoveChild, 8,
/*46072*/         OPC_RecordNode, // #7 = $slc
/*46073*/         OPC_MoveParent,
/*46074*/         OPC_MoveChild, 9,
/*46076*/         OPC_RecordNode, // #8 = $lwe
/*46077*/         OPC_MoveParent,
/*46078*/         OPC_MoveChild, 10,
/*46080*/         OPC_RecordNode, // #9 = $da
/*46081*/         OPC_MoveParent,
/*46082*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46127
/*46085*/           OPC_EmitMergeInputChains1_0,
/*46086*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46089*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46092*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46095*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46098*/           OPC_EmitInteger, MVT::i1, 0, 
/*46101*/           OPC_EmitInteger, MVT::i1, 0, 
/*46104*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46107*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46110*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 466:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46127*/         /*SwitchType*/ 42, MVT::v2f32,// ->46171
/*46129*/           OPC_EmitMergeInputChains1_0,
/*46130*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46133*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46136*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46139*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46142*/           OPC_EmitInteger, MVT::i1, 0, 
/*46145*/           OPC_EmitInteger, MVT::i1, 0, 
/*46148*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46151*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46154*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 466:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46171*/         /*SwitchType*/ 42, MVT::v4f32,// ->46215
/*46173*/           OPC_EmitMergeInputChains1_0,
/*46174*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46177*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46180*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46183*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46186*/           OPC_EmitInteger, MVT::i1, 0, 
/*46189*/           OPC_EmitInteger, MVT::i1, 0, 
/*46192*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46195*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46198*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 466:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46215*/         0, // EndSwitchType
/*46216*/       0, /*End of Scope*/
/*46217*/     /*Scope*/ 23|128,6/*791*/, /*->47010*/
/*46219*/       OPC_CheckChild1Integer, 110|128,3/*494*/, 
/*46222*/       OPC_RecordChild2, // #1 = $addr
/*46223*/       OPC_Scope, 27|128,1/*155*/, /*->46381*/ // 5 children in Scope
/*46226*/         OPC_CheckChild2Type, MVT::f32,
/*46228*/         OPC_RecordChild3, // #2 = $rsrc
/*46229*/         OPC_CheckChild3Type, MVT::v8i32,
/*46231*/         OPC_RecordChild4, // #3 = $sampler
/*46232*/         OPC_RecordChild5, // #4 = $dmask
/*46233*/         OPC_RecordChild6, // #5 = $unorm
/*46234*/         OPC_RecordChild7, // #6 = $glc
/*46235*/         OPC_MoveChild, 8,
/*46237*/         OPC_RecordNode, // #7 = $slc
/*46238*/         OPC_MoveParent,
/*46239*/         OPC_MoveChild, 9,
/*46241*/         OPC_RecordNode, // #8 = $lwe
/*46242*/         OPC_MoveParent,
/*46243*/         OPC_MoveChild, 10,
/*46245*/         OPC_RecordNode, // #9 = $da
/*46246*/         OPC_MoveParent,
/*46247*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46292
/*46250*/           OPC_EmitMergeInputChains1_0,
/*46251*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46254*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46257*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46260*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46263*/           OPC_EmitInteger, MVT::i1, 0, 
/*46266*/           OPC_EmitInteger, MVT::i1, 0, 
/*46269*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46272*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46275*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 494:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46292*/         /*SwitchType*/ 42, MVT::v2f32,// ->46336
/*46294*/           OPC_EmitMergeInputChains1_0,
/*46295*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46298*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46301*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46304*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46307*/           OPC_EmitInteger, MVT::i1, 0, 
/*46310*/           OPC_EmitInteger, MVT::i1, 0, 
/*46313*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46316*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46319*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 494:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46336*/         /*SwitchType*/ 42, MVT::v4f32,// ->46380
/*46338*/           OPC_EmitMergeInputChains1_0,
/*46339*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46342*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46345*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46348*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46351*/           OPC_EmitInteger, MVT::i1, 0, 
/*46354*/           OPC_EmitInteger, MVT::i1, 0, 
/*46357*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46360*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46363*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 494:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46380*/         0, // EndSwitchType
/*46381*/       /*Scope*/ 27|128,1/*155*/, /*->46538*/
/*46383*/         OPC_CheckChild2Type, MVT::v2f32,
/*46385*/         OPC_RecordChild3, // #2 = $rsrc
/*46386*/         OPC_CheckChild3Type, MVT::v8i32,
/*46388*/         OPC_RecordChild4, // #3 = $sampler
/*46389*/         OPC_RecordChild5, // #4 = $dmask
/*46390*/         OPC_RecordChild6, // #5 = $unorm
/*46391*/         OPC_RecordChild7, // #6 = $glc
/*46392*/         OPC_MoveChild, 8,
/*46394*/         OPC_RecordNode, // #7 = $slc
/*46395*/         OPC_MoveParent,
/*46396*/         OPC_MoveChild, 9,
/*46398*/         OPC_RecordNode, // #8 = $lwe
/*46399*/         OPC_MoveParent,
/*46400*/         OPC_MoveChild, 10,
/*46402*/         OPC_RecordNode, // #9 = $da
/*46403*/         OPC_MoveParent,
/*46404*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46449
/*46407*/           OPC_EmitMergeInputChains1_0,
/*46408*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46411*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46414*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46417*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46420*/           OPC_EmitInteger, MVT::i1, 0, 
/*46423*/           OPC_EmitInteger, MVT::i1, 0, 
/*46426*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46429*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46432*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 494:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46449*/         /*SwitchType*/ 42, MVT::v2f32,// ->46493
/*46451*/           OPC_EmitMergeInputChains1_0,
/*46452*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46455*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46458*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46461*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46464*/           OPC_EmitInteger, MVT::i1, 0, 
/*46467*/           OPC_EmitInteger, MVT::i1, 0, 
/*46470*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46473*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46476*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 494:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46493*/         /*SwitchType*/ 42, MVT::v4f32,// ->46537
/*46495*/           OPC_EmitMergeInputChains1_0,
/*46496*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46499*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46502*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46505*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46508*/           OPC_EmitInteger, MVT::i1, 0, 
/*46511*/           OPC_EmitInteger, MVT::i1, 0, 
/*46514*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46517*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46520*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 494:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46537*/         0, // EndSwitchType
/*46538*/       /*Scope*/ 27|128,1/*155*/, /*->46695*/
/*46540*/         OPC_CheckChild2Type, MVT::v4f32,
/*46542*/         OPC_RecordChild3, // #2 = $rsrc
/*46543*/         OPC_CheckChild3Type, MVT::v8i32,
/*46545*/         OPC_RecordChild4, // #3 = $sampler
/*46546*/         OPC_RecordChild5, // #4 = $dmask
/*46547*/         OPC_RecordChild6, // #5 = $unorm
/*46548*/         OPC_RecordChild7, // #6 = $glc
/*46549*/         OPC_MoveChild, 8,
/*46551*/         OPC_RecordNode, // #7 = $slc
/*46552*/         OPC_MoveParent,
/*46553*/         OPC_MoveChild, 9,
/*46555*/         OPC_RecordNode, // #8 = $lwe
/*46556*/         OPC_MoveParent,
/*46557*/         OPC_MoveChild, 10,
/*46559*/         OPC_RecordNode, // #9 = $da
/*46560*/         OPC_MoveParent,
/*46561*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46606
/*46564*/           OPC_EmitMergeInputChains1_0,
/*46565*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46568*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46571*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46574*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46577*/           OPC_EmitInteger, MVT::i1, 0, 
/*46580*/           OPC_EmitInteger, MVT::i1, 0, 
/*46583*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46586*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46589*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 494:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46606*/         /*SwitchType*/ 42, MVT::v2f32,// ->46650
/*46608*/           OPC_EmitMergeInputChains1_0,
/*46609*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46612*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46615*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46618*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46621*/           OPC_EmitInteger, MVT::i1, 0, 
/*46624*/           OPC_EmitInteger, MVT::i1, 0, 
/*46627*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46630*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46633*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 494:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46650*/         /*SwitchType*/ 42, MVT::v4f32,// ->46694
/*46652*/           OPC_EmitMergeInputChains1_0,
/*46653*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46656*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46659*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46662*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46665*/           OPC_EmitInteger, MVT::i1, 0, 
/*46668*/           OPC_EmitInteger, MVT::i1, 0, 
/*46671*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46674*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46677*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 494:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46694*/         0, // EndSwitchType
/*46695*/       /*Scope*/ 27|128,1/*155*/, /*->46852*/
/*46697*/         OPC_CheckChild2Type, MVT::v8f32,
/*46699*/         OPC_RecordChild3, // #2 = $rsrc
/*46700*/         OPC_CheckChild3Type, MVT::v8i32,
/*46702*/         OPC_RecordChild4, // #3 = $sampler
/*46703*/         OPC_RecordChild5, // #4 = $dmask
/*46704*/         OPC_RecordChild6, // #5 = $unorm
/*46705*/         OPC_RecordChild7, // #6 = $glc
/*46706*/         OPC_MoveChild, 8,
/*46708*/         OPC_RecordNode, // #7 = $slc
/*46709*/         OPC_MoveParent,
/*46710*/         OPC_MoveChild, 9,
/*46712*/         OPC_RecordNode, // #8 = $lwe
/*46713*/         OPC_MoveParent,
/*46714*/         OPC_MoveChild, 10,
/*46716*/         OPC_RecordNode, // #9 = $da
/*46717*/         OPC_MoveParent,
/*46718*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46763
/*46721*/           OPC_EmitMergeInputChains1_0,
/*46722*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46725*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46728*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46731*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46734*/           OPC_EmitInteger, MVT::i1, 0, 
/*46737*/           OPC_EmitInteger, MVT::i1, 0, 
/*46740*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46743*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46746*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 494:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46763*/         /*SwitchType*/ 42, MVT::v2f32,// ->46807
/*46765*/           OPC_EmitMergeInputChains1_0,
/*46766*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46769*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46772*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46775*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46778*/           OPC_EmitInteger, MVT::i1, 0, 
/*46781*/           OPC_EmitInteger, MVT::i1, 0, 
/*46784*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46787*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46790*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 494:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46807*/         /*SwitchType*/ 42, MVT::v4f32,// ->46851
/*46809*/           OPC_EmitMergeInputChains1_0,
/*46810*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46813*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46816*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46819*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46822*/           OPC_EmitInteger, MVT::i1, 0, 
/*46825*/           OPC_EmitInteger, MVT::i1, 0, 
/*46828*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46831*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46834*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 494:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46851*/         0, // EndSwitchType
/*46852*/       /*Scope*/ 27|128,1/*155*/, /*->47009*/
/*46854*/         OPC_CheckChild2Type, MVT::v16f32,
/*46856*/         OPC_RecordChild3, // #2 = $rsrc
/*46857*/         OPC_CheckChild3Type, MVT::v8i32,
/*46859*/         OPC_RecordChild4, // #3 = $sampler
/*46860*/         OPC_RecordChild5, // #4 = $dmask
/*46861*/         OPC_RecordChild6, // #5 = $unorm
/*46862*/         OPC_RecordChild7, // #6 = $glc
/*46863*/         OPC_MoveChild, 8,
/*46865*/         OPC_RecordNode, // #7 = $slc
/*46866*/         OPC_MoveParent,
/*46867*/         OPC_MoveChild, 9,
/*46869*/         OPC_RecordNode, // #8 = $lwe
/*46870*/         OPC_MoveParent,
/*46871*/         OPC_MoveChild, 10,
/*46873*/         OPC_RecordNode, // #9 = $da
/*46874*/         OPC_MoveParent,
/*46875*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46920
/*46878*/           OPC_EmitMergeInputChains1_0,
/*46879*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46882*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46885*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46888*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46891*/           OPC_EmitInteger, MVT::i1, 0, 
/*46894*/           OPC_EmitInteger, MVT::i1, 0, 
/*46897*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46900*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46903*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 494:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46920*/         /*SwitchType*/ 42, MVT::v2f32,// ->46964
/*46922*/           OPC_EmitMergeInputChains1_0,
/*46923*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46926*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46929*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46932*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46935*/           OPC_EmitInteger, MVT::i1, 0, 
/*46938*/           OPC_EmitInteger, MVT::i1, 0, 
/*46941*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46944*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46947*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 494:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46964*/         /*SwitchType*/ 42, MVT::v4f32,// ->47008
/*46966*/           OPC_EmitMergeInputChains1_0,
/*46967*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46970*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46973*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46976*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46979*/           OPC_EmitInteger, MVT::i1, 0, 
/*46982*/           OPC_EmitInteger, MVT::i1, 0, 
/*46985*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46988*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46991*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 494:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47008*/         0, // EndSwitchType
/*47009*/       0, /*End of Scope*/
/*47010*/     /*Scope*/ 23|128,6/*791*/, /*->47803*/
/*47012*/       OPC_CheckChild1Integer, 101|128,3/*485*/, 
/*47015*/       OPC_RecordChild2, // #1 = $addr
/*47016*/       OPC_Scope, 27|128,1/*155*/, /*->47174*/ // 5 children in Scope
/*47019*/         OPC_CheckChild2Type, MVT::f32,
/*47021*/         OPC_RecordChild3, // #2 = $rsrc
/*47022*/         OPC_CheckChild3Type, MVT::v8i32,
/*47024*/         OPC_RecordChild4, // #3 = $sampler
/*47025*/         OPC_RecordChild5, // #4 = $dmask
/*47026*/         OPC_RecordChild6, // #5 = $unorm
/*47027*/         OPC_RecordChild7, // #6 = $glc
/*47028*/         OPC_MoveChild, 8,
/*47030*/         OPC_RecordNode, // #7 = $slc
/*47031*/         OPC_MoveParent,
/*47032*/         OPC_MoveChild, 9,
/*47034*/         OPC_RecordNode, // #8 = $lwe
/*47035*/         OPC_MoveParent,
/*47036*/         OPC_MoveChild, 10,
/*47038*/         OPC_RecordNode, // #9 = $da
/*47039*/         OPC_MoveParent,
/*47040*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47085
/*47043*/           OPC_EmitMergeInputChains1_0,
/*47044*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47047*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47050*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47053*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47056*/           OPC_EmitInteger, MVT::i1, 0, 
/*47059*/           OPC_EmitInteger, MVT::i1, 0, 
/*47062*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47065*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47068*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 485:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47085*/         /*SwitchType*/ 42, MVT::v2f32,// ->47129
/*47087*/           OPC_EmitMergeInputChains1_0,
/*47088*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47091*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47094*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47097*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47100*/           OPC_EmitInteger, MVT::i1, 0, 
/*47103*/           OPC_EmitInteger, MVT::i1, 0, 
/*47106*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47109*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47112*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 485:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47129*/         /*SwitchType*/ 42, MVT::v4f32,// ->47173
/*47131*/           OPC_EmitMergeInputChains1_0,
/*47132*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47135*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47138*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47141*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47144*/           OPC_EmitInteger, MVT::i1, 0, 
/*47147*/           OPC_EmitInteger, MVT::i1, 0, 
/*47150*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47153*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47156*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 485:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47173*/         0, // EndSwitchType
/*47174*/       /*Scope*/ 27|128,1/*155*/, /*->47331*/
/*47176*/         OPC_CheckChild2Type, MVT::v2f32,
/*47178*/         OPC_RecordChild3, // #2 = $rsrc
/*47179*/         OPC_CheckChild3Type, MVT::v8i32,
/*47181*/         OPC_RecordChild4, // #3 = $sampler
/*47182*/         OPC_RecordChild5, // #4 = $dmask
/*47183*/         OPC_RecordChild6, // #5 = $unorm
/*47184*/         OPC_RecordChild7, // #6 = $glc
/*47185*/         OPC_MoveChild, 8,
/*47187*/         OPC_RecordNode, // #7 = $slc
/*47188*/         OPC_MoveParent,
/*47189*/         OPC_MoveChild, 9,
/*47191*/         OPC_RecordNode, // #8 = $lwe
/*47192*/         OPC_MoveParent,
/*47193*/         OPC_MoveChild, 10,
/*47195*/         OPC_RecordNode, // #9 = $da
/*47196*/         OPC_MoveParent,
/*47197*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47242
/*47200*/           OPC_EmitMergeInputChains1_0,
/*47201*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47204*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47207*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47210*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47213*/           OPC_EmitInteger, MVT::i1, 0, 
/*47216*/           OPC_EmitInteger, MVT::i1, 0, 
/*47219*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47222*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47225*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 485:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47242*/         /*SwitchType*/ 42, MVT::v2f32,// ->47286
/*47244*/           OPC_EmitMergeInputChains1_0,
/*47245*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47248*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47251*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47254*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47257*/           OPC_EmitInteger, MVT::i1, 0, 
/*47260*/           OPC_EmitInteger, MVT::i1, 0, 
/*47263*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47266*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47269*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 485:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47286*/         /*SwitchType*/ 42, MVT::v4f32,// ->47330
/*47288*/           OPC_EmitMergeInputChains1_0,
/*47289*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47292*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47295*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47298*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47301*/           OPC_EmitInteger, MVT::i1, 0, 
/*47304*/           OPC_EmitInteger, MVT::i1, 0, 
/*47307*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47310*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47313*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 485:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47330*/         0, // EndSwitchType
/*47331*/       /*Scope*/ 27|128,1/*155*/, /*->47488*/
/*47333*/         OPC_CheckChild2Type, MVT::v4f32,
/*47335*/         OPC_RecordChild3, // #2 = $rsrc
/*47336*/         OPC_CheckChild3Type, MVT::v8i32,
/*47338*/         OPC_RecordChild4, // #3 = $sampler
/*47339*/         OPC_RecordChild5, // #4 = $dmask
/*47340*/         OPC_RecordChild6, // #5 = $unorm
/*47341*/         OPC_RecordChild7, // #6 = $glc
/*47342*/         OPC_MoveChild, 8,
/*47344*/         OPC_RecordNode, // #7 = $slc
/*47345*/         OPC_MoveParent,
/*47346*/         OPC_MoveChild, 9,
/*47348*/         OPC_RecordNode, // #8 = $lwe
/*47349*/         OPC_MoveParent,
/*47350*/         OPC_MoveChild, 10,
/*47352*/         OPC_RecordNode, // #9 = $da
/*47353*/         OPC_MoveParent,
/*47354*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47399
/*47357*/           OPC_EmitMergeInputChains1_0,
/*47358*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47361*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47364*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47367*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47370*/           OPC_EmitInteger, MVT::i1, 0, 
/*47373*/           OPC_EmitInteger, MVT::i1, 0, 
/*47376*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47379*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47382*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 485:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47399*/         /*SwitchType*/ 42, MVT::v2f32,// ->47443
/*47401*/           OPC_EmitMergeInputChains1_0,
/*47402*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47405*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47408*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47411*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47414*/           OPC_EmitInteger, MVT::i1, 0, 
/*47417*/           OPC_EmitInteger, MVT::i1, 0, 
/*47420*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47423*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47426*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 485:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47443*/         /*SwitchType*/ 42, MVT::v4f32,// ->47487
/*47445*/           OPC_EmitMergeInputChains1_0,
/*47446*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47449*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47452*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47455*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47458*/           OPC_EmitInteger, MVT::i1, 0, 
/*47461*/           OPC_EmitInteger, MVT::i1, 0, 
/*47464*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47467*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47470*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 485:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47487*/         0, // EndSwitchType
/*47488*/       /*Scope*/ 27|128,1/*155*/, /*->47645*/
/*47490*/         OPC_CheckChild2Type, MVT::v8f32,
/*47492*/         OPC_RecordChild3, // #2 = $rsrc
/*47493*/         OPC_CheckChild3Type, MVT::v8i32,
/*47495*/         OPC_RecordChild4, // #3 = $sampler
/*47496*/         OPC_RecordChild5, // #4 = $dmask
/*47497*/         OPC_RecordChild6, // #5 = $unorm
/*47498*/         OPC_RecordChild7, // #6 = $glc
/*47499*/         OPC_MoveChild, 8,
/*47501*/         OPC_RecordNode, // #7 = $slc
/*47502*/         OPC_MoveParent,
/*47503*/         OPC_MoveChild, 9,
/*47505*/         OPC_RecordNode, // #8 = $lwe
/*47506*/         OPC_MoveParent,
/*47507*/         OPC_MoveChild, 10,
/*47509*/         OPC_RecordNode, // #9 = $da
/*47510*/         OPC_MoveParent,
/*47511*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47556
/*47514*/           OPC_EmitMergeInputChains1_0,
/*47515*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47518*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47521*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47524*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47527*/           OPC_EmitInteger, MVT::i1, 0, 
/*47530*/           OPC_EmitInteger, MVT::i1, 0, 
/*47533*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47536*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47539*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 485:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47556*/         /*SwitchType*/ 42, MVT::v2f32,// ->47600
/*47558*/           OPC_EmitMergeInputChains1_0,
/*47559*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47562*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47565*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47568*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47571*/           OPC_EmitInteger, MVT::i1, 0, 
/*47574*/           OPC_EmitInteger, MVT::i1, 0, 
/*47577*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47580*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47583*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 485:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47600*/         /*SwitchType*/ 42, MVT::v4f32,// ->47644
/*47602*/           OPC_EmitMergeInputChains1_0,
/*47603*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47606*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47609*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47612*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47615*/           OPC_EmitInteger, MVT::i1, 0, 
/*47618*/           OPC_EmitInteger, MVT::i1, 0, 
/*47621*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47624*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47627*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 485:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47644*/         0, // EndSwitchType
/*47645*/       /*Scope*/ 27|128,1/*155*/, /*->47802*/
/*47647*/         OPC_CheckChild2Type, MVT::v16f32,
/*47649*/         OPC_RecordChild3, // #2 = $rsrc
/*47650*/         OPC_CheckChild3Type, MVT::v8i32,
/*47652*/         OPC_RecordChild4, // #3 = $sampler
/*47653*/         OPC_RecordChild5, // #4 = $dmask
/*47654*/         OPC_RecordChild6, // #5 = $unorm
/*47655*/         OPC_RecordChild7, // #6 = $glc
/*47656*/         OPC_MoveChild, 8,
/*47658*/         OPC_RecordNode, // #7 = $slc
/*47659*/         OPC_MoveParent,
/*47660*/         OPC_MoveChild, 9,
/*47662*/         OPC_RecordNode, // #8 = $lwe
/*47663*/         OPC_MoveParent,
/*47664*/         OPC_MoveChild, 10,
/*47666*/         OPC_RecordNode, // #9 = $da
/*47667*/         OPC_MoveParent,
/*47668*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47713
/*47671*/           OPC_EmitMergeInputChains1_0,
/*47672*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47675*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47678*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47681*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47684*/           OPC_EmitInteger, MVT::i1, 0, 
/*47687*/           OPC_EmitInteger, MVT::i1, 0, 
/*47690*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47693*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47696*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 485:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47713*/         /*SwitchType*/ 42, MVT::v2f32,// ->47757
/*47715*/           OPC_EmitMergeInputChains1_0,
/*47716*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47719*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47722*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47725*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47728*/           OPC_EmitInteger, MVT::i1, 0, 
/*47731*/           OPC_EmitInteger, MVT::i1, 0, 
/*47734*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47737*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47740*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 485:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47757*/         /*SwitchType*/ 42, MVT::v4f32,// ->47801
/*47759*/           OPC_EmitMergeInputChains1_0,
/*47760*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47763*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47766*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47769*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47772*/           OPC_EmitInteger, MVT::i1, 0, 
/*47775*/           OPC_EmitInteger, MVT::i1, 0, 
/*47778*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47781*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47784*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 485:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47801*/         0, // EndSwitchType
/*47802*/       0, /*End of Scope*/
/*47803*/     /*Scope*/ 23|128,6/*791*/, /*->48596*/
/*47805*/       OPC_CheckChild1Integer, 105|128,3/*489*/, 
/*47808*/       OPC_RecordChild2, // #1 = $addr
/*47809*/       OPC_Scope, 27|128,1/*155*/, /*->47967*/ // 5 children in Scope
/*47812*/         OPC_CheckChild2Type, MVT::f32,
/*47814*/         OPC_RecordChild3, // #2 = $rsrc
/*47815*/         OPC_CheckChild3Type, MVT::v8i32,
/*47817*/         OPC_RecordChild4, // #3 = $sampler
/*47818*/         OPC_RecordChild5, // #4 = $dmask
/*47819*/         OPC_RecordChild6, // #5 = $unorm
/*47820*/         OPC_RecordChild7, // #6 = $glc
/*47821*/         OPC_MoveChild, 8,
/*47823*/         OPC_RecordNode, // #7 = $slc
/*47824*/         OPC_MoveParent,
/*47825*/         OPC_MoveChild, 9,
/*47827*/         OPC_RecordNode, // #8 = $lwe
/*47828*/         OPC_MoveParent,
/*47829*/         OPC_MoveChild, 10,
/*47831*/         OPC_RecordNode, // #9 = $da
/*47832*/         OPC_MoveParent,
/*47833*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47878
/*47836*/           OPC_EmitMergeInputChains1_0,
/*47837*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47840*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47843*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47846*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47849*/           OPC_EmitInteger, MVT::i1, 0, 
/*47852*/           OPC_EmitInteger, MVT::i1, 0, 
/*47855*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47858*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47861*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 489:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47878*/         /*SwitchType*/ 42, MVT::v2f32,// ->47922
/*47880*/           OPC_EmitMergeInputChains1_0,
/*47881*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47884*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47887*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47890*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47893*/           OPC_EmitInteger, MVT::i1, 0, 
/*47896*/           OPC_EmitInteger, MVT::i1, 0, 
/*47899*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47902*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47905*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 489:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47922*/         /*SwitchType*/ 42, MVT::v4f32,// ->47966
/*47924*/           OPC_EmitMergeInputChains1_0,
/*47925*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47928*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47931*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47934*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47937*/           OPC_EmitInteger, MVT::i1, 0, 
/*47940*/           OPC_EmitInteger, MVT::i1, 0, 
/*47943*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47946*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47949*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 489:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47966*/         0, // EndSwitchType
/*47967*/       /*Scope*/ 27|128,1/*155*/, /*->48124*/
/*47969*/         OPC_CheckChild2Type, MVT::v2f32,
/*47971*/         OPC_RecordChild3, // #2 = $rsrc
/*47972*/         OPC_CheckChild3Type, MVT::v8i32,
/*47974*/         OPC_RecordChild4, // #3 = $sampler
/*47975*/         OPC_RecordChild5, // #4 = $dmask
/*47976*/         OPC_RecordChild6, // #5 = $unorm
/*47977*/         OPC_RecordChild7, // #6 = $glc
/*47978*/         OPC_MoveChild, 8,
/*47980*/         OPC_RecordNode, // #7 = $slc
/*47981*/         OPC_MoveParent,
/*47982*/         OPC_MoveChild, 9,
/*47984*/         OPC_RecordNode, // #8 = $lwe
/*47985*/         OPC_MoveParent,
/*47986*/         OPC_MoveChild, 10,
/*47988*/         OPC_RecordNode, // #9 = $da
/*47989*/         OPC_MoveParent,
/*47990*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48035
/*47993*/           OPC_EmitMergeInputChains1_0,
/*47994*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47997*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48000*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48003*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48006*/           OPC_EmitInteger, MVT::i1, 0, 
/*48009*/           OPC_EmitInteger, MVT::i1, 0, 
/*48012*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48015*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48018*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 489:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48035*/         /*SwitchType*/ 42, MVT::v2f32,// ->48079
/*48037*/           OPC_EmitMergeInputChains1_0,
/*48038*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48041*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48044*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48047*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48050*/           OPC_EmitInteger, MVT::i1, 0, 
/*48053*/           OPC_EmitInteger, MVT::i1, 0, 
/*48056*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48059*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48062*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 489:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48079*/         /*SwitchType*/ 42, MVT::v4f32,// ->48123
/*48081*/           OPC_EmitMergeInputChains1_0,
/*48082*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48085*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48088*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48091*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48094*/           OPC_EmitInteger, MVT::i1, 0, 
/*48097*/           OPC_EmitInteger, MVT::i1, 0, 
/*48100*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48103*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48106*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 489:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48123*/         0, // EndSwitchType
/*48124*/       /*Scope*/ 27|128,1/*155*/, /*->48281*/
/*48126*/         OPC_CheckChild2Type, MVT::v4f32,
/*48128*/         OPC_RecordChild3, // #2 = $rsrc
/*48129*/         OPC_CheckChild3Type, MVT::v8i32,
/*48131*/         OPC_RecordChild4, // #3 = $sampler
/*48132*/         OPC_RecordChild5, // #4 = $dmask
/*48133*/         OPC_RecordChild6, // #5 = $unorm
/*48134*/         OPC_RecordChild7, // #6 = $glc
/*48135*/         OPC_MoveChild, 8,
/*48137*/         OPC_RecordNode, // #7 = $slc
/*48138*/         OPC_MoveParent,
/*48139*/         OPC_MoveChild, 9,
/*48141*/         OPC_RecordNode, // #8 = $lwe
/*48142*/         OPC_MoveParent,
/*48143*/         OPC_MoveChild, 10,
/*48145*/         OPC_RecordNode, // #9 = $da
/*48146*/         OPC_MoveParent,
/*48147*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48192
/*48150*/           OPC_EmitMergeInputChains1_0,
/*48151*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48154*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48157*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48160*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48163*/           OPC_EmitInteger, MVT::i1, 0, 
/*48166*/           OPC_EmitInteger, MVT::i1, 0, 
/*48169*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48172*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48175*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 489:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48192*/         /*SwitchType*/ 42, MVT::v2f32,// ->48236
/*48194*/           OPC_EmitMergeInputChains1_0,
/*48195*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48198*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48201*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48204*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48207*/           OPC_EmitInteger, MVT::i1, 0, 
/*48210*/           OPC_EmitInteger, MVT::i1, 0, 
/*48213*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48216*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48219*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 489:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48236*/         /*SwitchType*/ 42, MVT::v4f32,// ->48280
/*48238*/           OPC_EmitMergeInputChains1_0,
/*48239*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48242*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48245*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48248*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48251*/           OPC_EmitInteger, MVT::i1, 0, 
/*48254*/           OPC_EmitInteger, MVT::i1, 0, 
/*48257*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48260*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48263*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 489:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48280*/         0, // EndSwitchType
/*48281*/       /*Scope*/ 27|128,1/*155*/, /*->48438*/
/*48283*/         OPC_CheckChild2Type, MVT::v8f32,
/*48285*/         OPC_RecordChild3, // #2 = $rsrc
/*48286*/         OPC_CheckChild3Type, MVT::v8i32,
/*48288*/         OPC_RecordChild4, // #3 = $sampler
/*48289*/         OPC_RecordChild5, // #4 = $dmask
/*48290*/         OPC_RecordChild6, // #5 = $unorm
/*48291*/         OPC_RecordChild7, // #6 = $glc
/*48292*/         OPC_MoveChild, 8,
/*48294*/         OPC_RecordNode, // #7 = $slc
/*48295*/         OPC_MoveParent,
/*48296*/         OPC_MoveChild, 9,
/*48298*/         OPC_RecordNode, // #8 = $lwe
/*48299*/         OPC_MoveParent,
/*48300*/         OPC_MoveChild, 10,
/*48302*/         OPC_RecordNode, // #9 = $da
/*48303*/         OPC_MoveParent,
/*48304*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48349
/*48307*/           OPC_EmitMergeInputChains1_0,
/*48308*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48311*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48314*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48317*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48320*/           OPC_EmitInteger, MVT::i1, 0, 
/*48323*/           OPC_EmitInteger, MVT::i1, 0, 
/*48326*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48329*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48332*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 489:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48349*/         /*SwitchType*/ 42, MVT::v2f32,// ->48393
/*48351*/           OPC_EmitMergeInputChains1_0,
/*48352*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48355*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48358*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48361*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48364*/           OPC_EmitInteger, MVT::i1, 0, 
/*48367*/           OPC_EmitInteger, MVT::i1, 0, 
/*48370*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48373*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48376*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 489:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48393*/         /*SwitchType*/ 42, MVT::v4f32,// ->48437
/*48395*/           OPC_EmitMergeInputChains1_0,
/*48396*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48399*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48402*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48405*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48408*/           OPC_EmitInteger, MVT::i1, 0, 
/*48411*/           OPC_EmitInteger, MVT::i1, 0, 
/*48414*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48417*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48420*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 489:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48437*/         0, // EndSwitchType
/*48438*/       /*Scope*/ 27|128,1/*155*/, /*->48595*/
/*48440*/         OPC_CheckChild2Type, MVT::v16f32,
/*48442*/         OPC_RecordChild3, // #2 = $rsrc
/*48443*/         OPC_CheckChild3Type, MVT::v8i32,
/*48445*/         OPC_RecordChild4, // #3 = $sampler
/*48446*/         OPC_RecordChild5, // #4 = $dmask
/*48447*/         OPC_RecordChild6, // #5 = $unorm
/*48448*/         OPC_RecordChild7, // #6 = $glc
/*48449*/         OPC_MoveChild, 8,
/*48451*/         OPC_RecordNode, // #7 = $slc
/*48452*/         OPC_MoveParent,
/*48453*/         OPC_MoveChild, 9,
/*48455*/         OPC_RecordNode, // #8 = $lwe
/*48456*/         OPC_MoveParent,
/*48457*/         OPC_MoveChild, 10,
/*48459*/         OPC_RecordNode, // #9 = $da
/*48460*/         OPC_MoveParent,
/*48461*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48506
/*48464*/           OPC_EmitMergeInputChains1_0,
/*48465*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48468*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48471*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48474*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48477*/           OPC_EmitInteger, MVT::i1, 0, 
/*48480*/           OPC_EmitInteger, MVT::i1, 0, 
/*48483*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48486*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48489*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 489:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48506*/         /*SwitchType*/ 42, MVT::v2f32,// ->48550
/*48508*/           OPC_EmitMergeInputChains1_0,
/*48509*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48512*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48515*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48518*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48521*/           OPC_EmitInteger, MVT::i1, 0, 
/*48524*/           OPC_EmitInteger, MVT::i1, 0, 
/*48527*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48530*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48533*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 489:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48550*/         /*SwitchType*/ 42, MVT::v4f32,// ->48594
/*48552*/           OPC_EmitMergeInputChains1_0,
/*48553*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48556*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48559*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48562*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48565*/           OPC_EmitInteger, MVT::i1, 0, 
/*48568*/           OPC_EmitInteger, MVT::i1, 0, 
/*48571*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48574*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48577*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 489:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48594*/         0, // EndSwitchType
/*48595*/       0, /*End of Scope*/
/*48596*/     /*Scope*/ 23|128,6/*791*/, /*->49389*/
/*48598*/       OPC_CheckChild1Integer, 104|128,3/*488*/, 
/*48601*/       OPC_RecordChild2, // #1 = $addr
/*48602*/       OPC_Scope, 27|128,1/*155*/, /*->48760*/ // 5 children in Scope
/*48605*/         OPC_CheckChild2Type, MVT::f32,
/*48607*/         OPC_RecordChild3, // #2 = $rsrc
/*48608*/         OPC_CheckChild3Type, MVT::v8i32,
/*48610*/         OPC_RecordChild4, // #3 = $sampler
/*48611*/         OPC_RecordChild5, // #4 = $dmask
/*48612*/         OPC_RecordChild6, // #5 = $unorm
/*48613*/         OPC_RecordChild7, // #6 = $glc
/*48614*/         OPC_MoveChild, 8,
/*48616*/         OPC_RecordNode, // #7 = $slc
/*48617*/         OPC_MoveParent,
/*48618*/         OPC_MoveChild, 9,
/*48620*/         OPC_RecordNode, // #8 = $lwe
/*48621*/         OPC_MoveParent,
/*48622*/         OPC_MoveChild, 10,
/*48624*/         OPC_RecordNode, // #9 = $da
/*48625*/         OPC_MoveParent,
/*48626*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48671
/*48629*/           OPC_EmitMergeInputChains1_0,
/*48630*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48633*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48636*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48639*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48642*/           OPC_EmitInteger, MVT::i1, 0, 
/*48645*/           OPC_EmitInteger, MVT::i1, 0, 
/*48648*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48651*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48654*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 488:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48671*/         /*SwitchType*/ 42, MVT::v2f32,// ->48715
/*48673*/           OPC_EmitMergeInputChains1_0,
/*48674*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48677*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48680*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48683*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48686*/           OPC_EmitInteger, MVT::i1, 0, 
/*48689*/           OPC_EmitInteger, MVT::i1, 0, 
/*48692*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48695*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48698*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 488:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48715*/         /*SwitchType*/ 42, MVT::v4f32,// ->48759
/*48717*/           OPC_EmitMergeInputChains1_0,
/*48718*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48721*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48724*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48727*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48730*/           OPC_EmitInteger, MVT::i1, 0, 
/*48733*/           OPC_EmitInteger, MVT::i1, 0, 
/*48736*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48739*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48742*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 488:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48759*/         0, // EndSwitchType
/*48760*/       /*Scope*/ 27|128,1/*155*/, /*->48917*/
/*48762*/         OPC_CheckChild2Type, MVT::v2f32,
/*48764*/         OPC_RecordChild3, // #2 = $rsrc
/*48765*/         OPC_CheckChild3Type, MVT::v8i32,
/*48767*/         OPC_RecordChild4, // #3 = $sampler
/*48768*/         OPC_RecordChild5, // #4 = $dmask
/*48769*/         OPC_RecordChild6, // #5 = $unorm
/*48770*/         OPC_RecordChild7, // #6 = $glc
/*48771*/         OPC_MoveChild, 8,
/*48773*/         OPC_RecordNode, // #7 = $slc
/*48774*/         OPC_MoveParent,
/*48775*/         OPC_MoveChild, 9,
/*48777*/         OPC_RecordNode, // #8 = $lwe
/*48778*/         OPC_MoveParent,
/*48779*/         OPC_MoveChild, 10,
/*48781*/         OPC_RecordNode, // #9 = $da
/*48782*/         OPC_MoveParent,
/*48783*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48828
/*48786*/           OPC_EmitMergeInputChains1_0,
/*48787*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48790*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48793*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48796*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48799*/           OPC_EmitInteger, MVT::i1, 0, 
/*48802*/           OPC_EmitInteger, MVT::i1, 0, 
/*48805*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48808*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48811*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 488:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48828*/         /*SwitchType*/ 42, MVT::v2f32,// ->48872
/*48830*/           OPC_EmitMergeInputChains1_0,
/*48831*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48834*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48837*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48840*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48843*/           OPC_EmitInteger, MVT::i1, 0, 
/*48846*/           OPC_EmitInteger, MVT::i1, 0, 
/*48849*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48852*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48855*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 488:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48872*/         /*SwitchType*/ 42, MVT::v4f32,// ->48916
/*48874*/           OPC_EmitMergeInputChains1_0,
/*48875*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48878*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48881*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48884*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48887*/           OPC_EmitInteger, MVT::i1, 0, 
/*48890*/           OPC_EmitInteger, MVT::i1, 0, 
/*48893*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48896*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48899*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 488:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48916*/         0, // EndSwitchType
/*48917*/       /*Scope*/ 27|128,1/*155*/, /*->49074*/
/*48919*/         OPC_CheckChild2Type, MVT::v4f32,
/*48921*/         OPC_RecordChild3, // #2 = $rsrc
/*48922*/         OPC_CheckChild3Type, MVT::v8i32,
/*48924*/         OPC_RecordChild4, // #3 = $sampler
/*48925*/         OPC_RecordChild5, // #4 = $dmask
/*48926*/         OPC_RecordChild6, // #5 = $unorm
/*48927*/         OPC_RecordChild7, // #6 = $glc
/*48928*/         OPC_MoveChild, 8,
/*48930*/         OPC_RecordNode, // #7 = $slc
/*48931*/         OPC_MoveParent,
/*48932*/         OPC_MoveChild, 9,
/*48934*/         OPC_RecordNode, // #8 = $lwe
/*48935*/         OPC_MoveParent,
/*48936*/         OPC_MoveChild, 10,
/*48938*/         OPC_RecordNode, // #9 = $da
/*48939*/         OPC_MoveParent,
/*48940*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48985
/*48943*/           OPC_EmitMergeInputChains1_0,
/*48944*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48947*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48950*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48953*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48956*/           OPC_EmitInteger, MVT::i1, 0, 
/*48959*/           OPC_EmitInteger, MVT::i1, 0, 
/*48962*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48965*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48968*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 488:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48985*/         /*SwitchType*/ 42, MVT::v2f32,// ->49029
/*48987*/           OPC_EmitMergeInputChains1_0,
/*48988*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48991*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48994*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48997*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49000*/           OPC_EmitInteger, MVT::i1, 0, 
/*49003*/           OPC_EmitInteger, MVT::i1, 0, 
/*49006*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49009*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49012*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 488:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49029*/         /*SwitchType*/ 42, MVT::v4f32,// ->49073
/*49031*/           OPC_EmitMergeInputChains1_0,
/*49032*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49035*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49038*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49041*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49044*/           OPC_EmitInteger, MVT::i1, 0, 
/*49047*/           OPC_EmitInteger, MVT::i1, 0, 
/*49050*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49053*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49056*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 488:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49073*/         0, // EndSwitchType
/*49074*/       /*Scope*/ 27|128,1/*155*/, /*->49231*/
/*49076*/         OPC_CheckChild2Type, MVT::v8f32,
/*49078*/         OPC_RecordChild3, // #2 = $rsrc
/*49079*/         OPC_CheckChild3Type, MVT::v8i32,
/*49081*/         OPC_RecordChild4, // #3 = $sampler
/*49082*/         OPC_RecordChild5, // #4 = $dmask
/*49083*/         OPC_RecordChild6, // #5 = $unorm
/*49084*/         OPC_RecordChild7, // #6 = $glc
/*49085*/         OPC_MoveChild, 8,
/*49087*/         OPC_RecordNode, // #7 = $slc
/*49088*/         OPC_MoveParent,
/*49089*/         OPC_MoveChild, 9,
/*49091*/         OPC_RecordNode, // #8 = $lwe
/*49092*/         OPC_MoveParent,
/*49093*/         OPC_MoveChild, 10,
/*49095*/         OPC_RecordNode, // #9 = $da
/*49096*/         OPC_MoveParent,
/*49097*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49142
/*49100*/           OPC_EmitMergeInputChains1_0,
/*49101*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49104*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49107*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49110*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49113*/           OPC_EmitInteger, MVT::i1, 0, 
/*49116*/           OPC_EmitInteger, MVT::i1, 0, 
/*49119*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49122*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49125*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 488:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49142*/         /*SwitchType*/ 42, MVT::v2f32,// ->49186
/*49144*/           OPC_EmitMergeInputChains1_0,
/*49145*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49148*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49151*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49154*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49157*/           OPC_EmitInteger, MVT::i1, 0, 
/*49160*/           OPC_EmitInteger, MVT::i1, 0, 
/*49163*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49166*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49169*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 488:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49186*/         /*SwitchType*/ 42, MVT::v4f32,// ->49230
/*49188*/           OPC_EmitMergeInputChains1_0,
/*49189*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49192*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49195*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49198*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49201*/           OPC_EmitInteger, MVT::i1, 0, 
/*49204*/           OPC_EmitInteger, MVT::i1, 0, 
/*49207*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49210*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49213*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 488:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49230*/         0, // EndSwitchType
/*49231*/       /*Scope*/ 27|128,1/*155*/, /*->49388*/
/*49233*/         OPC_CheckChild2Type, MVT::v16f32,
/*49235*/         OPC_RecordChild3, // #2 = $rsrc
/*49236*/         OPC_CheckChild3Type, MVT::v8i32,
/*49238*/         OPC_RecordChild4, // #3 = $sampler
/*49239*/         OPC_RecordChild5, // #4 = $dmask
/*49240*/         OPC_RecordChild6, // #5 = $unorm
/*49241*/         OPC_RecordChild7, // #6 = $glc
/*49242*/         OPC_MoveChild, 8,
/*49244*/         OPC_RecordNode, // #7 = $slc
/*49245*/         OPC_MoveParent,
/*49246*/         OPC_MoveChild, 9,
/*49248*/         OPC_RecordNode, // #8 = $lwe
/*49249*/         OPC_MoveParent,
/*49250*/         OPC_MoveChild, 10,
/*49252*/         OPC_RecordNode, // #9 = $da
/*49253*/         OPC_MoveParent,
/*49254*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49299
/*49257*/           OPC_EmitMergeInputChains1_0,
/*49258*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49261*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49264*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49267*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49270*/           OPC_EmitInteger, MVT::i1, 0, 
/*49273*/           OPC_EmitInteger, MVT::i1, 0, 
/*49276*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49279*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49282*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 488:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49299*/         /*SwitchType*/ 42, MVT::v2f32,// ->49343
/*49301*/           OPC_EmitMergeInputChains1_0,
/*49302*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49305*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49308*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49311*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49314*/           OPC_EmitInteger, MVT::i1, 0, 
/*49317*/           OPC_EmitInteger, MVT::i1, 0, 
/*49320*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49323*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49326*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 488:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49343*/         /*SwitchType*/ 42, MVT::v4f32,// ->49387
/*49345*/           OPC_EmitMergeInputChains1_0,
/*49346*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49349*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49352*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49355*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49358*/           OPC_EmitInteger, MVT::i1, 0, 
/*49361*/           OPC_EmitInteger, MVT::i1, 0, 
/*49364*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49367*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49370*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 488:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49387*/         0, // EndSwitchType
/*49388*/       0, /*End of Scope*/
/*49389*/     /*Scope*/ 23|128,6/*791*/, /*->50182*/
/*49391*/       OPC_CheckChild1Integer, 107|128,3/*491*/, 
/*49394*/       OPC_RecordChild2, // #1 = $addr
/*49395*/       OPC_Scope, 27|128,1/*155*/, /*->49553*/ // 5 children in Scope
/*49398*/         OPC_CheckChild2Type, MVT::f32,
/*49400*/         OPC_RecordChild3, // #2 = $rsrc
/*49401*/         OPC_CheckChild3Type, MVT::v8i32,
/*49403*/         OPC_RecordChild4, // #3 = $sampler
/*49404*/         OPC_RecordChild5, // #4 = $dmask
/*49405*/         OPC_RecordChild6, // #5 = $unorm
/*49406*/         OPC_RecordChild7, // #6 = $glc
/*49407*/         OPC_MoveChild, 8,
/*49409*/         OPC_RecordNode, // #7 = $slc
/*49410*/         OPC_MoveParent,
/*49411*/         OPC_MoveChild, 9,
/*49413*/         OPC_RecordNode, // #8 = $lwe
/*49414*/         OPC_MoveParent,
/*49415*/         OPC_MoveChild, 10,
/*49417*/         OPC_RecordNode, // #9 = $da
/*49418*/         OPC_MoveParent,
/*49419*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49464
/*49422*/           OPC_EmitMergeInputChains1_0,
/*49423*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49426*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49429*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49432*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49435*/           OPC_EmitInteger, MVT::i1, 0, 
/*49438*/           OPC_EmitInteger, MVT::i1, 0, 
/*49441*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49444*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49447*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 491:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49464*/         /*SwitchType*/ 42, MVT::v2f32,// ->49508
/*49466*/           OPC_EmitMergeInputChains1_0,
/*49467*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49470*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49473*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49476*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49479*/           OPC_EmitInteger, MVT::i1, 0, 
/*49482*/           OPC_EmitInteger, MVT::i1, 0, 
/*49485*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49488*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49491*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 491:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49508*/         /*SwitchType*/ 42, MVT::v4f32,// ->49552
/*49510*/           OPC_EmitMergeInputChains1_0,
/*49511*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49514*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49517*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49520*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49523*/           OPC_EmitInteger, MVT::i1, 0, 
/*49526*/           OPC_EmitInteger, MVT::i1, 0, 
/*49529*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49532*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49535*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 491:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49552*/         0, // EndSwitchType
/*49553*/       /*Scope*/ 27|128,1/*155*/, /*->49710*/
/*49555*/         OPC_CheckChild2Type, MVT::v2f32,
/*49557*/         OPC_RecordChild3, // #2 = $rsrc
/*49558*/         OPC_CheckChild3Type, MVT::v8i32,
/*49560*/         OPC_RecordChild4, // #3 = $sampler
/*49561*/         OPC_RecordChild5, // #4 = $dmask
/*49562*/         OPC_RecordChild6, // #5 = $unorm
/*49563*/         OPC_RecordChild7, // #6 = $glc
/*49564*/         OPC_MoveChild, 8,
/*49566*/         OPC_RecordNode, // #7 = $slc
/*49567*/         OPC_MoveParent,
/*49568*/         OPC_MoveChild, 9,
/*49570*/         OPC_RecordNode, // #8 = $lwe
/*49571*/         OPC_MoveParent,
/*49572*/         OPC_MoveChild, 10,
/*49574*/         OPC_RecordNode, // #9 = $da
/*49575*/         OPC_MoveParent,
/*49576*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49621
/*49579*/           OPC_EmitMergeInputChains1_0,
/*49580*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49583*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49586*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49589*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49592*/           OPC_EmitInteger, MVT::i1, 0, 
/*49595*/           OPC_EmitInteger, MVT::i1, 0, 
/*49598*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49601*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49604*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 491:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49621*/         /*SwitchType*/ 42, MVT::v2f32,// ->49665
/*49623*/           OPC_EmitMergeInputChains1_0,
/*49624*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49627*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49630*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49633*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49636*/           OPC_EmitInteger, MVT::i1, 0, 
/*49639*/           OPC_EmitInteger, MVT::i1, 0, 
/*49642*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49645*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49648*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 491:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49665*/         /*SwitchType*/ 42, MVT::v4f32,// ->49709
/*49667*/           OPC_EmitMergeInputChains1_0,
/*49668*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49671*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49674*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49677*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49680*/           OPC_EmitInteger, MVT::i1, 0, 
/*49683*/           OPC_EmitInteger, MVT::i1, 0, 
/*49686*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49689*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49692*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 491:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49709*/         0, // EndSwitchType
/*49710*/       /*Scope*/ 27|128,1/*155*/, /*->49867*/
/*49712*/         OPC_CheckChild2Type, MVT::v4f32,
/*49714*/         OPC_RecordChild3, // #2 = $rsrc
/*49715*/         OPC_CheckChild3Type, MVT::v8i32,
/*49717*/         OPC_RecordChild4, // #3 = $sampler
/*49718*/         OPC_RecordChild5, // #4 = $dmask
/*49719*/         OPC_RecordChild6, // #5 = $unorm
/*49720*/         OPC_RecordChild7, // #6 = $glc
/*49721*/         OPC_MoveChild, 8,
/*49723*/         OPC_RecordNode, // #7 = $slc
/*49724*/         OPC_MoveParent,
/*49725*/         OPC_MoveChild, 9,
/*49727*/         OPC_RecordNode, // #8 = $lwe
/*49728*/         OPC_MoveParent,
/*49729*/         OPC_MoveChild, 10,
/*49731*/         OPC_RecordNode, // #9 = $da
/*49732*/         OPC_MoveParent,
/*49733*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49778
/*49736*/           OPC_EmitMergeInputChains1_0,
/*49737*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49740*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49743*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49746*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49749*/           OPC_EmitInteger, MVT::i1, 0, 
/*49752*/           OPC_EmitInteger, MVT::i1, 0, 
/*49755*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49758*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49761*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 491:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49778*/         /*SwitchType*/ 42, MVT::v2f32,// ->49822
/*49780*/           OPC_EmitMergeInputChains1_0,
/*49781*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49784*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49787*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49790*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49793*/           OPC_EmitInteger, MVT::i1, 0, 
/*49796*/           OPC_EmitInteger, MVT::i1, 0, 
/*49799*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49802*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49805*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 491:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49822*/         /*SwitchType*/ 42, MVT::v4f32,// ->49866
/*49824*/           OPC_EmitMergeInputChains1_0,
/*49825*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49828*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49831*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49834*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49837*/           OPC_EmitInteger, MVT::i1, 0, 
/*49840*/           OPC_EmitInteger, MVT::i1, 0, 
/*49843*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49846*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49849*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 491:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49866*/         0, // EndSwitchType
/*49867*/       /*Scope*/ 27|128,1/*155*/, /*->50024*/
/*49869*/         OPC_CheckChild2Type, MVT::v8f32,
/*49871*/         OPC_RecordChild3, // #2 = $rsrc
/*49872*/         OPC_CheckChild3Type, MVT::v8i32,
/*49874*/         OPC_RecordChild4, // #3 = $sampler
/*49875*/         OPC_RecordChild5, // #4 = $dmask
/*49876*/         OPC_RecordChild6, // #5 = $unorm
/*49877*/         OPC_RecordChild7, // #6 = $glc
/*49878*/         OPC_MoveChild, 8,
/*49880*/         OPC_RecordNode, // #7 = $slc
/*49881*/         OPC_MoveParent,
/*49882*/         OPC_MoveChild, 9,
/*49884*/         OPC_RecordNode, // #8 = $lwe
/*49885*/         OPC_MoveParent,
/*49886*/         OPC_MoveChild, 10,
/*49888*/         OPC_RecordNode, // #9 = $da
/*49889*/         OPC_MoveParent,
/*49890*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49935
/*49893*/           OPC_EmitMergeInputChains1_0,
/*49894*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49897*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49900*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49903*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49906*/           OPC_EmitInteger, MVT::i1, 0, 
/*49909*/           OPC_EmitInteger, MVT::i1, 0, 
/*49912*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49915*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49918*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 491:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49935*/         /*SwitchType*/ 42, MVT::v2f32,// ->49979
/*49937*/           OPC_EmitMergeInputChains1_0,
/*49938*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49941*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49944*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49947*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49950*/           OPC_EmitInteger, MVT::i1, 0, 
/*49953*/           OPC_EmitInteger, MVT::i1, 0, 
/*49956*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49959*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49962*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 491:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49979*/         /*SwitchType*/ 42, MVT::v4f32,// ->50023
/*49981*/           OPC_EmitMergeInputChains1_0,
/*49982*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49985*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49988*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49991*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49994*/           OPC_EmitInteger, MVT::i1, 0, 
/*49997*/           OPC_EmitInteger, MVT::i1, 0, 
/*50000*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50003*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50006*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 491:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50023*/         0, // EndSwitchType
/*50024*/       /*Scope*/ 27|128,1/*155*/, /*->50181*/
/*50026*/         OPC_CheckChild2Type, MVT::v16f32,
/*50028*/         OPC_RecordChild3, // #2 = $rsrc
/*50029*/         OPC_CheckChild3Type, MVT::v8i32,
/*50031*/         OPC_RecordChild4, // #3 = $sampler
/*50032*/         OPC_RecordChild5, // #4 = $dmask
/*50033*/         OPC_RecordChild6, // #5 = $unorm
/*50034*/         OPC_RecordChild7, // #6 = $glc
/*50035*/         OPC_MoveChild, 8,
/*50037*/         OPC_RecordNode, // #7 = $slc
/*50038*/         OPC_MoveParent,
/*50039*/         OPC_MoveChild, 9,
/*50041*/         OPC_RecordNode, // #8 = $lwe
/*50042*/         OPC_MoveParent,
/*50043*/         OPC_MoveChild, 10,
/*50045*/         OPC_RecordNode, // #9 = $da
/*50046*/         OPC_MoveParent,
/*50047*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50092
/*50050*/           OPC_EmitMergeInputChains1_0,
/*50051*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50054*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50057*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50060*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50063*/           OPC_EmitInteger, MVT::i1, 0, 
/*50066*/           OPC_EmitInteger, MVT::i1, 0, 
/*50069*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50072*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50075*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 491:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50092*/         /*SwitchType*/ 42, MVT::v2f32,// ->50136
/*50094*/           OPC_EmitMergeInputChains1_0,
/*50095*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50098*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50101*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50104*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50107*/           OPC_EmitInteger, MVT::i1, 0, 
/*50110*/           OPC_EmitInteger, MVT::i1, 0, 
/*50113*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50116*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50119*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 491:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50136*/         /*SwitchType*/ 42, MVT::v4f32,// ->50180
/*50138*/           OPC_EmitMergeInputChains1_0,
/*50139*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50142*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50145*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50148*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50151*/           OPC_EmitInteger, MVT::i1, 0, 
/*50154*/           OPC_EmitInteger, MVT::i1, 0, 
/*50157*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50160*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50163*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 491:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50180*/         0, // EndSwitchType
/*50181*/       0, /*End of Scope*/
/*50182*/     /*Scope*/ 23|128,6/*791*/, /*->50975*/
/*50184*/       OPC_CheckChild1Integer, 75|128,3/*459*/, 
/*50187*/       OPC_RecordChild2, // #1 = $addr
/*50188*/       OPC_Scope, 27|128,1/*155*/, /*->50346*/ // 5 children in Scope
/*50191*/         OPC_CheckChild2Type, MVT::f32,
/*50193*/         OPC_RecordChild3, // #2 = $rsrc
/*50194*/         OPC_CheckChild3Type, MVT::v8i32,
/*50196*/         OPC_RecordChild4, // #3 = $sampler
/*50197*/         OPC_RecordChild5, // #4 = $dmask
/*50198*/         OPC_RecordChild6, // #5 = $unorm
/*50199*/         OPC_RecordChild7, // #6 = $glc
/*50200*/         OPC_MoveChild, 8,
/*50202*/         OPC_RecordNode, // #7 = $slc
/*50203*/         OPC_MoveParent,
/*50204*/         OPC_MoveChild, 9,
/*50206*/         OPC_RecordNode, // #8 = $lwe
/*50207*/         OPC_MoveParent,
/*50208*/         OPC_MoveChild, 10,
/*50210*/         OPC_RecordNode, // #9 = $da
/*50211*/         OPC_MoveParent,
/*50212*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50257
/*50215*/           OPC_EmitMergeInputChains1_0,
/*50216*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50219*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50222*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50225*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50228*/           OPC_EmitInteger, MVT::i1, 0, 
/*50231*/           OPC_EmitInteger, MVT::i1, 0, 
/*50234*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50237*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50240*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50257*/         /*SwitchType*/ 42, MVT::v2f32,// ->50301
/*50259*/           OPC_EmitMergeInputChains1_0,
/*50260*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50263*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50266*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50269*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50272*/           OPC_EmitInteger, MVT::i1, 0, 
/*50275*/           OPC_EmitInteger, MVT::i1, 0, 
/*50278*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50281*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50284*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50301*/         /*SwitchType*/ 42, MVT::v4f32,// ->50345
/*50303*/           OPC_EmitMergeInputChains1_0,
/*50304*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50307*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50310*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50313*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50316*/           OPC_EmitInteger, MVT::i1, 0, 
/*50319*/           OPC_EmitInteger, MVT::i1, 0, 
/*50322*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50325*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50328*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50345*/         0, // EndSwitchType
/*50346*/       /*Scope*/ 27|128,1/*155*/, /*->50503*/
/*50348*/         OPC_CheckChild2Type, MVT::v2f32,
/*50350*/         OPC_RecordChild3, // #2 = $rsrc
/*50351*/         OPC_CheckChild3Type, MVT::v8i32,
/*50353*/         OPC_RecordChild4, // #3 = $sampler
/*50354*/         OPC_RecordChild5, // #4 = $dmask
/*50355*/         OPC_RecordChild6, // #5 = $unorm
/*50356*/         OPC_RecordChild7, // #6 = $glc
/*50357*/         OPC_MoveChild, 8,
/*50359*/         OPC_RecordNode, // #7 = $slc
/*50360*/         OPC_MoveParent,
/*50361*/         OPC_MoveChild, 9,
/*50363*/         OPC_RecordNode, // #8 = $lwe
/*50364*/         OPC_MoveParent,
/*50365*/         OPC_MoveChild, 10,
/*50367*/         OPC_RecordNode, // #9 = $da
/*50368*/         OPC_MoveParent,
/*50369*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50414
/*50372*/           OPC_EmitMergeInputChains1_0,
/*50373*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50376*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50379*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50382*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50385*/           OPC_EmitInteger, MVT::i1, 0, 
/*50388*/           OPC_EmitInteger, MVT::i1, 0, 
/*50391*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50394*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50397*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50414*/         /*SwitchType*/ 42, MVT::v2f32,// ->50458
/*50416*/           OPC_EmitMergeInputChains1_0,
/*50417*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50420*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50423*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50426*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50429*/           OPC_EmitInteger, MVT::i1, 0, 
/*50432*/           OPC_EmitInteger, MVT::i1, 0, 
/*50435*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50438*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50441*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50458*/         /*SwitchType*/ 42, MVT::v4f32,// ->50502
/*50460*/           OPC_EmitMergeInputChains1_0,
/*50461*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50464*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50467*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50470*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50473*/           OPC_EmitInteger, MVT::i1, 0, 
/*50476*/           OPC_EmitInteger, MVT::i1, 0, 
/*50479*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50482*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50485*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50502*/         0, // EndSwitchType
/*50503*/       /*Scope*/ 27|128,1/*155*/, /*->50660*/
/*50505*/         OPC_CheckChild2Type, MVT::v4f32,
/*50507*/         OPC_RecordChild3, // #2 = $rsrc
/*50508*/         OPC_CheckChild3Type, MVT::v8i32,
/*50510*/         OPC_RecordChild4, // #3 = $sampler
/*50511*/         OPC_RecordChild5, // #4 = $dmask
/*50512*/         OPC_RecordChild6, // #5 = $unorm
/*50513*/         OPC_RecordChild7, // #6 = $glc
/*50514*/         OPC_MoveChild, 8,
/*50516*/         OPC_RecordNode, // #7 = $slc
/*50517*/         OPC_MoveParent,
/*50518*/         OPC_MoveChild, 9,
/*50520*/         OPC_RecordNode, // #8 = $lwe
/*50521*/         OPC_MoveParent,
/*50522*/         OPC_MoveChild, 10,
/*50524*/         OPC_RecordNode, // #9 = $da
/*50525*/         OPC_MoveParent,
/*50526*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50571
/*50529*/           OPC_EmitMergeInputChains1_0,
/*50530*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50533*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50536*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50539*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50542*/           OPC_EmitInteger, MVT::i1, 0, 
/*50545*/           OPC_EmitInteger, MVT::i1, 0, 
/*50548*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50551*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50554*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50571*/         /*SwitchType*/ 42, MVT::v2f32,// ->50615
/*50573*/           OPC_EmitMergeInputChains1_0,
/*50574*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50577*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50580*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50583*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50586*/           OPC_EmitInteger, MVT::i1, 0, 
/*50589*/           OPC_EmitInteger, MVT::i1, 0, 
/*50592*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50595*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50598*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50615*/         /*SwitchType*/ 42, MVT::v4f32,// ->50659
/*50617*/           OPC_EmitMergeInputChains1_0,
/*50618*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50621*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50624*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50627*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50630*/           OPC_EmitInteger, MVT::i1, 0, 
/*50633*/           OPC_EmitInteger, MVT::i1, 0, 
/*50636*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50639*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50642*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50659*/         0, // EndSwitchType
/*50660*/       /*Scope*/ 27|128,1/*155*/, /*->50817*/
/*50662*/         OPC_CheckChild2Type, MVT::v8f32,
/*50664*/         OPC_RecordChild3, // #2 = $rsrc
/*50665*/         OPC_CheckChild3Type, MVT::v8i32,
/*50667*/         OPC_RecordChild4, // #3 = $sampler
/*50668*/         OPC_RecordChild5, // #4 = $dmask
/*50669*/         OPC_RecordChild6, // #5 = $unorm
/*50670*/         OPC_RecordChild7, // #6 = $glc
/*50671*/         OPC_MoveChild, 8,
/*50673*/         OPC_RecordNode, // #7 = $slc
/*50674*/         OPC_MoveParent,
/*50675*/         OPC_MoveChild, 9,
/*50677*/         OPC_RecordNode, // #8 = $lwe
/*50678*/         OPC_MoveParent,
/*50679*/         OPC_MoveChild, 10,
/*50681*/         OPC_RecordNode, // #9 = $da
/*50682*/         OPC_MoveParent,
/*50683*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50728
/*50686*/           OPC_EmitMergeInputChains1_0,
/*50687*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50690*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50693*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50696*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50699*/           OPC_EmitInteger, MVT::i1, 0, 
/*50702*/           OPC_EmitInteger, MVT::i1, 0, 
/*50705*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50708*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50711*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50728*/         /*SwitchType*/ 42, MVT::v2f32,// ->50772
/*50730*/           OPC_EmitMergeInputChains1_0,
/*50731*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50734*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50737*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50740*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50743*/           OPC_EmitInteger, MVT::i1, 0, 
/*50746*/           OPC_EmitInteger, MVT::i1, 0, 
/*50749*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50752*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50755*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50772*/         /*SwitchType*/ 42, MVT::v4f32,// ->50816
/*50774*/           OPC_EmitMergeInputChains1_0,
/*50775*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50778*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50781*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50784*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50787*/           OPC_EmitInteger, MVT::i1, 0, 
/*50790*/           OPC_EmitInteger, MVT::i1, 0, 
/*50793*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50796*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50799*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50816*/         0, // EndSwitchType
/*50817*/       /*Scope*/ 27|128,1/*155*/, /*->50974*/
/*50819*/         OPC_CheckChild2Type, MVT::v16f32,
/*50821*/         OPC_RecordChild3, // #2 = $rsrc
/*50822*/         OPC_CheckChild3Type, MVT::v8i32,
/*50824*/         OPC_RecordChild4, // #3 = $sampler
/*50825*/         OPC_RecordChild5, // #4 = $dmask
/*50826*/         OPC_RecordChild6, // #5 = $unorm
/*50827*/         OPC_RecordChild7, // #6 = $glc
/*50828*/         OPC_MoveChild, 8,
/*50830*/         OPC_RecordNode, // #7 = $slc
/*50831*/         OPC_MoveParent,
/*50832*/         OPC_MoveChild, 9,
/*50834*/         OPC_RecordNode, // #8 = $lwe
/*50835*/         OPC_MoveParent,
/*50836*/         OPC_MoveChild, 10,
/*50838*/         OPC_RecordNode, // #9 = $da
/*50839*/         OPC_MoveParent,
/*50840*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50885
/*50843*/           OPC_EmitMergeInputChains1_0,
/*50844*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50847*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50850*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50853*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50856*/           OPC_EmitInteger, MVT::i1, 0, 
/*50859*/           OPC_EmitInteger, MVT::i1, 0, 
/*50862*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50865*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50868*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50885*/         /*SwitchType*/ 42, MVT::v2f32,// ->50929
/*50887*/           OPC_EmitMergeInputChains1_0,
/*50888*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50891*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50894*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50897*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50900*/           OPC_EmitInteger, MVT::i1, 0, 
/*50903*/           OPC_EmitInteger, MVT::i1, 0, 
/*50906*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50909*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50912*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50929*/         /*SwitchType*/ 42, MVT::v4f32,// ->50973
/*50931*/           OPC_EmitMergeInputChains1_0,
/*50932*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50935*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50938*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50941*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50944*/           OPC_EmitInteger, MVT::i1, 0, 
/*50947*/           OPC_EmitInteger, MVT::i1, 0, 
/*50950*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50953*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50956*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50973*/         0, // EndSwitchType
/*50974*/       0, /*End of Scope*/
/*50975*/     /*Scope*/ 23|128,6/*791*/, /*->51768*/
/*50977*/       OPC_CheckChild1Integer, 74|128,3/*458*/, 
/*50980*/       OPC_RecordChild2, // #1 = $addr
/*50981*/       OPC_Scope, 27|128,1/*155*/, /*->51139*/ // 5 children in Scope
/*50984*/         OPC_CheckChild2Type, MVT::f32,
/*50986*/         OPC_RecordChild3, // #2 = $rsrc
/*50987*/         OPC_CheckChild3Type, MVT::v8i32,
/*50989*/         OPC_RecordChild4, // #3 = $sampler
/*50990*/         OPC_RecordChild5, // #4 = $dmask
/*50991*/         OPC_RecordChild6, // #5 = $unorm
/*50992*/         OPC_RecordChild7, // #6 = $glc
/*50993*/         OPC_MoveChild, 8,
/*50995*/         OPC_RecordNode, // #7 = $slc
/*50996*/         OPC_MoveParent,
/*50997*/         OPC_MoveChild, 9,
/*50999*/         OPC_RecordNode, // #8 = $lwe
/*51000*/         OPC_MoveParent,
/*51001*/         OPC_MoveChild, 10,
/*51003*/         OPC_RecordNode, // #9 = $da
/*51004*/         OPC_MoveParent,
/*51005*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51050
/*51008*/           OPC_EmitMergeInputChains1_0,
/*51009*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51012*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51015*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51018*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51021*/           OPC_EmitInteger, MVT::i1, 0, 
/*51024*/           OPC_EmitInteger, MVT::i1, 0, 
/*51027*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51030*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51033*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51050*/         /*SwitchType*/ 42, MVT::v2f32,// ->51094
/*51052*/           OPC_EmitMergeInputChains1_0,
/*51053*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51056*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51059*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51062*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51065*/           OPC_EmitInteger, MVT::i1, 0, 
/*51068*/           OPC_EmitInteger, MVT::i1, 0, 
/*51071*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51074*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51077*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51094*/         /*SwitchType*/ 42, MVT::v4f32,// ->51138
/*51096*/           OPC_EmitMergeInputChains1_0,
/*51097*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51100*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51103*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51106*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51109*/           OPC_EmitInteger, MVT::i1, 0, 
/*51112*/           OPC_EmitInteger, MVT::i1, 0, 
/*51115*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51118*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51121*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51138*/         0, // EndSwitchType
/*51139*/       /*Scope*/ 27|128,1/*155*/, /*->51296*/
/*51141*/         OPC_CheckChild2Type, MVT::v2f32,
/*51143*/         OPC_RecordChild3, // #2 = $rsrc
/*51144*/         OPC_CheckChild3Type, MVT::v8i32,
/*51146*/         OPC_RecordChild4, // #3 = $sampler
/*51147*/         OPC_RecordChild5, // #4 = $dmask
/*51148*/         OPC_RecordChild6, // #5 = $unorm
/*51149*/         OPC_RecordChild7, // #6 = $glc
/*51150*/         OPC_MoveChild, 8,
/*51152*/         OPC_RecordNode, // #7 = $slc
/*51153*/         OPC_MoveParent,
/*51154*/         OPC_MoveChild, 9,
/*51156*/         OPC_RecordNode, // #8 = $lwe
/*51157*/         OPC_MoveParent,
/*51158*/         OPC_MoveChild, 10,
/*51160*/         OPC_RecordNode, // #9 = $da
/*51161*/         OPC_MoveParent,
/*51162*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51207
/*51165*/           OPC_EmitMergeInputChains1_0,
/*51166*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51169*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51172*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51175*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51178*/           OPC_EmitInteger, MVT::i1, 0, 
/*51181*/           OPC_EmitInteger, MVT::i1, 0, 
/*51184*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51187*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51190*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51207*/         /*SwitchType*/ 42, MVT::v2f32,// ->51251
/*51209*/           OPC_EmitMergeInputChains1_0,
/*51210*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51213*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51216*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51219*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51222*/           OPC_EmitInteger, MVT::i1, 0, 
/*51225*/           OPC_EmitInteger, MVT::i1, 0, 
/*51228*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51231*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51234*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51251*/         /*SwitchType*/ 42, MVT::v4f32,// ->51295
/*51253*/           OPC_EmitMergeInputChains1_0,
/*51254*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51257*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51260*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51263*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51266*/           OPC_EmitInteger, MVT::i1, 0, 
/*51269*/           OPC_EmitInteger, MVT::i1, 0, 
/*51272*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51275*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51278*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51295*/         0, // EndSwitchType
/*51296*/       /*Scope*/ 27|128,1/*155*/, /*->51453*/
/*51298*/         OPC_CheckChild2Type, MVT::v4f32,
/*51300*/         OPC_RecordChild3, // #2 = $rsrc
/*51301*/         OPC_CheckChild3Type, MVT::v8i32,
/*51303*/         OPC_RecordChild4, // #3 = $sampler
/*51304*/         OPC_RecordChild5, // #4 = $dmask
/*51305*/         OPC_RecordChild6, // #5 = $unorm
/*51306*/         OPC_RecordChild7, // #6 = $glc
/*51307*/         OPC_MoveChild, 8,
/*51309*/         OPC_RecordNode, // #7 = $slc
/*51310*/         OPC_MoveParent,
/*51311*/         OPC_MoveChild, 9,
/*51313*/         OPC_RecordNode, // #8 = $lwe
/*51314*/         OPC_MoveParent,
/*51315*/         OPC_MoveChild, 10,
/*51317*/         OPC_RecordNode, // #9 = $da
/*51318*/         OPC_MoveParent,
/*51319*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51364
/*51322*/           OPC_EmitMergeInputChains1_0,
/*51323*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51326*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51329*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51332*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51335*/           OPC_EmitInteger, MVT::i1, 0, 
/*51338*/           OPC_EmitInteger, MVT::i1, 0, 
/*51341*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51344*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51347*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51364*/         /*SwitchType*/ 42, MVT::v2f32,// ->51408
/*51366*/           OPC_EmitMergeInputChains1_0,
/*51367*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51370*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51373*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51376*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51379*/           OPC_EmitInteger, MVT::i1, 0, 
/*51382*/           OPC_EmitInteger, MVT::i1, 0, 
/*51385*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51388*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51391*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51408*/         /*SwitchType*/ 42, MVT::v4f32,// ->51452
/*51410*/           OPC_EmitMergeInputChains1_0,
/*51411*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51414*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51417*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51420*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51423*/           OPC_EmitInteger, MVT::i1, 0, 
/*51426*/           OPC_EmitInteger, MVT::i1, 0, 
/*51429*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51432*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51435*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51452*/         0, // EndSwitchType
/*51453*/       /*Scope*/ 27|128,1/*155*/, /*->51610*/
/*51455*/         OPC_CheckChild2Type, MVT::v8f32,
/*51457*/         OPC_RecordChild3, // #2 = $rsrc
/*51458*/         OPC_CheckChild3Type, MVT::v8i32,
/*51460*/         OPC_RecordChild4, // #3 = $sampler
/*51461*/         OPC_RecordChild5, // #4 = $dmask
/*51462*/         OPC_RecordChild6, // #5 = $unorm
/*51463*/         OPC_RecordChild7, // #6 = $glc
/*51464*/         OPC_MoveChild, 8,
/*51466*/         OPC_RecordNode, // #7 = $slc
/*51467*/         OPC_MoveParent,
/*51468*/         OPC_MoveChild, 9,
/*51470*/         OPC_RecordNode, // #8 = $lwe
/*51471*/         OPC_MoveParent,
/*51472*/         OPC_MoveChild, 10,
/*51474*/         OPC_RecordNode, // #9 = $da
/*51475*/         OPC_MoveParent,
/*51476*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51521
/*51479*/           OPC_EmitMergeInputChains1_0,
/*51480*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51483*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51486*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51489*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51492*/           OPC_EmitInteger, MVT::i1, 0, 
/*51495*/           OPC_EmitInteger, MVT::i1, 0, 
/*51498*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51501*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51504*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51521*/         /*SwitchType*/ 42, MVT::v2f32,// ->51565
/*51523*/           OPC_EmitMergeInputChains1_0,
/*51524*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51527*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51530*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51533*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51536*/           OPC_EmitInteger, MVT::i1, 0, 
/*51539*/           OPC_EmitInteger, MVT::i1, 0, 
/*51542*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51545*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51548*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51565*/         /*SwitchType*/ 42, MVT::v4f32,// ->51609
/*51567*/           OPC_EmitMergeInputChains1_0,
/*51568*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51571*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51574*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51577*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51580*/           OPC_EmitInteger, MVT::i1, 0, 
/*51583*/           OPC_EmitInteger, MVT::i1, 0, 
/*51586*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51589*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51592*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51609*/         0, // EndSwitchType
/*51610*/       /*Scope*/ 27|128,1/*155*/, /*->51767*/
/*51612*/         OPC_CheckChild2Type, MVT::v16f32,
/*51614*/         OPC_RecordChild3, // #2 = $rsrc
/*51615*/         OPC_CheckChild3Type, MVT::v8i32,
/*51617*/         OPC_RecordChild4, // #3 = $sampler
/*51618*/         OPC_RecordChild5, // #4 = $dmask
/*51619*/         OPC_RecordChild6, // #5 = $unorm
/*51620*/         OPC_RecordChild7, // #6 = $glc
/*51621*/         OPC_MoveChild, 8,
/*51623*/         OPC_RecordNode, // #7 = $slc
/*51624*/         OPC_MoveParent,
/*51625*/         OPC_MoveChild, 9,
/*51627*/         OPC_RecordNode, // #8 = $lwe
/*51628*/         OPC_MoveParent,
/*51629*/         OPC_MoveChild, 10,
/*51631*/         OPC_RecordNode, // #9 = $da
/*51632*/         OPC_MoveParent,
/*51633*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51678
/*51636*/           OPC_EmitMergeInputChains1_0,
/*51637*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51640*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51643*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51646*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51649*/           OPC_EmitInteger, MVT::i1, 0, 
/*51652*/           OPC_EmitInteger, MVT::i1, 0, 
/*51655*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51658*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51661*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51678*/         /*SwitchType*/ 42, MVT::v2f32,// ->51722
/*51680*/           OPC_EmitMergeInputChains1_0,
/*51681*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51684*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51687*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51690*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51693*/           OPC_EmitInteger, MVT::i1, 0, 
/*51696*/           OPC_EmitInteger, MVT::i1, 0, 
/*51699*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51702*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51705*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51722*/         /*SwitchType*/ 42, MVT::v4f32,// ->51766
/*51724*/           OPC_EmitMergeInputChains1_0,
/*51725*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51728*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51731*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51734*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51737*/           OPC_EmitInteger, MVT::i1, 0, 
/*51740*/           OPC_EmitInteger, MVT::i1, 0, 
/*51743*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51746*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51749*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51766*/         0, // EndSwitchType
/*51767*/       0, /*End of Scope*/
/*51768*/     /*Scope*/ 23|128,6/*791*/, /*->52561*/
/*51770*/       OPC_CheckChild1Integer, 109|128,3/*493*/, 
/*51773*/       OPC_RecordChild2, // #1 = $addr
/*51774*/       OPC_Scope, 27|128,1/*155*/, /*->51932*/ // 5 children in Scope
/*51777*/         OPC_CheckChild2Type, MVT::f32,
/*51779*/         OPC_RecordChild3, // #2 = $rsrc
/*51780*/         OPC_CheckChild3Type, MVT::v8i32,
/*51782*/         OPC_RecordChild4, // #3 = $sampler
/*51783*/         OPC_RecordChild5, // #4 = $dmask
/*51784*/         OPC_RecordChild6, // #5 = $unorm
/*51785*/         OPC_RecordChild7, // #6 = $glc
/*51786*/         OPC_MoveChild, 8,
/*51788*/         OPC_RecordNode, // #7 = $slc
/*51789*/         OPC_MoveParent,
/*51790*/         OPC_MoveChild, 9,
/*51792*/         OPC_RecordNode, // #8 = $lwe
/*51793*/         OPC_MoveParent,
/*51794*/         OPC_MoveChild, 10,
/*51796*/         OPC_RecordNode, // #9 = $da
/*51797*/         OPC_MoveParent,
/*51798*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51843
/*51801*/           OPC_EmitMergeInputChains1_0,
/*51802*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51805*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51808*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51811*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51814*/           OPC_EmitInteger, MVT::i1, 0, 
/*51817*/           OPC_EmitInteger, MVT::i1, 0, 
/*51820*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51823*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51826*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 493:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51843*/         /*SwitchType*/ 42, MVT::v2f32,// ->51887
/*51845*/           OPC_EmitMergeInputChains1_0,
/*51846*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51849*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51852*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51855*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51858*/           OPC_EmitInteger, MVT::i1, 0, 
/*51861*/           OPC_EmitInteger, MVT::i1, 0, 
/*51864*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51867*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51870*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 493:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51887*/         /*SwitchType*/ 42, MVT::v4f32,// ->51931
/*51889*/           OPC_EmitMergeInputChains1_0,
/*51890*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51893*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51896*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51899*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51902*/           OPC_EmitInteger, MVT::i1, 0, 
/*51905*/           OPC_EmitInteger, MVT::i1, 0, 
/*51908*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51911*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51914*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 493:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51931*/         0, // EndSwitchType
/*51932*/       /*Scope*/ 27|128,1/*155*/, /*->52089*/
/*51934*/         OPC_CheckChild2Type, MVT::v2f32,
/*51936*/         OPC_RecordChild3, // #2 = $rsrc
/*51937*/         OPC_CheckChild3Type, MVT::v8i32,
/*51939*/         OPC_RecordChild4, // #3 = $sampler
/*51940*/         OPC_RecordChild5, // #4 = $dmask
/*51941*/         OPC_RecordChild6, // #5 = $unorm
/*51942*/         OPC_RecordChild7, // #6 = $glc
/*51943*/         OPC_MoveChild, 8,
/*51945*/         OPC_RecordNode, // #7 = $slc
/*51946*/         OPC_MoveParent,
/*51947*/         OPC_MoveChild, 9,
/*51949*/         OPC_RecordNode, // #8 = $lwe
/*51950*/         OPC_MoveParent,
/*51951*/         OPC_MoveChild, 10,
/*51953*/         OPC_RecordNode, // #9 = $da
/*51954*/         OPC_MoveParent,
/*51955*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52000
/*51958*/           OPC_EmitMergeInputChains1_0,
/*51959*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51962*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51965*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51968*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51971*/           OPC_EmitInteger, MVT::i1, 0, 
/*51974*/           OPC_EmitInteger, MVT::i1, 0, 
/*51977*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51980*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51983*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 493:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52000*/         /*SwitchType*/ 42, MVT::v2f32,// ->52044
/*52002*/           OPC_EmitMergeInputChains1_0,
/*52003*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52006*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52009*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52012*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52015*/           OPC_EmitInteger, MVT::i1, 0, 
/*52018*/           OPC_EmitInteger, MVT::i1, 0, 
/*52021*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52024*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52027*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 493:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52044*/         /*SwitchType*/ 42, MVT::v4f32,// ->52088
/*52046*/           OPC_EmitMergeInputChains1_0,
/*52047*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52050*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52053*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52056*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52059*/           OPC_EmitInteger, MVT::i1, 0, 
/*52062*/           OPC_EmitInteger, MVT::i1, 0, 
/*52065*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52068*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52071*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 493:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52088*/         0, // EndSwitchType
/*52089*/       /*Scope*/ 27|128,1/*155*/, /*->52246*/
/*52091*/         OPC_CheckChild2Type, MVT::v4f32,
/*52093*/         OPC_RecordChild3, // #2 = $rsrc
/*52094*/         OPC_CheckChild3Type, MVT::v8i32,
/*52096*/         OPC_RecordChild4, // #3 = $sampler
/*52097*/         OPC_RecordChild5, // #4 = $dmask
/*52098*/         OPC_RecordChild6, // #5 = $unorm
/*52099*/         OPC_RecordChild7, // #6 = $glc
/*52100*/         OPC_MoveChild, 8,
/*52102*/         OPC_RecordNode, // #7 = $slc
/*52103*/         OPC_MoveParent,
/*52104*/         OPC_MoveChild, 9,
/*52106*/         OPC_RecordNode, // #8 = $lwe
/*52107*/         OPC_MoveParent,
/*52108*/         OPC_MoveChild, 10,
/*52110*/         OPC_RecordNode, // #9 = $da
/*52111*/         OPC_MoveParent,
/*52112*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52157
/*52115*/           OPC_EmitMergeInputChains1_0,
/*52116*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52119*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52122*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52125*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52128*/           OPC_EmitInteger, MVT::i1, 0, 
/*52131*/           OPC_EmitInteger, MVT::i1, 0, 
/*52134*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52137*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52140*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 493:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52157*/         /*SwitchType*/ 42, MVT::v2f32,// ->52201
/*52159*/           OPC_EmitMergeInputChains1_0,
/*52160*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52163*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52166*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52169*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52172*/           OPC_EmitInteger, MVT::i1, 0, 
/*52175*/           OPC_EmitInteger, MVT::i1, 0, 
/*52178*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52181*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52184*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 493:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52201*/         /*SwitchType*/ 42, MVT::v4f32,// ->52245
/*52203*/           OPC_EmitMergeInputChains1_0,
/*52204*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52207*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52210*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52213*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52216*/           OPC_EmitInteger, MVT::i1, 0, 
/*52219*/           OPC_EmitInteger, MVT::i1, 0, 
/*52222*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52225*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52228*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 493:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52245*/         0, // EndSwitchType
/*52246*/       /*Scope*/ 27|128,1/*155*/, /*->52403*/
/*52248*/         OPC_CheckChild2Type, MVT::v8f32,
/*52250*/         OPC_RecordChild3, // #2 = $rsrc
/*52251*/         OPC_CheckChild3Type, MVT::v8i32,
/*52253*/         OPC_RecordChild4, // #3 = $sampler
/*52254*/         OPC_RecordChild5, // #4 = $dmask
/*52255*/         OPC_RecordChild6, // #5 = $unorm
/*52256*/         OPC_RecordChild7, // #6 = $glc
/*52257*/         OPC_MoveChild, 8,
/*52259*/         OPC_RecordNode, // #7 = $slc
/*52260*/         OPC_MoveParent,
/*52261*/         OPC_MoveChild, 9,
/*52263*/         OPC_RecordNode, // #8 = $lwe
/*52264*/         OPC_MoveParent,
/*52265*/         OPC_MoveChild, 10,
/*52267*/         OPC_RecordNode, // #9 = $da
/*52268*/         OPC_MoveParent,
/*52269*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52314
/*52272*/           OPC_EmitMergeInputChains1_0,
/*52273*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52276*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52279*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52282*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52285*/           OPC_EmitInteger, MVT::i1, 0, 
/*52288*/           OPC_EmitInteger, MVT::i1, 0, 
/*52291*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52294*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52297*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 493:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52314*/         /*SwitchType*/ 42, MVT::v2f32,// ->52358
/*52316*/           OPC_EmitMergeInputChains1_0,
/*52317*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52320*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52323*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52326*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52329*/           OPC_EmitInteger, MVT::i1, 0, 
/*52332*/           OPC_EmitInteger, MVT::i1, 0, 
/*52335*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52338*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52341*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 493:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52358*/         /*SwitchType*/ 42, MVT::v4f32,// ->52402
/*52360*/           OPC_EmitMergeInputChains1_0,
/*52361*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52364*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52367*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52370*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52373*/           OPC_EmitInteger, MVT::i1, 0, 
/*52376*/           OPC_EmitInteger, MVT::i1, 0, 
/*52379*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52382*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52385*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 493:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52402*/         0, // EndSwitchType
/*52403*/       /*Scope*/ 27|128,1/*155*/, /*->52560*/
/*52405*/         OPC_CheckChild2Type, MVT::v16f32,
/*52407*/         OPC_RecordChild3, // #2 = $rsrc
/*52408*/         OPC_CheckChild3Type, MVT::v8i32,
/*52410*/         OPC_RecordChild4, // #3 = $sampler
/*52411*/         OPC_RecordChild5, // #4 = $dmask
/*52412*/         OPC_RecordChild6, // #5 = $unorm
/*52413*/         OPC_RecordChild7, // #6 = $glc
/*52414*/         OPC_MoveChild, 8,
/*52416*/         OPC_RecordNode, // #7 = $slc
/*52417*/         OPC_MoveParent,
/*52418*/         OPC_MoveChild, 9,
/*52420*/         OPC_RecordNode, // #8 = $lwe
/*52421*/         OPC_MoveParent,
/*52422*/         OPC_MoveChild, 10,
/*52424*/         OPC_RecordNode, // #9 = $da
/*52425*/         OPC_MoveParent,
/*52426*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52471
/*52429*/           OPC_EmitMergeInputChains1_0,
/*52430*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52433*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52436*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52439*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52442*/           OPC_EmitInteger, MVT::i1, 0, 
/*52445*/           OPC_EmitInteger, MVT::i1, 0, 
/*52448*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52451*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52454*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 493:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52471*/         /*SwitchType*/ 42, MVT::v2f32,// ->52515
/*52473*/           OPC_EmitMergeInputChains1_0,
/*52474*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52477*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52480*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52483*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52486*/           OPC_EmitInteger, MVT::i1, 0, 
/*52489*/           OPC_EmitInteger, MVT::i1, 0, 
/*52492*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52495*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52498*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 493:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52515*/         /*SwitchType*/ 42, MVT::v4f32,// ->52559
/*52517*/           OPC_EmitMergeInputChains1_0,
/*52518*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52521*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52524*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52527*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52530*/           OPC_EmitInteger, MVT::i1, 0, 
/*52533*/           OPC_EmitInteger, MVT::i1, 0, 
/*52536*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52539*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52542*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 493:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52559*/         0, // EndSwitchType
/*52560*/       0, /*End of Scope*/
/*52561*/     /*Scope*/ 23|128,6/*791*/, /*->53354*/
/*52563*/       OPC_CheckChild1Integer, 99|128,3/*483*/, 
/*52566*/       OPC_RecordChild2, // #1 = $addr
/*52567*/       OPC_Scope, 27|128,1/*155*/, /*->52725*/ // 5 children in Scope
/*52570*/         OPC_CheckChild2Type, MVT::f32,
/*52572*/         OPC_RecordChild3, // #2 = $rsrc
/*52573*/         OPC_CheckChild3Type, MVT::v8i32,
/*52575*/         OPC_RecordChild4, // #3 = $sampler
/*52576*/         OPC_RecordChild5, // #4 = $dmask
/*52577*/         OPC_RecordChild6, // #5 = $unorm
/*52578*/         OPC_RecordChild7, // #6 = $glc
/*52579*/         OPC_MoveChild, 8,
/*52581*/         OPC_RecordNode, // #7 = $slc
/*52582*/         OPC_MoveParent,
/*52583*/         OPC_MoveChild, 9,
/*52585*/         OPC_RecordNode, // #8 = $lwe
/*52586*/         OPC_MoveParent,
/*52587*/         OPC_MoveChild, 10,
/*52589*/         OPC_RecordNode, // #9 = $da
/*52590*/         OPC_MoveParent,
/*52591*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52636
/*52594*/           OPC_EmitMergeInputChains1_0,
/*52595*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52598*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52601*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52604*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52607*/           OPC_EmitInteger, MVT::i1, 0, 
/*52610*/           OPC_EmitInteger, MVT::i1, 0, 
/*52613*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52616*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52619*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 483:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52636*/         /*SwitchType*/ 42, MVT::v2f32,// ->52680
/*52638*/           OPC_EmitMergeInputChains1_0,
/*52639*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52642*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52645*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52648*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52651*/           OPC_EmitInteger, MVT::i1, 0, 
/*52654*/           OPC_EmitInteger, MVT::i1, 0, 
/*52657*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52660*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52663*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 483:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52680*/         /*SwitchType*/ 42, MVT::v4f32,// ->52724
/*52682*/           OPC_EmitMergeInputChains1_0,
/*52683*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52686*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52689*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52692*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52695*/           OPC_EmitInteger, MVT::i1, 0, 
/*52698*/           OPC_EmitInteger, MVT::i1, 0, 
/*52701*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52704*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52707*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 483:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52724*/         0, // EndSwitchType
/*52725*/       /*Scope*/ 27|128,1/*155*/, /*->52882*/
/*52727*/         OPC_CheckChild2Type, MVT::v2f32,
/*52729*/         OPC_RecordChild3, // #2 = $rsrc
/*52730*/         OPC_CheckChild3Type, MVT::v8i32,
/*52732*/         OPC_RecordChild4, // #3 = $sampler
/*52733*/         OPC_RecordChild5, // #4 = $dmask
/*52734*/         OPC_RecordChild6, // #5 = $unorm
/*52735*/         OPC_RecordChild7, // #6 = $glc
/*52736*/         OPC_MoveChild, 8,
/*52738*/         OPC_RecordNode, // #7 = $slc
/*52739*/         OPC_MoveParent,
/*52740*/         OPC_MoveChild, 9,
/*52742*/         OPC_RecordNode, // #8 = $lwe
/*52743*/         OPC_MoveParent,
/*52744*/         OPC_MoveChild, 10,
/*52746*/         OPC_RecordNode, // #9 = $da
/*52747*/         OPC_MoveParent,
/*52748*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52793
/*52751*/           OPC_EmitMergeInputChains1_0,
/*52752*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52755*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52758*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52761*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52764*/           OPC_EmitInteger, MVT::i1, 0, 
/*52767*/           OPC_EmitInteger, MVT::i1, 0, 
/*52770*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52773*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52776*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 483:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52793*/         /*SwitchType*/ 42, MVT::v2f32,// ->52837
/*52795*/           OPC_EmitMergeInputChains1_0,
/*52796*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52799*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52802*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52805*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52808*/           OPC_EmitInteger, MVT::i1, 0, 
/*52811*/           OPC_EmitInteger, MVT::i1, 0, 
/*52814*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52817*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52820*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 483:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52837*/         /*SwitchType*/ 42, MVT::v4f32,// ->52881
/*52839*/           OPC_EmitMergeInputChains1_0,
/*52840*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52843*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52846*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52849*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52852*/           OPC_EmitInteger, MVT::i1, 0, 
/*52855*/           OPC_EmitInteger, MVT::i1, 0, 
/*52858*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52861*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52864*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 483:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52881*/         0, // EndSwitchType
/*52882*/       /*Scope*/ 27|128,1/*155*/, /*->53039*/
/*52884*/         OPC_CheckChild2Type, MVT::v4f32,
/*52886*/         OPC_RecordChild3, // #2 = $rsrc
/*52887*/         OPC_CheckChild3Type, MVT::v8i32,
/*52889*/         OPC_RecordChild4, // #3 = $sampler
/*52890*/         OPC_RecordChild5, // #4 = $dmask
/*52891*/         OPC_RecordChild6, // #5 = $unorm
/*52892*/         OPC_RecordChild7, // #6 = $glc
/*52893*/         OPC_MoveChild, 8,
/*52895*/         OPC_RecordNode, // #7 = $slc
/*52896*/         OPC_MoveParent,
/*52897*/         OPC_MoveChild, 9,
/*52899*/         OPC_RecordNode, // #8 = $lwe
/*52900*/         OPC_MoveParent,
/*52901*/         OPC_MoveChild, 10,
/*52903*/         OPC_RecordNode, // #9 = $da
/*52904*/         OPC_MoveParent,
/*52905*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52950
/*52908*/           OPC_EmitMergeInputChains1_0,
/*52909*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52912*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52915*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52918*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52921*/           OPC_EmitInteger, MVT::i1, 0, 
/*52924*/           OPC_EmitInteger, MVT::i1, 0, 
/*52927*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52930*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52933*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 483:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52950*/         /*SwitchType*/ 42, MVT::v2f32,// ->52994
/*52952*/           OPC_EmitMergeInputChains1_0,
/*52953*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52956*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52959*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52962*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52965*/           OPC_EmitInteger, MVT::i1, 0, 
/*52968*/           OPC_EmitInteger, MVT::i1, 0, 
/*52971*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52974*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52977*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 483:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52994*/         /*SwitchType*/ 42, MVT::v4f32,// ->53038
/*52996*/           OPC_EmitMergeInputChains1_0,
/*52997*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53000*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53003*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53006*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53009*/           OPC_EmitInteger, MVT::i1, 0, 
/*53012*/           OPC_EmitInteger, MVT::i1, 0, 
/*53015*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53018*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53021*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 483:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53038*/         0, // EndSwitchType
/*53039*/       /*Scope*/ 27|128,1/*155*/, /*->53196*/
/*53041*/         OPC_CheckChild2Type, MVT::v8f32,
/*53043*/         OPC_RecordChild3, // #2 = $rsrc
/*53044*/         OPC_CheckChild3Type, MVT::v8i32,
/*53046*/         OPC_RecordChild4, // #3 = $sampler
/*53047*/         OPC_RecordChild5, // #4 = $dmask
/*53048*/         OPC_RecordChild6, // #5 = $unorm
/*53049*/         OPC_RecordChild7, // #6 = $glc
/*53050*/         OPC_MoveChild, 8,
/*53052*/         OPC_RecordNode, // #7 = $slc
/*53053*/         OPC_MoveParent,
/*53054*/         OPC_MoveChild, 9,
/*53056*/         OPC_RecordNode, // #8 = $lwe
/*53057*/         OPC_MoveParent,
/*53058*/         OPC_MoveChild, 10,
/*53060*/         OPC_RecordNode, // #9 = $da
/*53061*/         OPC_MoveParent,
/*53062*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53107
/*53065*/           OPC_EmitMergeInputChains1_0,
/*53066*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53069*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53072*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53075*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53078*/           OPC_EmitInteger, MVT::i1, 0, 
/*53081*/           OPC_EmitInteger, MVT::i1, 0, 
/*53084*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53087*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53090*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 483:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53107*/         /*SwitchType*/ 42, MVT::v2f32,// ->53151
/*53109*/           OPC_EmitMergeInputChains1_0,
/*53110*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53113*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53116*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53119*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53122*/           OPC_EmitInteger, MVT::i1, 0, 
/*53125*/           OPC_EmitInteger, MVT::i1, 0, 
/*53128*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53131*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53134*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 483:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53151*/         /*SwitchType*/ 42, MVT::v4f32,// ->53195
/*53153*/           OPC_EmitMergeInputChains1_0,
/*53154*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53157*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53160*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53163*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53166*/           OPC_EmitInteger, MVT::i1, 0, 
/*53169*/           OPC_EmitInteger, MVT::i1, 0, 
/*53172*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53175*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53178*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 483:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53195*/         0, // EndSwitchType
/*53196*/       /*Scope*/ 27|128,1/*155*/, /*->53353*/
/*53198*/         OPC_CheckChild2Type, MVT::v16f32,
/*53200*/         OPC_RecordChild3, // #2 = $rsrc
/*53201*/         OPC_CheckChild3Type, MVT::v8i32,
/*53203*/         OPC_RecordChild4, // #3 = $sampler
/*53204*/         OPC_RecordChild5, // #4 = $dmask
/*53205*/         OPC_RecordChild6, // #5 = $unorm
/*53206*/         OPC_RecordChild7, // #6 = $glc
/*53207*/         OPC_MoveChild, 8,
/*53209*/         OPC_RecordNode, // #7 = $slc
/*53210*/         OPC_MoveParent,
/*53211*/         OPC_MoveChild, 9,
/*53213*/         OPC_RecordNode, // #8 = $lwe
/*53214*/         OPC_MoveParent,
/*53215*/         OPC_MoveChild, 10,
/*53217*/         OPC_RecordNode, // #9 = $da
/*53218*/         OPC_MoveParent,
/*53219*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53264
/*53222*/           OPC_EmitMergeInputChains1_0,
/*53223*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53226*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53229*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53232*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53235*/           OPC_EmitInteger, MVT::i1, 0, 
/*53238*/           OPC_EmitInteger, MVT::i1, 0, 
/*53241*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53244*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53247*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 483:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53264*/         /*SwitchType*/ 42, MVT::v2f32,// ->53308
/*53266*/           OPC_EmitMergeInputChains1_0,
/*53267*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53270*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53273*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53276*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53279*/           OPC_EmitInteger, MVT::i1, 0, 
/*53282*/           OPC_EmitInteger, MVT::i1, 0, 
/*53285*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53288*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53291*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 483:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53308*/         /*SwitchType*/ 42, MVT::v4f32,// ->53352
/*53310*/           OPC_EmitMergeInputChains1_0,
/*53311*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53314*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53317*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53320*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53323*/           OPC_EmitInteger, MVT::i1, 0, 
/*53326*/           OPC_EmitInteger, MVT::i1, 0, 
/*53329*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53332*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53335*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 483:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53352*/         0, // EndSwitchType
/*53353*/       0, /*End of Scope*/
/*53354*/     /*Scope*/ 23|128,6/*791*/, /*->54147*/
/*53356*/       OPC_CheckChild1Integer, 98|128,3/*482*/, 
/*53359*/       OPC_RecordChild2, // #1 = $addr
/*53360*/       OPC_Scope, 27|128,1/*155*/, /*->53518*/ // 5 children in Scope
/*53363*/         OPC_CheckChild2Type, MVT::f32,
/*53365*/         OPC_RecordChild3, // #2 = $rsrc
/*53366*/         OPC_CheckChild3Type, MVT::v8i32,
/*53368*/         OPC_RecordChild4, // #3 = $sampler
/*53369*/         OPC_RecordChild5, // #4 = $dmask
/*53370*/         OPC_RecordChild6, // #5 = $unorm
/*53371*/         OPC_RecordChild7, // #6 = $glc
/*53372*/         OPC_MoveChild, 8,
/*53374*/         OPC_RecordNode, // #7 = $slc
/*53375*/         OPC_MoveParent,
/*53376*/         OPC_MoveChild, 9,
/*53378*/         OPC_RecordNode, // #8 = $lwe
/*53379*/         OPC_MoveParent,
/*53380*/         OPC_MoveChild, 10,
/*53382*/         OPC_RecordNode, // #9 = $da
/*53383*/         OPC_MoveParent,
/*53384*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53429
/*53387*/           OPC_EmitMergeInputChains1_0,
/*53388*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53391*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53394*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53397*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53400*/           OPC_EmitInteger, MVT::i1, 0, 
/*53403*/           OPC_EmitInteger, MVT::i1, 0, 
/*53406*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53409*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53412*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 482:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53429*/         /*SwitchType*/ 42, MVT::v2f32,// ->53473
/*53431*/           OPC_EmitMergeInputChains1_0,
/*53432*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53435*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53438*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53441*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53444*/           OPC_EmitInteger, MVT::i1, 0, 
/*53447*/           OPC_EmitInteger, MVT::i1, 0, 
/*53450*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53453*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53456*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 482:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53473*/         /*SwitchType*/ 42, MVT::v4f32,// ->53517
/*53475*/           OPC_EmitMergeInputChains1_0,
/*53476*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53479*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53482*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53485*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53488*/           OPC_EmitInteger, MVT::i1, 0, 
/*53491*/           OPC_EmitInteger, MVT::i1, 0, 
/*53494*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53497*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53500*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 482:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53517*/         0, // EndSwitchType
/*53518*/       /*Scope*/ 27|128,1/*155*/, /*->53675*/
/*53520*/         OPC_CheckChild2Type, MVT::v2f32,
/*53522*/         OPC_RecordChild3, // #2 = $rsrc
/*53523*/         OPC_CheckChild3Type, MVT::v8i32,
/*53525*/         OPC_RecordChild4, // #3 = $sampler
/*53526*/         OPC_RecordChild5, // #4 = $dmask
/*53527*/         OPC_RecordChild6, // #5 = $unorm
/*53528*/         OPC_RecordChild7, // #6 = $glc
/*53529*/         OPC_MoveChild, 8,
/*53531*/         OPC_RecordNode, // #7 = $slc
/*53532*/         OPC_MoveParent,
/*53533*/         OPC_MoveChild, 9,
/*53535*/         OPC_RecordNode, // #8 = $lwe
/*53536*/         OPC_MoveParent,
/*53537*/         OPC_MoveChild, 10,
/*53539*/         OPC_RecordNode, // #9 = $da
/*53540*/         OPC_MoveParent,
/*53541*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53586
/*53544*/           OPC_EmitMergeInputChains1_0,
/*53545*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53548*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53551*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53554*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53557*/           OPC_EmitInteger, MVT::i1, 0, 
/*53560*/           OPC_EmitInteger, MVT::i1, 0, 
/*53563*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53566*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53569*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 482:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53586*/         /*SwitchType*/ 42, MVT::v2f32,// ->53630
/*53588*/           OPC_EmitMergeInputChains1_0,
/*53589*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53592*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53595*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53598*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53601*/           OPC_EmitInteger, MVT::i1, 0, 
/*53604*/           OPC_EmitInteger, MVT::i1, 0, 
/*53607*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53610*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53613*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 482:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53630*/         /*SwitchType*/ 42, MVT::v4f32,// ->53674
/*53632*/           OPC_EmitMergeInputChains1_0,
/*53633*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53636*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53639*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53642*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53645*/           OPC_EmitInteger, MVT::i1, 0, 
/*53648*/           OPC_EmitInteger, MVT::i1, 0, 
/*53651*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53654*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53657*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 482:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53674*/         0, // EndSwitchType
/*53675*/       /*Scope*/ 27|128,1/*155*/, /*->53832*/
/*53677*/         OPC_CheckChild2Type, MVT::v4f32,
/*53679*/         OPC_RecordChild3, // #2 = $rsrc
/*53680*/         OPC_CheckChild3Type, MVT::v8i32,
/*53682*/         OPC_RecordChild4, // #3 = $sampler
/*53683*/         OPC_RecordChild5, // #4 = $dmask
/*53684*/         OPC_RecordChild6, // #5 = $unorm
/*53685*/         OPC_RecordChild7, // #6 = $glc
/*53686*/         OPC_MoveChild, 8,
/*53688*/         OPC_RecordNode, // #7 = $slc
/*53689*/         OPC_MoveParent,
/*53690*/         OPC_MoveChild, 9,
/*53692*/         OPC_RecordNode, // #8 = $lwe
/*53693*/         OPC_MoveParent,
/*53694*/         OPC_MoveChild, 10,
/*53696*/         OPC_RecordNode, // #9 = $da
/*53697*/         OPC_MoveParent,
/*53698*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53743
/*53701*/           OPC_EmitMergeInputChains1_0,
/*53702*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53705*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53708*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53711*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53714*/           OPC_EmitInteger, MVT::i1, 0, 
/*53717*/           OPC_EmitInteger, MVT::i1, 0, 
/*53720*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53723*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53726*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 482:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53743*/         /*SwitchType*/ 42, MVT::v2f32,// ->53787
/*53745*/           OPC_EmitMergeInputChains1_0,
/*53746*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53749*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53752*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53755*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53758*/           OPC_EmitInteger, MVT::i1, 0, 
/*53761*/           OPC_EmitInteger, MVT::i1, 0, 
/*53764*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53767*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53770*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 482:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53787*/         /*SwitchType*/ 42, MVT::v4f32,// ->53831
/*53789*/           OPC_EmitMergeInputChains1_0,
/*53790*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53793*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53796*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53799*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53802*/           OPC_EmitInteger, MVT::i1, 0, 
/*53805*/           OPC_EmitInteger, MVT::i1, 0, 
/*53808*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53811*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53814*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 482:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53831*/         0, // EndSwitchType
/*53832*/       /*Scope*/ 27|128,1/*155*/, /*->53989*/
/*53834*/         OPC_CheckChild2Type, MVT::v8f32,
/*53836*/         OPC_RecordChild3, // #2 = $rsrc
/*53837*/         OPC_CheckChild3Type, MVT::v8i32,
/*53839*/         OPC_RecordChild4, // #3 = $sampler
/*53840*/         OPC_RecordChild5, // #4 = $dmask
/*53841*/         OPC_RecordChild6, // #5 = $unorm
/*53842*/         OPC_RecordChild7, // #6 = $glc
/*53843*/         OPC_MoveChild, 8,
/*53845*/         OPC_RecordNode, // #7 = $slc
/*53846*/         OPC_MoveParent,
/*53847*/         OPC_MoveChild, 9,
/*53849*/         OPC_RecordNode, // #8 = $lwe
/*53850*/         OPC_MoveParent,
/*53851*/         OPC_MoveChild, 10,
/*53853*/         OPC_RecordNode, // #9 = $da
/*53854*/         OPC_MoveParent,
/*53855*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53900
/*53858*/           OPC_EmitMergeInputChains1_0,
/*53859*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53862*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53865*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53868*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53871*/           OPC_EmitInteger, MVT::i1, 0, 
/*53874*/           OPC_EmitInteger, MVT::i1, 0, 
/*53877*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53880*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53883*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 482:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53900*/         /*SwitchType*/ 42, MVT::v2f32,// ->53944
/*53902*/           OPC_EmitMergeInputChains1_0,
/*53903*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53906*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53909*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53912*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53915*/           OPC_EmitInteger, MVT::i1, 0, 
/*53918*/           OPC_EmitInteger, MVT::i1, 0, 
/*53921*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53924*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53927*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 482:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53944*/         /*SwitchType*/ 42, MVT::v4f32,// ->53988
/*53946*/           OPC_EmitMergeInputChains1_0,
/*53947*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53950*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53953*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53956*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53959*/           OPC_EmitInteger, MVT::i1, 0, 
/*53962*/           OPC_EmitInteger, MVT::i1, 0, 
/*53965*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53968*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53971*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 482:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53988*/         0, // EndSwitchType
/*53989*/       /*Scope*/ 27|128,1/*155*/, /*->54146*/
/*53991*/         OPC_CheckChild2Type, MVT::v16f32,
/*53993*/         OPC_RecordChild3, // #2 = $rsrc
/*53994*/         OPC_CheckChild3Type, MVT::v8i32,
/*53996*/         OPC_RecordChild4, // #3 = $sampler
/*53997*/         OPC_RecordChild5, // #4 = $dmask
/*53998*/         OPC_RecordChild6, // #5 = $unorm
/*53999*/         OPC_RecordChild7, // #6 = $glc
/*54000*/         OPC_MoveChild, 8,
/*54002*/         OPC_RecordNode, // #7 = $slc
/*54003*/         OPC_MoveParent,
/*54004*/         OPC_MoveChild, 9,
/*54006*/         OPC_RecordNode, // #8 = $lwe
/*54007*/         OPC_MoveParent,
/*54008*/         OPC_MoveChild, 10,
/*54010*/         OPC_RecordNode, // #9 = $da
/*54011*/         OPC_MoveParent,
/*54012*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54057
/*54015*/           OPC_EmitMergeInputChains1_0,
/*54016*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54019*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54022*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54025*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54028*/           OPC_EmitInteger, MVT::i1, 0, 
/*54031*/           OPC_EmitInteger, MVT::i1, 0, 
/*54034*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54037*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54040*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 482:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54057*/         /*SwitchType*/ 42, MVT::v2f32,// ->54101
/*54059*/           OPC_EmitMergeInputChains1_0,
/*54060*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54063*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54066*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54069*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54072*/           OPC_EmitInteger, MVT::i1, 0, 
/*54075*/           OPC_EmitInteger, MVT::i1, 0, 
/*54078*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54081*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54084*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 482:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54101*/         /*SwitchType*/ 42, MVT::v4f32,// ->54145
/*54103*/           OPC_EmitMergeInputChains1_0,
/*54104*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54107*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54110*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54113*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54116*/           OPC_EmitInteger, MVT::i1, 0, 
/*54119*/           OPC_EmitInteger, MVT::i1, 0, 
/*54122*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54125*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54128*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 482:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54145*/         0, // EndSwitchType
/*54146*/       0, /*End of Scope*/
/*54147*/     /*Scope*/ 23|128,6/*791*/, /*->54940*/
/*54149*/       OPC_CheckChild1Integer, 95|128,3/*479*/, 
/*54152*/       OPC_RecordChild2, // #1 = $addr
/*54153*/       OPC_Scope, 27|128,1/*155*/, /*->54311*/ // 5 children in Scope
/*54156*/         OPC_CheckChild2Type, MVT::f32,
/*54158*/         OPC_RecordChild3, // #2 = $rsrc
/*54159*/         OPC_CheckChild3Type, MVT::v8i32,
/*54161*/         OPC_RecordChild4, // #3 = $sampler
/*54162*/         OPC_RecordChild5, // #4 = $dmask
/*54163*/         OPC_RecordChild6, // #5 = $unorm
/*54164*/         OPC_RecordChild7, // #6 = $glc
/*54165*/         OPC_MoveChild, 8,
/*54167*/         OPC_RecordNode, // #7 = $slc
/*54168*/         OPC_MoveParent,
/*54169*/         OPC_MoveChild, 9,
/*54171*/         OPC_RecordNode, // #8 = $lwe
/*54172*/         OPC_MoveParent,
/*54173*/         OPC_MoveChild, 10,
/*54175*/         OPC_RecordNode, // #9 = $da
/*54176*/         OPC_MoveParent,
/*54177*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54222
/*54180*/           OPC_EmitMergeInputChains1_0,
/*54181*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54184*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54187*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54190*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54193*/           OPC_EmitInteger, MVT::i1, 0, 
/*54196*/           OPC_EmitInteger, MVT::i1, 0, 
/*54199*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54202*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54205*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 479:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54222*/         /*SwitchType*/ 42, MVT::v2f32,// ->54266
/*54224*/           OPC_EmitMergeInputChains1_0,
/*54225*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54228*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54231*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54234*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54237*/           OPC_EmitInteger, MVT::i1, 0, 
/*54240*/           OPC_EmitInteger, MVT::i1, 0, 
/*54243*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54246*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54249*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 479:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54266*/         /*SwitchType*/ 42, MVT::v4f32,// ->54310
/*54268*/           OPC_EmitMergeInputChains1_0,
/*54269*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54272*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54275*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54278*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54281*/           OPC_EmitInteger, MVT::i1, 0, 
/*54284*/           OPC_EmitInteger, MVT::i1, 0, 
/*54287*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54290*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54293*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 479:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54310*/         0, // EndSwitchType
/*54311*/       /*Scope*/ 27|128,1/*155*/, /*->54468*/
/*54313*/         OPC_CheckChild2Type, MVT::v2f32,
/*54315*/         OPC_RecordChild3, // #2 = $rsrc
/*54316*/         OPC_CheckChild3Type, MVT::v8i32,
/*54318*/         OPC_RecordChild4, // #3 = $sampler
/*54319*/         OPC_RecordChild5, // #4 = $dmask
/*54320*/         OPC_RecordChild6, // #5 = $unorm
/*54321*/         OPC_RecordChild7, // #6 = $glc
/*54322*/         OPC_MoveChild, 8,
/*54324*/         OPC_RecordNode, // #7 = $slc
/*54325*/         OPC_MoveParent,
/*54326*/         OPC_MoveChild, 9,
/*54328*/         OPC_RecordNode, // #8 = $lwe
/*54329*/         OPC_MoveParent,
/*54330*/         OPC_MoveChild, 10,
/*54332*/         OPC_RecordNode, // #9 = $da
/*54333*/         OPC_MoveParent,
/*54334*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54379
/*54337*/           OPC_EmitMergeInputChains1_0,
/*54338*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54341*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54344*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54347*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54350*/           OPC_EmitInteger, MVT::i1, 0, 
/*54353*/           OPC_EmitInteger, MVT::i1, 0, 
/*54356*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54359*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54362*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 479:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54379*/         /*SwitchType*/ 42, MVT::v2f32,// ->54423
/*54381*/           OPC_EmitMergeInputChains1_0,
/*54382*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54385*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54388*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54391*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54394*/           OPC_EmitInteger, MVT::i1, 0, 
/*54397*/           OPC_EmitInteger, MVT::i1, 0, 
/*54400*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54403*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54406*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 479:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54423*/         /*SwitchType*/ 42, MVT::v4f32,// ->54467
/*54425*/           OPC_EmitMergeInputChains1_0,
/*54426*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54429*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54432*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54435*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54438*/           OPC_EmitInteger, MVT::i1, 0, 
/*54441*/           OPC_EmitInteger, MVT::i1, 0, 
/*54444*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54447*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54450*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 479:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54467*/         0, // EndSwitchType
/*54468*/       /*Scope*/ 27|128,1/*155*/, /*->54625*/
/*54470*/         OPC_CheckChild2Type, MVT::v4f32,
/*54472*/         OPC_RecordChild3, // #2 = $rsrc
/*54473*/         OPC_CheckChild3Type, MVT::v8i32,
/*54475*/         OPC_RecordChild4, // #3 = $sampler
/*54476*/         OPC_RecordChild5, // #4 = $dmask
/*54477*/         OPC_RecordChild6, // #5 = $unorm
/*54478*/         OPC_RecordChild7, // #6 = $glc
/*54479*/         OPC_MoveChild, 8,
/*54481*/         OPC_RecordNode, // #7 = $slc
/*54482*/         OPC_MoveParent,
/*54483*/         OPC_MoveChild, 9,
/*54485*/         OPC_RecordNode, // #8 = $lwe
/*54486*/         OPC_MoveParent,
/*54487*/         OPC_MoveChild, 10,
/*54489*/         OPC_RecordNode, // #9 = $da
/*54490*/         OPC_MoveParent,
/*54491*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54536
/*54494*/           OPC_EmitMergeInputChains1_0,
/*54495*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54498*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54501*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54504*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54507*/           OPC_EmitInteger, MVT::i1, 0, 
/*54510*/           OPC_EmitInteger, MVT::i1, 0, 
/*54513*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54516*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54519*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 479:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54536*/         /*SwitchType*/ 42, MVT::v2f32,// ->54580
/*54538*/           OPC_EmitMergeInputChains1_0,
/*54539*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54542*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54545*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54548*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54551*/           OPC_EmitInteger, MVT::i1, 0, 
/*54554*/           OPC_EmitInteger, MVT::i1, 0, 
/*54557*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54560*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54563*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 479:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54580*/         /*SwitchType*/ 42, MVT::v4f32,// ->54624
/*54582*/           OPC_EmitMergeInputChains1_0,
/*54583*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54586*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54589*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54592*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54595*/           OPC_EmitInteger, MVT::i1, 0, 
/*54598*/           OPC_EmitInteger, MVT::i1, 0, 
/*54601*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54604*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54607*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 479:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54624*/         0, // EndSwitchType
/*54625*/       /*Scope*/ 27|128,1/*155*/, /*->54782*/
/*54627*/         OPC_CheckChild2Type, MVT::v8f32,
/*54629*/         OPC_RecordChild3, // #2 = $rsrc
/*54630*/         OPC_CheckChild3Type, MVT::v8i32,
/*54632*/         OPC_RecordChild4, // #3 = $sampler
/*54633*/         OPC_RecordChild5, // #4 = $dmask
/*54634*/         OPC_RecordChild6, // #5 = $unorm
/*54635*/         OPC_RecordChild7, // #6 = $glc
/*54636*/         OPC_MoveChild, 8,
/*54638*/         OPC_RecordNode, // #7 = $slc
/*54639*/         OPC_MoveParent,
/*54640*/         OPC_MoveChild, 9,
/*54642*/         OPC_RecordNode, // #8 = $lwe
/*54643*/         OPC_MoveParent,
/*54644*/         OPC_MoveChild, 10,
/*54646*/         OPC_RecordNode, // #9 = $da
/*54647*/         OPC_MoveParent,
/*54648*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54693
/*54651*/           OPC_EmitMergeInputChains1_0,
/*54652*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54655*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54658*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54661*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54664*/           OPC_EmitInteger, MVT::i1, 0, 
/*54667*/           OPC_EmitInteger, MVT::i1, 0, 
/*54670*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54673*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54676*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 479:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54693*/         /*SwitchType*/ 42, MVT::v2f32,// ->54737
/*54695*/           OPC_EmitMergeInputChains1_0,
/*54696*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54699*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54702*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54705*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54708*/           OPC_EmitInteger, MVT::i1, 0, 
/*54711*/           OPC_EmitInteger, MVT::i1, 0, 
/*54714*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54717*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54720*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 479:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54737*/         /*SwitchType*/ 42, MVT::v4f32,// ->54781
/*54739*/           OPC_EmitMergeInputChains1_0,
/*54740*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54743*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54746*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54749*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54752*/           OPC_EmitInteger, MVT::i1, 0, 
/*54755*/           OPC_EmitInteger, MVT::i1, 0, 
/*54758*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54761*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54764*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 479:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54781*/         0, // EndSwitchType
/*54782*/       /*Scope*/ 27|128,1/*155*/, /*->54939*/
/*54784*/         OPC_CheckChild2Type, MVT::v16f32,
/*54786*/         OPC_RecordChild3, // #2 = $rsrc
/*54787*/         OPC_CheckChild3Type, MVT::v8i32,
/*54789*/         OPC_RecordChild4, // #3 = $sampler
/*54790*/         OPC_RecordChild5, // #4 = $dmask
/*54791*/         OPC_RecordChild6, // #5 = $unorm
/*54792*/         OPC_RecordChild7, // #6 = $glc
/*54793*/         OPC_MoveChild, 8,
/*54795*/         OPC_RecordNode, // #7 = $slc
/*54796*/         OPC_MoveParent,
/*54797*/         OPC_MoveChild, 9,
/*54799*/         OPC_RecordNode, // #8 = $lwe
/*54800*/         OPC_MoveParent,
/*54801*/         OPC_MoveChild, 10,
/*54803*/         OPC_RecordNode, // #9 = $da
/*54804*/         OPC_MoveParent,
/*54805*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54850
/*54808*/           OPC_EmitMergeInputChains1_0,
/*54809*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54812*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54815*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54818*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54821*/           OPC_EmitInteger, MVT::i1, 0, 
/*54824*/           OPC_EmitInteger, MVT::i1, 0, 
/*54827*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54830*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54833*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 479:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54850*/         /*SwitchType*/ 42, MVT::v2f32,// ->54894
/*54852*/           OPC_EmitMergeInputChains1_0,
/*54853*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54856*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54859*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54862*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54865*/           OPC_EmitInteger, MVT::i1, 0, 
/*54868*/           OPC_EmitInteger, MVT::i1, 0, 
/*54871*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54874*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54877*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 479:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54894*/         /*SwitchType*/ 42, MVT::v4f32,// ->54938
/*54896*/           OPC_EmitMergeInputChains1_0,
/*54897*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54900*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54903*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54906*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54909*/           OPC_EmitInteger, MVT::i1, 0, 
/*54912*/           OPC_EmitInteger, MVT::i1, 0, 
/*54915*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54918*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54921*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 479:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54938*/         0, // EndSwitchType
/*54939*/       0, /*End of Scope*/
/*54940*/     /*Scope*/ 23|128,6/*791*/, /*->55733*/
/*54942*/       OPC_CheckChild1Integer, 86|128,3/*470*/, 
/*54945*/       OPC_RecordChild2, // #1 = $addr
/*54946*/       OPC_Scope, 27|128,1/*155*/, /*->55104*/ // 5 children in Scope
/*54949*/         OPC_CheckChild2Type, MVT::f32,
/*54951*/         OPC_RecordChild3, // #2 = $rsrc
/*54952*/         OPC_CheckChild3Type, MVT::v8i32,
/*54954*/         OPC_RecordChild4, // #3 = $sampler
/*54955*/         OPC_RecordChild5, // #4 = $dmask
/*54956*/         OPC_RecordChild6, // #5 = $unorm
/*54957*/         OPC_RecordChild7, // #6 = $glc
/*54958*/         OPC_MoveChild, 8,
/*54960*/         OPC_RecordNode, // #7 = $slc
/*54961*/         OPC_MoveParent,
/*54962*/         OPC_MoveChild, 9,
/*54964*/         OPC_RecordNode, // #8 = $lwe
/*54965*/         OPC_MoveParent,
/*54966*/         OPC_MoveChild, 10,
/*54968*/         OPC_RecordNode, // #9 = $da
/*54969*/         OPC_MoveParent,
/*54970*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55015
/*54973*/           OPC_EmitMergeInputChains1_0,
/*54974*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54977*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54980*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54983*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54986*/           OPC_EmitInteger, MVT::i1, 0, 
/*54989*/           OPC_EmitInteger, MVT::i1, 0, 
/*54992*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54995*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54998*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 470:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55015*/         /*SwitchType*/ 42, MVT::v2f32,// ->55059
/*55017*/           OPC_EmitMergeInputChains1_0,
/*55018*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55021*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55024*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55027*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55030*/           OPC_EmitInteger, MVT::i1, 0, 
/*55033*/           OPC_EmitInteger, MVT::i1, 0, 
/*55036*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55039*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55042*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 470:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55059*/         /*SwitchType*/ 42, MVT::v4f32,// ->55103
/*55061*/           OPC_EmitMergeInputChains1_0,
/*55062*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55065*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55068*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55071*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55074*/           OPC_EmitInteger, MVT::i1, 0, 
/*55077*/           OPC_EmitInteger, MVT::i1, 0, 
/*55080*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55083*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55086*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 470:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55103*/         0, // EndSwitchType
/*55104*/       /*Scope*/ 27|128,1/*155*/, /*->55261*/
/*55106*/         OPC_CheckChild2Type, MVT::v2f32,
/*55108*/         OPC_RecordChild3, // #2 = $rsrc
/*55109*/         OPC_CheckChild3Type, MVT::v8i32,
/*55111*/         OPC_RecordChild4, // #3 = $sampler
/*55112*/         OPC_RecordChild5, // #4 = $dmask
/*55113*/         OPC_RecordChild6, // #5 = $unorm
/*55114*/         OPC_RecordChild7, // #6 = $glc
/*55115*/         OPC_MoveChild, 8,
/*55117*/         OPC_RecordNode, // #7 = $slc
/*55118*/         OPC_MoveParent,
/*55119*/         OPC_MoveChild, 9,
/*55121*/         OPC_RecordNode, // #8 = $lwe
/*55122*/         OPC_MoveParent,
/*55123*/         OPC_MoveChild, 10,
/*55125*/         OPC_RecordNode, // #9 = $da
/*55126*/         OPC_MoveParent,
/*55127*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55172
/*55130*/           OPC_EmitMergeInputChains1_0,
/*55131*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55134*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55137*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55140*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55143*/           OPC_EmitInteger, MVT::i1, 0, 
/*55146*/           OPC_EmitInteger, MVT::i1, 0, 
/*55149*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55152*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55155*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 470:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55172*/         /*SwitchType*/ 42, MVT::v2f32,// ->55216
/*55174*/           OPC_EmitMergeInputChains1_0,
/*55175*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55178*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55181*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55184*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55187*/           OPC_EmitInteger, MVT::i1, 0, 
/*55190*/           OPC_EmitInteger, MVT::i1, 0, 
/*55193*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55196*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55199*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 470:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55216*/         /*SwitchType*/ 42, MVT::v4f32,// ->55260
/*55218*/           OPC_EmitMergeInputChains1_0,
/*55219*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55222*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55225*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55228*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55231*/           OPC_EmitInteger, MVT::i1, 0, 
/*55234*/           OPC_EmitInteger, MVT::i1, 0, 
/*55237*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55240*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55243*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 470:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55260*/         0, // EndSwitchType
/*55261*/       /*Scope*/ 27|128,1/*155*/, /*->55418*/
/*55263*/         OPC_CheckChild2Type, MVT::v4f32,
/*55265*/         OPC_RecordChild3, // #2 = $rsrc
/*55266*/         OPC_CheckChild3Type, MVT::v8i32,
/*55268*/         OPC_RecordChild4, // #3 = $sampler
/*55269*/         OPC_RecordChild5, // #4 = $dmask
/*55270*/         OPC_RecordChild6, // #5 = $unorm
/*55271*/         OPC_RecordChild7, // #6 = $glc
/*55272*/         OPC_MoveChild, 8,
/*55274*/         OPC_RecordNode, // #7 = $slc
/*55275*/         OPC_MoveParent,
/*55276*/         OPC_MoveChild, 9,
/*55278*/         OPC_RecordNode, // #8 = $lwe
/*55279*/         OPC_MoveParent,
/*55280*/         OPC_MoveChild, 10,
/*55282*/         OPC_RecordNode, // #9 = $da
/*55283*/         OPC_MoveParent,
/*55284*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55329
/*55287*/           OPC_EmitMergeInputChains1_0,
/*55288*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55291*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55294*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55297*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55300*/           OPC_EmitInteger, MVT::i1, 0, 
/*55303*/           OPC_EmitInteger, MVT::i1, 0, 
/*55306*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55309*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55312*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 470:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55329*/         /*SwitchType*/ 42, MVT::v2f32,// ->55373
/*55331*/           OPC_EmitMergeInputChains1_0,
/*55332*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55335*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55338*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55341*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55344*/           OPC_EmitInteger, MVT::i1, 0, 
/*55347*/           OPC_EmitInteger, MVT::i1, 0, 
/*55350*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55353*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55356*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 470:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55373*/         /*SwitchType*/ 42, MVT::v4f32,// ->55417
/*55375*/           OPC_EmitMergeInputChains1_0,
/*55376*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55379*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55382*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55385*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55388*/           OPC_EmitInteger, MVT::i1, 0, 
/*55391*/           OPC_EmitInteger, MVT::i1, 0, 
/*55394*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55397*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55400*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 470:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55417*/         0, // EndSwitchType
/*55418*/       /*Scope*/ 27|128,1/*155*/, /*->55575*/
/*55420*/         OPC_CheckChild2Type, MVT::v8f32,
/*55422*/         OPC_RecordChild3, // #2 = $rsrc
/*55423*/         OPC_CheckChild3Type, MVT::v8i32,
/*55425*/         OPC_RecordChild4, // #3 = $sampler
/*55426*/         OPC_RecordChild5, // #4 = $dmask
/*55427*/         OPC_RecordChild6, // #5 = $unorm
/*55428*/         OPC_RecordChild7, // #6 = $glc
/*55429*/         OPC_MoveChild, 8,
/*55431*/         OPC_RecordNode, // #7 = $slc
/*55432*/         OPC_MoveParent,
/*55433*/         OPC_MoveChild, 9,
/*55435*/         OPC_RecordNode, // #8 = $lwe
/*55436*/         OPC_MoveParent,
/*55437*/         OPC_MoveChild, 10,
/*55439*/         OPC_RecordNode, // #9 = $da
/*55440*/         OPC_MoveParent,
/*55441*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55486
/*55444*/           OPC_EmitMergeInputChains1_0,
/*55445*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55448*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55451*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55454*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55457*/           OPC_EmitInteger, MVT::i1, 0, 
/*55460*/           OPC_EmitInteger, MVT::i1, 0, 
/*55463*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55466*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55469*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 470:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55486*/         /*SwitchType*/ 42, MVT::v2f32,// ->55530
/*55488*/           OPC_EmitMergeInputChains1_0,
/*55489*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55492*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55495*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55498*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55501*/           OPC_EmitInteger, MVT::i1, 0, 
/*55504*/           OPC_EmitInteger, MVT::i1, 0, 
/*55507*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55510*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55513*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 470:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55530*/         /*SwitchType*/ 42, MVT::v4f32,// ->55574
/*55532*/           OPC_EmitMergeInputChains1_0,
/*55533*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55536*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55539*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55542*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55545*/           OPC_EmitInteger, MVT::i1, 0, 
/*55548*/           OPC_EmitInteger, MVT::i1, 0, 
/*55551*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55554*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55557*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 470:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55574*/         0, // EndSwitchType
/*55575*/       /*Scope*/ 27|128,1/*155*/, /*->55732*/
/*55577*/         OPC_CheckChild2Type, MVT::v16f32,
/*55579*/         OPC_RecordChild3, // #2 = $rsrc
/*55580*/         OPC_CheckChild3Type, MVT::v8i32,
/*55582*/         OPC_RecordChild4, // #3 = $sampler
/*55583*/         OPC_RecordChild5, // #4 = $dmask
/*55584*/         OPC_RecordChild6, // #5 = $unorm
/*55585*/         OPC_RecordChild7, // #6 = $glc
/*55586*/         OPC_MoveChild, 8,
/*55588*/         OPC_RecordNode, // #7 = $slc
/*55589*/         OPC_MoveParent,
/*55590*/         OPC_MoveChild, 9,
/*55592*/         OPC_RecordNode, // #8 = $lwe
/*55593*/         OPC_MoveParent,
/*55594*/         OPC_MoveChild, 10,
/*55596*/         OPC_RecordNode, // #9 = $da
/*55597*/         OPC_MoveParent,
/*55598*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55643
/*55601*/           OPC_EmitMergeInputChains1_0,
/*55602*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55605*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55608*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55611*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55614*/           OPC_EmitInteger, MVT::i1, 0, 
/*55617*/           OPC_EmitInteger, MVT::i1, 0, 
/*55620*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55623*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55626*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 470:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55643*/         /*SwitchType*/ 42, MVT::v2f32,// ->55687
/*55645*/           OPC_EmitMergeInputChains1_0,
/*55646*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55649*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55652*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55655*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55658*/           OPC_EmitInteger, MVT::i1, 0, 
/*55661*/           OPC_EmitInteger, MVT::i1, 0, 
/*55664*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55667*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55670*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 470:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55687*/         /*SwitchType*/ 42, MVT::v4f32,// ->55731
/*55689*/           OPC_EmitMergeInputChains1_0,
/*55690*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55693*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55696*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55699*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55702*/           OPC_EmitInteger, MVT::i1, 0, 
/*55705*/           OPC_EmitInteger, MVT::i1, 0, 
/*55708*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55711*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55714*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 470:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55731*/         0, // EndSwitchType
/*55732*/       0, /*End of Scope*/
/*55733*/     /*Scope*/ 23|128,6/*791*/, /*->56526*/
/*55735*/       OPC_CheckChild1Integer, 90|128,3/*474*/, 
/*55738*/       OPC_RecordChild2, // #1 = $addr
/*55739*/       OPC_Scope, 27|128,1/*155*/, /*->55897*/ // 5 children in Scope
/*55742*/         OPC_CheckChild2Type, MVT::f32,
/*55744*/         OPC_RecordChild3, // #2 = $rsrc
/*55745*/         OPC_CheckChild3Type, MVT::v8i32,
/*55747*/         OPC_RecordChild4, // #3 = $sampler
/*55748*/         OPC_RecordChild5, // #4 = $dmask
/*55749*/         OPC_RecordChild6, // #5 = $unorm
/*55750*/         OPC_RecordChild7, // #6 = $glc
/*55751*/         OPC_MoveChild, 8,
/*55753*/         OPC_RecordNode, // #7 = $slc
/*55754*/         OPC_MoveParent,
/*55755*/         OPC_MoveChild, 9,
/*55757*/         OPC_RecordNode, // #8 = $lwe
/*55758*/         OPC_MoveParent,
/*55759*/         OPC_MoveChild, 10,
/*55761*/         OPC_RecordNode, // #9 = $da
/*55762*/         OPC_MoveParent,
/*55763*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55808
/*55766*/           OPC_EmitMergeInputChains1_0,
/*55767*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55770*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55773*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55776*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55779*/           OPC_EmitInteger, MVT::i1, 0, 
/*55782*/           OPC_EmitInteger, MVT::i1, 0, 
/*55785*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55788*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55791*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 474:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55808*/         /*SwitchType*/ 42, MVT::v2f32,// ->55852
/*55810*/           OPC_EmitMergeInputChains1_0,
/*55811*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55814*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55817*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55820*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55823*/           OPC_EmitInteger, MVT::i1, 0, 
/*55826*/           OPC_EmitInteger, MVT::i1, 0, 
/*55829*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55832*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55835*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 474:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55852*/         /*SwitchType*/ 42, MVT::v4f32,// ->55896
/*55854*/           OPC_EmitMergeInputChains1_0,
/*55855*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55858*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55861*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55864*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55867*/           OPC_EmitInteger, MVT::i1, 0, 
/*55870*/           OPC_EmitInteger, MVT::i1, 0, 
/*55873*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55876*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55879*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 474:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55896*/         0, // EndSwitchType
/*55897*/       /*Scope*/ 27|128,1/*155*/, /*->56054*/
/*55899*/         OPC_CheckChild2Type, MVT::v2f32,
/*55901*/         OPC_RecordChild3, // #2 = $rsrc
/*55902*/         OPC_CheckChild3Type, MVT::v8i32,
/*55904*/         OPC_RecordChild4, // #3 = $sampler
/*55905*/         OPC_RecordChild5, // #4 = $dmask
/*55906*/         OPC_RecordChild6, // #5 = $unorm
/*55907*/         OPC_RecordChild7, // #6 = $glc
/*55908*/         OPC_MoveChild, 8,
/*55910*/         OPC_RecordNode, // #7 = $slc
/*55911*/         OPC_MoveParent,
/*55912*/         OPC_MoveChild, 9,
/*55914*/         OPC_RecordNode, // #8 = $lwe
/*55915*/         OPC_MoveParent,
/*55916*/         OPC_MoveChild, 10,
/*55918*/         OPC_RecordNode, // #9 = $da
/*55919*/         OPC_MoveParent,
/*55920*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55965
/*55923*/           OPC_EmitMergeInputChains1_0,
/*55924*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55927*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55930*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55933*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55936*/           OPC_EmitInteger, MVT::i1, 0, 
/*55939*/           OPC_EmitInteger, MVT::i1, 0, 
/*55942*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55945*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55948*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 474:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55965*/         /*SwitchType*/ 42, MVT::v2f32,// ->56009
/*55967*/           OPC_EmitMergeInputChains1_0,
/*55968*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55971*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55974*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55977*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55980*/           OPC_EmitInteger, MVT::i1, 0, 
/*55983*/           OPC_EmitInteger, MVT::i1, 0, 
/*55986*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55989*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55992*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 474:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56009*/         /*SwitchType*/ 42, MVT::v4f32,// ->56053
/*56011*/           OPC_EmitMergeInputChains1_0,
/*56012*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56015*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56018*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56021*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56024*/           OPC_EmitInteger, MVT::i1, 0, 
/*56027*/           OPC_EmitInteger, MVT::i1, 0, 
/*56030*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56033*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56036*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 474:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56053*/         0, // EndSwitchType
/*56054*/       /*Scope*/ 27|128,1/*155*/, /*->56211*/
/*56056*/         OPC_CheckChild2Type, MVT::v4f32,
/*56058*/         OPC_RecordChild3, // #2 = $rsrc
/*56059*/         OPC_CheckChild3Type, MVT::v8i32,
/*56061*/         OPC_RecordChild4, // #3 = $sampler
/*56062*/         OPC_RecordChild5, // #4 = $dmask
/*56063*/         OPC_RecordChild6, // #5 = $unorm
/*56064*/         OPC_RecordChild7, // #6 = $glc
/*56065*/         OPC_MoveChild, 8,
/*56067*/         OPC_RecordNode, // #7 = $slc
/*56068*/         OPC_MoveParent,
/*56069*/         OPC_MoveChild, 9,
/*56071*/         OPC_RecordNode, // #8 = $lwe
/*56072*/         OPC_MoveParent,
/*56073*/         OPC_MoveChild, 10,
/*56075*/         OPC_RecordNode, // #9 = $da
/*56076*/         OPC_MoveParent,
/*56077*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56122
/*56080*/           OPC_EmitMergeInputChains1_0,
/*56081*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56084*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56087*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56090*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56093*/           OPC_EmitInteger, MVT::i1, 0, 
/*56096*/           OPC_EmitInteger, MVT::i1, 0, 
/*56099*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56102*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56105*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 474:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56122*/         /*SwitchType*/ 42, MVT::v2f32,// ->56166
/*56124*/           OPC_EmitMergeInputChains1_0,
/*56125*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56128*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56131*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56134*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56137*/           OPC_EmitInteger, MVT::i1, 0, 
/*56140*/           OPC_EmitInteger, MVT::i1, 0, 
/*56143*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56146*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56149*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 474:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56166*/         /*SwitchType*/ 42, MVT::v4f32,// ->56210
/*56168*/           OPC_EmitMergeInputChains1_0,
/*56169*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56172*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56175*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56178*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56181*/           OPC_EmitInteger, MVT::i1, 0, 
/*56184*/           OPC_EmitInteger, MVT::i1, 0, 
/*56187*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56190*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56193*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 474:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56210*/         0, // EndSwitchType
/*56211*/       /*Scope*/ 27|128,1/*155*/, /*->56368*/
/*56213*/         OPC_CheckChild2Type, MVT::v8f32,
/*56215*/         OPC_RecordChild3, // #2 = $rsrc
/*56216*/         OPC_CheckChild3Type, MVT::v8i32,
/*56218*/         OPC_RecordChild4, // #3 = $sampler
/*56219*/         OPC_RecordChild5, // #4 = $dmask
/*56220*/         OPC_RecordChild6, // #5 = $unorm
/*56221*/         OPC_RecordChild7, // #6 = $glc
/*56222*/         OPC_MoveChild, 8,
/*56224*/         OPC_RecordNode, // #7 = $slc
/*56225*/         OPC_MoveParent,
/*56226*/         OPC_MoveChild, 9,
/*56228*/         OPC_RecordNode, // #8 = $lwe
/*56229*/         OPC_MoveParent,
/*56230*/         OPC_MoveChild, 10,
/*56232*/         OPC_RecordNode, // #9 = $da
/*56233*/         OPC_MoveParent,
/*56234*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56279
/*56237*/           OPC_EmitMergeInputChains1_0,
/*56238*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56241*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56244*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56247*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56250*/           OPC_EmitInteger, MVT::i1, 0, 
/*56253*/           OPC_EmitInteger, MVT::i1, 0, 
/*56256*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56259*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56262*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 474:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56279*/         /*SwitchType*/ 42, MVT::v2f32,// ->56323
/*56281*/           OPC_EmitMergeInputChains1_0,
/*56282*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56285*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56288*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56291*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56294*/           OPC_EmitInteger, MVT::i1, 0, 
/*56297*/           OPC_EmitInteger, MVT::i1, 0, 
/*56300*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56303*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56306*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 474:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56323*/         /*SwitchType*/ 42, MVT::v4f32,// ->56367
/*56325*/           OPC_EmitMergeInputChains1_0,
/*56326*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56329*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56332*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56335*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56338*/           OPC_EmitInteger, MVT::i1, 0, 
/*56341*/           OPC_EmitInteger, MVT::i1, 0, 
/*56344*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56347*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56350*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 474:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56367*/         0, // EndSwitchType
/*56368*/       /*Scope*/ 27|128,1/*155*/, /*->56525*/
/*56370*/         OPC_CheckChild2Type, MVT::v16f32,
/*56372*/         OPC_RecordChild3, // #2 = $rsrc
/*56373*/         OPC_CheckChild3Type, MVT::v8i32,
/*56375*/         OPC_RecordChild4, // #3 = $sampler
/*56376*/         OPC_RecordChild5, // #4 = $dmask
/*56377*/         OPC_RecordChild6, // #5 = $unorm
/*56378*/         OPC_RecordChild7, // #6 = $glc
/*56379*/         OPC_MoveChild, 8,
/*56381*/         OPC_RecordNode, // #7 = $slc
/*56382*/         OPC_MoveParent,
/*56383*/         OPC_MoveChild, 9,
/*56385*/         OPC_RecordNode, // #8 = $lwe
/*56386*/         OPC_MoveParent,
/*56387*/         OPC_MoveChild, 10,
/*56389*/         OPC_RecordNode, // #9 = $da
/*56390*/         OPC_MoveParent,
/*56391*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56436
/*56394*/           OPC_EmitMergeInputChains1_0,
/*56395*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56398*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56401*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56404*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56407*/           OPC_EmitInteger, MVT::i1, 0, 
/*56410*/           OPC_EmitInteger, MVT::i1, 0, 
/*56413*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56416*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56419*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 474:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56436*/         /*SwitchType*/ 42, MVT::v2f32,// ->56480
/*56438*/           OPC_EmitMergeInputChains1_0,
/*56439*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56442*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56445*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56448*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56451*/           OPC_EmitInteger, MVT::i1, 0, 
/*56454*/           OPC_EmitInteger, MVT::i1, 0, 
/*56457*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56460*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56463*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 474:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56480*/         /*SwitchType*/ 42, MVT::v4f32,// ->56524
/*56482*/           OPC_EmitMergeInputChains1_0,
/*56483*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56486*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56489*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56492*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56495*/           OPC_EmitInteger, MVT::i1, 0, 
/*56498*/           OPC_EmitInteger, MVT::i1, 0, 
/*56501*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56504*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56507*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 474:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56524*/         0, // EndSwitchType
/*56525*/       0, /*End of Scope*/
/*56526*/     /*Scope*/ 23|128,6/*791*/, /*->57319*/
/*56528*/       OPC_CheckChild1Integer, 89|128,3/*473*/, 
/*56531*/       OPC_RecordChild2, // #1 = $addr
/*56532*/       OPC_Scope, 27|128,1/*155*/, /*->56690*/ // 5 children in Scope
/*56535*/         OPC_CheckChild2Type, MVT::f32,
/*56537*/         OPC_RecordChild3, // #2 = $rsrc
/*56538*/         OPC_CheckChild3Type, MVT::v8i32,
/*56540*/         OPC_RecordChild4, // #3 = $sampler
/*56541*/         OPC_RecordChild5, // #4 = $dmask
/*56542*/         OPC_RecordChild6, // #5 = $unorm
/*56543*/         OPC_RecordChild7, // #6 = $glc
/*56544*/         OPC_MoveChild, 8,
/*56546*/         OPC_RecordNode, // #7 = $slc
/*56547*/         OPC_MoveParent,
/*56548*/         OPC_MoveChild, 9,
/*56550*/         OPC_RecordNode, // #8 = $lwe
/*56551*/         OPC_MoveParent,
/*56552*/         OPC_MoveChild, 10,
/*56554*/         OPC_RecordNode, // #9 = $da
/*56555*/         OPC_MoveParent,
/*56556*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56601
/*56559*/           OPC_EmitMergeInputChains1_0,
/*56560*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56563*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56566*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56569*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56572*/           OPC_EmitInteger, MVT::i1, 0, 
/*56575*/           OPC_EmitInteger, MVT::i1, 0, 
/*56578*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56581*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56584*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 473:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56601*/         /*SwitchType*/ 42, MVT::v2f32,// ->56645
/*56603*/           OPC_EmitMergeInputChains1_0,
/*56604*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56607*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56610*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56613*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56616*/           OPC_EmitInteger, MVT::i1, 0, 
/*56619*/           OPC_EmitInteger, MVT::i1, 0, 
/*56622*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56625*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56628*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 473:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56645*/         /*SwitchType*/ 42, MVT::v4f32,// ->56689
/*56647*/           OPC_EmitMergeInputChains1_0,
/*56648*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56651*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56654*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56657*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56660*/           OPC_EmitInteger, MVT::i1, 0, 
/*56663*/           OPC_EmitInteger, MVT::i1, 0, 
/*56666*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56669*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56672*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 473:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56689*/         0, // EndSwitchType
/*56690*/       /*Scope*/ 27|128,1/*155*/, /*->56847*/
/*56692*/         OPC_CheckChild2Type, MVT::v2f32,
/*56694*/         OPC_RecordChild3, // #2 = $rsrc
/*56695*/         OPC_CheckChild3Type, MVT::v8i32,
/*56697*/         OPC_RecordChild4, // #3 = $sampler
/*56698*/         OPC_RecordChild5, // #4 = $dmask
/*56699*/         OPC_RecordChild6, // #5 = $unorm
/*56700*/         OPC_RecordChild7, // #6 = $glc
/*56701*/         OPC_MoveChild, 8,
/*56703*/         OPC_RecordNode, // #7 = $slc
/*56704*/         OPC_MoveParent,
/*56705*/         OPC_MoveChild, 9,
/*56707*/         OPC_RecordNode, // #8 = $lwe
/*56708*/         OPC_MoveParent,
/*56709*/         OPC_MoveChild, 10,
/*56711*/         OPC_RecordNode, // #9 = $da
/*56712*/         OPC_MoveParent,
/*56713*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56758
/*56716*/           OPC_EmitMergeInputChains1_0,
/*56717*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56720*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56723*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56726*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56729*/           OPC_EmitInteger, MVT::i1, 0, 
/*56732*/           OPC_EmitInteger, MVT::i1, 0, 
/*56735*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56738*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56741*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 473:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56758*/         /*SwitchType*/ 42, MVT::v2f32,// ->56802
/*56760*/           OPC_EmitMergeInputChains1_0,
/*56761*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56764*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56767*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56770*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56773*/           OPC_EmitInteger, MVT::i1, 0, 
/*56776*/           OPC_EmitInteger, MVT::i1, 0, 
/*56779*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56782*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56785*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 473:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56802*/         /*SwitchType*/ 42, MVT::v4f32,// ->56846
/*56804*/           OPC_EmitMergeInputChains1_0,
/*56805*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56808*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56811*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56814*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56817*/           OPC_EmitInteger, MVT::i1, 0, 
/*56820*/           OPC_EmitInteger, MVT::i1, 0, 
/*56823*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56826*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56829*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 473:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56846*/         0, // EndSwitchType
/*56847*/       /*Scope*/ 27|128,1/*155*/, /*->57004*/
/*56849*/         OPC_CheckChild2Type, MVT::v4f32,
/*56851*/         OPC_RecordChild3, // #2 = $rsrc
/*56852*/         OPC_CheckChild3Type, MVT::v8i32,
/*56854*/         OPC_RecordChild4, // #3 = $sampler
/*56855*/         OPC_RecordChild5, // #4 = $dmask
/*56856*/         OPC_RecordChild6, // #5 = $unorm
/*56857*/         OPC_RecordChild7, // #6 = $glc
/*56858*/         OPC_MoveChild, 8,
/*56860*/         OPC_RecordNode, // #7 = $slc
/*56861*/         OPC_MoveParent,
/*56862*/         OPC_MoveChild, 9,
/*56864*/         OPC_RecordNode, // #8 = $lwe
/*56865*/         OPC_MoveParent,
/*56866*/         OPC_MoveChild, 10,
/*56868*/         OPC_RecordNode, // #9 = $da
/*56869*/         OPC_MoveParent,
/*56870*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56915
/*56873*/           OPC_EmitMergeInputChains1_0,
/*56874*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56877*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56880*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56883*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56886*/           OPC_EmitInteger, MVT::i1, 0, 
/*56889*/           OPC_EmitInteger, MVT::i1, 0, 
/*56892*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56895*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56898*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 473:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56915*/         /*SwitchType*/ 42, MVT::v2f32,// ->56959
/*56917*/           OPC_EmitMergeInputChains1_0,
/*56918*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56921*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56924*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56927*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56930*/           OPC_EmitInteger, MVT::i1, 0, 
/*56933*/           OPC_EmitInteger, MVT::i1, 0, 
/*56936*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56939*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56942*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 473:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56959*/         /*SwitchType*/ 42, MVT::v4f32,// ->57003
/*56961*/           OPC_EmitMergeInputChains1_0,
/*56962*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56965*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56968*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56971*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56974*/           OPC_EmitInteger, MVT::i1, 0, 
/*56977*/           OPC_EmitInteger, MVT::i1, 0, 
/*56980*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56983*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56986*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 473:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57003*/         0, // EndSwitchType
/*57004*/       /*Scope*/ 27|128,1/*155*/, /*->57161*/
/*57006*/         OPC_CheckChild2Type, MVT::v8f32,
/*57008*/         OPC_RecordChild3, // #2 = $rsrc
/*57009*/         OPC_CheckChild3Type, MVT::v8i32,
/*57011*/         OPC_RecordChild4, // #3 = $sampler
/*57012*/         OPC_RecordChild5, // #4 = $dmask
/*57013*/         OPC_RecordChild6, // #5 = $unorm
/*57014*/         OPC_RecordChild7, // #6 = $glc
/*57015*/         OPC_MoveChild, 8,
/*57017*/         OPC_RecordNode, // #7 = $slc
/*57018*/         OPC_MoveParent,
/*57019*/         OPC_MoveChild, 9,
/*57021*/         OPC_RecordNode, // #8 = $lwe
/*57022*/         OPC_MoveParent,
/*57023*/         OPC_MoveChild, 10,
/*57025*/         OPC_RecordNode, // #9 = $da
/*57026*/         OPC_MoveParent,
/*57027*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57072
/*57030*/           OPC_EmitMergeInputChains1_0,
/*57031*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57034*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57037*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57040*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57043*/           OPC_EmitInteger, MVT::i1, 0, 
/*57046*/           OPC_EmitInteger, MVT::i1, 0, 
/*57049*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57052*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57055*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 473:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57072*/         /*SwitchType*/ 42, MVT::v2f32,// ->57116
/*57074*/           OPC_EmitMergeInputChains1_0,
/*57075*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57078*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57081*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57084*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57087*/           OPC_EmitInteger, MVT::i1, 0, 
/*57090*/           OPC_EmitInteger, MVT::i1, 0, 
/*57093*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57096*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57099*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 473:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57116*/         /*SwitchType*/ 42, MVT::v4f32,// ->57160
/*57118*/           OPC_EmitMergeInputChains1_0,
/*57119*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57122*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57125*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57128*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57131*/           OPC_EmitInteger, MVT::i1, 0, 
/*57134*/           OPC_EmitInteger, MVT::i1, 0, 
/*57137*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57140*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57143*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 473:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57160*/         0, // EndSwitchType
/*57161*/       /*Scope*/ 27|128,1/*155*/, /*->57318*/
/*57163*/         OPC_CheckChild2Type, MVT::v16f32,
/*57165*/         OPC_RecordChild3, // #2 = $rsrc
/*57166*/         OPC_CheckChild3Type, MVT::v8i32,
/*57168*/         OPC_RecordChild4, // #3 = $sampler
/*57169*/         OPC_RecordChild5, // #4 = $dmask
/*57170*/         OPC_RecordChild6, // #5 = $unorm
/*57171*/         OPC_RecordChild7, // #6 = $glc
/*57172*/         OPC_MoveChild, 8,
/*57174*/         OPC_RecordNode, // #7 = $slc
/*57175*/         OPC_MoveParent,
/*57176*/         OPC_MoveChild, 9,
/*57178*/         OPC_RecordNode, // #8 = $lwe
/*57179*/         OPC_MoveParent,
/*57180*/         OPC_MoveChild, 10,
/*57182*/         OPC_RecordNode, // #9 = $da
/*57183*/         OPC_MoveParent,
/*57184*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57229
/*57187*/           OPC_EmitMergeInputChains1_0,
/*57188*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57191*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57194*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57197*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57200*/           OPC_EmitInteger, MVT::i1, 0, 
/*57203*/           OPC_EmitInteger, MVT::i1, 0, 
/*57206*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57209*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57212*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 473:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57229*/         /*SwitchType*/ 42, MVT::v2f32,// ->57273
/*57231*/           OPC_EmitMergeInputChains1_0,
/*57232*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57235*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57238*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57241*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57244*/           OPC_EmitInteger, MVT::i1, 0, 
/*57247*/           OPC_EmitInteger, MVT::i1, 0, 
/*57250*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57253*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57256*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 473:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57273*/         /*SwitchType*/ 42, MVT::v4f32,// ->57317
/*57275*/           OPC_EmitMergeInputChains1_0,
/*57276*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57279*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57282*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57285*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57288*/           OPC_EmitInteger, MVT::i1, 0, 
/*57291*/           OPC_EmitInteger, MVT::i1, 0, 
/*57294*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57297*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57300*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 473:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57317*/         0, // EndSwitchType
/*57318*/       0, /*End of Scope*/
/*57319*/     /*Scope*/ 23|128,6/*791*/, /*->58112*/
/*57321*/       OPC_CheckChild1Integer, 92|128,3/*476*/, 
/*57324*/       OPC_RecordChild2, // #1 = $addr
/*57325*/       OPC_Scope, 27|128,1/*155*/, /*->57483*/ // 5 children in Scope
/*57328*/         OPC_CheckChild2Type, MVT::f32,
/*57330*/         OPC_RecordChild3, // #2 = $rsrc
/*57331*/         OPC_CheckChild3Type, MVT::v8i32,
/*57333*/         OPC_RecordChild4, // #3 = $sampler
/*57334*/         OPC_RecordChild5, // #4 = $dmask
/*57335*/         OPC_RecordChild6, // #5 = $unorm
/*57336*/         OPC_RecordChild7, // #6 = $glc
/*57337*/         OPC_MoveChild, 8,
/*57339*/         OPC_RecordNode, // #7 = $slc
/*57340*/         OPC_MoveParent,
/*57341*/         OPC_MoveChild, 9,
/*57343*/         OPC_RecordNode, // #8 = $lwe
/*57344*/         OPC_MoveParent,
/*57345*/         OPC_MoveChild, 10,
/*57347*/         OPC_RecordNode, // #9 = $da
/*57348*/         OPC_MoveParent,
/*57349*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57394
/*57352*/           OPC_EmitMergeInputChains1_0,
/*57353*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57356*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57359*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57362*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57365*/           OPC_EmitInteger, MVT::i1, 0, 
/*57368*/           OPC_EmitInteger, MVT::i1, 0, 
/*57371*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57374*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57377*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 476:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57394*/         /*SwitchType*/ 42, MVT::v2f32,// ->57438
/*57396*/           OPC_EmitMergeInputChains1_0,
/*57397*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57400*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57403*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57406*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57409*/           OPC_EmitInteger, MVT::i1, 0, 
/*57412*/           OPC_EmitInteger, MVT::i1, 0, 
/*57415*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57418*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57421*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 476:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57438*/         /*SwitchType*/ 42, MVT::v4f32,// ->57482
/*57440*/           OPC_EmitMergeInputChains1_0,
/*57441*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57444*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57447*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57450*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57453*/           OPC_EmitInteger, MVT::i1, 0, 
/*57456*/           OPC_EmitInteger, MVT::i1, 0, 
/*57459*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57462*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57465*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 476:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57482*/         0, // EndSwitchType
/*57483*/       /*Scope*/ 27|128,1/*155*/, /*->57640*/
/*57485*/         OPC_CheckChild2Type, MVT::v2f32,
/*57487*/         OPC_RecordChild3, // #2 = $rsrc
/*57488*/         OPC_CheckChild3Type, MVT::v8i32,
/*57490*/         OPC_RecordChild4, // #3 = $sampler
/*57491*/         OPC_RecordChild5, // #4 = $dmask
/*57492*/         OPC_RecordChild6, // #5 = $unorm
/*57493*/         OPC_RecordChild7, // #6 = $glc
/*57494*/         OPC_MoveChild, 8,
/*57496*/         OPC_RecordNode, // #7 = $slc
/*57497*/         OPC_MoveParent,
/*57498*/         OPC_MoveChild, 9,
/*57500*/         OPC_RecordNode, // #8 = $lwe
/*57501*/         OPC_MoveParent,
/*57502*/         OPC_MoveChild, 10,
/*57504*/         OPC_RecordNode, // #9 = $da
/*57505*/         OPC_MoveParent,
/*57506*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57551
/*57509*/           OPC_EmitMergeInputChains1_0,
/*57510*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57513*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57516*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57519*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57522*/           OPC_EmitInteger, MVT::i1, 0, 
/*57525*/           OPC_EmitInteger, MVT::i1, 0, 
/*57528*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57531*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57534*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 476:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57551*/         /*SwitchType*/ 42, MVT::v2f32,// ->57595
/*57553*/           OPC_EmitMergeInputChains1_0,
/*57554*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57557*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57560*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57563*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57566*/           OPC_EmitInteger, MVT::i1, 0, 
/*57569*/           OPC_EmitInteger, MVT::i1, 0, 
/*57572*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57575*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57578*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 476:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57595*/         /*SwitchType*/ 42, MVT::v4f32,// ->57639
/*57597*/           OPC_EmitMergeInputChains1_0,
/*57598*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57601*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57604*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57607*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57610*/           OPC_EmitInteger, MVT::i1, 0, 
/*57613*/           OPC_EmitInteger, MVT::i1, 0, 
/*57616*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57619*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57622*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 476:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57639*/         0, // EndSwitchType
/*57640*/       /*Scope*/ 27|128,1/*155*/, /*->57797*/
/*57642*/         OPC_CheckChild2Type, MVT::v4f32,
/*57644*/         OPC_RecordChild3, // #2 = $rsrc
/*57645*/         OPC_CheckChild3Type, MVT::v8i32,
/*57647*/         OPC_RecordChild4, // #3 = $sampler
/*57648*/         OPC_RecordChild5, // #4 = $dmask
/*57649*/         OPC_RecordChild6, // #5 = $unorm
/*57650*/         OPC_RecordChild7, // #6 = $glc
/*57651*/         OPC_MoveChild, 8,
/*57653*/         OPC_RecordNode, // #7 = $slc
/*57654*/         OPC_MoveParent,
/*57655*/         OPC_MoveChild, 9,
/*57657*/         OPC_RecordNode, // #8 = $lwe
/*57658*/         OPC_MoveParent,
/*57659*/         OPC_MoveChild, 10,
/*57661*/         OPC_RecordNode, // #9 = $da
/*57662*/         OPC_MoveParent,
/*57663*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57708
/*57666*/           OPC_EmitMergeInputChains1_0,
/*57667*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57670*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57673*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57676*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57679*/           OPC_EmitInteger, MVT::i1, 0, 
/*57682*/           OPC_EmitInteger, MVT::i1, 0, 
/*57685*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57688*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57691*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 476:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57708*/         /*SwitchType*/ 42, MVT::v2f32,// ->57752
/*57710*/           OPC_EmitMergeInputChains1_0,
/*57711*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57714*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57717*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57720*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57723*/           OPC_EmitInteger, MVT::i1, 0, 
/*57726*/           OPC_EmitInteger, MVT::i1, 0, 
/*57729*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57732*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57735*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 476:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57752*/         /*SwitchType*/ 42, MVT::v4f32,// ->57796
/*57754*/           OPC_EmitMergeInputChains1_0,
/*57755*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57758*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57761*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57764*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57767*/           OPC_EmitInteger, MVT::i1, 0, 
/*57770*/           OPC_EmitInteger, MVT::i1, 0, 
/*57773*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57776*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57779*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 476:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57796*/         0, // EndSwitchType
/*57797*/       /*Scope*/ 27|128,1/*155*/, /*->57954*/
/*57799*/         OPC_CheckChild2Type, MVT::v8f32,
/*57801*/         OPC_RecordChild3, // #2 = $rsrc
/*57802*/         OPC_CheckChild3Type, MVT::v8i32,
/*57804*/         OPC_RecordChild4, // #3 = $sampler
/*57805*/         OPC_RecordChild5, // #4 = $dmask
/*57806*/         OPC_RecordChild6, // #5 = $unorm
/*57807*/         OPC_RecordChild7, // #6 = $glc
/*57808*/         OPC_MoveChild, 8,
/*57810*/         OPC_RecordNode, // #7 = $slc
/*57811*/         OPC_MoveParent,
/*57812*/         OPC_MoveChild, 9,
/*57814*/         OPC_RecordNode, // #8 = $lwe
/*57815*/         OPC_MoveParent,
/*57816*/         OPC_MoveChild, 10,
/*57818*/         OPC_RecordNode, // #9 = $da
/*57819*/         OPC_MoveParent,
/*57820*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57865
/*57823*/           OPC_EmitMergeInputChains1_0,
/*57824*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57827*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57830*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57833*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57836*/           OPC_EmitInteger, MVT::i1, 0, 
/*57839*/           OPC_EmitInteger, MVT::i1, 0, 
/*57842*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57845*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57848*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 476:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57865*/         /*SwitchType*/ 42, MVT::v2f32,// ->57909
/*57867*/           OPC_EmitMergeInputChains1_0,
/*57868*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57871*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57874*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57877*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57880*/           OPC_EmitInteger, MVT::i1, 0, 
/*57883*/           OPC_EmitInteger, MVT::i1, 0, 
/*57886*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57889*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57892*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 476:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57909*/         /*SwitchType*/ 42, MVT::v4f32,// ->57953
/*57911*/           OPC_EmitMergeInputChains1_0,
/*57912*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57915*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57918*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57921*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57924*/           OPC_EmitInteger, MVT::i1, 0, 
/*57927*/           OPC_EmitInteger, MVT::i1, 0, 
/*57930*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57933*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57936*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 476:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57953*/         0, // EndSwitchType
/*57954*/       /*Scope*/ 27|128,1/*155*/, /*->58111*/
/*57956*/         OPC_CheckChild2Type, MVT::v16f32,
/*57958*/         OPC_RecordChild3, // #2 = $rsrc
/*57959*/         OPC_CheckChild3Type, MVT::v8i32,
/*57961*/         OPC_RecordChild4, // #3 = $sampler
/*57962*/         OPC_RecordChild5, // #4 = $dmask
/*57963*/         OPC_RecordChild6, // #5 = $unorm
/*57964*/         OPC_RecordChild7, // #6 = $glc
/*57965*/         OPC_MoveChild, 8,
/*57967*/         OPC_RecordNode, // #7 = $slc
/*57968*/         OPC_MoveParent,
/*57969*/         OPC_MoveChild, 9,
/*57971*/         OPC_RecordNode, // #8 = $lwe
/*57972*/         OPC_MoveParent,
/*57973*/         OPC_MoveChild, 10,
/*57975*/         OPC_RecordNode, // #9 = $da
/*57976*/         OPC_MoveParent,
/*57977*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58022
/*57980*/           OPC_EmitMergeInputChains1_0,
/*57981*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57984*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57987*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57990*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57993*/           OPC_EmitInteger, MVT::i1, 0, 
/*57996*/           OPC_EmitInteger, MVT::i1, 0, 
/*57999*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58002*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58005*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 476:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58022*/         /*SwitchType*/ 42, MVT::v2f32,// ->58066
/*58024*/           OPC_EmitMergeInputChains1_0,
/*58025*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58028*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58031*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58034*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58037*/           OPC_EmitInteger, MVT::i1, 0, 
/*58040*/           OPC_EmitInteger, MVT::i1, 0, 
/*58043*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58046*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58049*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 476:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58066*/         /*SwitchType*/ 42, MVT::v4f32,// ->58110
/*58068*/           OPC_EmitMergeInputChains1_0,
/*58069*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58072*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58075*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58078*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58081*/           OPC_EmitInteger, MVT::i1, 0, 
/*58084*/           OPC_EmitInteger, MVT::i1, 0, 
/*58087*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58090*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58093*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 476:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58110*/         0, // EndSwitchType
/*58111*/       0, /*End of Scope*/
/*58112*/     /*Scope*/ 23|128,6/*791*/, /*->58905*/
/*58114*/       OPC_CheckChild1Integer, 80|128,3/*464*/, 
/*58117*/       OPC_RecordChild2, // #1 = $addr
/*58118*/       OPC_Scope, 27|128,1/*155*/, /*->58276*/ // 5 children in Scope
/*58121*/         OPC_CheckChild2Type, MVT::f32,
/*58123*/         OPC_RecordChild3, // #2 = $rsrc
/*58124*/         OPC_CheckChild3Type, MVT::v8i32,
/*58126*/         OPC_RecordChild4, // #3 = $sampler
/*58127*/         OPC_RecordChild5, // #4 = $dmask
/*58128*/         OPC_RecordChild6, // #5 = $unorm
/*58129*/         OPC_RecordChild7, // #6 = $glc
/*58130*/         OPC_MoveChild, 8,
/*58132*/         OPC_RecordNode, // #7 = $slc
/*58133*/         OPC_MoveParent,
/*58134*/         OPC_MoveChild, 9,
/*58136*/         OPC_RecordNode, // #8 = $lwe
/*58137*/         OPC_MoveParent,
/*58138*/         OPC_MoveChild, 10,
/*58140*/         OPC_RecordNode, // #9 = $da
/*58141*/         OPC_MoveParent,
/*58142*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58187
/*58145*/           OPC_EmitMergeInputChains1_0,
/*58146*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58149*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58152*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58155*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58158*/           OPC_EmitInteger, MVT::i1, 0, 
/*58161*/           OPC_EmitInteger, MVT::i1, 0, 
/*58164*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58167*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58170*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58187*/         /*SwitchType*/ 42, MVT::v2f32,// ->58231
/*58189*/           OPC_EmitMergeInputChains1_0,
/*58190*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58193*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58196*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58199*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58202*/           OPC_EmitInteger, MVT::i1, 0, 
/*58205*/           OPC_EmitInteger, MVT::i1, 0, 
/*58208*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58211*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58214*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58231*/         /*SwitchType*/ 42, MVT::v4f32,// ->58275
/*58233*/           OPC_EmitMergeInputChains1_0,
/*58234*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58237*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58240*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58243*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58246*/           OPC_EmitInteger, MVT::i1, 0, 
/*58249*/           OPC_EmitInteger, MVT::i1, 0, 
/*58252*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58255*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58258*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58275*/         0, // EndSwitchType
/*58276*/       /*Scope*/ 27|128,1/*155*/, /*->58433*/
/*58278*/         OPC_CheckChild2Type, MVT::v2f32,
/*58280*/         OPC_RecordChild3, // #2 = $rsrc
/*58281*/         OPC_CheckChild3Type, MVT::v8i32,
/*58283*/         OPC_RecordChild4, // #3 = $sampler
/*58284*/         OPC_RecordChild5, // #4 = $dmask
/*58285*/         OPC_RecordChild6, // #5 = $unorm
/*58286*/         OPC_RecordChild7, // #6 = $glc
/*58287*/         OPC_MoveChild, 8,
/*58289*/         OPC_RecordNode, // #7 = $slc
/*58290*/         OPC_MoveParent,
/*58291*/         OPC_MoveChild, 9,
/*58293*/         OPC_RecordNode, // #8 = $lwe
/*58294*/         OPC_MoveParent,
/*58295*/         OPC_MoveChild, 10,
/*58297*/         OPC_RecordNode, // #9 = $da
/*58298*/         OPC_MoveParent,
/*58299*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58344
/*58302*/           OPC_EmitMergeInputChains1_0,
/*58303*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58306*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58309*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58312*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58315*/           OPC_EmitInteger, MVT::i1, 0, 
/*58318*/           OPC_EmitInteger, MVT::i1, 0, 
/*58321*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58324*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58327*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58344*/         /*SwitchType*/ 42, MVT::v2f32,// ->58388
/*58346*/           OPC_EmitMergeInputChains1_0,
/*58347*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58350*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58353*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58356*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58359*/           OPC_EmitInteger, MVT::i1, 0, 
/*58362*/           OPC_EmitInteger, MVT::i1, 0, 
/*58365*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58368*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58371*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58388*/         /*SwitchType*/ 42, MVT::v4f32,// ->58432
/*58390*/           OPC_EmitMergeInputChains1_0,
/*58391*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58394*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58397*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58400*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58403*/           OPC_EmitInteger, MVT::i1, 0, 
/*58406*/           OPC_EmitInteger, MVT::i1, 0, 
/*58409*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58412*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58415*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58432*/         0, // EndSwitchType
/*58433*/       /*Scope*/ 27|128,1/*155*/, /*->58590*/
/*58435*/         OPC_CheckChild2Type, MVT::v4f32,
/*58437*/         OPC_RecordChild3, // #2 = $rsrc
/*58438*/         OPC_CheckChild3Type, MVT::v8i32,
/*58440*/         OPC_RecordChild4, // #3 = $sampler
/*58441*/         OPC_RecordChild5, // #4 = $dmask
/*58442*/         OPC_RecordChild6, // #5 = $unorm
/*58443*/         OPC_RecordChild7, // #6 = $glc
/*58444*/         OPC_MoveChild, 8,
/*58446*/         OPC_RecordNode, // #7 = $slc
/*58447*/         OPC_MoveParent,
/*58448*/         OPC_MoveChild, 9,
/*58450*/         OPC_RecordNode, // #8 = $lwe
/*58451*/         OPC_MoveParent,
/*58452*/         OPC_MoveChild, 10,
/*58454*/         OPC_RecordNode, // #9 = $da
/*58455*/         OPC_MoveParent,
/*58456*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58501
/*58459*/           OPC_EmitMergeInputChains1_0,
/*58460*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58463*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58466*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58469*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58472*/           OPC_EmitInteger, MVT::i1, 0, 
/*58475*/           OPC_EmitInteger, MVT::i1, 0, 
/*58478*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58481*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58484*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58501*/         /*SwitchType*/ 42, MVT::v2f32,// ->58545
/*58503*/           OPC_EmitMergeInputChains1_0,
/*58504*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58507*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58510*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58513*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58516*/           OPC_EmitInteger, MVT::i1, 0, 
/*58519*/           OPC_EmitInteger, MVT::i1, 0, 
/*58522*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58525*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58528*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58545*/         /*SwitchType*/ 42, MVT::v4f32,// ->58589
/*58547*/           OPC_EmitMergeInputChains1_0,
/*58548*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58551*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58554*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58557*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58560*/           OPC_EmitInteger, MVT::i1, 0, 
/*58563*/           OPC_EmitInteger, MVT::i1, 0, 
/*58566*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58569*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58572*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58589*/         0, // EndSwitchType
/*58590*/       /*Scope*/ 27|128,1/*155*/, /*->58747*/
/*58592*/         OPC_CheckChild2Type, MVT::v8f32,
/*58594*/         OPC_RecordChild3, // #2 = $rsrc
/*58595*/         OPC_CheckChild3Type, MVT::v8i32,
/*58597*/         OPC_RecordChild4, // #3 = $sampler
/*58598*/         OPC_RecordChild5, // #4 = $dmask
/*58599*/         OPC_RecordChild6, // #5 = $unorm
/*58600*/         OPC_RecordChild7, // #6 = $glc
/*58601*/         OPC_MoveChild, 8,
/*58603*/         OPC_RecordNode, // #7 = $slc
/*58604*/         OPC_MoveParent,
/*58605*/         OPC_MoveChild, 9,
/*58607*/         OPC_RecordNode, // #8 = $lwe
/*58608*/         OPC_MoveParent,
/*58609*/         OPC_MoveChild, 10,
/*58611*/         OPC_RecordNode, // #9 = $da
/*58612*/         OPC_MoveParent,
/*58613*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58658
/*58616*/           OPC_EmitMergeInputChains1_0,
/*58617*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58620*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58623*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58626*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58629*/           OPC_EmitInteger, MVT::i1, 0, 
/*58632*/           OPC_EmitInteger, MVT::i1, 0, 
/*58635*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58638*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58641*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58658*/         /*SwitchType*/ 42, MVT::v2f32,// ->58702
/*58660*/           OPC_EmitMergeInputChains1_0,
/*58661*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58664*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58667*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58670*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58673*/           OPC_EmitInteger, MVT::i1, 0, 
/*58676*/           OPC_EmitInteger, MVT::i1, 0, 
/*58679*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58682*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58685*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58702*/         /*SwitchType*/ 42, MVT::v4f32,// ->58746
/*58704*/           OPC_EmitMergeInputChains1_0,
/*58705*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58708*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58711*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58714*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58717*/           OPC_EmitInteger, MVT::i1, 0, 
/*58720*/           OPC_EmitInteger, MVT::i1, 0, 
/*58723*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58726*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58729*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58746*/         0, // EndSwitchType
/*58747*/       /*Scope*/ 27|128,1/*155*/, /*->58904*/
/*58749*/         OPC_CheckChild2Type, MVT::v16f32,
/*58751*/         OPC_RecordChild3, // #2 = $rsrc
/*58752*/         OPC_CheckChild3Type, MVT::v8i32,
/*58754*/         OPC_RecordChild4, // #3 = $sampler
/*58755*/         OPC_RecordChild5, // #4 = $dmask
/*58756*/         OPC_RecordChild6, // #5 = $unorm
/*58757*/         OPC_RecordChild7, // #6 = $glc
/*58758*/         OPC_MoveChild, 8,
/*58760*/         OPC_RecordNode, // #7 = $slc
/*58761*/         OPC_MoveParent,
/*58762*/         OPC_MoveChild, 9,
/*58764*/         OPC_RecordNode, // #8 = $lwe
/*58765*/         OPC_MoveParent,
/*58766*/         OPC_MoveChild, 10,
/*58768*/         OPC_RecordNode, // #9 = $da
/*58769*/         OPC_MoveParent,
/*58770*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58815
/*58773*/           OPC_EmitMergeInputChains1_0,
/*58774*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58777*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58780*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58783*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58786*/           OPC_EmitInteger, MVT::i1, 0, 
/*58789*/           OPC_EmitInteger, MVT::i1, 0, 
/*58792*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58795*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58798*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58815*/         /*SwitchType*/ 42, MVT::v2f32,// ->58859
/*58817*/           OPC_EmitMergeInputChains1_0,
/*58818*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58821*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58824*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58827*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58830*/           OPC_EmitInteger, MVT::i1, 0, 
/*58833*/           OPC_EmitInteger, MVT::i1, 0, 
/*58836*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58839*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58842*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58859*/         /*SwitchType*/ 42, MVT::v4f32,// ->58903
/*58861*/           OPC_EmitMergeInputChains1_0,
/*58862*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58865*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58868*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58871*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58874*/           OPC_EmitInteger, MVT::i1, 0, 
/*58877*/           OPC_EmitInteger, MVT::i1, 0, 
/*58880*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58883*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58886*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58903*/         0, // EndSwitchType
/*58904*/       0, /*End of Scope*/
/*58905*/     /*Scope*/ 23|128,6/*791*/, /*->59698*/
/*58907*/       OPC_CheckChild1Integer, 79|128,3/*463*/, 
/*58910*/       OPC_RecordChild2, // #1 = $addr
/*58911*/       OPC_Scope, 27|128,1/*155*/, /*->59069*/ // 5 children in Scope
/*58914*/         OPC_CheckChild2Type, MVT::f32,
/*58916*/         OPC_RecordChild3, // #2 = $rsrc
/*58917*/         OPC_CheckChild3Type, MVT::v8i32,
/*58919*/         OPC_RecordChild4, // #3 = $sampler
/*58920*/         OPC_RecordChild5, // #4 = $dmask
/*58921*/         OPC_RecordChild6, // #5 = $unorm
/*58922*/         OPC_RecordChild7, // #6 = $glc
/*58923*/         OPC_MoveChild, 8,
/*58925*/         OPC_RecordNode, // #7 = $slc
/*58926*/         OPC_MoveParent,
/*58927*/         OPC_MoveChild, 9,
/*58929*/         OPC_RecordNode, // #8 = $lwe
/*58930*/         OPC_MoveParent,
/*58931*/         OPC_MoveChild, 10,
/*58933*/         OPC_RecordNode, // #9 = $da
/*58934*/         OPC_MoveParent,
/*58935*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58980
/*58938*/           OPC_EmitMergeInputChains1_0,
/*58939*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58942*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58945*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58948*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58951*/           OPC_EmitInteger, MVT::i1, 0, 
/*58954*/           OPC_EmitInteger, MVT::i1, 0, 
/*58957*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58960*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58963*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58980*/         /*SwitchType*/ 42, MVT::v2f32,// ->59024
/*58982*/           OPC_EmitMergeInputChains1_0,
/*58983*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58986*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58989*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58992*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58995*/           OPC_EmitInteger, MVT::i1, 0, 
/*58998*/           OPC_EmitInteger, MVT::i1, 0, 
/*59001*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59004*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59007*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59024*/         /*SwitchType*/ 42, MVT::v4f32,// ->59068
/*59026*/           OPC_EmitMergeInputChains1_0,
/*59027*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59030*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59033*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59036*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59039*/           OPC_EmitInteger, MVT::i1, 0, 
/*59042*/           OPC_EmitInteger, MVT::i1, 0, 
/*59045*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59048*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59051*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59068*/         0, // EndSwitchType
/*59069*/       /*Scope*/ 27|128,1/*155*/, /*->59226*/
/*59071*/         OPC_CheckChild2Type, MVT::v2f32,
/*59073*/         OPC_RecordChild3, // #2 = $rsrc
/*59074*/         OPC_CheckChild3Type, MVT::v8i32,
/*59076*/         OPC_RecordChild4, // #3 = $sampler
/*59077*/         OPC_RecordChild5, // #4 = $dmask
/*59078*/         OPC_RecordChild6, // #5 = $unorm
/*59079*/         OPC_RecordChild7, // #6 = $glc
/*59080*/         OPC_MoveChild, 8,
/*59082*/         OPC_RecordNode, // #7 = $slc
/*59083*/         OPC_MoveParent,
/*59084*/         OPC_MoveChild, 9,
/*59086*/         OPC_RecordNode, // #8 = $lwe
/*59087*/         OPC_MoveParent,
/*59088*/         OPC_MoveChild, 10,
/*59090*/         OPC_RecordNode, // #9 = $da
/*59091*/         OPC_MoveParent,
/*59092*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59137
/*59095*/           OPC_EmitMergeInputChains1_0,
/*59096*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59099*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59102*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59105*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59108*/           OPC_EmitInteger, MVT::i1, 0, 
/*59111*/           OPC_EmitInteger, MVT::i1, 0, 
/*59114*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59117*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59120*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59137*/         /*SwitchType*/ 42, MVT::v2f32,// ->59181
/*59139*/           OPC_EmitMergeInputChains1_0,
/*59140*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59143*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59146*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59149*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59152*/           OPC_EmitInteger, MVT::i1, 0, 
/*59155*/           OPC_EmitInteger, MVT::i1, 0, 
/*59158*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59161*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59164*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59181*/         /*SwitchType*/ 42, MVT::v4f32,// ->59225
/*59183*/           OPC_EmitMergeInputChains1_0,
/*59184*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59187*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59190*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59193*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59196*/           OPC_EmitInteger, MVT::i1, 0, 
/*59199*/           OPC_EmitInteger, MVT::i1, 0, 
/*59202*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59205*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59208*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59225*/         0, // EndSwitchType
/*59226*/       /*Scope*/ 27|128,1/*155*/, /*->59383*/
/*59228*/         OPC_CheckChild2Type, MVT::v4f32,
/*59230*/         OPC_RecordChild3, // #2 = $rsrc
/*59231*/         OPC_CheckChild3Type, MVT::v8i32,
/*59233*/         OPC_RecordChild4, // #3 = $sampler
/*59234*/         OPC_RecordChild5, // #4 = $dmask
/*59235*/         OPC_RecordChild6, // #5 = $unorm
/*59236*/         OPC_RecordChild7, // #6 = $glc
/*59237*/         OPC_MoveChild, 8,
/*59239*/         OPC_RecordNode, // #7 = $slc
/*59240*/         OPC_MoveParent,
/*59241*/         OPC_MoveChild, 9,
/*59243*/         OPC_RecordNode, // #8 = $lwe
/*59244*/         OPC_MoveParent,
/*59245*/         OPC_MoveChild, 10,
/*59247*/         OPC_RecordNode, // #9 = $da
/*59248*/         OPC_MoveParent,
/*59249*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59294
/*59252*/           OPC_EmitMergeInputChains1_0,
/*59253*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59256*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59259*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59262*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59265*/           OPC_EmitInteger, MVT::i1, 0, 
/*59268*/           OPC_EmitInteger, MVT::i1, 0, 
/*59271*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59274*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59277*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59294*/         /*SwitchType*/ 42, MVT::v2f32,// ->59338
/*59296*/           OPC_EmitMergeInputChains1_0,
/*59297*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59300*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59303*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59306*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59309*/           OPC_EmitInteger, MVT::i1, 0, 
/*59312*/           OPC_EmitInteger, MVT::i1, 0, 
/*59315*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59318*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59321*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59338*/         /*SwitchType*/ 42, MVT::v4f32,// ->59382
/*59340*/           OPC_EmitMergeInputChains1_0,
/*59341*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59344*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59347*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59350*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59353*/           OPC_EmitInteger, MVT::i1, 0, 
/*59356*/           OPC_EmitInteger, MVT::i1, 0, 
/*59359*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59362*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59365*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59382*/         0, // EndSwitchType
/*59383*/       /*Scope*/ 27|128,1/*155*/, /*->59540*/
/*59385*/         OPC_CheckChild2Type, MVT::v8f32,
/*59387*/         OPC_RecordChild3, // #2 = $rsrc
/*59388*/         OPC_CheckChild3Type, MVT::v8i32,
/*59390*/         OPC_RecordChild4, // #3 = $sampler
/*59391*/         OPC_RecordChild5, // #4 = $dmask
/*59392*/         OPC_RecordChild6, // #5 = $unorm
/*59393*/         OPC_RecordChild7, // #6 = $glc
/*59394*/         OPC_MoveChild, 8,
/*59396*/         OPC_RecordNode, // #7 = $slc
/*59397*/         OPC_MoveParent,
/*59398*/         OPC_MoveChild, 9,
/*59400*/         OPC_RecordNode, // #8 = $lwe
/*59401*/         OPC_MoveParent,
/*59402*/         OPC_MoveChild, 10,
/*59404*/         OPC_RecordNode, // #9 = $da
/*59405*/         OPC_MoveParent,
/*59406*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59451
/*59409*/           OPC_EmitMergeInputChains1_0,
/*59410*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59413*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59416*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59419*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59422*/           OPC_EmitInteger, MVT::i1, 0, 
/*59425*/           OPC_EmitInteger, MVT::i1, 0, 
/*59428*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59431*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59434*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59451*/         /*SwitchType*/ 42, MVT::v2f32,// ->59495
/*59453*/           OPC_EmitMergeInputChains1_0,
/*59454*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59457*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59460*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59463*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59466*/           OPC_EmitInteger, MVT::i1, 0, 
/*59469*/           OPC_EmitInteger, MVT::i1, 0, 
/*59472*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59475*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59478*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59495*/         /*SwitchType*/ 42, MVT::v4f32,// ->59539
/*59497*/           OPC_EmitMergeInputChains1_0,
/*59498*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59501*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59504*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59507*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59510*/           OPC_EmitInteger, MVT::i1, 0, 
/*59513*/           OPC_EmitInteger, MVT::i1, 0, 
/*59516*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59519*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59522*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59539*/         0, // EndSwitchType
/*59540*/       /*Scope*/ 27|128,1/*155*/, /*->59697*/
/*59542*/         OPC_CheckChild2Type, MVT::v16f32,
/*59544*/         OPC_RecordChild3, // #2 = $rsrc
/*59545*/         OPC_CheckChild3Type, MVT::v8i32,
/*59547*/         OPC_RecordChild4, // #3 = $sampler
/*59548*/         OPC_RecordChild5, // #4 = $dmask
/*59549*/         OPC_RecordChild6, // #5 = $unorm
/*59550*/         OPC_RecordChild7, // #6 = $glc
/*59551*/         OPC_MoveChild, 8,
/*59553*/         OPC_RecordNode, // #7 = $slc
/*59554*/         OPC_MoveParent,
/*59555*/         OPC_MoveChild, 9,
/*59557*/         OPC_RecordNode, // #8 = $lwe
/*59558*/         OPC_MoveParent,
/*59559*/         OPC_MoveChild, 10,
/*59561*/         OPC_RecordNode, // #9 = $da
/*59562*/         OPC_MoveParent,
/*59563*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59608
/*59566*/           OPC_EmitMergeInputChains1_0,
/*59567*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59570*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59573*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59576*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59579*/           OPC_EmitInteger, MVT::i1, 0, 
/*59582*/           OPC_EmitInteger, MVT::i1, 0, 
/*59585*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59588*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59591*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59608*/         /*SwitchType*/ 42, MVT::v2f32,// ->59652
/*59610*/           OPC_EmitMergeInputChains1_0,
/*59611*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59614*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59617*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59620*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59623*/           OPC_EmitInteger, MVT::i1, 0, 
/*59626*/           OPC_EmitInteger, MVT::i1, 0, 
/*59629*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59632*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59635*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59652*/         /*SwitchType*/ 42, MVT::v4f32,// ->59696
/*59654*/           OPC_EmitMergeInputChains1_0,
/*59655*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59658*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59661*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59664*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59667*/           OPC_EmitInteger, MVT::i1, 0, 
/*59670*/           OPC_EmitInteger, MVT::i1, 0, 
/*59673*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59676*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59679*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59696*/         0, // EndSwitchType
/*59697*/       0, /*End of Scope*/
/*59698*/     /*Scope*/ 23|128,6/*791*/, /*->60491*/
/*59700*/       OPC_CheckChild1Integer, 94|128,3/*478*/, 
/*59703*/       OPC_RecordChild2, // #1 = $addr
/*59704*/       OPC_Scope, 27|128,1/*155*/, /*->59862*/ // 5 children in Scope
/*59707*/         OPC_CheckChild2Type, MVT::f32,
/*59709*/         OPC_RecordChild3, // #2 = $rsrc
/*59710*/         OPC_CheckChild3Type, MVT::v8i32,
/*59712*/         OPC_RecordChild4, // #3 = $sampler
/*59713*/         OPC_RecordChild5, // #4 = $dmask
/*59714*/         OPC_RecordChild6, // #5 = $unorm
/*59715*/         OPC_RecordChild7, // #6 = $glc
/*59716*/         OPC_MoveChild, 8,
/*59718*/         OPC_RecordNode, // #7 = $slc
/*59719*/         OPC_MoveParent,
/*59720*/         OPC_MoveChild, 9,
/*59722*/         OPC_RecordNode, // #8 = $lwe
/*59723*/         OPC_MoveParent,
/*59724*/         OPC_MoveChild, 10,
/*59726*/         OPC_RecordNode, // #9 = $da
/*59727*/         OPC_MoveParent,
/*59728*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59773
/*59731*/           OPC_EmitMergeInputChains1_0,
/*59732*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59735*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59738*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59741*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59744*/           OPC_EmitInteger, MVT::i1, 0, 
/*59747*/           OPC_EmitInteger, MVT::i1, 0, 
/*59750*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59753*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59756*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 478:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59773*/         /*SwitchType*/ 42, MVT::v2f32,// ->59817
/*59775*/           OPC_EmitMergeInputChains1_0,
/*59776*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59779*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59782*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59785*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59788*/           OPC_EmitInteger, MVT::i1, 0, 
/*59791*/           OPC_EmitInteger, MVT::i1, 0, 
/*59794*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59797*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59800*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 478:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59817*/         /*SwitchType*/ 42, MVT::v4f32,// ->59861
/*59819*/           OPC_EmitMergeInputChains1_0,
/*59820*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59823*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59826*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59829*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59832*/           OPC_EmitInteger, MVT::i1, 0, 
/*59835*/           OPC_EmitInteger, MVT::i1, 0, 
/*59838*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59841*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59844*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 478:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59861*/         0, // EndSwitchType
/*59862*/       /*Scope*/ 27|128,1/*155*/, /*->60019*/
/*59864*/         OPC_CheckChild2Type, MVT::v2f32,
/*59866*/         OPC_RecordChild3, // #2 = $rsrc
/*59867*/         OPC_CheckChild3Type, MVT::v8i32,
/*59869*/         OPC_RecordChild4, // #3 = $sampler
/*59870*/         OPC_RecordChild5, // #4 = $dmask
/*59871*/         OPC_RecordChild6, // #5 = $unorm
/*59872*/         OPC_RecordChild7, // #6 = $glc
/*59873*/         OPC_MoveChild, 8,
/*59875*/         OPC_RecordNode, // #7 = $slc
/*59876*/         OPC_MoveParent,
/*59877*/         OPC_MoveChild, 9,
/*59879*/         OPC_RecordNode, // #8 = $lwe
/*59880*/         OPC_MoveParent,
/*59881*/         OPC_MoveChild, 10,
/*59883*/         OPC_RecordNode, // #9 = $da
/*59884*/         OPC_MoveParent,
/*59885*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59930
/*59888*/           OPC_EmitMergeInputChains1_0,
/*59889*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59892*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59895*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59898*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59901*/           OPC_EmitInteger, MVT::i1, 0, 
/*59904*/           OPC_EmitInteger, MVT::i1, 0, 
/*59907*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59910*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59913*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 478:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59930*/         /*SwitchType*/ 42, MVT::v2f32,// ->59974
/*59932*/           OPC_EmitMergeInputChains1_0,
/*59933*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59936*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59939*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59942*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59945*/           OPC_EmitInteger, MVT::i1, 0, 
/*59948*/           OPC_EmitInteger, MVT::i1, 0, 
/*59951*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59954*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59957*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 478:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59974*/         /*SwitchType*/ 42, MVT::v4f32,// ->60018
/*59976*/           OPC_EmitMergeInputChains1_0,
/*59977*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59980*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59983*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59986*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59989*/           OPC_EmitInteger, MVT::i1, 0, 
/*59992*/           OPC_EmitInteger, MVT::i1, 0, 
/*59995*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59998*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60001*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 478:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60018*/         0, // EndSwitchType
/*60019*/       /*Scope*/ 27|128,1/*155*/, /*->60176*/
/*60021*/         OPC_CheckChild2Type, MVT::v4f32,
/*60023*/         OPC_RecordChild3, // #2 = $rsrc
/*60024*/         OPC_CheckChild3Type, MVT::v8i32,
/*60026*/         OPC_RecordChild4, // #3 = $sampler
/*60027*/         OPC_RecordChild5, // #4 = $dmask
/*60028*/         OPC_RecordChild6, // #5 = $unorm
/*60029*/         OPC_RecordChild7, // #6 = $glc
/*60030*/         OPC_MoveChild, 8,
/*60032*/         OPC_RecordNode, // #7 = $slc
/*60033*/         OPC_MoveParent,
/*60034*/         OPC_MoveChild, 9,
/*60036*/         OPC_RecordNode, // #8 = $lwe
/*60037*/         OPC_MoveParent,
/*60038*/         OPC_MoveChild, 10,
/*60040*/         OPC_RecordNode, // #9 = $da
/*60041*/         OPC_MoveParent,
/*60042*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60087
/*60045*/           OPC_EmitMergeInputChains1_0,
/*60046*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60049*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60052*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60055*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60058*/           OPC_EmitInteger, MVT::i1, 0, 
/*60061*/           OPC_EmitInteger, MVT::i1, 0, 
/*60064*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60067*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60070*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 478:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60087*/         /*SwitchType*/ 42, MVT::v2f32,// ->60131
/*60089*/           OPC_EmitMergeInputChains1_0,
/*60090*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60093*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60096*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60099*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60102*/           OPC_EmitInteger, MVT::i1, 0, 
/*60105*/           OPC_EmitInteger, MVT::i1, 0, 
/*60108*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60111*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60114*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 478:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60131*/         /*SwitchType*/ 42, MVT::v4f32,// ->60175
/*60133*/           OPC_EmitMergeInputChains1_0,
/*60134*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60137*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60140*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60143*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60146*/           OPC_EmitInteger, MVT::i1, 0, 
/*60149*/           OPC_EmitInteger, MVT::i1, 0, 
/*60152*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60155*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60158*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 478:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60175*/         0, // EndSwitchType
/*60176*/       /*Scope*/ 27|128,1/*155*/, /*->60333*/
/*60178*/         OPC_CheckChild2Type, MVT::v8f32,
/*60180*/         OPC_RecordChild3, // #2 = $rsrc
/*60181*/         OPC_CheckChild3Type, MVT::v8i32,
/*60183*/         OPC_RecordChild4, // #3 = $sampler
/*60184*/         OPC_RecordChild5, // #4 = $dmask
/*60185*/         OPC_RecordChild6, // #5 = $unorm
/*60186*/         OPC_RecordChild7, // #6 = $glc
/*60187*/         OPC_MoveChild, 8,
/*60189*/         OPC_RecordNode, // #7 = $slc
/*60190*/         OPC_MoveParent,
/*60191*/         OPC_MoveChild, 9,
/*60193*/         OPC_RecordNode, // #8 = $lwe
/*60194*/         OPC_MoveParent,
/*60195*/         OPC_MoveChild, 10,
/*60197*/         OPC_RecordNode, // #9 = $da
/*60198*/         OPC_MoveParent,
/*60199*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60244
/*60202*/           OPC_EmitMergeInputChains1_0,
/*60203*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60206*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60209*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60212*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60215*/           OPC_EmitInteger, MVT::i1, 0, 
/*60218*/           OPC_EmitInteger, MVT::i1, 0, 
/*60221*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60224*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60227*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 478:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60244*/         /*SwitchType*/ 42, MVT::v2f32,// ->60288
/*60246*/           OPC_EmitMergeInputChains1_0,
/*60247*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60250*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60253*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60256*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60259*/           OPC_EmitInteger, MVT::i1, 0, 
/*60262*/           OPC_EmitInteger, MVT::i1, 0, 
/*60265*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60268*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60271*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 478:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60288*/         /*SwitchType*/ 42, MVT::v4f32,// ->60332
/*60290*/           OPC_EmitMergeInputChains1_0,
/*60291*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60294*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60297*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60300*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60303*/           OPC_EmitInteger, MVT::i1, 0, 
/*60306*/           OPC_EmitInteger, MVT::i1, 0, 
/*60309*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60312*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60315*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 478:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60332*/         0, // EndSwitchType
/*60333*/       /*Scope*/ 27|128,1/*155*/, /*->60490*/
/*60335*/         OPC_CheckChild2Type, MVT::v16f32,
/*60337*/         OPC_RecordChild3, // #2 = $rsrc
/*60338*/         OPC_CheckChild3Type, MVT::v8i32,
/*60340*/         OPC_RecordChild4, // #3 = $sampler
/*60341*/         OPC_RecordChild5, // #4 = $dmask
/*60342*/         OPC_RecordChild6, // #5 = $unorm
/*60343*/         OPC_RecordChild7, // #6 = $glc
/*60344*/         OPC_MoveChild, 8,
/*60346*/         OPC_RecordNode, // #7 = $slc
/*60347*/         OPC_MoveParent,
/*60348*/         OPC_MoveChild, 9,
/*60350*/         OPC_RecordNode, // #8 = $lwe
/*60351*/         OPC_MoveParent,
/*60352*/         OPC_MoveChild, 10,
/*60354*/         OPC_RecordNode, // #9 = $da
/*60355*/         OPC_MoveParent,
/*60356*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60401
/*60359*/           OPC_EmitMergeInputChains1_0,
/*60360*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60363*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60366*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60369*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60372*/           OPC_EmitInteger, MVT::i1, 0, 
/*60375*/           OPC_EmitInteger, MVT::i1, 0, 
/*60378*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60381*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60384*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 478:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60401*/         /*SwitchType*/ 42, MVT::v2f32,// ->60445
/*60403*/           OPC_EmitMergeInputChains1_0,
/*60404*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60407*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60410*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60413*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60416*/           OPC_EmitInteger, MVT::i1, 0, 
/*60419*/           OPC_EmitInteger, MVT::i1, 0, 
/*60422*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60425*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60428*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 478:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60445*/         /*SwitchType*/ 42, MVT::v4f32,// ->60489
/*60447*/           OPC_EmitMergeInputChains1_0,
/*60448*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60451*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60454*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60457*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60460*/           OPC_EmitInteger, MVT::i1, 0, 
/*60463*/           OPC_EmitInteger, MVT::i1, 0, 
/*60466*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60469*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60472*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 478:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60489*/         0, // EndSwitchType
/*60490*/       0, /*End of Scope*/
/*60491*/     /*Scope*/ 23|128,6/*791*/, /*->61284*/
/*60493*/       OPC_CheckChild1Integer, 84|128,3/*468*/, 
/*60496*/       OPC_RecordChild2, // #1 = $addr
/*60497*/       OPC_Scope, 27|128,1/*155*/, /*->60655*/ // 5 children in Scope
/*60500*/         OPC_CheckChild2Type, MVT::f32,
/*60502*/         OPC_RecordChild3, // #2 = $rsrc
/*60503*/         OPC_CheckChild3Type, MVT::v8i32,
/*60505*/         OPC_RecordChild4, // #3 = $sampler
/*60506*/         OPC_RecordChild5, // #4 = $dmask
/*60507*/         OPC_RecordChild6, // #5 = $unorm
/*60508*/         OPC_RecordChild7, // #6 = $glc
/*60509*/         OPC_MoveChild, 8,
/*60511*/         OPC_RecordNode, // #7 = $slc
/*60512*/         OPC_MoveParent,
/*60513*/         OPC_MoveChild, 9,
/*60515*/         OPC_RecordNode, // #8 = $lwe
/*60516*/         OPC_MoveParent,
/*60517*/         OPC_MoveChild, 10,
/*60519*/         OPC_RecordNode, // #9 = $da
/*60520*/         OPC_MoveParent,
/*60521*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60566
/*60524*/           OPC_EmitMergeInputChains1_0,
/*60525*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60528*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60531*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60534*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60537*/           OPC_EmitInteger, MVT::i1, 0, 
/*60540*/           OPC_EmitInteger, MVT::i1, 0, 
/*60543*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60546*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60549*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 468:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60566*/         /*SwitchType*/ 42, MVT::v2f32,// ->60610
/*60568*/           OPC_EmitMergeInputChains1_0,
/*60569*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60572*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60575*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60578*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60581*/           OPC_EmitInteger, MVT::i1, 0, 
/*60584*/           OPC_EmitInteger, MVT::i1, 0, 
/*60587*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60590*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60593*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 468:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60610*/         /*SwitchType*/ 42, MVT::v4f32,// ->60654
/*60612*/           OPC_EmitMergeInputChains1_0,
/*60613*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60616*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60619*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60622*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60625*/           OPC_EmitInteger, MVT::i1, 0, 
/*60628*/           OPC_EmitInteger, MVT::i1, 0, 
/*60631*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60634*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60637*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 468:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60654*/         0, // EndSwitchType
/*60655*/       /*Scope*/ 27|128,1/*155*/, /*->60812*/
/*60657*/         OPC_CheckChild2Type, MVT::v2f32,
/*60659*/         OPC_RecordChild3, // #2 = $rsrc
/*60660*/         OPC_CheckChild3Type, MVT::v8i32,
/*60662*/         OPC_RecordChild4, // #3 = $sampler
/*60663*/         OPC_RecordChild5, // #4 = $dmask
/*60664*/         OPC_RecordChild6, // #5 = $unorm
/*60665*/         OPC_RecordChild7, // #6 = $glc
/*60666*/         OPC_MoveChild, 8,
/*60668*/         OPC_RecordNode, // #7 = $slc
/*60669*/         OPC_MoveParent,
/*60670*/         OPC_MoveChild, 9,
/*60672*/         OPC_RecordNode, // #8 = $lwe
/*60673*/         OPC_MoveParent,
/*60674*/         OPC_MoveChild, 10,
/*60676*/         OPC_RecordNode, // #9 = $da
/*60677*/         OPC_MoveParent,
/*60678*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60723
/*60681*/           OPC_EmitMergeInputChains1_0,
/*60682*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60685*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60688*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60691*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60694*/           OPC_EmitInteger, MVT::i1, 0, 
/*60697*/           OPC_EmitInteger, MVT::i1, 0, 
/*60700*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60703*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60706*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 468:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60723*/         /*SwitchType*/ 42, MVT::v2f32,// ->60767
/*60725*/           OPC_EmitMergeInputChains1_0,
/*60726*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60729*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60732*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60735*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60738*/           OPC_EmitInteger, MVT::i1, 0, 
/*60741*/           OPC_EmitInteger, MVT::i1, 0, 
/*60744*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60747*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60750*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 468:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60767*/         /*SwitchType*/ 42, MVT::v4f32,// ->60811
/*60769*/           OPC_EmitMergeInputChains1_0,
/*60770*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60773*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60776*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60779*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60782*/           OPC_EmitInteger, MVT::i1, 0, 
/*60785*/           OPC_EmitInteger, MVT::i1, 0, 
/*60788*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60791*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60794*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 468:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60811*/         0, // EndSwitchType
/*60812*/       /*Scope*/ 27|128,1/*155*/, /*->60969*/
/*60814*/         OPC_CheckChild2Type, MVT::v4f32,
/*60816*/         OPC_RecordChild3, // #2 = $rsrc
/*60817*/         OPC_CheckChild3Type, MVT::v8i32,
/*60819*/         OPC_RecordChild4, // #3 = $sampler
/*60820*/         OPC_RecordChild5, // #4 = $dmask
/*60821*/         OPC_RecordChild6, // #5 = $unorm
/*60822*/         OPC_RecordChild7, // #6 = $glc
/*60823*/         OPC_MoveChild, 8,
/*60825*/         OPC_RecordNode, // #7 = $slc
/*60826*/         OPC_MoveParent,
/*60827*/         OPC_MoveChild, 9,
/*60829*/         OPC_RecordNode, // #8 = $lwe
/*60830*/         OPC_MoveParent,
/*60831*/         OPC_MoveChild, 10,
/*60833*/         OPC_RecordNode, // #9 = $da
/*60834*/         OPC_MoveParent,
/*60835*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60880
/*60838*/           OPC_EmitMergeInputChains1_0,
/*60839*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60842*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60845*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60848*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60851*/           OPC_EmitInteger, MVT::i1, 0, 
/*60854*/           OPC_EmitInteger, MVT::i1, 0, 
/*60857*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60860*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60863*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 468:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60880*/         /*SwitchType*/ 42, MVT::v2f32,// ->60924
/*60882*/           OPC_EmitMergeInputChains1_0,
/*60883*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60886*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60889*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60892*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60895*/           OPC_EmitInteger, MVT::i1, 0, 
/*60898*/           OPC_EmitInteger, MVT::i1, 0, 
/*60901*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60904*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60907*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 468:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60924*/         /*SwitchType*/ 42, MVT::v4f32,// ->60968
/*60926*/           OPC_EmitMergeInputChains1_0,
/*60927*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60930*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60933*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60936*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60939*/           OPC_EmitInteger, MVT::i1, 0, 
/*60942*/           OPC_EmitInteger, MVT::i1, 0, 
/*60945*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60948*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60951*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 468:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60968*/         0, // EndSwitchType
/*60969*/       /*Scope*/ 27|128,1/*155*/, /*->61126*/
/*60971*/         OPC_CheckChild2Type, MVT::v8f32,
/*60973*/         OPC_RecordChild3, // #2 = $rsrc
/*60974*/         OPC_CheckChild3Type, MVT::v8i32,
/*60976*/         OPC_RecordChild4, // #3 = $sampler
/*60977*/         OPC_RecordChild5, // #4 = $dmask
/*60978*/         OPC_RecordChild6, // #5 = $unorm
/*60979*/         OPC_RecordChild7, // #6 = $glc
/*60980*/         OPC_MoveChild, 8,
/*60982*/         OPC_RecordNode, // #7 = $slc
/*60983*/         OPC_MoveParent,
/*60984*/         OPC_MoveChild, 9,
/*60986*/         OPC_RecordNode, // #8 = $lwe
/*60987*/         OPC_MoveParent,
/*60988*/         OPC_MoveChild, 10,
/*60990*/         OPC_RecordNode, // #9 = $da
/*60991*/         OPC_MoveParent,
/*60992*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61037
/*60995*/           OPC_EmitMergeInputChains1_0,
/*60996*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60999*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61002*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61005*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61008*/           OPC_EmitInteger, MVT::i1, 0, 
/*61011*/           OPC_EmitInteger, MVT::i1, 0, 
/*61014*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61017*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61020*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 468:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61037*/         /*SwitchType*/ 42, MVT::v2f32,// ->61081
/*61039*/           OPC_EmitMergeInputChains1_0,
/*61040*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61043*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61046*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61049*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61052*/           OPC_EmitInteger, MVT::i1, 0, 
/*61055*/           OPC_EmitInteger, MVT::i1, 0, 
/*61058*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61061*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61064*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 468:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61081*/         /*SwitchType*/ 42, MVT::v4f32,// ->61125
/*61083*/           OPC_EmitMergeInputChains1_0,
/*61084*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61087*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61090*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61093*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61096*/           OPC_EmitInteger, MVT::i1, 0, 
/*61099*/           OPC_EmitInteger, MVT::i1, 0, 
/*61102*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61105*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61108*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 468:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61125*/         0, // EndSwitchType
/*61126*/       /*Scope*/ 27|128,1/*155*/, /*->61283*/
/*61128*/         OPC_CheckChild2Type, MVT::v16f32,
/*61130*/         OPC_RecordChild3, // #2 = $rsrc
/*61131*/         OPC_CheckChild3Type, MVT::v8i32,
/*61133*/         OPC_RecordChild4, // #3 = $sampler
/*61134*/         OPC_RecordChild5, // #4 = $dmask
/*61135*/         OPC_RecordChild6, // #5 = $unorm
/*61136*/         OPC_RecordChild7, // #6 = $glc
/*61137*/         OPC_MoveChild, 8,
/*61139*/         OPC_RecordNode, // #7 = $slc
/*61140*/         OPC_MoveParent,
/*61141*/         OPC_MoveChild, 9,
/*61143*/         OPC_RecordNode, // #8 = $lwe
/*61144*/         OPC_MoveParent,
/*61145*/         OPC_MoveChild, 10,
/*61147*/         OPC_RecordNode, // #9 = $da
/*61148*/         OPC_MoveParent,
/*61149*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61194
/*61152*/           OPC_EmitMergeInputChains1_0,
/*61153*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61156*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61159*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61162*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61165*/           OPC_EmitInteger, MVT::i1, 0, 
/*61168*/           OPC_EmitInteger, MVT::i1, 0, 
/*61171*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61174*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61177*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 468:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61194*/         /*SwitchType*/ 42, MVT::v2f32,// ->61238
/*61196*/           OPC_EmitMergeInputChains1_0,
/*61197*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61200*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61203*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61206*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61209*/           OPC_EmitInteger, MVT::i1, 0, 
/*61212*/           OPC_EmitInteger, MVT::i1, 0, 
/*61215*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61218*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61221*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 468:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61238*/         /*SwitchType*/ 42, MVT::v4f32,// ->61282
/*61240*/           OPC_EmitMergeInputChains1_0,
/*61241*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61244*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61247*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61250*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61253*/           OPC_EmitInteger, MVT::i1, 0, 
/*61256*/           OPC_EmitInteger, MVT::i1, 0, 
/*61259*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61262*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61265*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 468:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61282*/         0, // EndSwitchType
/*61283*/       0, /*End of Scope*/
/*61284*/     /*Scope*/ 23|128,6/*791*/, /*->62077*/
/*61286*/       OPC_CheckChild1Integer, 83|128,3/*467*/, 
/*61289*/       OPC_RecordChild2, // #1 = $addr
/*61290*/       OPC_Scope, 27|128,1/*155*/, /*->61448*/ // 5 children in Scope
/*61293*/         OPC_CheckChild2Type, MVT::f32,
/*61295*/         OPC_RecordChild3, // #2 = $rsrc
/*61296*/         OPC_CheckChild3Type, MVT::v8i32,
/*61298*/         OPC_RecordChild4, // #3 = $sampler
/*61299*/         OPC_RecordChild5, // #4 = $dmask
/*61300*/         OPC_RecordChild6, // #5 = $unorm
/*61301*/         OPC_RecordChild7, // #6 = $glc
/*61302*/         OPC_MoveChild, 8,
/*61304*/         OPC_RecordNode, // #7 = $slc
/*61305*/         OPC_MoveParent,
/*61306*/         OPC_MoveChild, 9,
/*61308*/         OPC_RecordNode, // #8 = $lwe
/*61309*/         OPC_MoveParent,
/*61310*/         OPC_MoveChild, 10,
/*61312*/         OPC_RecordNode, // #9 = $da
/*61313*/         OPC_MoveParent,
/*61314*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61359
/*61317*/           OPC_EmitMergeInputChains1_0,
/*61318*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61321*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61324*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61327*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61330*/           OPC_EmitInteger, MVT::i1, 0, 
/*61333*/           OPC_EmitInteger, MVT::i1, 0, 
/*61336*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61339*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61342*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 467:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61359*/         /*SwitchType*/ 42, MVT::v2f32,// ->61403
/*61361*/           OPC_EmitMergeInputChains1_0,
/*61362*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61365*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61368*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61371*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61374*/           OPC_EmitInteger, MVT::i1, 0, 
/*61377*/           OPC_EmitInteger, MVT::i1, 0, 
/*61380*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61383*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61386*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 467:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61403*/         /*SwitchType*/ 42, MVT::v4f32,// ->61447
/*61405*/           OPC_EmitMergeInputChains1_0,
/*61406*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61409*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61412*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61415*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61418*/           OPC_EmitInteger, MVT::i1, 0, 
/*61421*/           OPC_EmitInteger, MVT::i1, 0, 
/*61424*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61427*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61430*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 467:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61447*/         0, // EndSwitchType
/*61448*/       /*Scope*/ 27|128,1/*155*/, /*->61605*/
/*61450*/         OPC_CheckChild2Type, MVT::v2f32,
/*61452*/         OPC_RecordChild3, // #2 = $rsrc
/*61453*/         OPC_CheckChild3Type, MVT::v8i32,
/*61455*/         OPC_RecordChild4, // #3 = $sampler
/*61456*/         OPC_RecordChild5, // #4 = $dmask
/*61457*/         OPC_RecordChild6, // #5 = $unorm
/*61458*/         OPC_RecordChild7, // #6 = $glc
/*61459*/         OPC_MoveChild, 8,
/*61461*/         OPC_RecordNode, // #7 = $slc
/*61462*/         OPC_MoveParent,
/*61463*/         OPC_MoveChild, 9,
/*61465*/         OPC_RecordNode, // #8 = $lwe
/*61466*/         OPC_MoveParent,
/*61467*/         OPC_MoveChild, 10,
/*61469*/         OPC_RecordNode, // #9 = $da
/*61470*/         OPC_MoveParent,
/*61471*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61516
/*61474*/           OPC_EmitMergeInputChains1_0,
/*61475*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61478*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61481*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61484*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61487*/           OPC_EmitInteger, MVT::i1, 0, 
/*61490*/           OPC_EmitInteger, MVT::i1, 0, 
/*61493*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61496*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61499*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 467:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61516*/         /*SwitchType*/ 42, MVT::v2f32,// ->61560
/*61518*/           OPC_EmitMergeInputChains1_0,
/*61519*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61522*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61525*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61528*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61531*/           OPC_EmitInteger, MVT::i1, 0, 
/*61534*/           OPC_EmitInteger, MVT::i1, 0, 
/*61537*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61540*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61543*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 467:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61560*/         /*SwitchType*/ 42, MVT::v4f32,// ->61604
/*61562*/           OPC_EmitMergeInputChains1_0,
/*61563*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61566*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61569*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61572*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61575*/           OPC_EmitInteger, MVT::i1, 0, 
/*61578*/           OPC_EmitInteger, MVT::i1, 0, 
/*61581*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61584*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61587*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 467:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61604*/         0, // EndSwitchType
/*61605*/       /*Scope*/ 27|128,1/*155*/, /*->61762*/
/*61607*/         OPC_CheckChild2Type, MVT::v4f32,
/*61609*/         OPC_RecordChild3, // #2 = $rsrc
/*61610*/         OPC_CheckChild3Type, MVT::v8i32,
/*61612*/         OPC_RecordChild4, // #3 = $sampler
/*61613*/         OPC_RecordChild5, // #4 = $dmask
/*61614*/         OPC_RecordChild6, // #5 = $unorm
/*61615*/         OPC_RecordChild7, // #6 = $glc
/*61616*/         OPC_MoveChild, 8,
/*61618*/         OPC_RecordNode, // #7 = $slc
/*61619*/         OPC_MoveParent,
/*61620*/         OPC_MoveChild, 9,
/*61622*/         OPC_RecordNode, // #8 = $lwe
/*61623*/         OPC_MoveParent,
/*61624*/         OPC_MoveChild, 10,
/*61626*/         OPC_RecordNode, // #9 = $da
/*61627*/         OPC_MoveParent,
/*61628*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61673
/*61631*/           OPC_EmitMergeInputChains1_0,
/*61632*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61635*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61638*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61641*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61644*/           OPC_EmitInteger, MVT::i1, 0, 
/*61647*/           OPC_EmitInteger, MVT::i1, 0, 
/*61650*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61653*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61656*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 467:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61673*/         /*SwitchType*/ 42, MVT::v2f32,// ->61717
/*61675*/           OPC_EmitMergeInputChains1_0,
/*61676*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61679*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61682*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61685*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61688*/           OPC_EmitInteger, MVT::i1, 0, 
/*61691*/           OPC_EmitInteger, MVT::i1, 0, 
/*61694*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61697*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61700*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 467:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61717*/         /*SwitchType*/ 42, MVT::v4f32,// ->61761
/*61719*/           OPC_EmitMergeInputChains1_0,
/*61720*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61723*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61726*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61729*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61732*/           OPC_EmitInteger, MVT::i1, 0, 
/*61735*/           OPC_EmitInteger, MVT::i1, 0, 
/*61738*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61741*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61744*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 467:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61761*/         0, // EndSwitchType
/*61762*/       /*Scope*/ 27|128,1/*155*/, /*->61919*/
/*61764*/         OPC_CheckChild2Type, MVT::v8f32,
/*61766*/         OPC_RecordChild3, // #2 = $rsrc
/*61767*/         OPC_CheckChild3Type, MVT::v8i32,
/*61769*/         OPC_RecordChild4, // #3 = $sampler
/*61770*/         OPC_RecordChild5, // #4 = $dmask
/*61771*/         OPC_RecordChild6, // #5 = $unorm
/*61772*/         OPC_RecordChild7, // #6 = $glc
/*61773*/         OPC_MoveChild, 8,
/*61775*/         OPC_RecordNode, // #7 = $slc
/*61776*/         OPC_MoveParent,
/*61777*/         OPC_MoveChild, 9,
/*61779*/         OPC_RecordNode, // #8 = $lwe
/*61780*/         OPC_MoveParent,
/*61781*/         OPC_MoveChild, 10,
/*61783*/         OPC_RecordNode, // #9 = $da
/*61784*/         OPC_MoveParent,
/*61785*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61830
/*61788*/           OPC_EmitMergeInputChains1_0,
/*61789*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61792*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61795*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61798*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61801*/           OPC_EmitInteger, MVT::i1, 0, 
/*61804*/           OPC_EmitInteger, MVT::i1, 0, 
/*61807*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61810*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61813*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 467:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61830*/         /*SwitchType*/ 42, MVT::v2f32,// ->61874
/*61832*/           OPC_EmitMergeInputChains1_0,
/*61833*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61836*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61839*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61842*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61845*/           OPC_EmitInteger, MVT::i1, 0, 
/*61848*/           OPC_EmitInteger, MVT::i1, 0, 
/*61851*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61854*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61857*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 467:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61874*/         /*SwitchType*/ 42, MVT::v4f32,// ->61918
/*61876*/           OPC_EmitMergeInputChains1_0,
/*61877*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61880*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61883*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61886*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61889*/           OPC_EmitInteger, MVT::i1, 0, 
/*61892*/           OPC_EmitInteger, MVT::i1, 0, 
/*61895*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61898*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61901*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 467:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61918*/         0, // EndSwitchType
/*61919*/       /*Scope*/ 27|128,1/*155*/, /*->62076*/
/*61921*/         OPC_CheckChild2Type, MVT::v16f32,
/*61923*/         OPC_RecordChild3, // #2 = $rsrc
/*61924*/         OPC_CheckChild3Type, MVT::v8i32,
/*61926*/         OPC_RecordChild4, // #3 = $sampler
/*61927*/         OPC_RecordChild5, // #4 = $dmask
/*61928*/         OPC_RecordChild6, // #5 = $unorm
/*61929*/         OPC_RecordChild7, // #6 = $glc
/*61930*/         OPC_MoveChild, 8,
/*61932*/         OPC_RecordNode, // #7 = $slc
/*61933*/         OPC_MoveParent,
/*61934*/         OPC_MoveChild, 9,
/*61936*/         OPC_RecordNode, // #8 = $lwe
/*61937*/         OPC_MoveParent,
/*61938*/         OPC_MoveChild, 10,
/*61940*/         OPC_RecordNode, // #9 = $da
/*61941*/         OPC_MoveParent,
/*61942*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61987
/*61945*/           OPC_EmitMergeInputChains1_0,
/*61946*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61949*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61952*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61955*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61958*/           OPC_EmitInteger, MVT::i1, 0, 
/*61961*/           OPC_EmitInteger, MVT::i1, 0, 
/*61964*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61967*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61970*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 467:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61987*/         /*SwitchType*/ 42, MVT::v2f32,// ->62031
/*61989*/           OPC_EmitMergeInputChains1_0,
/*61990*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61993*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61996*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61999*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62002*/           OPC_EmitInteger, MVT::i1, 0, 
/*62005*/           OPC_EmitInteger, MVT::i1, 0, 
/*62008*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62011*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62014*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 467:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62031*/         /*SwitchType*/ 42, MVT::v4f32,// ->62075
/*62033*/           OPC_EmitMergeInputChains1_0,
/*62034*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62037*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62040*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62043*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62046*/           OPC_EmitInteger, MVT::i1, 0, 
/*62049*/           OPC_EmitInteger, MVT::i1, 0, 
/*62052*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62055*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62058*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 467:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62075*/         0, // EndSwitchType
/*62076*/       0, /*End of Scope*/
/*62077*/     /*Scope*/ 23|128,6/*791*/, /*->62870*/
/*62079*/       OPC_CheckChild1Integer, 67|128,3/*451*/, 
/*62082*/       OPC_RecordChild2, // #1 = $addr
/*62083*/       OPC_Scope, 27|128,1/*155*/, /*->62241*/ // 5 children in Scope
/*62086*/         OPC_CheckChild2Type, MVT::f32,
/*62088*/         OPC_RecordChild3, // #2 = $rsrc
/*62089*/         OPC_CheckChild3Type, MVT::v8i32,
/*62091*/         OPC_RecordChild4, // #3 = $sampler
/*62092*/         OPC_RecordChild5, // #4 = $dmask
/*62093*/         OPC_RecordChild6, // #5 = $unorm
/*62094*/         OPC_RecordChild7, // #6 = $glc
/*62095*/         OPC_MoveChild, 8,
/*62097*/         OPC_RecordNode, // #7 = $slc
/*62098*/         OPC_MoveParent,
/*62099*/         OPC_MoveChild, 9,
/*62101*/         OPC_RecordNode, // #8 = $lwe
/*62102*/         OPC_MoveParent,
/*62103*/         OPC_MoveChild, 10,
/*62105*/         OPC_RecordNode, // #9 = $da
/*62106*/         OPC_MoveParent,
/*62107*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62152
/*62110*/           OPC_EmitMergeInputChains1_0,
/*62111*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62114*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62117*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62120*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62123*/           OPC_EmitInteger, MVT::i1, 0, 
/*62126*/           OPC_EmitInteger, MVT::i1, 0, 
/*62129*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62132*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62135*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62152*/         /*SwitchType*/ 42, MVT::v2f32,// ->62196
/*62154*/           OPC_EmitMergeInputChains1_0,
/*62155*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62158*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62161*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62164*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62167*/           OPC_EmitInteger, MVT::i1, 0, 
/*62170*/           OPC_EmitInteger, MVT::i1, 0, 
/*62173*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62176*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62179*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62196*/         /*SwitchType*/ 42, MVT::v4f32,// ->62240
/*62198*/           OPC_EmitMergeInputChains1_0,
/*62199*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62202*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62205*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62208*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62211*/           OPC_EmitInteger, MVT::i1, 0, 
/*62214*/           OPC_EmitInteger, MVT::i1, 0, 
/*62217*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62220*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62223*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62240*/         0, // EndSwitchType
/*62241*/       /*Scope*/ 27|128,1/*155*/, /*->62398*/
/*62243*/         OPC_CheckChild2Type, MVT::v2f32,
/*62245*/         OPC_RecordChild3, // #2 = $rsrc
/*62246*/         OPC_CheckChild3Type, MVT::v8i32,
/*62248*/         OPC_RecordChild4, // #3 = $sampler
/*62249*/         OPC_RecordChild5, // #4 = $dmask
/*62250*/         OPC_RecordChild6, // #5 = $unorm
/*62251*/         OPC_RecordChild7, // #6 = $glc
/*62252*/         OPC_MoveChild, 8,
/*62254*/         OPC_RecordNode, // #7 = $slc
/*62255*/         OPC_MoveParent,
/*62256*/         OPC_MoveChild, 9,
/*62258*/         OPC_RecordNode, // #8 = $lwe
/*62259*/         OPC_MoveParent,
/*62260*/         OPC_MoveChild, 10,
/*62262*/         OPC_RecordNode, // #9 = $da
/*62263*/         OPC_MoveParent,
/*62264*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62309
/*62267*/           OPC_EmitMergeInputChains1_0,
/*62268*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62271*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62274*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62277*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62280*/           OPC_EmitInteger, MVT::i1, 0, 
/*62283*/           OPC_EmitInteger, MVT::i1, 0, 
/*62286*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62289*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62292*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62309*/         /*SwitchType*/ 42, MVT::v2f32,// ->62353
/*62311*/           OPC_EmitMergeInputChains1_0,
/*62312*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62315*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62318*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62321*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62324*/           OPC_EmitInteger, MVT::i1, 0, 
/*62327*/           OPC_EmitInteger, MVT::i1, 0, 
/*62330*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62333*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62336*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62353*/         /*SwitchType*/ 42, MVT::v4f32,// ->62397
/*62355*/           OPC_EmitMergeInputChains1_0,
/*62356*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62359*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62362*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62365*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62368*/           OPC_EmitInteger, MVT::i1, 0, 
/*62371*/           OPC_EmitInteger, MVT::i1, 0, 
/*62374*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62377*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62380*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62397*/         0, // EndSwitchType
/*62398*/       /*Scope*/ 27|128,1/*155*/, /*->62555*/
/*62400*/         OPC_CheckChild2Type, MVT::v4f32,
/*62402*/         OPC_RecordChild3, // #2 = $rsrc
/*62403*/         OPC_CheckChild3Type, MVT::v8i32,
/*62405*/         OPC_RecordChild4, // #3 = $sampler
/*62406*/         OPC_RecordChild5, // #4 = $dmask
/*62407*/         OPC_RecordChild6, // #5 = $unorm
/*62408*/         OPC_RecordChild7, // #6 = $glc
/*62409*/         OPC_MoveChild, 8,
/*62411*/         OPC_RecordNode, // #7 = $slc
/*62412*/         OPC_MoveParent,
/*62413*/         OPC_MoveChild, 9,
/*62415*/         OPC_RecordNode, // #8 = $lwe
/*62416*/         OPC_MoveParent,
/*62417*/         OPC_MoveChild, 10,
/*62419*/         OPC_RecordNode, // #9 = $da
/*62420*/         OPC_MoveParent,
/*62421*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62466
/*62424*/           OPC_EmitMergeInputChains1_0,
/*62425*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62428*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62431*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62434*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62437*/           OPC_EmitInteger, MVT::i1, 0, 
/*62440*/           OPC_EmitInteger, MVT::i1, 0, 
/*62443*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62446*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62466*/         /*SwitchType*/ 42, MVT::v2f32,// ->62510
/*62468*/           OPC_EmitMergeInputChains1_0,
/*62469*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62472*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62475*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62478*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62481*/           OPC_EmitInteger, MVT::i1, 0, 
/*62484*/           OPC_EmitInteger, MVT::i1, 0, 
/*62487*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62490*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62493*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62510*/         /*SwitchType*/ 42, MVT::v4f32,// ->62554
/*62512*/           OPC_EmitMergeInputChains1_0,
/*62513*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62516*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62519*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62522*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62525*/           OPC_EmitInteger, MVT::i1, 0, 
/*62528*/           OPC_EmitInteger, MVT::i1, 0, 
/*62531*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62534*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62537*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62554*/         0, // EndSwitchType
/*62555*/       /*Scope*/ 27|128,1/*155*/, /*->62712*/
/*62557*/         OPC_CheckChild2Type, MVT::v8f32,
/*62559*/         OPC_RecordChild3, // #2 = $rsrc
/*62560*/         OPC_CheckChild3Type, MVT::v8i32,
/*62562*/         OPC_RecordChild4, // #3 = $sampler
/*62563*/         OPC_RecordChild5, // #4 = $dmask
/*62564*/         OPC_RecordChild6, // #5 = $unorm
/*62565*/         OPC_RecordChild7, // #6 = $glc
/*62566*/         OPC_MoveChild, 8,
/*62568*/         OPC_RecordNode, // #7 = $slc
/*62569*/         OPC_MoveParent,
/*62570*/         OPC_MoveChild, 9,
/*62572*/         OPC_RecordNode, // #8 = $lwe
/*62573*/         OPC_MoveParent,
/*62574*/         OPC_MoveChild, 10,
/*62576*/         OPC_RecordNode, // #9 = $da
/*62577*/         OPC_MoveParent,
/*62578*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62623
/*62581*/           OPC_EmitMergeInputChains1_0,
/*62582*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62585*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62588*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62591*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62594*/           OPC_EmitInteger, MVT::i1, 0, 
/*62597*/           OPC_EmitInteger, MVT::i1, 0, 
/*62600*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62603*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62606*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62623*/         /*SwitchType*/ 42, MVT::v2f32,// ->62667
/*62625*/           OPC_EmitMergeInputChains1_0,
/*62626*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62629*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62632*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62635*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62638*/           OPC_EmitInteger, MVT::i1, 0, 
/*62641*/           OPC_EmitInteger, MVT::i1, 0, 
/*62644*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62647*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62650*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62667*/         /*SwitchType*/ 42, MVT::v4f32,// ->62711
/*62669*/           OPC_EmitMergeInputChains1_0,
/*62670*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62673*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62676*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62679*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62682*/           OPC_EmitInteger, MVT::i1, 0, 
/*62685*/           OPC_EmitInteger, MVT::i1, 0, 
/*62688*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62691*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62694*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62711*/         0, // EndSwitchType
/*62712*/       /*Scope*/ 27|128,1/*155*/, /*->62869*/
/*62714*/         OPC_CheckChild2Type, MVT::v16f32,
/*62716*/         OPC_RecordChild3, // #2 = $rsrc
/*62717*/         OPC_CheckChild3Type, MVT::v8i32,
/*62719*/         OPC_RecordChild4, // #3 = $sampler
/*62720*/         OPC_RecordChild5, // #4 = $dmask
/*62721*/         OPC_RecordChild6, // #5 = $unorm
/*62722*/         OPC_RecordChild7, // #6 = $glc
/*62723*/         OPC_MoveChild, 8,
/*62725*/         OPC_RecordNode, // #7 = $slc
/*62726*/         OPC_MoveParent,
/*62727*/         OPC_MoveChild, 9,
/*62729*/         OPC_RecordNode, // #8 = $lwe
/*62730*/         OPC_MoveParent,
/*62731*/         OPC_MoveChild, 10,
/*62733*/         OPC_RecordNode, // #9 = $da
/*62734*/         OPC_MoveParent,
/*62735*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62780
/*62738*/           OPC_EmitMergeInputChains1_0,
/*62739*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62742*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62745*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62748*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62751*/           OPC_EmitInteger, MVT::i1, 0, 
/*62754*/           OPC_EmitInteger, MVT::i1, 0, 
/*62757*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62760*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62763*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62780*/         /*SwitchType*/ 42, MVT::v2f32,// ->62824
/*62782*/           OPC_EmitMergeInputChains1_0,
/*62783*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62786*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62789*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62792*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62795*/           OPC_EmitInteger, MVT::i1, 0, 
/*62798*/           OPC_EmitInteger, MVT::i1, 0, 
/*62801*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62804*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62807*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62824*/         /*SwitchType*/ 42, MVT::v4f32,// ->62868
/*62826*/           OPC_EmitMergeInputChains1_0,
/*62827*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62830*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62833*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62836*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62839*/           OPC_EmitInteger, MVT::i1, 0, 
/*62842*/           OPC_EmitInteger, MVT::i1, 0, 
/*62845*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62848*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62851*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62868*/         0, // EndSwitchType
/*62869*/       0, /*End of Scope*/
/*62870*/     0, /*End of Scope*/
/*62871*/   /*SwitchOpcode*/ 16|128,24/*3088*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->65963
/*62875*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*62876*/     OPC_Scope, 49|128,4/*561*/, /*->63440*/ // 24 children in Scope
/*62879*/       OPC_CheckChild1Integer, 122|128,2/*378*/, 
/*62882*/       OPC_RecordChild2, // #1 = $vdata
/*62883*/       OPC_Scope, 55|128,1/*183*/, /*->63069*/ // 3 children in Scope
/*62886*/         OPC_CheckChild2Type, MVT::f32,
/*62888*/         OPC_RecordChild3, // #2 = $rsrc
/*62889*/         OPC_Scope, 78, /*->62969*/ // 2 children in Scope
/*62891*/           OPC_CheckChild4Integer, 0, 
/*62893*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*62894*/           OPC_RecordChild6, // #4 = $glc
/*62895*/           OPC_MoveChild6,
/*62896*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62899*/           OPC_MoveParent,
/*62900*/           OPC_RecordChild7, // #5 = $slc
/*62901*/           OPC_MoveChild7,
/*62902*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62905*/           OPC_MoveParent,
/*62906*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62908*/           OPC_Scope, 29, /*->62939*/ // 2 children in Scope
/*62910*/             OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*62913*/             OPC_EmitMergeInputChains1_0,
/*62914*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*62917*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*62920*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62923*/             OPC_EmitInteger, MVT::i1, 0, 
/*62926*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 378:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_X_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*62939*/           /*Scope*/ 28, /*->62968*/
/*62940*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*62943*/             OPC_EmitMergeInputChains1_0,
/*62944*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*62947*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*62950*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62953*/             OPC_EmitInteger, MVT::i1, 0, 
/*62956*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 378:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_X_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*62968*/           0, /*End of Scope*/
/*62969*/         /*Scope*/ 98, /*->63068*/
/*62970*/           OPC_RecordChild4, // #3 = $vindex
/*62971*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*62972*/           OPC_RecordChild6, // #5 = $glc
/*62973*/           OPC_MoveChild6,
/*62974*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62977*/           OPC_MoveParent,
/*62978*/           OPC_RecordChild7, // #6 = $slc
/*62979*/           OPC_MoveChild7,
/*62980*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62983*/           OPC_MoveParent,
/*62984*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62986*/           OPC_Scope, 49, /*->63037*/ // 2 children in Scope
/*62988*/             OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*62991*/             OPC_EmitMergeInputChains1_0,
/*62992*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*62995*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62998*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63001*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63012*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63015*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63018*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63021*/             OPC_EmitInteger, MVT::i1, 0, 
/*63024*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 378:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_X_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63037*/           /*Scope*/ 29, /*->63067*/
/*63038*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63041*/             OPC_EmitMergeInputChains1_0,
/*63042*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63045*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63048*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63051*/             OPC_EmitInteger, MVT::i1, 0, 
/*63054*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 378:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_X_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63067*/           0, /*End of Scope*/
/*63068*/         0, /*End of Scope*/
/*63069*/       /*Scope*/ 55|128,1/*183*/, /*->63254*/
/*63071*/         OPC_CheckChild2Type, MVT::v2f32,
/*63073*/         OPC_RecordChild3, // #2 = $rsrc
/*63074*/         OPC_Scope, 78, /*->63154*/ // 2 children in Scope
/*63076*/           OPC_CheckChild4Integer, 0, 
/*63078*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63079*/           OPC_RecordChild6, // #4 = $glc
/*63080*/           OPC_MoveChild6,
/*63081*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63084*/           OPC_MoveParent,
/*63085*/           OPC_RecordChild7, // #5 = $slc
/*63086*/           OPC_MoveChild7,
/*63087*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63090*/           OPC_MoveParent,
/*63091*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63093*/           OPC_Scope, 29, /*->63124*/ // 2 children in Scope
/*63095*/             OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63098*/             OPC_EmitMergeInputChains1_0,
/*63099*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63102*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63105*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63108*/             OPC_EmitInteger, MVT::i1, 0, 
/*63111*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 378:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_XY_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63124*/           /*Scope*/ 28, /*->63153*/
/*63125*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63128*/             OPC_EmitMergeInputChains1_0,
/*63129*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63132*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63135*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63138*/             OPC_EmitInteger, MVT::i1, 0, 
/*63141*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 378:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_XY_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63153*/           0, /*End of Scope*/
/*63154*/         /*Scope*/ 98, /*->63253*/
/*63155*/           OPC_RecordChild4, // #3 = $vindex
/*63156*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63157*/           OPC_RecordChild6, // #5 = $glc
/*63158*/           OPC_MoveChild6,
/*63159*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63162*/           OPC_MoveParent,
/*63163*/           OPC_RecordChild7, // #6 = $slc
/*63164*/           OPC_MoveChild7,
/*63165*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63168*/           OPC_MoveParent,
/*63169*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63171*/           OPC_Scope, 49, /*->63222*/ // 2 children in Scope
/*63173*/             OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63176*/             OPC_EmitMergeInputChains1_0,
/*63177*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63180*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63183*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63186*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63197*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63200*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63203*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63206*/             OPC_EmitInteger, MVT::i1, 0, 
/*63209*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 378:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_XY_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63222*/           /*Scope*/ 29, /*->63252*/
/*63223*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63226*/             OPC_EmitMergeInputChains1_0,
/*63227*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63230*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63233*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63236*/             OPC_EmitInteger, MVT::i1, 0, 
/*63239*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 378:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_XY_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63252*/           0, /*End of Scope*/
/*63253*/         0, /*End of Scope*/
/*63254*/       /*Scope*/ 55|128,1/*183*/, /*->63439*/
/*63256*/         OPC_CheckChild2Type, MVT::v4f32,
/*63258*/         OPC_RecordChild3, // #2 = $rsrc
/*63259*/         OPC_Scope, 78, /*->63339*/ // 2 children in Scope
/*63261*/           OPC_CheckChild4Integer, 0, 
/*63263*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63264*/           OPC_RecordChild6, // #4 = $glc
/*63265*/           OPC_MoveChild6,
/*63266*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63269*/           OPC_MoveParent,
/*63270*/           OPC_RecordChild7, // #5 = $slc
/*63271*/           OPC_MoveChild7,
/*63272*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63275*/           OPC_MoveParent,
/*63276*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63278*/           OPC_Scope, 29, /*->63309*/ // 2 children in Scope
/*63280*/             OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63283*/             OPC_EmitMergeInputChains1_0,
/*63284*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63287*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63290*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63293*/             OPC_EmitInteger, MVT::i1, 0, 
/*63296*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 378:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63309*/           /*Scope*/ 28, /*->63338*/
/*63310*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63313*/             OPC_EmitMergeInputChains1_0,
/*63314*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63317*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63320*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63323*/             OPC_EmitInteger, MVT::i1, 0, 
/*63326*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 378:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63338*/           0, /*End of Scope*/
/*63339*/         /*Scope*/ 98, /*->63438*/
/*63340*/           OPC_RecordChild4, // #3 = $vindex
/*63341*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63342*/           OPC_RecordChild6, // #5 = $glc
/*63343*/           OPC_MoveChild6,
/*63344*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63347*/           OPC_MoveParent,
/*63348*/           OPC_RecordChild7, // #6 = $slc
/*63349*/           OPC_MoveChild7,
/*63350*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63353*/           OPC_MoveParent,
/*63354*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63356*/           OPC_Scope, 49, /*->63407*/ // 2 children in Scope
/*63358*/             OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63361*/             OPC_EmitMergeInputChains1_0,
/*63362*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63365*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63368*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63371*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63382*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63385*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63388*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63391*/             OPC_EmitInteger, MVT::i1, 0, 
/*63394*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 378:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63407*/           /*Scope*/ 29, /*->63437*/
/*63408*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63411*/             OPC_EmitMergeInputChains1_0,
/*63412*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63415*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63418*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63421*/             OPC_EmitInteger, MVT::i1, 0, 
/*63424*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 378:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63437*/           0, /*End of Scope*/
/*63438*/         0, /*End of Scope*/
/*63439*/       0, /*End of Scope*/
/*63440*/     /*Scope*/ 49|128,4/*561*/, /*->64003*/
/*63442*/       OPC_CheckChild1Integer, 121|128,2/*377*/, 
/*63445*/       OPC_RecordChild2, // #1 = $vdata
/*63446*/       OPC_Scope, 55|128,1/*183*/, /*->63632*/ // 3 children in Scope
/*63449*/         OPC_CheckChild2Type, MVT::f32,
/*63451*/         OPC_RecordChild3, // #2 = $rsrc
/*63452*/         OPC_Scope, 78, /*->63532*/ // 2 children in Scope
/*63454*/           OPC_CheckChild4Integer, 0, 
/*63456*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63457*/           OPC_RecordChild6, // #4 = $glc
/*63458*/           OPC_MoveChild6,
/*63459*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63462*/           OPC_MoveParent,
/*63463*/           OPC_RecordChild7, // #5 = $slc
/*63464*/           OPC_MoveChild7,
/*63465*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63468*/           OPC_MoveParent,
/*63469*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63471*/           OPC_Scope, 29, /*->63502*/ // 2 children in Scope
/*63473*/             OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63476*/             OPC_EmitMergeInputChains1_0,
/*63477*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63480*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63483*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63486*/             OPC_EmitInteger, MVT::i1, 0, 
/*63489*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 377:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORD_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63502*/           /*Scope*/ 28, /*->63531*/
/*63503*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63506*/             OPC_EmitMergeInputChains1_0,
/*63507*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63510*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63513*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63516*/             OPC_EmitInteger, MVT::i1, 0, 
/*63519*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 377:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORD_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63531*/           0, /*End of Scope*/
/*63532*/         /*Scope*/ 98, /*->63631*/
/*63533*/           OPC_RecordChild4, // #3 = $vindex
/*63534*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63535*/           OPC_RecordChild6, // #5 = $glc
/*63536*/           OPC_MoveChild6,
/*63537*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63540*/           OPC_MoveParent,
/*63541*/           OPC_RecordChild7, // #6 = $slc
/*63542*/           OPC_MoveChild7,
/*63543*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63546*/           OPC_MoveParent,
/*63547*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63549*/           OPC_Scope, 49, /*->63600*/ // 2 children in Scope
/*63551*/             OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63554*/             OPC_EmitMergeInputChains1_0,
/*63555*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63558*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63561*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63564*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63575*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63578*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63581*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63584*/             OPC_EmitInteger, MVT::i1, 0, 
/*63587*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 377:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORD_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63600*/           /*Scope*/ 29, /*->63630*/
/*63601*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63604*/             OPC_EmitMergeInputChains1_0,
/*63605*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63608*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63611*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63614*/             OPC_EmitInteger, MVT::i1, 0, 
/*63617*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 377:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORD_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63630*/           0, /*End of Scope*/
/*63631*/         0, /*End of Scope*/
/*63632*/       /*Scope*/ 55|128,1/*183*/, /*->63817*/
/*63634*/         OPC_CheckChild2Type, MVT::v2f32,
/*63636*/         OPC_RecordChild3, // #2 = $rsrc
/*63637*/         OPC_Scope, 78, /*->63717*/ // 2 children in Scope
/*63639*/           OPC_CheckChild4Integer, 0, 
/*63641*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63642*/           OPC_RecordChild6, // #4 = $glc
/*63643*/           OPC_MoveChild6,
/*63644*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63647*/           OPC_MoveParent,
/*63648*/           OPC_RecordChild7, // #5 = $slc
/*63649*/           OPC_MoveChild7,
/*63650*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63653*/           OPC_MoveParent,
/*63654*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63656*/           OPC_Scope, 29, /*->63687*/ // 2 children in Scope
/*63658*/             OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63661*/             OPC_EmitMergeInputChains1_0,
/*63662*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63665*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63668*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63671*/             OPC_EmitInteger, MVT::i1, 0, 
/*63674*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 377:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORDX2_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63687*/           /*Scope*/ 28, /*->63716*/
/*63688*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63691*/             OPC_EmitMergeInputChains1_0,
/*63692*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63695*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63698*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63701*/             OPC_EmitInteger, MVT::i1, 0, 
/*63704*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 377:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63716*/           0, /*End of Scope*/
/*63717*/         /*Scope*/ 98, /*->63816*/
/*63718*/           OPC_RecordChild4, // #3 = $vindex
/*63719*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63720*/           OPC_RecordChild6, // #5 = $glc
/*63721*/           OPC_MoveChild6,
/*63722*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63725*/           OPC_MoveParent,
/*63726*/           OPC_RecordChild7, // #6 = $slc
/*63727*/           OPC_MoveChild7,
/*63728*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63731*/           OPC_MoveParent,
/*63732*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63734*/           OPC_Scope, 49, /*->63785*/ // 2 children in Scope
/*63736*/             OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63739*/             OPC_EmitMergeInputChains1_0,
/*63740*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63743*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63746*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63749*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63760*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63763*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63766*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63769*/             OPC_EmitInteger, MVT::i1, 0, 
/*63772*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 377:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORDX2_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63785*/           /*Scope*/ 29, /*->63815*/
/*63786*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63789*/             OPC_EmitMergeInputChains1_0,
/*63790*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63793*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63796*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63799*/             OPC_EmitInteger, MVT::i1, 0, 
/*63802*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 377:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORDX2_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63815*/           0, /*End of Scope*/
/*63816*/         0, /*End of Scope*/
/*63817*/       /*Scope*/ 55|128,1/*183*/, /*->64002*/
/*63819*/         OPC_CheckChild2Type, MVT::v4f32,
/*63821*/         OPC_RecordChild3, // #2 = $rsrc
/*63822*/         OPC_Scope, 78, /*->63902*/ // 2 children in Scope
/*63824*/           OPC_CheckChild4Integer, 0, 
/*63826*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63827*/           OPC_RecordChild6, // #4 = $glc
/*63828*/           OPC_MoveChild6,
/*63829*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63832*/           OPC_MoveParent,
/*63833*/           OPC_RecordChild7, // #5 = $slc
/*63834*/           OPC_MoveChild7,
/*63835*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63838*/           OPC_MoveParent,
/*63839*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63841*/           OPC_Scope, 29, /*->63872*/ // 2 children in Scope
/*63843*/             OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63846*/             OPC_EmitMergeInputChains1_0,
/*63847*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63850*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63853*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63856*/             OPC_EmitInteger, MVT::i1, 0, 
/*63859*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 377:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORDX4_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63872*/           /*Scope*/ 28, /*->63901*/
/*63873*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63876*/             OPC_EmitMergeInputChains1_0,
/*63877*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63880*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63883*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63886*/             OPC_EmitInteger, MVT::i1, 0, 
/*63889*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 377:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63901*/           0, /*End of Scope*/
/*63902*/         /*Scope*/ 98, /*->64001*/
/*63903*/           OPC_RecordChild4, // #3 = $vindex
/*63904*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63905*/           OPC_RecordChild6, // #5 = $glc
/*63906*/           OPC_MoveChild6,
/*63907*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63910*/           OPC_MoveParent,
/*63911*/           OPC_RecordChild7, // #6 = $slc
/*63912*/           OPC_MoveChild7,
/*63913*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63916*/           OPC_MoveParent,
/*63917*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63919*/           OPC_Scope, 49, /*->63970*/ // 2 children in Scope
/*63921*/             OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63924*/             OPC_EmitMergeInputChains1_0,
/*63925*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63928*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63931*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63934*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63945*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63948*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63951*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63954*/             OPC_EmitInteger, MVT::i1, 0, 
/*63957*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 377:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORDX4_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63970*/           /*Scope*/ 29, /*->64000*/
/*63971*/             OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63974*/             OPC_EmitMergeInputChains1_0,
/*63975*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63978*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63981*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63984*/             OPC_EmitInteger, MVT::i1, 0, 
/*63987*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 377:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORDX4_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*64000*/           0, /*End of Scope*/
/*64001*/         0, /*End of Scope*/
/*64002*/       0, /*End of Scope*/
/*64003*/     /*Scope*/ 64|128,2/*320*/, /*->64325*/
/*64005*/       OPC_CheckChild1Integer, 33|128,48/*6177*/, 
/*64008*/       OPC_RecordChild2, // #1 = $src
/*64009*/       OPC_RecordChild3, // #2 = $arraybase
/*64010*/       OPC_MoveChild3,
/*64011*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64014*/       OPC_MoveParent,
/*64015*/       OPC_Scope, 76, /*->64093*/ // 4 children in Scope
/*64017*/         OPC_CheckChild4Integer, 0, 
/*64019*/         OPC_RecordChild5, // #3 = $mask
/*64020*/         OPC_MoveChild5,
/*64021*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64024*/         OPC_MoveParent,
/*64025*/         OPC_Scope, 32, /*->64059*/ // 2 children in Scope
/*64027*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64029*/           OPC_EmitMergeInputChains1_0,
/*64030*/           OPC_EmitInteger, MVT::i32, 0, 
/*64033*/           OPC_EmitConvertToTarget, 2,
/*64035*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64039*/           OPC_EmitConvertToTarget, 3,
/*64041*/           OPC_EmitInteger, MVT::i32, 32, 
/*64044*/           OPC_EmitInteger, MVT::i32, 0, 
/*64047*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6177:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*64059*/         /*Scope*/ 32, /*->64092*/
/*64060*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64062*/           OPC_EmitMergeInputChains1_0,
/*64063*/           OPC_EmitInteger, MVT::i32, 0, 
/*64066*/           OPC_EmitConvertToTarget, 2,
/*64068*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64072*/           OPC_EmitConvertToTarget, 3,
/*64074*/           OPC_EmitInteger, MVT::i32, 64, 
/*64077*/           OPC_EmitInteger, MVT::i32, 0, 
/*64080*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6177:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*64092*/         0, /*End of Scope*/
/*64093*/       /*Scope*/ 76, /*->64170*/
/*64094*/         OPC_CheckChild4Integer, 1, 
/*64096*/         OPC_RecordChild5, // #3 = $mask
/*64097*/         OPC_MoveChild5,
/*64098*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64101*/         OPC_MoveParent,
/*64102*/         OPC_Scope, 32, /*->64136*/ // 2 children in Scope
/*64104*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64106*/           OPC_EmitMergeInputChains1_0,
/*64107*/           OPC_EmitInteger, MVT::i32, 0, 
/*64110*/           OPC_EmitConvertToTarget, 2,
/*64112*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64116*/           OPC_EmitConvertToTarget, 3,
/*64118*/           OPC_EmitInteger, MVT::i32, 33, 
/*64121*/           OPC_EmitInteger, MVT::i32, 0, 
/*64124*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6177:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*64136*/         /*Scope*/ 32, /*->64169*/
/*64137*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64139*/           OPC_EmitMergeInputChains1_0,
/*64140*/           OPC_EmitInteger, MVT::i32, 0, 
/*64143*/           OPC_EmitConvertToTarget, 2,
/*64145*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64149*/           OPC_EmitConvertToTarget, 3,
/*64151*/           OPC_EmitInteger, MVT::i32, 65, 
/*64154*/           OPC_EmitInteger, MVT::i32, 0, 
/*64157*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6177:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*64169*/         0, /*End of Scope*/
/*64170*/       /*Scope*/ 76, /*->64247*/
/*64171*/         OPC_CheckChild4Integer, 2, 
/*64173*/         OPC_RecordChild5, // #3 = $mask
/*64174*/         OPC_MoveChild5,
/*64175*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64178*/         OPC_MoveParent,
/*64179*/         OPC_Scope, 32, /*->64213*/ // 2 children in Scope
/*64181*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64183*/           OPC_EmitMergeInputChains1_0,
/*64184*/           OPC_EmitInteger, MVT::i32, 0, 
/*64187*/           OPC_EmitConvertToTarget, 2,
/*64189*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64193*/           OPC_EmitConvertToTarget, 3,
/*64195*/           OPC_EmitInteger, MVT::i32, 34, 
/*64198*/           OPC_EmitInteger, MVT::i32, 0, 
/*64201*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6177:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*64213*/         /*Scope*/ 32, /*->64246*/
/*64214*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64216*/           OPC_EmitMergeInputChains1_0,
/*64217*/           OPC_EmitInteger, MVT::i32, 0, 
/*64220*/           OPC_EmitConvertToTarget, 2,
/*64222*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64226*/           OPC_EmitConvertToTarget, 3,
/*64228*/           OPC_EmitInteger, MVT::i32, 66, 
/*64231*/           OPC_EmitInteger, MVT::i32, 0, 
/*64234*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6177:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*64246*/         0, /*End of Scope*/
/*64247*/       /*Scope*/ 76, /*->64324*/
/*64248*/         OPC_CheckChild4Integer, 3, 
/*64250*/         OPC_RecordChild5, // #3 = $mask
/*64251*/         OPC_MoveChild5,
/*64252*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64255*/         OPC_MoveParent,
/*64256*/         OPC_Scope, 32, /*->64290*/ // 2 children in Scope
/*64258*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64260*/           OPC_EmitMergeInputChains1_0,
/*64261*/           OPC_EmitInteger, MVT::i32, 0, 
/*64264*/           OPC_EmitConvertToTarget, 2,
/*64266*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64270*/           OPC_EmitConvertToTarget, 3,
/*64272*/           OPC_EmitInteger, MVT::i32, 35, 
/*64275*/           OPC_EmitInteger, MVT::i32, 0, 
/*64278*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6177:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*64290*/         /*Scope*/ 32, /*->64323*/
/*64291*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64293*/           OPC_EmitMergeInputChains1_0,
/*64294*/           OPC_EmitInteger, MVT::i32, 0, 
/*64297*/           OPC_EmitConvertToTarget, 2,
/*64299*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64303*/           OPC_EmitConvertToTarget, 3,
/*64305*/           OPC_EmitInteger, MVT::i32, 67, 
/*64308*/           OPC_EmitInteger, MVT::i32, 0, 
/*64311*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6177:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*64323*/         0, /*End of Scope*/
/*64324*/       0, /*End of Scope*/
/*64325*/     /*Scope*/ 22, /*->64348*/
/*64326*/       OPC_CheckChild1Integer, 26|128,4/*538*/, 
/*64329*/       OPC_RecordChild2, // #1 = $simm16
/*64330*/       OPC_MoveChild2,
/*64331*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64334*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64336*/       OPC_MoveParent,
/*64337*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64339*/       OPC_EmitMergeInputChains1_0,
/*64340*/       OPC_EmitConvertToTarget, 1,
/*64342*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SLEEP), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 538:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_SLEEP (imm:i32):$simm16)
/*64348*/     /*Scope*/ 22, /*->64371*/
/*64349*/       OPC_CheckChild1Integer, 21|128,4/*533*/, 
/*64352*/       OPC_RecordChild2, // #1 = $simm16
/*64353*/       OPC_MoveChild2,
/*64354*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64357*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64359*/       OPC_MoveParent,
/*64360*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64362*/       OPC_EmitMergeInputChains1_0,
/*64363*/       OPC_EmitConvertToTarget, 1,
/*64365*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_INCPERFLEVEL), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 533:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_INCPERFLEVEL (imm:i32):$simm16)
/*64371*/     /*Scope*/ 22, /*->64394*/
/*64372*/       OPC_CheckChild1Integer, 18|128,4/*530*/, 
/*64375*/       OPC_RecordChild2, // #1 = $simm16
/*64376*/       OPC_MoveChild2,
/*64377*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64380*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64382*/       OPC_MoveParent,
/*64383*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64385*/       OPC_EmitMergeInputChains1_0,
/*64386*/       OPC_EmitConvertToTarget, 1,
/*64388*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DECPERFLEVEL), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 530:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_DECPERFLEVEL (imm:i32):$simm16)
/*64394*/     /*Scope*/ 49, /*->64444*/
/*64395*/       OPC_CheckChild1Integer, 33|128,34/*4385*/, 
/*64398*/       OPC_RecordChild2, // #1 = $rw_gpr
/*64399*/       OPC_RecordChild3, // #2 = $index_gpr
/*64400*/       OPC_RecordChild4, // #3 = $rat_id
/*64401*/       OPC_MoveChild4,
/*64402*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64405*/       OPC_MoveParent,
/*64406*/       OPC_Scope, 17, /*->64425*/ // 2 children in Scope
/*64408*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*64410*/         OPC_EmitMergeInputChains1_0,
/*64411*/         OPC_EmitConvertToTarget, 3,
/*64413*/         OPC_EmitInteger, MVT::i32, 0, 
/*64416*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_cm), 0|OPFL_Chain,
                      4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 4385:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_cm R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*64425*/       /*Scope*/ 17, /*->64443*/
/*64426*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*64428*/         OPC_EmitMergeInputChains1_0,
/*64429*/         OPC_EmitConvertToTarget, 3,
/*64431*/         OPC_EmitInteger, MVT::i32, 0, 
/*64434*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_eg), 0|OPFL_Chain,
                      4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 4385:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_eg R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*64443*/       0, /*End of Scope*/
/*64444*/     /*Scope*/ 11, /*->64456*/
/*64445*/       OPC_CheckChild1Integer, 31|128,34/*4383*/, 
/*64448*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64450*/       OPC_EmitMergeInputChains1_0,
/*64451*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 4383:iPTR) - Complexity = 8
                // Dst: (GROUP_BARRIER)
/*64456*/     /*Scope*/ 11, /*->64468*/
/*64457*/       OPC_CheckChild1Integer, 13|128,4/*525*/, 
/*64460*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64462*/       OPC_EmitMergeInputChains1_0,
/*64463*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 525:iPTR) - Complexity = 8
                // Dst: (S_BARRIER)
/*64468*/     /*Scope*/ 16, /*->64485*/
/*64469*/       OPC_CheckChild1Integer, 27|128,4/*539*/, 
/*64472*/       OPC_RecordChild2, // #1 = $simm16
/*64473*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64475*/       OPC_EmitMergeInputChains1_0,
/*64476*/       OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*64479*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_WAITCNT), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 539:iPTR, i32:i32:$simm16) - Complexity = 8
                // Dst: (S_WAITCNT (as_i16imm:i32 ?:i32:$simm16))
/*64485*/     /*Scope*/ 11, /*->64497*/
/*64486*/       OPC_CheckChild1Integer, 14|128,4/*526*/, 
/*64489*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64491*/       OPC_EmitMergeInputChains1_0,
/*64492*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_INV), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 526:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV)
/*64497*/     /*Scope*/ 11, /*->64509*/
/*64498*/       OPC_CheckChild1Integer, 15|128,4/*527*/, 
/*64501*/       OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*64503*/       OPC_EmitMergeInputChains1_0,
/*64504*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_INV_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 527:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV_VOL)
/*64509*/     /*Scope*/ 11, /*->64521*/
/*64510*/       OPC_CheckChild1Integer, 16|128,4/*528*/, 
/*64513*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*64515*/       OPC_EmitMergeInputChains1_0,
/*64516*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_WB), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 528:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB)
/*64521*/     /*Scope*/ 11, /*->64533*/
/*64522*/       OPC_CheckChild1Integer, 17|128,4/*529*/, 
/*64525*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*64527*/       OPC_EmitMergeInputChains1_0,
/*64528*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_WB_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 529:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB_VOL)
/*64533*/     /*Scope*/ 11, /*->64545*/
/*64534*/       OPC_CheckChild1Integer, 124|128,2/*380*/, 
/*64537*/       OPC_CheckPatternPredicate, 14, // (true) && (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS)
/*64539*/       OPC_EmitMergeInputChains1_0,
/*64540*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_SC), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 380:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_SC)
/*64545*/     /*Scope*/ 11, /*->64557*/
/*64546*/       OPC_CheckChild1Integer, 123|128,2/*379*/, 
/*64549*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64551*/       OPC_EmitMergeInputChains1_0,
/*64552*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 379:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1)
/*64557*/     /*Scope*/ 11, /*->64569*/
/*64558*/       OPC_CheckChild1Integer, 125|128,2/*381*/, 
/*64561*/       OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*64563*/       OPC_EmitMergeInputChains1_0,
/*64564*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 381:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_VOL)
/*64569*/     /*Scope*/ 11, /*->64581*/
/*64570*/       OPC_CheckChild1Integer, 39|128,4/*551*/, 
/*64573*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64575*/       OPC_EmitMergeInputChains1_0,
/*64576*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::WAVE_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 551:iPTR) - Complexity = 8
                // Dst: (WAVE_BARRIER)
/*64581*/     /*Scope*/ 13, /*->64595*/
/*64582*/       OPC_CheckChild1Integer, 16|128,3/*400*/, 
/*64585*/       OPC_RecordChild2, // #1 = $saved
/*64586*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64588*/       OPC_EmitMergeInputChains1_0,
/*64589*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (intrinsic_void 400:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*64595*/     /*Scope*/ 11, /*->64607*/
/*64596*/       OPC_CheckChild1Integer, 38|128,4/*550*/, 
/*64599*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64601*/       OPC_EmitMergeInputChains1_0,
/*64602*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_MASKED_UNREACHABLE), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 550:iPTR) - Complexity = 8
                // Dst: (SI_MASKED_UNREACHABLE)
/*64607*/     /*Scope*/ 8|128,1/*136*/, /*->64745*/
/*64609*/       OPC_CheckChild1Integer, 26|128,48/*6170*/, 
/*64612*/       OPC_Scope, 16, /*->64630*/ // 2 children in Scope
/*64614*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64616*/         OPC_EmitMergeInputChains1_0,
/*64617*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*64624*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 6170:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*64630*/       /*Scope*/ 113, /*->64744*/
/*64631*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*64633*/         OPC_EmitMergeInputChains1_0,
/*64634*/         OPC_EmitInteger, MVT::i32, 0, 
/*64637*/         OPC_EmitInteger, MVT::i32, 0, 
/*64640*/         OPC_EmitInteger, MVT::i32, 1, 
/*64643*/         OPC_EmitInteger, MVT::i32, 0, 
/*64646*/         OPC_EmitInteger, MVT::i32, 0, 
/*64649*/         OPC_EmitInteger, MVT::i32, 0, 
/*64652*/         OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*64655*/         OPC_EmitInteger, MVT::i32, 0, 
/*64658*/         OPC_EmitInteger, MVT::i32, 0, 
/*64661*/         OPC_EmitInteger, MVT::i32, 0, 
/*64664*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64676*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*64679*/         OPC_EmitInteger, MVT::i32, 0, 
/*64682*/         OPC_EmitInteger, MVT::i32, 0, 
/*64685*/         OPC_EmitInteger, MVT::i32, 0, 
/*64688*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64700*/         OPC_EmitInteger, MVT::i32, 1, 
/*64703*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64706*/         OPC_EmitInteger, MVT::i32, 0, 
/*64709*/         OPC_EmitInteger, MVT::i32, 0, 
/*64712*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*64738*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 6170:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*64744*/       0, /*End of Scope*/
/*64745*/     /*Scope*/ 37|128,4/*549*/, /*->65296*/
/*64747*/       OPC_CheckChild1Integer, 111|128,3/*495*/, 
/*64750*/       OPC_RecordChild2, // #1 = $data
/*64751*/       OPC_Scope, 51|128,1/*179*/, /*->64933*/ // 3 children in Scope
/*64754*/         OPC_CheckChild2Type, MVT::f32,
/*64756*/         OPC_RecordChild3, // #2 = $addr
/*64757*/         OPC_Scope, 57, /*->64816*/ // 3 children in Scope
/*64759*/           OPC_CheckChild3Type, MVT::i32,
/*64761*/           OPC_RecordChild4, // #3 = $rsrc
/*64762*/           OPC_CheckChild4Type, MVT::v8i32,
/*64764*/           OPC_RecordChild5, // #4 = $dmask
/*64765*/           OPC_RecordChild6, // #5 = $glc
/*64766*/           OPC_RecordChild7, // #6 = $slc
/*64767*/           OPC_MoveChild, 8,
/*64769*/           OPC_RecordNode, // #7 = $lwe
/*64770*/           OPC_MoveParent,
/*64771*/           OPC_MoveChild, 9,
/*64773*/           OPC_RecordNode, // #8 = $da
/*64774*/           OPC_MoveParent,
/*64775*/           OPC_EmitMergeInputChains1_0,
/*64776*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*64779*/           OPC_EmitInteger, MVT::i1, 1, 
/*64782*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64785*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64788*/           OPC_EmitInteger, MVT::i1, 0, 
/*64791*/           OPC_EmitInteger, MVT::i1, 0, 
/*64794*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*64797*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*64800*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, f32:f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V1 ?:f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*64816*/         /*Scope*/ 57, /*->64874*/
/*64817*/           OPC_CheckChild3Type, MVT::v2i32,
/*64819*/           OPC_RecordChild4, // #3 = $rsrc
/*64820*/           OPC_CheckChild4Type, MVT::v8i32,
/*64822*/           OPC_RecordChild5, // #4 = $dmask
/*64823*/           OPC_RecordChild6, // #5 = $glc
/*64824*/           OPC_RecordChild7, // #6 = $slc
/*64825*/           OPC_MoveChild, 8,
/*64827*/           OPC_RecordNode, // #7 = $lwe
/*64828*/           OPC_MoveParent,
/*64829*/           OPC_MoveChild, 9,
/*64831*/           OPC_RecordNode, // #8 = $da
/*64832*/           OPC_MoveParent,
/*64833*/           OPC_EmitMergeInputChains1_0,
/*64834*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*64837*/           OPC_EmitInteger, MVT::i1, 1, 
/*64840*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64843*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64846*/           OPC_EmitInteger, MVT::i1, 0, 
/*64849*/           OPC_EmitInteger, MVT::i1, 0, 
/*64852*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*64855*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*64858*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, f32:f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V2 ?:f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*64874*/         /*Scope*/ 57, /*->64932*/
/*64875*/           OPC_CheckChild3Type, MVT::v4i32,
/*64877*/           OPC_RecordChild4, // #3 = $rsrc
/*64878*/           OPC_CheckChild4Type, MVT::v8i32,
/*64880*/           OPC_RecordChild5, // #4 = $dmask
/*64881*/           OPC_RecordChild6, // #5 = $glc
/*64882*/           OPC_RecordChild7, // #6 = $slc
/*64883*/           OPC_MoveChild, 8,
/*64885*/           OPC_RecordNode, // #7 = $lwe
/*64886*/           OPC_MoveParent,
/*64887*/           OPC_MoveChild, 9,
/*64889*/           OPC_RecordNode, // #8 = $da
/*64890*/           OPC_MoveParent,
/*64891*/           OPC_EmitMergeInputChains1_0,
/*64892*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*64895*/           OPC_EmitInteger, MVT::i1, 1, 
/*64898*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64901*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64904*/           OPC_EmitInteger, MVT::i1, 0, 
/*64907*/           OPC_EmitInteger, MVT::i1, 0, 
/*64910*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*64913*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*64916*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, f32:f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V4 ?:f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*64932*/         0, /*End of Scope*/
/*64933*/       /*Scope*/ 51|128,1/*179*/, /*->65114*/
/*64935*/         OPC_CheckChild2Type, MVT::v2f32,
/*64937*/         OPC_RecordChild3, // #2 = $addr
/*64938*/         OPC_Scope, 57, /*->64997*/ // 3 children in Scope
/*64940*/           OPC_CheckChild3Type, MVT::i32,
/*64942*/           OPC_RecordChild4, // #3 = $rsrc
/*64943*/           OPC_CheckChild4Type, MVT::v8i32,
/*64945*/           OPC_RecordChild5, // #4 = $dmask
/*64946*/           OPC_RecordChild6, // #5 = $glc
/*64947*/           OPC_RecordChild7, // #6 = $slc
/*64948*/           OPC_MoveChild, 8,
/*64950*/           OPC_RecordNode, // #7 = $lwe
/*64951*/           OPC_MoveParent,
/*64952*/           OPC_MoveChild, 9,
/*64954*/           OPC_RecordNode, // #8 = $da
/*64955*/           OPC_MoveParent,
/*64956*/           OPC_EmitMergeInputChains1_0,
/*64957*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*64960*/           OPC_EmitInteger, MVT::i1, 1, 
/*64963*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64966*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64969*/           OPC_EmitInteger, MVT::i1, 0, 
/*64972*/           OPC_EmitInteger, MVT::i1, 0, 
/*64975*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*64978*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*64981*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, v2f32:v2f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V1 ?:v2f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*64997*/         /*Scope*/ 57, /*->65055*/
/*64998*/           OPC_CheckChild3Type, MVT::v2i32,
/*65000*/           OPC_RecordChild4, // #3 = $rsrc
/*65001*/           OPC_CheckChild4Type, MVT::v8i32,
/*65003*/           OPC_RecordChild5, // #4 = $dmask
/*65004*/           OPC_RecordChild6, // #5 = $glc
/*65005*/           OPC_RecordChild7, // #6 = $slc
/*65006*/           OPC_MoveChild, 8,
/*65008*/           OPC_RecordNode, // #7 = $lwe
/*65009*/           OPC_MoveParent,
/*65010*/           OPC_MoveChild, 9,
/*65012*/           OPC_RecordNode, // #8 = $da
/*65013*/           OPC_MoveParent,
/*65014*/           OPC_EmitMergeInputChains1_0,
/*65015*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65018*/           OPC_EmitInteger, MVT::i1, 1, 
/*65021*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65024*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65027*/           OPC_EmitInteger, MVT::i1, 0, 
/*65030*/           OPC_EmitInteger, MVT::i1, 0, 
/*65033*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65036*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65039*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, v2f32:v2f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V2 ?:v2f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65055*/         /*Scope*/ 57, /*->65113*/
/*65056*/           OPC_CheckChild3Type, MVT::v4i32,
/*65058*/           OPC_RecordChild4, // #3 = $rsrc
/*65059*/           OPC_CheckChild4Type, MVT::v8i32,
/*65061*/           OPC_RecordChild5, // #4 = $dmask
/*65062*/           OPC_RecordChild6, // #5 = $glc
/*65063*/           OPC_RecordChild7, // #6 = $slc
/*65064*/           OPC_MoveChild, 8,
/*65066*/           OPC_RecordNode, // #7 = $lwe
/*65067*/           OPC_MoveParent,
/*65068*/           OPC_MoveChild, 9,
/*65070*/           OPC_RecordNode, // #8 = $da
/*65071*/           OPC_MoveParent,
/*65072*/           OPC_EmitMergeInputChains1_0,
/*65073*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65076*/           OPC_EmitInteger, MVT::i1, 1, 
/*65079*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65082*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65085*/           OPC_EmitInteger, MVT::i1, 0, 
/*65088*/           OPC_EmitInteger, MVT::i1, 0, 
/*65091*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65094*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65097*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, v2f32:v2f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V4 ?:v2f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65113*/         0, /*End of Scope*/
/*65114*/       /*Scope*/ 51|128,1/*179*/, /*->65295*/
/*65116*/         OPC_CheckChild2Type, MVT::v4f32,
/*65118*/         OPC_RecordChild3, // #2 = $addr
/*65119*/         OPC_Scope, 57, /*->65178*/ // 3 children in Scope
/*65121*/           OPC_CheckChild3Type, MVT::i32,
/*65123*/           OPC_RecordChild4, // #3 = $rsrc
/*65124*/           OPC_CheckChild4Type, MVT::v8i32,
/*65126*/           OPC_RecordChild5, // #4 = $dmask
/*65127*/           OPC_RecordChild6, // #5 = $glc
/*65128*/           OPC_RecordChild7, // #6 = $slc
/*65129*/           OPC_MoveChild, 8,
/*65131*/           OPC_RecordNode, // #7 = $lwe
/*65132*/           OPC_MoveParent,
/*65133*/           OPC_MoveChild, 9,
/*65135*/           OPC_RecordNode, // #8 = $da
/*65136*/           OPC_MoveParent,
/*65137*/           OPC_EmitMergeInputChains1_0,
/*65138*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65141*/           OPC_EmitInteger, MVT::i1, 1, 
/*65144*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65147*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65150*/           OPC_EmitInteger, MVT::i1, 0, 
/*65153*/           OPC_EmitInteger, MVT::i1, 0, 
/*65156*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65159*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65162*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, v4f32:v4f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V1 ?:v4f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65178*/         /*Scope*/ 57, /*->65236*/
/*65179*/           OPC_CheckChild3Type, MVT::v2i32,
/*65181*/           OPC_RecordChild4, // #3 = $rsrc
/*65182*/           OPC_CheckChild4Type, MVT::v8i32,
/*65184*/           OPC_RecordChild5, // #4 = $dmask
/*65185*/           OPC_RecordChild6, // #5 = $glc
/*65186*/           OPC_RecordChild7, // #6 = $slc
/*65187*/           OPC_MoveChild, 8,
/*65189*/           OPC_RecordNode, // #7 = $lwe
/*65190*/           OPC_MoveParent,
/*65191*/           OPC_MoveChild, 9,
/*65193*/           OPC_RecordNode, // #8 = $da
/*65194*/           OPC_MoveParent,
/*65195*/           OPC_EmitMergeInputChains1_0,
/*65196*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65199*/           OPC_EmitInteger, MVT::i1, 1, 
/*65202*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65205*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65208*/           OPC_EmitInteger, MVT::i1, 0, 
/*65211*/           OPC_EmitInteger, MVT::i1, 0, 
/*65214*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65217*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65220*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, v4f32:v4f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V2 ?:v4f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65236*/         /*Scope*/ 57, /*->65294*/
/*65237*/           OPC_CheckChild3Type, MVT::v4i32,
/*65239*/           OPC_RecordChild4, // #3 = $rsrc
/*65240*/           OPC_CheckChild4Type, MVT::v8i32,
/*65242*/           OPC_RecordChild5, // #4 = $dmask
/*65243*/           OPC_RecordChild6, // #5 = $glc
/*65244*/           OPC_RecordChild7, // #6 = $slc
/*65245*/           OPC_MoveChild, 8,
/*65247*/           OPC_RecordNode, // #7 = $lwe
/*65248*/           OPC_MoveParent,
/*65249*/           OPC_MoveChild, 9,
/*65251*/           OPC_RecordNode, // #8 = $da
/*65252*/           OPC_MoveParent,
/*65253*/           OPC_EmitMergeInputChains1_0,
/*65254*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65257*/           OPC_EmitInteger, MVT::i1, 1, 
/*65260*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65263*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65266*/           OPC_EmitInteger, MVT::i1, 0, 
/*65269*/           OPC_EmitInteger, MVT::i1, 0, 
/*65272*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65275*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65278*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 495:iPTR, v4f32:v4f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V4 ?:v4f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65294*/         0, /*End of Scope*/
/*65295*/       0, /*End of Scope*/
/*65296*/     /*Scope*/ 37|128,4/*549*/, /*->65847*/
/*65298*/       OPC_CheckChild1Integer, 112|128,3/*496*/, 
/*65301*/       OPC_RecordChild2, // #1 = $data
/*65302*/       OPC_Scope, 51|128,1/*179*/, /*->65484*/ // 3 children in Scope
/*65305*/         OPC_CheckChild2Type, MVT::f32,
/*65307*/         OPC_RecordChild3, // #2 = $addr
/*65308*/         OPC_Scope, 57, /*->65367*/ // 3 children in Scope
/*65310*/           OPC_CheckChild3Type, MVT::i32,
/*65312*/           OPC_RecordChild4, // #3 = $rsrc
/*65313*/           OPC_CheckChild4Type, MVT::v8i32,
/*65315*/           OPC_RecordChild5, // #4 = $dmask
/*65316*/           OPC_RecordChild6, // #5 = $glc
/*65317*/           OPC_RecordChild7, // #6 = $slc
/*65318*/           OPC_MoveChild, 8,
/*65320*/           OPC_RecordNode, // #7 = $lwe
/*65321*/           OPC_MoveParent,
/*65322*/           OPC_MoveChild, 9,
/*65324*/           OPC_RecordNode, // #8 = $da
/*65325*/           OPC_MoveParent,
/*65326*/           OPC_EmitMergeInputChains1_0,
/*65327*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65330*/           OPC_EmitInteger, MVT::i1, 1, 
/*65333*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65336*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65339*/           OPC_EmitInteger, MVT::i1, 0, 
/*65342*/           OPC_EmitInteger, MVT::i1, 0, 
/*65345*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65348*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65351*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, f32:f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V1 ?:f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65367*/         /*Scope*/ 57, /*->65425*/
/*65368*/           OPC_CheckChild3Type, MVT::v2i32,
/*65370*/           OPC_RecordChild4, // #3 = $rsrc
/*65371*/           OPC_CheckChild4Type, MVT::v8i32,
/*65373*/           OPC_RecordChild5, // #4 = $dmask
/*65374*/           OPC_RecordChild6, // #5 = $glc
/*65375*/           OPC_RecordChild7, // #6 = $slc
/*65376*/           OPC_MoveChild, 8,
/*65378*/           OPC_RecordNode, // #7 = $lwe
/*65379*/           OPC_MoveParent,
/*65380*/           OPC_MoveChild, 9,
/*65382*/           OPC_RecordNode, // #8 = $da
/*65383*/           OPC_MoveParent,
/*65384*/           OPC_EmitMergeInputChains1_0,
/*65385*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65388*/           OPC_EmitInteger, MVT::i1, 1, 
/*65391*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65394*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65397*/           OPC_EmitInteger, MVT::i1, 0, 
/*65400*/           OPC_EmitInteger, MVT::i1, 0, 
/*65403*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65406*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65409*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, f32:f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V2 ?:f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65425*/         /*Scope*/ 57, /*->65483*/
/*65426*/           OPC_CheckChild3Type, MVT::v4i32,
/*65428*/           OPC_RecordChild4, // #3 = $rsrc
/*65429*/           OPC_CheckChild4Type, MVT::v8i32,
/*65431*/           OPC_RecordChild5, // #4 = $dmask
/*65432*/           OPC_RecordChild6, // #5 = $glc
/*65433*/           OPC_RecordChild7, // #6 = $slc
/*65434*/           OPC_MoveChild, 8,
/*65436*/           OPC_RecordNode, // #7 = $lwe
/*65437*/           OPC_MoveParent,
/*65438*/           OPC_MoveChild, 9,
/*65440*/           OPC_RecordNode, // #8 = $da
/*65441*/           OPC_MoveParent,
/*65442*/           OPC_EmitMergeInputChains1_0,
/*65443*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65446*/           OPC_EmitInteger, MVT::i1, 1, 
/*65449*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65452*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65455*/           OPC_EmitInteger, MVT::i1, 0, 
/*65458*/           OPC_EmitInteger, MVT::i1, 0, 
/*65461*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65464*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65467*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, f32:f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V4 ?:f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65483*/         0, /*End of Scope*/
/*65484*/       /*Scope*/ 51|128,1/*179*/, /*->65665*/
/*65486*/         OPC_CheckChild2Type, MVT::v2f32,
/*65488*/         OPC_RecordChild3, // #2 = $addr
/*65489*/         OPC_Scope, 57, /*->65548*/ // 3 children in Scope
/*65491*/           OPC_CheckChild3Type, MVT::i32,
/*65493*/           OPC_RecordChild4, // #3 = $rsrc
/*65494*/           OPC_CheckChild4Type, MVT::v8i32,
/*65496*/           OPC_RecordChild5, // #4 = $dmask
/*65497*/           OPC_RecordChild6, // #5 = $glc
/*65498*/           OPC_RecordChild7, // #6 = $slc
/*65499*/           OPC_MoveChild, 8,
/*65501*/           OPC_RecordNode, // #7 = $lwe
/*65502*/           OPC_MoveParent,
/*65503*/           OPC_MoveChild, 9,
/*65505*/           OPC_RecordNode, // #8 = $da
/*65506*/           OPC_MoveParent,
/*65507*/           OPC_EmitMergeInputChains1_0,
/*65508*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65511*/           OPC_EmitInteger, MVT::i1, 1, 
/*65514*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65517*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65520*/           OPC_EmitInteger, MVT::i1, 0, 
/*65523*/           OPC_EmitInteger, MVT::i1, 0, 
/*65526*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65529*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65532*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, v2f32:v2f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V1 ?:v2f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65548*/         /*Scope*/ 57, /*->65606*/
/*65549*/           OPC_CheckChild3Type, MVT::v2i32,
/*65551*/           OPC_RecordChild4, // #3 = $rsrc
/*65552*/           OPC_CheckChild4Type, MVT::v8i32,
/*65554*/           OPC_RecordChild5, // #4 = $dmask
/*65555*/           OPC_RecordChild6, // #5 = $glc
/*65556*/           OPC_RecordChild7, // #6 = $slc
/*65557*/           OPC_MoveChild, 8,
/*65559*/           OPC_RecordNode, // #7 = $lwe
/*65560*/           OPC_MoveParent,
/*65561*/           OPC_MoveChild, 9,
/*65563*/           OPC_RecordNode, // #8 = $da
/*65564*/           OPC_MoveParent,
/*65565*/           OPC_EmitMergeInputChains1_0,
/*65566*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65569*/           OPC_EmitInteger, MVT::i1, 1, 
/*65572*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65575*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65578*/           OPC_EmitInteger, MVT::i1, 0, 
/*65581*/           OPC_EmitInteger, MVT::i1, 0, 
/*65584*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65587*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65590*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, v2f32:v2f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V2 ?:v2f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65606*/         /*Scope*/ 57, /*->65664*/
/*65607*/           OPC_CheckChild3Type, MVT::v4i32,
/*65609*/           OPC_RecordChild4, // #3 = $rsrc
/*65610*/           OPC_CheckChild4Type, MVT::v8i32,
/*65612*/           OPC_RecordChild5, // #4 = $dmask
/*65613*/           OPC_RecordChild6, // #5 = $glc
/*65614*/           OPC_RecordChild7, // #6 = $slc
/*65615*/           OPC_MoveChild, 8,
/*65617*/           OPC_RecordNode, // #7 = $lwe
/*65618*/           OPC_MoveParent,
/*65619*/           OPC_MoveChild, 9,
/*65621*/           OPC_RecordNode, // #8 = $da
/*65622*/           OPC_MoveParent,
/*65623*/           OPC_EmitMergeInputChains1_0,
/*65624*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65627*/           OPC_EmitInteger, MVT::i1, 1, 
/*65630*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65633*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65636*/           OPC_EmitInteger, MVT::i1, 0, 
/*65639*/           OPC_EmitInteger, MVT::i1, 0, 
/*65642*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65645*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65648*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, v2f32:v2f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V4 ?:v2f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65664*/         0, /*End of Scope*/
/*65665*/       /*Scope*/ 51|128,1/*179*/, /*->65846*/
/*65667*/         OPC_CheckChild2Type, MVT::v4f32,
/*65669*/         OPC_RecordChild3, // #2 = $addr
/*65670*/         OPC_Scope, 57, /*->65729*/ // 3 children in Scope
/*65672*/           OPC_CheckChild3Type, MVT::i32,
/*65674*/           OPC_RecordChild4, // #3 = $rsrc
/*65675*/           OPC_CheckChild4Type, MVT::v8i32,
/*65677*/           OPC_RecordChild5, // #4 = $dmask
/*65678*/           OPC_RecordChild6, // #5 = $glc
/*65679*/           OPC_RecordChild7, // #6 = $slc
/*65680*/           OPC_MoveChild, 8,
/*65682*/           OPC_RecordNode, // #7 = $lwe
/*65683*/           OPC_MoveParent,
/*65684*/           OPC_MoveChild, 9,
/*65686*/           OPC_RecordNode, // #8 = $da
/*65687*/           OPC_MoveParent,
/*65688*/           OPC_EmitMergeInputChains1_0,
/*65689*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65692*/           OPC_EmitInteger, MVT::i1, 1, 
/*65695*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65698*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65701*/           OPC_EmitInteger, MVT::i1, 0, 
/*65704*/           OPC_EmitInteger, MVT::i1, 0, 
/*65707*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65710*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65713*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, v4f32:v4f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V1 ?:v4f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65729*/         /*Scope*/ 57, /*->65787*/
/*65730*/           OPC_CheckChild3Type, MVT::v2i32,
/*65732*/           OPC_RecordChild4, // #3 = $rsrc
/*65733*/           OPC_CheckChild4Type, MVT::v8i32,
/*65735*/           OPC_RecordChild5, // #4 = $dmask
/*65736*/           OPC_RecordChild6, // #5 = $glc
/*65737*/           OPC_RecordChild7, // #6 = $slc
/*65738*/           OPC_MoveChild, 8,
/*65740*/           OPC_RecordNode, // #7 = $lwe
/*65741*/           OPC_MoveParent,
/*65742*/           OPC_MoveChild, 9,
/*65744*/           OPC_RecordNode, // #8 = $da
/*65745*/           OPC_MoveParent,
/*65746*/           OPC_EmitMergeInputChains1_0,
/*65747*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65750*/           OPC_EmitInteger, MVT::i1, 1, 
/*65753*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65756*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65759*/           OPC_EmitInteger, MVT::i1, 0, 
/*65762*/           OPC_EmitInteger, MVT::i1, 0, 
/*65765*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65768*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65771*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, v4f32:v4f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V2 ?:v4f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65787*/         /*Scope*/ 57, /*->65845*/
/*65788*/           OPC_CheckChild3Type, MVT::v4i32,
/*65790*/           OPC_RecordChild4, // #3 = $rsrc
/*65791*/           OPC_CheckChild4Type, MVT::v8i32,
/*65793*/           OPC_RecordChild5, // #4 = $dmask
/*65794*/           OPC_RecordChild6, // #5 = $glc
/*65795*/           OPC_RecordChild7, // #6 = $slc
/*65796*/           OPC_MoveChild, 8,
/*65798*/           OPC_RecordNode, // #7 = $lwe
/*65799*/           OPC_MoveParent,
/*65800*/           OPC_MoveChild, 9,
/*65802*/           OPC_RecordNode, // #8 = $da
/*65803*/           OPC_MoveParent,
/*65804*/           OPC_EmitMergeInputChains1_0,
/*65805*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65808*/           OPC_EmitInteger, MVT::i1, 1, 
/*65811*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65814*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65817*/           OPC_EmitInteger, MVT::i1, 0, 
/*65820*/           OPC_EmitInteger, MVT::i1, 0, 
/*65823*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65826*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65829*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 496:iPTR, v4f32:v4f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V4 ?:v4f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65845*/         0, /*End of Scope*/
/*65846*/       0, /*End of Scope*/
/*65847*/     /*Scope*/ 114, /*->65962*/
/*65848*/       OPC_CheckChild1Integer, 25|128,48/*6169*/, 
/*65851*/       OPC_RecordChild2, // #1 = $src0
/*65852*/       OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*65854*/       OPC_EmitMergeInputChains1_0,
/*65855*/       OPC_EmitInteger, MVT::i32, 0, 
/*65858*/       OPC_EmitInteger, MVT::i32, 0, 
/*65861*/       OPC_EmitInteger, MVT::i32, 1, 
/*65864*/       OPC_EmitInteger, MVT::i32, 0, 
/*65867*/       OPC_EmitInteger, MVT::i32, 0, 
/*65870*/       OPC_EmitInteger, MVT::i32, 0, 
/*65873*/       OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*65876*/       OPC_EmitInteger, MVT::i32, 0, 
/*65879*/       OPC_EmitInteger, MVT::i32, 0, 
/*65882*/       OPC_EmitInteger, MVT::i32, 0, 
/*65885*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65897*/       OPC_EmitInteger, MVT::i32, 0, 
/*65900*/       OPC_EmitInteger, MVT::i32, 0, 
/*65903*/       OPC_EmitInteger, MVT::i32, 0, 
/*65906*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65918*/       OPC_EmitInteger, MVT::i32, 1, 
/*65921*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*65924*/       OPC_EmitInteger, MVT::i32, 0, 
/*65927*/       OPC_EmitInteger, MVT::i32, 0, 
/*65930*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*65956*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                    1/*#Ops*/, 21, 
                // Src: (intrinsic_void 6169:iPTR, f32:f32:$src0) - Complexity = 8
                // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*65962*/     0, /*End of Scope*/
/*65963*/   /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->66142
/*65967*/     OPC_RecordMemRef,
/*65968*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*65969*/     OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:slc
/*65970*/     OPC_Scope, 122, /*->66094*/ // 2 children in Scope
/*65972*/       OPC_CheckPredicate, 5, // Predicate_mubuf_load_atomic
/*65974*/       OPC_SwitchType /*2 cases */, 57, MVT::i32,// ->66034
/*65977*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*65979*/         OPC_Scope, 23, /*->66004*/ // 2 children in Scope
/*65981*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*65984*/           OPC_EmitMergeInputChains1_0,
/*65985*/           OPC_EmitInteger, MVT::i1, 1, 
/*65988*/           OPC_EmitInteger, MVT::i1, 0, 
/*65991*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 9, 6, 10, 
                    // Src: (atomic_load:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_mubuf_load_atomic>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66004*/         /*Scope*/ 28, /*->66033*/
/*66005*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4
/*66008*/           OPC_EmitMergeInputChains1_0,
/*66009*/           OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66012*/           OPC_EmitInteger, MVT::i1, 1, 
/*66015*/           OPC_EmitInteger, MVT::i1, 0, 
/*66018*/           OPC_EmitInteger, MVT::i1, 0, 
/*66021*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 5, 6, 7, 8, 
                    // Src: (atomic_load:i32 (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_mubuf_load_atomic>> - Complexity = 16
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66033*/         0, /*End of Scope*/
/*66034*/       /*SwitchType*/ 57, MVT::i64,// ->66093
/*66036*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66038*/         OPC_Scope, 23, /*->66063*/ // 2 children in Scope
/*66040*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*66043*/           OPC_EmitMergeInputChains1_0,
/*66044*/           OPC_EmitInteger, MVT::i1, 1, 
/*66047*/           OPC_EmitInteger, MVT::i1, 0, 
/*66050*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 7/*#Ops*/, 3, 2, 4, 5, 9, 6, 10, 
                    // Src: (atomic_load:i64 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_mubuf_load_atomic>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:i64 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66063*/         /*Scope*/ 28, /*->66092*/
/*66064*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4
/*66067*/           OPC_EmitMergeInputChains1_0,
/*66068*/           OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66071*/           OPC_EmitInteger, MVT::i1, 1, 
/*66074*/           OPC_EmitInteger, MVT::i1, 0, 
/*66077*/           OPC_EmitInteger, MVT::i1, 0, 
/*66080*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 3, 5, 6, 7, 8, 
                    // Src: (atomic_load:i64 (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_mubuf_load_atomic>> - Complexity = 16
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:i64 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66092*/         0, /*End of Scope*/
/*66093*/       0, // EndSwitchType
/*66094*/     /*Scope*/ 46, /*->66141*/
/*66095*/       OPC_CheckPredicate, 18, // Predicate_atomic_flat_load
/*66097*/       OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->66119
/*66100*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*66102*/         OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*66105*/         OPC_EmitMergeInputChains1_0,
/*66106*/         OPC_EmitInteger, MVT::i1, 1, 
/*66109*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (atomic_load:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_atomic_flat_load>> - Complexity = -3
                  // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$vaddr, ?:i16:$offset, 1:i1, ?:i1:$slc)
/*66119*/       /*SwitchType*/ 19, MVT::i64,// ->66140
/*66121*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*66123*/         OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #2 #3 #4
/*66126*/         OPC_EmitMergeInputChains1_0,
/*66127*/         OPC_EmitInteger, MVT::i1, 1, 
/*66130*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 2, 3, 5, 4, 
                  // Src: (atomic_load:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_atomic_flat_load>> - Complexity = -3
                  // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$vaddr, ?:i16:$offset, 1:i1, ?:i1:$slc)
/*66140*/       0, // EndSwitchType
/*66141*/     0, /*End of Scope*/
/*66142*/   /*SwitchOpcode*/ 52|128,1/*180*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->66326
/*66146*/     OPC_RecordMemRef,
/*66147*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*66148*/     OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:slc
/*66149*/     OPC_RecordChild2, // #2 = $val
/*66150*/     OPC_Scope, 86, /*->66238*/ // 2 children in Scope
/*66152*/       OPC_CheckChild2Type, MVT::i32,
/*66154*/       OPC_Scope, 59, /*->66215*/ // 2 children in Scope
/*66156*/         OPC_CheckPredicate, 25, // Predicate_global_store_atomic
/*66158*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66160*/         OPC_Scope, 23, /*->66185*/ // 2 children in Scope
/*66162*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*66165*/           OPC_EmitMergeInputChains1_0,
/*66166*/           OPC_EmitInteger, MVT::i1, 1, 
/*66169*/           OPC_EmitInteger, MVT::i1, 0, 
/*66172*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 2, 4, 3, 5, 6, 10, 7, 11, 
                    // Src: (atomic_store (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$val)<<P:Predicate_global_store_atomic>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 ?:i32:$val, ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66185*/         /*Scope*/ 28, /*->66214*/
/*66186*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5
/*66189*/           OPC_EmitMergeInputChains1_0,
/*66190*/           OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*66193*/           OPC_EmitInteger, MVT::i1, 1, 
/*66196*/           OPC_EmitInteger, MVT::i1, 0, 
/*66199*/           OPC_EmitInteger, MVT::i1, 0, 
/*66202*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 2, 3, 4, 6, 7, 8, 9, 
                    // Src: (atomic_store (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset), i32:i32:$val)<<P:Predicate_global_store_atomic>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORD_OFFSET ?:i32:$val, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66214*/         0, /*End of Scope*/
/*66215*/       /*Scope*/ 21, /*->66237*/
/*66216*/         OPC_CheckPredicate, 28, // Predicate_atomic_flat_store
/*66218*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*66220*/         OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*66223*/         OPC_EmitMergeInputChains1_0,
/*66224*/         OPC_EmitInteger, MVT::i1, 1, 
/*66227*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 3, 2, 4, 6, 5, 
                  // Src: (atomic_store (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_flat_store>> - Complexity = -3
                  // Dst: (FLAT_STORE_DWORD ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, 1:i1, ?:i1:$slc)
/*66237*/       0, /*End of Scope*/
/*66238*/     /*Scope*/ 86, /*->66325*/
/*66239*/       OPC_CheckChild2Type, MVT::i64,
/*66241*/       OPC_Scope, 59, /*->66302*/ // 2 children in Scope
/*66243*/         OPC_CheckPredicate, 25, // Predicate_global_store_atomic
/*66245*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66247*/         OPC_Scope, 23, /*->66272*/ // 2 children in Scope
/*66249*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*66252*/           OPC_EmitMergeInputChains1_0,
/*66253*/           OPC_EmitInteger, MVT::i1, 1, 
/*66256*/           OPC_EmitInteger, MVT::i1, 0, 
/*66259*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 2, 4, 3, 5, 6, 10, 7, 11, 
                    // Src: (atomic_store (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$val)<<P:Predicate_global_store_atomic>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX2_ADDR64 ?:i64:$val, ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66272*/         /*Scope*/ 28, /*->66301*/
/*66273*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5
/*66276*/           OPC_EmitMergeInputChains1_0,
/*66277*/           OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*66280*/           OPC_EmitInteger, MVT::i1, 1, 
/*66283*/           OPC_EmitInteger, MVT::i1, 0, 
/*66286*/           OPC_EmitInteger, MVT::i1, 0, 
/*66289*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 2, 3, 4, 6, 7, 8, 9, 
                    // Src: (atomic_store (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset), i64:i64:$val)<<P:Predicate_global_store_atomic>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORDX2_OFFSET ?:i64:$val, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66301*/         0, /*End of Scope*/
/*66302*/       /*Scope*/ 21, /*->66324*/
/*66303*/         OPC_CheckPredicate, 28, // Predicate_atomic_flat_store
/*66305*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*66307*/         OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*66310*/         OPC_EmitMergeInputChains1_0,
/*66311*/         OPC_EmitInteger, MVT::i1, 1, 
/*66314*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 3, 2, 4, 6, 5, 
                  // Src: (atomic_store (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_flat_store>> - Complexity = -3
                  // Dst: (FLAT_STORE_DWORDX2 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, 1:i1, ?:i1:$slc)
/*66324*/       0, /*End of Scope*/
/*66325*/     0, /*End of Scope*/
/*66326*/   /*SwitchOpcode*/ 117|128,13/*1781*/, TARGET_VAL(AMDGPUISD::TBUFFER_LOAD_FORMAT),// ->68111
/*66330*/     OPC_RecordMemRef,
/*66331*/     OPC_RecordNode, // #0 = 'SItbuffer_load' chained node
/*66332*/     OPC_RecordChild1, // #1 = $rsrc
/*66333*/     OPC_Scope, 74, /*->66409*/ // 20 children in Scope
/*66335*/       OPC_CheckChild2Integer, 0, 
/*66337*/       OPC_CheckChild3Integer, 0, 
/*66339*/       OPC_RecordChild4, // #2 = $soffset
/*66340*/       OPC_RecordChild5, // #3 = $offset
/*66341*/       OPC_MoveChild5,
/*66342*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66345*/       OPC_MoveParent,
/*66346*/       OPC_RecordChild6, // #4 = $dfmt
/*66347*/       OPC_MoveChild6,
/*66348*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66351*/       OPC_MoveParent,
/*66352*/       OPC_RecordChild7, // #5 = $nfmt
/*66353*/       OPC_MoveChild7,
/*66354*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66357*/       OPC_MoveParent,
/*66358*/       OPC_MoveChild, 8,
/*66360*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66363*/       OPC_RecordNode, // #6 = $glc
/*66364*/       OPC_MoveParent,
/*66365*/       OPC_MoveChild, 9,
/*66367*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66370*/       OPC_RecordNode, // #7 = $slc
/*66371*/       OPC_MoveParent,
/*66372*/       OPC_CheckType, MVT::i32,
/*66374*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66376*/       OPC_EmitMergeInputChains1_0,
/*66377*/       OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*66380*/       OPC_EmitNodeXForm, 3, 4, // as_i8imm
/*66383*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*66386*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66389*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66392*/       OPC_EmitInteger, MVT::i1, 0, 
/*66395*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 8/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 
                // Src: (SItbuffer_load:i32 v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                // Dst: (TBUFFER_LOAD_FORMAT_X_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*66409*/     /*Scope*/ 74, /*->66484*/
/*66410*/       OPC_RecordChild2, // #2 = $vindex
/*66411*/       OPC_CheckChild3Integer, 0, 
/*66413*/       OPC_RecordChild4, // #3 = $soffset
/*66414*/       OPC_RecordChild5, // #4 = $offset
/*66415*/       OPC_MoveChild5,
/*66416*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66419*/       OPC_MoveParent,
/*66420*/       OPC_RecordChild6, // #5 = $dfmt
/*66421*/       OPC_MoveChild6,
/*66422*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66425*/       OPC_MoveParent,
/*66426*/       OPC_RecordChild7, // #6 = $nfmt
/*66427*/       OPC_MoveChild7,
/*66428*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66431*/       OPC_MoveParent,
/*66432*/       OPC_MoveChild, 8,
/*66434*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66437*/       OPC_RecordNode, // #7 = $glc
/*66438*/       OPC_MoveParent,
/*66439*/       OPC_MoveChild, 9,
/*66441*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66444*/       OPC_RecordNode, // #8 = $slc
/*66445*/       OPC_MoveParent,
/*66446*/       OPC_CheckType, MVT::i32,
/*66448*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66450*/       OPC_EmitMergeInputChains1_0,
/*66451*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66454*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*66457*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*66460*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66463*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66466*/       OPC_EmitInteger, MVT::i1, 0, 
/*66469*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_X_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:i32 v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_X_IDXEN:i32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*66484*/     /*Scope*/ 74, /*->66559*/
/*66485*/       OPC_CheckChild2Integer, 0, 
/*66487*/       OPC_RecordChild3, // #2 = $voffset
/*66488*/       OPC_RecordChild4, // #3 = $soffset
/*66489*/       OPC_RecordChild5, // #4 = $offset
/*66490*/       OPC_MoveChild5,
/*66491*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66494*/       OPC_MoveParent,
/*66495*/       OPC_RecordChild6, // #5 = $dfmt
/*66496*/       OPC_MoveChild6,
/*66497*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66500*/       OPC_MoveParent,
/*66501*/       OPC_RecordChild7, // #6 = $nfmt
/*66502*/       OPC_MoveChild7,
/*66503*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66506*/       OPC_MoveParent,
/*66507*/       OPC_MoveChild, 8,
/*66509*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66512*/       OPC_RecordNode, // #7 = $glc
/*66513*/       OPC_MoveParent,
/*66514*/       OPC_MoveChild, 9,
/*66516*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66519*/       OPC_RecordNode, // #8 = $slc
/*66520*/       OPC_MoveParent,
/*66521*/       OPC_CheckType, MVT::i32,
/*66523*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66525*/       OPC_EmitMergeInputChains1_0,
/*66526*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66529*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*66532*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*66535*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66538*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66541*/       OPC_EmitInteger, MVT::i1, 0, 
/*66544*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:i32 v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_X_OFFEN:i32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*66559*/     /*Scope*/ 93, /*->66653*/
/*66560*/       OPC_RecordChild2, // #2 = $vindex
/*66561*/       OPC_RecordChild3, // #3 = $voffset
/*66562*/       OPC_RecordChild4, // #4 = $soffset
/*66563*/       OPC_RecordChild5, // #5 = $offset
/*66564*/       OPC_MoveChild5,
/*66565*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66568*/       OPC_MoveParent,
/*66569*/       OPC_RecordChild6, // #6 = $dfmt
/*66570*/       OPC_MoveChild6,
/*66571*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66574*/       OPC_MoveParent,
/*66575*/       OPC_RecordChild7, // #7 = $nfmt
/*66576*/       OPC_MoveChild7,
/*66577*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66580*/       OPC_MoveParent,
/*66581*/       OPC_MoveChild, 8,
/*66583*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66586*/       OPC_RecordNode, // #8 = $glc
/*66587*/       OPC_MoveParent,
/*66588*/       OPC_MoveChild, 9,
/*66590*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66593*/       OPC_RecordNode, // #9 = $slc
/*66594*/       OPC_MoveParent,
/*66595*/       OPC_CheckType, MVT::i32,
/*66597*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66599*/       OPC_EmitMergeInputChains1_0,
/*66600*/       OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*66603*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*66606*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*66609*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::i64, 5/*#Ops*/, 10, 2, 11, 3, 12,  // Results = #13
/*66620*/       OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*66623*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*66626*/       OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*66629*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66632*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*66635*/       OPC_EmitInteger, MVT::i1, 0, 
/*66638*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_X_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 9/*#Ops*/, 13, 1, 4, 14, 15, 16, 17, 18, 19, 
                // Src: (SItbuffer_load:i32 v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                // Dst: (TBUFFER_LOAD_FORMAT_X_BOTHEN:i32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*66653*/     /*Scope*/ 74, /*->66728*/
/*66654*/       OPC_CheckChild2Integer, 0, 
/*66656*/       OPC_CheckChild3Integer, 0, 
/*66658*/       OPC_RecordChild4, // #2 = $soffset
/*66659*/       OPC_RecordChild5, // #3 = $offset
/*66660*/       OPC_MoveChild5,
/*66661*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66664*/       OPC_MoveParent,
/*66665*/       OPC_RecordChild6, // #4 = $dfmt
/*66666*/       OPC_MoveChild6,
/*66667*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66670*/       OPC_MoveParent,
/*66671*/       OPC_RecordChild7, // #5 = $nfmt
/*66672*/       OPC_MoveChild7,
/*66673*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66676*/       OPC_MoveParent,
/*66677*/       OPC_MoveChild, 8,
/*66679*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66682*/       OPC_RecordNode, // #6 = $glc
/*66683*/       OPC_MoveParent,
/*66684*/       OPC_MoveChild, 9,
/*66686*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66689*/       OPC_RecordNode, // #7 = $slc
/*66690*/       OPC_MoveParent,
/*66691*/       OPC_CheckType, MVT::f32,
/*66693*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66695*/       OPC_EmitMergeInputChains1_0,
/*66696*/       OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*66699*/       OPC_EmitNodeXForm, 3, 4, // as_i8imm
/*66702*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*66705*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*66708*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66711*/       OPC_EmitInteger, MVT::i1, 0, 
/*66714*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::f32, 8/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 
                // Src: (SItbuffer_load:f32 v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                // Dst: (TBUFFER_LOAD_FORMAT_X_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*66728*/     /*Scope*/ 74, /*->66803*/
/*66729*/       OPC_RecordChild2, // #2 = $vindex
/*66730*/       OPC_CheckChild3Integer, 0, 
/*66732*/       OPC_RecordChild4, // #3 = $soffset
/*66733*/       OPC_RecordChild5, // #4 = $offset
/*66734*/       OPC_MoveChild5,
/*66735*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66738*/       OPC_MoveParent,
/*66739*/       OPC_RecordChild6, // #5 = $dfmt
/*66740*/       OPC_MoveChild6,
/*66741*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66744*/       OPC_MoveParent,
/*66745*/       OPC_RecordChild7, // #6 = $nfmt
/*66746*/       OPC_MoveChild7,
/*66747*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66750*/       OPC_MoveParent,
/*66751*/       OPC_MoveChild, 8,
/*66753*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66756*/       OPC_RecordNode, // #7 = $glc
/*66757*/       OPC_MoveParent,
/*66758*/       OPC_MoveChild, 9,
/*66760*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66763*/       OPC_RecordNode, // #8 = $slc
/*66764*/       OPC_MoveParent,
/*66765*/       OPC_CheckType, MVT::f32,
/*66767*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66769*/       OPC_EmitMergeInputChains1_0,
/*66770*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66773*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*66776*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*66779*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66782*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66785*/       OPC_EmitInteger, MVT::i1, 0, 
/*66788*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_X_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::f32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_X_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*66803*/     /*Scope*/ 74, /*->66878*/
/*66804*/       OPC_CheckChild2Integer, 0, 
/*66806*/       OPC_RecordChild3, // #2 = $voffset
/*66807*/       OPC_RecordChild4, // #3 = $soffset
/*66808*/       OPC_RecordChild5, // #4 = $offset
/*66809*/       OPC_MoveChild5,
/*66810*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66813*/       OPC_MoveParent,
/*66814*/       OPC_RecordChild6, // #5 = $dfmt
/*66815*/       OPC_MoveChild6,
/*66816*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66819*/       OPC_MoveParent,
/*66820*/       OPC_RecordChild7, // #6 = $nfmt
/*66821*/       OPC_MoveChild7,
/*66822*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66825*/       OPC_MoveParent,
/*66826*/       OPC_MoveChild, 8,
/*66828*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66831*/       OPC_RecordNode, // #7 = $glc
/*66832*/       OPC_MoveParent,
/*66833*/       OPC_MoveChild, 9,
/*66835*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66838*/       OPC_RecordNode, // #8 = $slc
/*66839*/       OPC_MoveParent,
/*66840*/       OPC_CheckType, MVT::f32,
/*66842*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66844*/       OPC_EmitMergeInputChains1_0,
/*66845*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66848*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*66851*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*66854*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*66857*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66860*/       OPC_EmitInteger, MVT::i1, 0, 
/*66863*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::f32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:f32 v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_X_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*66878*/     /*Scope*/ 93, /*->66972*/
/*66879*/       OPC_RecordChild2, // #2 = $vindex
/*66880*/       OPC_RecordChild3, // #3 = $voffset
/*66881*/       OPC_RecordChild4, // #4 = $soffset
/*66882*/       OPC_RecordChild5, // #5 = $offset
/*66883*/       OPC_MoveChild5,
/*66884*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66887*/       OPC_MoveParent,
/*66888*/       OPC_RecordChild6, // #6 = $dfmt
/*66889*/       OPC_MoveChild6,
/*66890*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66893*/       OPC_MoveParent,
/*66894*/       OPC_RecordChild7, // #7 = $nfmt
/*66895*/       OPC_MoveChild7,
/*66896*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66899*/       OPC_MoveParent,
/*66900*/       OPC_MoveChild, 8,
/*66902*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66905*/       OPC_RecordNode, // #8 = $glc
/*66906*/       OPC_MoveParent,
/*66907*/       OPC_MoveChild, 9,
/*66909*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66912*/       OPC_RecordNode, // #9 = $slc
/*66913*/       OPC_MoveParent,
/*66914*/       OPC_CheckType, MVT::f32,
/*66916*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66918*/       OPC_EmitMergeInputChains1_0,
/*66919*/       OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*66922*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*66925*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*66928*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::i64, 5/*#Ops*/, 10, 2, 11, 3, 12,  // Results = #13
/*66939*/       OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*66942*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*66945*/       OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*66948*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*66951*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*66954*/       OPC_EmitInteger, MVT::i1, 0, 
/*66957*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_X_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::f32, 9/*#Ops*/, 13, 1, 4, 14, 15, 16, 17, 18, 19, 
                // Src: (SItbuffer_load:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                // Dst: (TBUFFER_LOAD_FORMAT_X_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*66972*/     /*Scope*/ 113, /*->67086*/
/*66973*/       OPC_CheckChild2Integer, 0, 
/*66975*/       OPC_CheckChild3Integer, 0, 
/*66977*/       OPC_RecordChild4, // #2 = $soffset
/*66978*/       OPC_RecordChild5, // #3 = $offset
/*66979*/       OPC_MoveChild5,
/*66980*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66983*/       OPC_MoveParent,
/*66984*/       OPC_RecordChild6, // #4 = $dfmt
/*66985*/       OPC_MoveChild6,
/*66986*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66989*/       OPC_MoveParent,
/*66990*/       OPC_RecordChild7, // #5 = $nfmt
/*66991*/       OPC_MoveChild7,
/*66992*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66995*/       OPC_MoveParent,
/*66996*/       OPC_MoveChild, 8,
/*66998*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67001*/       OPC_RecordNode, // #6 = $glc
/*67002*/       OPC_MoveParent,
/*67003*/       OPC_MoveChild, 9,
/*67005*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67008*/       OPC_RecordNode, // #7 = $slc
/*67009*/       OPC_MoveParent,
/*67010*/       OPC_SwitchType /*2 cases */, 35, MVT::v2i32,// ->67048
/*67013*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67015*/         OPC_EmitMergeInputChains1_0,
/*67016*/         OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*67019*/         OPC_EmitNodeXForm, 3, 4, // as_i8imm
/*67022*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67025*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*67028*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67031*/         OPC_EmitInteger, MVT::i1, 0, 
/*67034*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 8/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 
                  // Src: (SItbuffer_load:v2i32 v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_LOAD_FORMAT_XY_OFFSET:v2i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67048*/       /*SwitchType*/ 35, MVT::v4i32,// ->67085
/*67050*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67052*/         OPC_EmitMergeInputChains1_0,
/*67053*/         OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*67056*/         OPC_EmitNodeXForm, 3, 4, // as_i8imm
/*67059*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67062*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*67065*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67068*/         OPC_EmitInteger, MVT::i1, 0, 
/*67071*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 8/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 
                  // Src: (SItbuffer_load:v4i32 v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_LOAD_FORMAT_XYZW_OFFSET:v4i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67085*/       0, // EndSwitchType
/*67086*/     /*Scope*/ 74, /*->67161*/
/*67087*/       OPC_RecordChild2, // #2 = $vindex
/*67088*/       OPC_CheckChild3Integer, 0, 
/*67090*/       OPC_RecordChild4, // #3 = $soffset
/*67091*/       OPC_RecordChild5, // #4 = $offset
/*67092*/       OPC_MoveChild5,
/*67093*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67096*/       OPC_MoveParent,
/*67097*/       OPC_RecordChild6, // #5 = $dfmt
/*67098*/       OPC_MoveChild6,
/*67099*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67102*/       OPC_MoveParent,
/*67103*/       OPC_RecordChild7, // #6 = $nfmt
/*67104*/       OPC_MoveChild7,
/*67105*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67108*/       OPC_MoveParent,
/*67109*/       OPC_MoveChild, 8,
/*67111*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67114*/       OPC_RecordNode, // #7 = $glc
/*67115*/       OPC_MoveParent,
/*67116*/       OPC_MoveChild, 9,
/*67118*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67121*/       OPC_RecordNode, // #8 = $slc
/*67122*/       OPC_MoveParent,
/*67123*/       OPC_CheckType, MVT::v2i32,
/*67125*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67127*/       OPC_EmitMergeInputChains1_0,
/*67128*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67131*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67134*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67137*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67140*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67143*/       OPC_EmitInteger, MVT::i1, 0, 
/*67146*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XY_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::v2i32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:v2i32 v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_XY_IDXEN:v2i32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67161*/     /*Scope*/ 74, /*->67236*/
/*67162*/       OPC_CheckChild2Integer, 0, 
/*67164*/       OPC_RecordChild3, // #2 = $voffset
/*67165*/       OPC_RecordChild4, // #3 = $soffset
/*67166*/       OPC_RecordChild5, // #4 = $offset
/*67167*/       OPC_MoveChild5,
/*67168*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67171*/       OPC_MoveParent,
/*67172*/       OPC_RecordChild6, // #5 = $dfmt
/*67173*/       OPC_MoveChild6,
/*67174*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67177*/       OPC_MoveParent,
/*67178*/       OPC_RecordChild7, // #6 = $nfmt
/*67179*/       OPC_MoveChild7,
/*67180*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67183*/       OPC_MoveParent,
/*67184*/       OPC_MoveChild, 8,
/*67186*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67189*/       OPC_RecordNode, // #7 = $glc
/*67190*/       OPC_MoveParent,
/*67191*/       OPC_MoveChild, 9,
/*67193*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67196*/       OPC_RecordNode, // #8 = $slc
/*67197*/       OPC_MoveParent,
/*67198*/       OPC_CheckType, MVT::v2i32,
/*67200*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67202*/       OPC_EmitMergeInputChains1_0,
/*67203*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67206*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67209*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67212*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67215*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67218*/       OPC_EmitInteger, MVT::i1, 0, 
/*67221*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::v2i32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:v2i32 v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_XY_OFFEN:v2i32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67236*/     /*Scope*/ 74, /*->67311*/
/*67237*/       OPC_RecordChild2, // #2 = $vindex
/*67238*/       OPC_CheckChild3Integer, 0, 
/*67240*/       OPC_RecordChild4, // #3 = $soffset
/*67241*/       OPC_RecordChild5, // #4 = $offset
/*67242*/       OPC_MoveChild5,
/*67243*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67246*/       OPC_MoveParent,
/*67247*/       OPC_RecordChild6, // #5 = $dfmt
/*67248*/       OPC_MoveChild6,
/*67249*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67252*/       OPC_MoveParent,
/*67253*/       OPC_RecordChild7, // #6 = $nfmt
/*67254*/       OPC_MoveChild7,
/*67255*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67258*/       OPC_MoveParent,
/*67259*/       OPC_MoveChild, 8,
/*67261*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67264*/       OPC_RecordNode, // #7 = $glc
/*67265*/       OPC_MoveParent,
/*67266*/       OPC_MoveChild, 9,
/*67268*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67271*/       OPC_RecordNode, // #8 = $slc
/*67272*/       OPC_MoveParent,
/*67273*/       OPC_CheckType, MVT::v4i32,
/*67275*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67277*/       OPC_EmitMergeInputChains1_0,
/*67278*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67281*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67284*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67287*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67290*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67293*/       OPC_EmitInteger, MVT::i1, 0, 
/*67296*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::v4i32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:v4i32 v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_XYZW_IDXEN:v4i32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67311*/     /*Scope*/ 74, /*->67386*/
/*67312*/       OPC_CheckChild2Integer, 0, 
/*67314*/       OPC_RecordChild3, // #2 = $voffset
/*67315*/       OPC_RecordChild4, // #3 = $soffset
/*67316*/       OPC_RecordChild5, // #4 = $offset
/*67317*/       OPC_MoveChild5,
/*67318*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67321*/       OPC_MoveParent,
/*67322*/       OPC_RecordChild6, // #5 = $dfmt
/*67323*/       OPC_MoveChild6,
/*67324*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67327*/       OPC_MoveParent,
/*67328*/       OPC_RecordChild7, // #6 = $nfmt
/*67329*/       OPC_MoveChild7,
/*67330*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67333*/       OPC_MoveParent,
/*67334*/       OPC_MoveChild, 8,
/*67336*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67339*/       OPC_RecordNode, // #7 = $glc
/*67340*/       OPC_MoveParent,
/*67341*/       OPC_MoveChild, 9,
/*67343*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67346*/       OPC_RecordNode, // #8 = $slc
/*67347*/       OPC_MoveParent,
/*67348*/       OPC_CheckType, MVT::v4i32,
/*67350*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67352*/       OPC_EmitMergeInputChains1_0,
/*67353*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67356*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67359*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67362*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67365*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67368*/       OPC_EmitInteger, MVT::i1, 0, 
/*67371*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::v4i32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:v4i32 v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_XYZW_OFFEN:v4i32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67386*/     /*Scope*/ 25|128,1/*153*/, /*->67541*/
/*67388*/       OPC_RecordChild2, // #2 = $vindex
/*67389*/       OPC_RecordChild3, // #3 = $voffset
/*67390*/       OPC_RecordChild4, // #4 = $soffset
/*67391*/       OPC_RecordChild5, // #5 = $offset
/*67392*/       OPC_MoveChild5,
/*67393*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67396*/       OPC_MoveParent,
/*67397*/       OPC_RecordChild6, // #6 = $dfmt
/*67398*/       OPC_MoveChild6,
/*67399*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67402*/       OPC_MoveParent,
/*67403*/       OPC_RecordChild7, // #7 = $nfmt
/*67404*/       OPC_MoveChild7,
/*67405*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67408*/       OPC_MoveParent,
/*67409*/       OPC_MoveChild, 8,
/*67411*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67414*/       OPC_RecordNode, // #8 = $glc
/*67415*/       OPC_MoveParent,
/*67416*/       OPC_MoveChild, 9,
/*67418*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67421*/       OPC_RecordNode, // #9 = $slc
/*67422*/       OPC_MoveParent,
/*67423*/       OPC_SwitchType /*2 cases */, 56, MVT::v2i32,// ->67482
/*67426*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67428*/         OPC_EmitMergeInputChains1_0,
/*67429*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*67432*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67435*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67438*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 10, 2, 11, 3, 12,  // Results = #13
/*67449*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*67452*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67455*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*67458*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67461*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*67464*/         OPC_EmitInteger, MVT::i1, 0, 
/*67467*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XY_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 9/*#Ops*/, 13, 1, 4, 14, 15, 16, 17, 18, 19, 
                  // Src: (SItbuffer_load:v2i32 v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_LOAD_FORMAT_XY_BOTHEN:v2i32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67482*/       /*SwitchType*/ 56, MVT::v4i32,// ->67540
/*67484*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67486*/         OPC_EmitMergeInputChains1_0,
/*67487*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*67490*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67493*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67496*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 10, 2, 11, 3, 12,  // Results = #13
/*67507*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*67510*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67513*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*67516*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67519*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*67522*/         OPC_EmitInteger, MVT::i1, 0, 
/*67525*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 9/*#Ops*/, 13, 1, 4, 14, 15, 16, 17, 18, 19, 
                  // Src: (SItbuffer_load:v4i32 v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_LOAD_FORMAT_XYZW_BOTHEN:v4i32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67540*/       0, // EndSwitchType
/*67541*/     /*Scope*/ 113, /*->67655*/
/*67542*/       OPC_CheckChild2Integer, 0, 
/*67544*/       OPC_CheckChild3Integer, 0, 
/*67546*/       OPC_RecordChild4, // #2 = $soffset
/*67547*/       OPC_RecordChild5, // #3 = $offset
/*67548*/       OPC_MoveChild5,
/*67549*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67552*/       OPC_MoveParent,
/*67553*/       OPC_RecordChild6, // #4 = $dfmt
/*67554*/       OPC_MoveChild6,
/*67555*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67558*/       OPC_MoveParent,
/*67559*/       OPC_RecordChild7, // #5 = $nfmt
/*67560*/       OPC_MoveChild7,
/*67561*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67564*/       OPC_MoveParent,
/*67565*/       OPC_MoveChild, 8,
/*67567*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67570*/       OPC_RecordNode, // #6 = $glc
/*67571*/       OPC_MoveParent,
/*67572*/       OPC_MoveChild, 9,
/*67574*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67577*/       OPC_RecordNode, // #7 = $slc
/*67578*/       OPC_MoveParent,
/*67579*/       OPC_SwitchType /*2 cases */, 35, MVT::v2f32,// ->67617
/*67582*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67584*/         OPC_EmitMergeInputChains1_0,
/*67585*/         OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*67588*/         OPC_EmitNodeXForm, 3, 4, // as_i8imm
/*67591*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67594*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*67597*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67600*/         OPC_EmitInteger, MVT::i1, 0, 
/*67603*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2f32, 8/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 
                  // Src: (SItbuffer_load:v2f32 v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_LOAD_FORMAT_XY_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67617*/       /*SwitchType*/ 35, MVT::v4f32,// ->67654
/*67619*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67621*/         OPC_EmitMergeInputChains1_0,
/*67622*/         OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*67625*/         OPC_EmitNodeXForm, 3, 4, // as_i8imm
/*67628*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67631*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*67634*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67637*/         OPC_EmitInteger, MVT::i1, 0, 
/*67640*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4f32, 8/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 
                  // Src: (SItbuffer_load:v4f32 v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_LOAD_FORMAT_XYZW_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67654*/       0, // EndSwitchType
/*67655*/     /*Scope*/ 74, /*->67730*/
/*67656*/       OPC_RecordChild2, // #2 = $vindex
/*67657*/       OPC_CheckChild3Integer, 0, 
/*67659*/       OPC_RecordChild4, // #3 = $soffset
/*67660*/       OPC_RecordChild5, // #4 = $offset
/*67661*/       OPC_MoveChild5,
/*67662*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67665*/       OPC_MoveParent,
/*67666*/       OPC_RecordChild6, // #5 = $dfmt
/*67667*/       OPC_MoveChild6,
/*67668*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67671*/       OPC_MoveParent,
/*67672*/       OPC_RecordChild7, // #6 = $nfmt
/*67673*/       OPC_MoveChild7,
/*67674*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67677*/       OPC_MoveParent,
/*67678*/       OPC_MoveChild, 8,
/*67680*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67683*/       OPC_RecordNode, // #7 = $glc
/*67684*/       OPC_MoveParent,
/*67685*/       OPC_MoveChild, 9,
/*67687*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67690*/       OPC_RecordNode, // #8 = $slc
/*67691*/       OPC_MoveParent,
/*67692*/       OPC_CheckType, MVT::v2f32,
/*67694*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67696*/       OPC_EmitMergeInputChains1_0,
/*67697*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67700*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67703*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67706*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67709*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67712*/       OPC_EmitInteger, MVT::i1, 0, 
/*67715*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XY_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::v2f32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_XY_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67730*/     /*Scope*/ 74, /*->67805*/
/*67731*/       OPC_CheckChild2Integer, 0, 
/*67733*/       OPC_RecordChild3, // #2 = $voffset
/*67734*/       OPC_RecordChild4, // #3 = $soffset
/*67735*/       OPC_RecordChild5, // #4 = $offset
/*67736*/       OPC_MoveChild5,
/*67737*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67740*/       OPC_MoveParent,
/*67741*/       OPC_RecordChild6, // #5 = $dfmt
/*67742*/       OPC_MoveChild6,
/*67743*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67746*/       OPC_MoveParent,
/*67747*/       OPC_RecordChild7, // #6 = $nfmt
/*67748*/       OPC_MoveChild7,
/*67749*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67752*/       OPC_MoveParent,
/*67753*/       OPC_MoveChild, 8,
/*67755*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67758*/       OPC_RecordNode, // #7 = $glc
/*67759*/       OPC_MoveParent,
/*67760*/       OPC_MoveChild, 9,
/*67762*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67765*/       OPC_RecordNode, // #8 = $slc
/*67766*/       OPC_MoveParent,
/*67767*/       OPC_CheckType, MVT::v2f32,
/*67769*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67771*/       OPC_EmitMergeInputChains1_0,
/*67772*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67775*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67778*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67781*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67784*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67787*/       OPC_EmitInteger, MVT::i1, 0, 
/*67790*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::v2f32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:v2f32 v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_XY_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67805*/     /*Scope*/ 74, /*->67880*/
/*67806*/       OPC_RecordChild2, // #2 = $vindex
/*67807*/       OPC_CheckChild3Integer, 0, 
/*67809*/       OPC_RecordChild4, // #3 = $soffset
/*67810*/       OPC_RecordChild5, // #4 = $offset
/*67811*/       OPC_MoveChild5,
/*67812*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67815*/       OPC_MoveParent,
/*67816*/       OPC_RecordChild6, // #5 = $dfmt
/*67817*/       OPC_MoveChild6,
/*67818*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67821*/       OPC_MoveParent,
/*67822*/       OPC_RecordChild7, // #6 = $nfmt
/*67823*/       OPC_MoveChild7,
/*67824*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67827*/       OPC_MoveParent,
/*67828*/       OPC_MoveChild, 8,
/*67830*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67833*/       OPC_RecordNode, // #7 = $glc
/*67834*/       OPC_MoveParent,
/*67835*/       OPC_MoveChild, 9,
/*67837*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67840*/       OPC_RecordNode, // #8 = $slc
/*67841*/       OPC_MoveParent,
/*67842*/       OPC_CheckType, MVT::v4f32,
/*67844*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67846*/       OPC_EmitMergeInputChains1_0,
/*67847*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67850*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67853*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67856*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67859*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67862*/       OPC_EmitInteger, MVT::i1, 0, 
/*67865*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::v4f32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67880*/     /*Scope*/ 74, /*->67955*/
/*67881*/       OPC_CheckChild2Integer, 0, 
/*67883*/       OPC_RecordChild3, // #2 = $voffset
/*67884*/       OPC_RecordChild4, // #3 = $soffset
/*67885*/       OPC_RecordChild5, // #4 = $offset
/*67886*/       OPC_MoveChild5,
/*67887*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67890*/       OPC_MoveParent,
/*67891*/       OPC_RecordChild6, // #5 = $dfmt
/*67892*/       OPC_MoveChild6,
/*67893*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67896*/       OPC_MoveParent,
/*67897*/       OPC_RecordChild7, // #6 = $nfmt
/*67898*/       OPC_MoveChild7,
/*67899*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67902*/       OPC_MoveParent,
/*67903*/       OPC_MoveChild, 8,
/*67905*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67908*/       OPC_RecordNode, // #7 = $glc
/*67909*/       OPC_MoveParent,
/*67910*/       OPC_MoveChild, 9,
/*67912*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67915*/       OPC_RecordNode, // #8 = $slc
/*67916*/       OPC_MoveParent,
/*67917*/       OPC_CheckType, MVT::v4f32,
/*67919*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67921*/       OPC_EmitMergeInputChains1_0,
/*67922*/       OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67925*/       OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*67928*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*67931*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*67934*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*67937*/       OPC_EmitInteger, MVT::i1, 0, 
/*67940*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::v4f32, 9/*#Ops*/, 2, 1, 3, 9, 10, 11, 12, 13, 14, 
                // Src: (SItbuffer_load:v4f32 v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                // Dst: (TBUFFER_LOAD_FORMAT_XYZW_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*67955*/     /*Scope*/ 25|128,1/*153*/, /*->68110*/
/*67957*/       OPC_RecordChild2, // #2 = $vindex
/*67958*/       OPC_RecordChild3, // #3 = $voffset
/*67959*/       OPC_RecordChild4, // #4 = $soffset
/*67960*/       OPC_RecordChild5, // #5 = $offset
/*67961*/       OPC_MoveChild5,
/*67962*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67965*/       OPC_MoveParent,
/*67966*/       OPC_RecordChild6, // #6 = $dfmt
/*67967*/       OPC_MoveChild6,
/*67968*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67971*/       OPC_MoveParent,
/*67972*/       OPC_RecordChild7, // #7 = $nfmt
/*67973*/       OPC_MoveChild7,
/*67974*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67977*/       OPC_MoveParent,
/*67978*/       OPC_MoveChild, 8,
/*67980*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67983*/       OPC_RecordNode, // #8 = $glc
/*67984*/       OPC_MoveParent,
/*67985*/       OPC_MoveChild, 9,
/*67987*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67990*/       OPC_RecordNode, // #9 = $slc
/*67991*/       OPC_MoveParent,
/*67992*/       OPC_SwitchType /*2 cases */, 56, MVT::v2f32,// ->68051
/*67995*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67997*/         OPC_EmitMergeInputChains1_0,
/*67998*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*68001*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68004*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68007*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 10, 2, 11, 3, 12,  // Results = #13
/*68018*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*68021*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68024*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*68027*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68030*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*68033*/         OPC_EmitInteger, MVT::i1, 0, 
/*68036*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XY_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2f32, 9/*#Ops*/, 13, 1, 4, 14, 15, 16, 17, 18, 19, 
                  // Src: (SItbuffer_load:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_LOAD_FORMAT_XY_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68051*/       /*SwitchType*/ 56, MVT::v4f32,// ->68109
/*68053*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68055*/         OPC_EmitMergeInputChains1_0,
/*68056*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*68059*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68062*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68065*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 10, 2, 11, 3, 12,  // Results = #13
/*68076*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*68079*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68082*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*68085*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68088*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*68091*/         OPC_EmitInteger, MVT::i1, 0, 
/*68094*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4f32, 9/*#Ops*/, 13, 1, 4, 14, 15, 16, 17, 18, 19, 
                  // Src: (SItbuffer_load:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_LOAD_FORMAT_XYZW_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68109*/       0, // EndSwitchType
/*68110*/     0, /*End of Scope*/
/*68111*/   /*SwitchOpcode*/ 17|128,15/*1937*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->70052
/*68115*/     OPC_RecordMemRef,
/*68116*/     OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*68117*/     OPC_RecordChild1, // #1 = $vdata
/*68118*/     OPC_Scope, 64|128,2/*320*/, /*->68441*/ // 6 children in Scope
/*68121*/       OPC_CheckChild1Type, MVT::i32,
/*68123*/       OPC_RecordChild2, // #2 = $rsrc
/*68124*/       OPC_Scope, 73, /*->68199*/ // 4 children in Scope
/*68126*/         OPC_CheckChild3Integer, 0, 
/*68128*/         OPC_CheckChild4Integer, 0, 
/*68130*/         OPC_RecordChild5, // #3 = $soffset
/*68131*/         OPC_RecordChild6, // #4 = $offset
/*68132*/         OPC_MoveChild6,
/*68133*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68136*/         OPC_MoveParent,
/*68137*/         OPC_RecordChild7, // #5 = $dfmt
/*68138*/         OPC_MoveChild7,
/*68139*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68142*/         OPC_MoveParent,
/*68143*/         OPC_MoveChild, 8,
/*68145*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68148*/         OPC_RecordNode, // #6 = $nfmt
/*68149*/         OPC_MoveParent,
/*68150*/         OPC_MoveChild, 9,
/*68152*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68155*/         OPC_RecordNode, // #7 = $glc
/*68156*/         OPC_MoveParent,
/*68157*/         OPC_MoveChild, 10,
/*68159*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68162*/         OPC_RecordNode, // #8 = $slc
/*68163*/         OPC_MoveParent,
/*68164*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68166*/         OPC_EmitMergeInputChains1_0,
/*68167*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68170*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*68173*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68176*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*68179*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68182*/         OPC_EmitInteger, MVT::i1, 0, 
/*68185*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X_OFFSET_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      9/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 
                  // Src: (SItbuffer_store i32:i32:$vdata, v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_STORE_FORMAT_X_OFFSET_exact ?:i32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68199*/       /*Scope*/ 73, /*->68273*/
/*68200*/         OPC_RecordChild3, // #3 = $vindex
/*68201*/         OPC_CheckChild4Integer, 0, 
/*68203*/         OPC_RecordChild5, // #4 = $soffset
/*68204*/         OPC_RecordChild6, // #5 = $offset
/*68205*/         OPC_MoveChild6,
/*68206*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68209*/         OPC_MoveParent,
/*68210*/         OPC_RecordChild7, // #6 = $dfmt
/*68211*/         OPC_MoveChild7,
/*68212*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68215*/         OPC_MoveParent,
/*68216*/         OPC_MoveChild, 8,
/*68218*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68221*/         OPC_RecordNode, // #7 = $nfmt
/*68222*/         OPC_MoveParent,
/*68223*/         OPC_MoveChild, 9,
/*68225*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68228*/         OPC_RecordNode, // #8 = $glc
/*68229*/         OPC_MoveParent,
/*68230*/         OPC_MoveChild, 10,
/*68232*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68235*/         OPC_RecordNode, // #9 = $slc
/*68236*/         OPC_MoveParent,
/*68237*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68239*/         OPC_EmitMergeInputChains1_0,
/*68240*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*68243*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68246*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*68249*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68252*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*68255*/         OPC_EmitInteger, MVT::i1, 0, 
/*68258*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X_IDXEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store i32:i32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_X_IDXEN_exact ?:i32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68273*/       /*Scope*/ 73, /*->68347*/
/*68274*/         OPC_CheckChild3Integer, 0, 
/*68276*/         OPC_RecordChild4, // #3 = $voffset
/*68277*/         OPC_RecordChild5, // #4 = $soffset
/*68278*/         OPC_RecordChild6, // #5 = $offset
/*68279*/         OPC_MoveChild6,
/*68280*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68283*/         OPC_MoveParent,
/*68284*/         OPC_RecordChild7, // #6 = $dfmt
/*68285*/         OPC_MoveChild7,
/*68286*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68289*/         OPC_MoveParent,
/*68290*/         OPC_MoveChild, 8,
/*68292*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68295*/         OPC_RecordNode, // #7 = $nfmt
/*68296*/         OPC_MoveParent,
/*68297*/         OPC_MoveChild, 9,
/*68299*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68302*/         OPC_RecordNode, // #8 = $glc
/*68303*/         OPC_MoveParent,
/*68304*/         OPC_MoveChild, 10,
/*68306*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68309*/         OPC_RecordNode, // #9 = $slc
/*68310*/         OPC_MoveParent,
/*68311*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68313*/         OPC_EmitMergeInputChains1_0,
/*68314*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*68317*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68320*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*68323*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68326*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*68329*/         OPC_EmitInteger, MVT::i1, 0, 
/*68332*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X_OFFEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store i32:i32:$vdata, v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_X_OFFEN_exact ?:i32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68347*/       /*Scope*/ 92, /*->68440*/
/*68348*/         OPC_RecordChild3, // #3 = $vindex
/*68349*/         OPC_RecordChild4, // #4 = $voffset
/*68350*/         OPC_RecordChild5, // #5 = $soffset
/*68351*/         OPC_RecordChild6, // #6 = $offset
/*68352*/         OPC_MoveChild6,
/*68353*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68356*/         OPC_MoveParent,
/*68357*/         OPC_RecordChild7, // #7 = $dfmt
/*68358*/         OPC_MoveChild7,
/*68359*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68362*/         OPC_MoveParent,
/*68363*/         OPC_MoveChild, 8,
/*68365*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68368*/         OPC_RecordNode, // #8 = $nfmt
/*68369*/         OPC_MoveParent,
/*68370*/         OPC_MoveChild, 9,
/*68372*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68375*/         OPC_RecordNode, // #9 = $glc
/*68376*/         OPC_MoveParent,
/*68377*/         OPC_MoveChild, 10,
/*68379*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68382*/         OPC_RecordNode, // #10 = $slc
/*68383*/         OPC_MoveParent,
/*68384*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68386*/         OPC_EmitMergeInputChains1_0,
/*68387*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*68390*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68393*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68396*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 11, 3, 12, 4, 13,  // Results = #14
/*68407*/         OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*68410*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*68413*/         OPC_EmitNodeXForm, 3, 8, // as_i8imm
/*68416*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*68419*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*68422*/         OPC_EmitInteger, MVT::i1, 0, 
/*68425*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X_BOTHEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 14, 2, 5, 15, 16, 17, 18, 19, 20, 
                  // Src: (SItbuffer_store i32:i32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_STORE_FORMAT_X_BOTHEN_exact ?:i32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68440*/       0, /*End of Scope*/
/*68441*/     /*Scope*/ 64|128,2/*320*/, /*->68763*/
/*68443*/       OPC_CheckChild1Type, MVT::v2i32,
/*68445*/       OPC_RecordChild2, // #2 = $rsrc
/*68446*/       OPC_Scope, 73, /*->68521*/ // 4 children in Scope
/*68448*/         OPC_CheckChild3Integer, 0, 
/*68450*/         OPC_CheckChild4Integer, 0, 
/*68452*/         OPC_RecordChild5, // #3 = $soffset
/*68453*/         OPC_RecordChild6, // #4 = $offset
/*68454*/         OPC_MoveChild6,
/*68455*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68458*/         OPC_MoveParent,
/*68459*/         OPC_RecordChild7, // #5 = $dfmt
/*68460*/         OPC_MoveChild7,
/*68461*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68464*/         OPC_MoveParent,
/*68465*/         OPC_MoveChild, 8,
/*68467*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68470*/         OPC_RecordNode, // #6 = $nfmt
/*68471*/         OPC_MoveParent,
/*68472*/         OPC_MoveChild, 9,
/*68474*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68477*/         OPC_RecordNode, // #7 = $glc
/*68478*/         OPC_MoveParent,
/*68479*/         OPC_MoveChild, 10,
/*68481*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68484*/         OPC_RecordNode, // #8 = $slc
/*68485*/         OPC_MoveParent,
/*68486*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68488*/         OPC_EmitMergeInputChains1_0,
/*68489*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68492*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*68495*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68498*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*68501*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68504*/         OPC_EmitInteger, MVT::i1, 0, 
/*68507*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFSET_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      9/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 
                  // Src: (SItbuffer_store v2i32:v2i32:$vdata, v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_STORE_FORMAT_XY_OFFSET_exact ?:v2i32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68521*/       /*Scope*/ 73, /*->68595*/
/*68522*/         OPC_RecordChild3, // #3 = $vindex
/*68523*/         OPC_CheckChild4Integer, 0, 
/*68525*/         OPC_RecordChild5, // #4 = $soffset
/*68526*/         OPC_RecordChild6, // #5 = $offset
/*68527*/         OPC_MoveChild6,
/*68528*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68531*/         OPC_MoveParent,
/*68532*/         OPC_RecordChild7, // #6 = $dfmt
/*68533*/         OPC_MoveChild7,
/*68534*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68537*/         OPC_MoveParent,
/*68538*/         OPC_MoveChild, 8,
/*68540*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68543*/         OPC_RecordNode, // #7 = $nfmt
/*68544*/         OPC_MoveParent,
/*68545*/         OPC_MoveChild, 9,
/*68547*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68550*/         OPC_RecordNode, // #8 = $glc
/*68551*/         OPC_MoveParent,
/*68552*/         OPC_MoveChild, 10,
/*68554*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68557*/         OPC_RecordNode, // #9 = $slc
/*68558*/         OPC_MoveParent,
/*68559*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68561*/         OPC_EmitMergeInputChains1_0,
/*68562*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*68565*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68568*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*68571*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68574*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*68577*/         OPC_EmitInteger, MVT::i1, 0, 
/*68580*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY_IDXEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store v2i32:v2i32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XY_IDXEN_exact ?:v2i32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68595*/       /*Scope*/ 73, /*->68669*/
/*68596*/         OPC_CheckChild3Integer, 0, 
/*68598*/         OPC_RecordChild4, // #3 = $voffset
/*68599*/         OPC_RecordChild5, // #4 = $soffset
/*68600*/         OPC_RecordChild6, // #5 = $offset
/*68601*/         OPC_MoveChild6,
/*68602*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68605*/         OPC_MoveParent,
/*68606*/         OPC_RecordChild7, // #6 = $dfmt
/*68607*/         OPC_MoveChild7,
/*68608*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68611*/         OPC_MoveParent,
/*68612*/         OPC_MoveChild, 8,
/*68614*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68617*/         OPC_RecordNode, // #7 = $nfmt
/*68618*/         OPC_MoveParent,
/*68619*/         OPC_MoveChild, 9,
/*68621*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68624*/         OPC_RecordNode, // #8 = $glc
/*68625*/         OPC_MoveParent,
/*68626*/         OPC_MoveChild, 10,
/*68628*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68631*/         OPC_RecordNode, // #9 = $slc
/*68632*/         OPC_MoveParent,
/*68633*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68635*/         OPC_EmitMergeInputChains1_0,
/*68636*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*68639*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68642*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*68645*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68648*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*68651*/         OPC_EmitInteger, MVT::i1, 0, 
/*68654*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store v2i32:v2i32:$vdata, v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XY_OFFEN_exact ?:v2i32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68669*/       /*Scope*/ 92, /*->68762*/
/*68670*/         OPC_RecordChild3, // #3 = $vindex
/*68671*/         OPC_RecordChild4, // #4 = $voffset
/*68672*/         OPC_RecordChild5, // #5 = $soffset
/*68673*/         OPC_RecordChild6, // #6 = $offset
/*68674*/         OPC_MoveChild6,
/*68675*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68678*/         OPC_MoveParent,
/*68679*/         OPC_RecordChild7, // #7 = $dfmt
/*68680*/         OPC_MoveChild7,
/*68681*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68684*/         OPC_MoveParent,
/*68685*/         OPC_MoveChild, 8,
/*68687*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68690*/         OPC_RecordNode, // #8 = $nfmt
/*68691*/         OPC_MoveParent,
/*68692*/         OPC_MoveChild, 9,
/*68694*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68697*/         OPC_RecordNode, // #9 = $glc
/*68698*/         OPC_MoveParent,
/*68699*/         OPC_MoveChild, 10,
/*68701*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68704*/         OPC_RecordNode, // #10 = $slc
/*68705*/         OPC_MoveParent,
/*68706*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68708*/         OPC_EmitMergeInputChains1_0,
/*68709*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*68712*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68715*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68718*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 11, 3, 12, 4, 13,  // Results = #14
/*68729*/         OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*68732*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*68735*/         OPC_EmitNodeXForm, 3, 8, // as_i8imm
/*68738*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*68741*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*68744*/         OPC_EmitInteger, MVT::i1, 0, 
/*68747*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY_BOTHEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 14, 2, 5, 15, 16, 17, 18, 19, 20, 
                  // Src: (SItbuffer_store v2i32:v2i32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_STORE_FORMAT_XY_BOTHEN_exact ?:v2i32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68762*/       0, /*End of Scope*/
/*68763*/     /*Scope*/ 64|128,2/*320*/, /*->69085*/
/*68765*/       OPC_CheckChild1Type, MVT::v4i32,
/*68767*/       OPC_RecordChild2, // #2 = $rsrc
/*68768*/       OPC_Scope, 73, /*->68843*/ // 4 children in Scope
/*68770*/         OPC_CheckChild3Integer, 0, 
/*68772*/         OPC_CheckChild4Integer, 0, 
/*68774*/         OPC_RecordChild5, // #3 = $soffset
/*68775*/         OPC_RecordChild6, // #4 = $offset
/*68776*/         OPC_MoveChild6,
/*68777*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68780*/         OPC_MoveParent,
/*68781*/         OPC_RecordChild7, // #5 = $dfmt
/*68782*/         OPC_MoveChild7,
/*68783*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68786*/         OPC_MoveParent,
/*68787*/         OPC_MoveChild, 8,
/*68789*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68792*/         OPC_RecordNode, // #6 = $nfmt
/*68793*/         OPC_MoveParent,
/*68794*/         OPC_MoveChild, 9,
/*68796*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68799*/         OPC_RecordNode, // #7 = $glc
/*68800*/         OPC_MoveParent,
/*68801*/         OPC_MoveChild, 10,
/*68803*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68806*/         OPC_RecordNode, // #8 = $slc
/*68807*/         OPC_MoveParent,
/*68808*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68810*/         OPC_EmitMergeInputChains1_0,
/*68811*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68814*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*68817*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68820*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*68823*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68826*/         OPC_EmitInteger, MVT::i1, 0, 
/*68829*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFSET_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      9/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 
                  // Src: (SItbuffer_store v4i32:v4i32:$vdata, v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW_OFFSET_exact ?:v4i32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68843*/       /*Scope*/ 73, /*->68917*/
/*68844*/         OPC_RecordChild3, // #3 = $vindex
/*68845*/         OPC_CheckChild4Integer, 0, 
/*68847*/         OPC_RecordChild5, // #4 = $soffset
/*68848*/         OPC_RecordChild6, // #5 = $offset
/*68849*/         OPC_MoveChild6,
/*68850*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68853*/         OPC_MoveParent,
/*68854*/         OPC_RecordChild7, // #6 = $dfmt
/*68855*/         OPC_MoveChild7,
/*68856*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68859*/         OPC_MoveParent,
/*68860*/         OPC_MoveChild, 8,
/*68862*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68865*/         OPC_RecordNode, // #7 = $nfmt
/*68866*/         OPC_MoveParent,
/*68867*/         OPC_MoveChild, 9,
/*68869*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68872*/         OPC_RecordNode, // #8 = $glc
/*68873*/         OPC_MoveParent,
/*68874*/         OPC_MoveChild, 10,
/*68876*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68879*/         OPC_RecordNode, // #9 = $slc
/*68880*/         OPC_MoveParent,
/*68881*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68883*/         OPC_EmitMergeInputChains1_0,
/*68884*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*68887*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68890*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*68893*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68896*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*68899*/         OPC_EmitInteger, MVT::i1, 0, 
/*68902*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW_IDXEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store v4i32:v4i32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW_IDXEN_exact ?:v4i32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68917*/       /*Scope*/ 73, /*->68991*/
/*68918*/         OPC_CheckChild3Integer, 0, 
/*68920*/         OPC_RecordChild4, // #3 = $voffset
/*68921*/         OPC_RecordChild5, // #4 = $soffset
/*68922*/         OPC_RecordChild6, // #5 = $offset
/*68923*/         OPC_MoveChild6,
/*68924*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68927*/         OPC_MoveParent,
/*68928*/         OPC_RecordChild7, // #6 = $dfmt
/*68929*/         OPC_MoveChild7,
/*68930*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68933*/         OPC_MoveParent,
/*68934*/         OPC_MoveChild, 8,
/*68936*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68939*/         OPC_RecordNode, // #7 = $nfmt
/*68940*/         OPC_MoveParent,
/*68941*/         OPC_MoveChild, 9,
/*68943*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68946*/         OPC_RecordNode, // #8 = $glc
/*68947*/         OPC_MoveParent,
/*68948*/         OPC_MoveChild, 10,
/*68950*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68953*/         OPC_RecordNode, // #9 = $slc
/*68954*/         OPC_MoveParent,
/*68955*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68957*/         OPC_EmitMergeInputChains1_0,
/*68958*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*68961*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*68964*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*68967*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*68970*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*68973*/         OPC_EmitInteger, MVT::i1, 0, 
/*68976*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store v4i32:v4i32:$vdata, v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW_OFFEN_exact ?:v4i32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*68991*/       /*Scope*/ 92, /*->69084*/
/*68992*/         OPC_RecordChild3, // #3 = $vindex
/*68993*/         OPC_RecordChild4, // #4 = $voffset
/*68994*/         OPC_RecordChild5, // #5 = $soffset
/*68995*/         OPC_RecordChild6, // #6 = $offset
/*68996*/         OPC_MoveChild6,
/*68997*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69000*/         OPC_MoveParent,
/*69001*/         OPC_RecordChild7, // #7 = $dfmt
/*69002*/         OPC_MoveChild7,
/*69003*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69006*/         OPC_MoveParent,
/*69007*/         OPC_MoveChild, 8,
/*69009*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69012*/         OPC_RecordNode, // #8 = $nfmt
/*69013*/         OPC_MoveParent,
/*69014*/         OPC_MoveChild, 9,
/*69016*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69019*/         OPC_RecordNode, // #9 = $glc
/*69020*/         OPC_MoveParent,
/*69021*/         OPC_MoveChild, 10,
/*69023*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69026*/         OPC_RecordNode, // #10 = $slc
/*69027*/         OPC_MoveParent,
/*69028*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69030*/         OPC_EmitMergeInputChains1_0,
/*69031*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*69034*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*69037*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*69040*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 11, 3, 12, 4, 13,  // Results = #14
/*69051*/         OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*69054*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69057*/         OPC_EmitNodeXForm, 3, 8, // as_i8imm
/*69060*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69063*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*69066*/         OPC_EmitInteger, MVT::i1, 0, 
/*69069*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW_BOTHEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 14, 2, 5, 15, 16, 17, 18, 19, 20, 
                  // Src: (SItbuffer_store v4i32:v4i32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW_BOTHEN_exact ?:v4i32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69084*/       0, /*End of Scope*/
/*69085*/     /*Scope*/ 64|128,2/*320*/, /*->69407*/
/*69087*/       OPC_CheckChild1Type, MVT::f32,
/*69089*/       OPC_RecordChild2, // #2 = $rsrc
/*69090*/       OPC_Scope, 73, /*->69165*/ // 4 children in Scope
/*69092*/         OPC_CheckChild3Integer, 0, 
/*69094*/         OPC_CheckChild4Integer, 0, 
/*69096*/         OPC_RecordChild5, // #3 = $soffset
/*69097*/         OPC_RecordChild6, // #4 = $offset
/*69098*/         OPC_MoveChild6,
/*69099*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69102*/         OPC_MoveParent,
/*69103*/         OPC_RecordChild7, // #5 = $dfmt
/*69104*/         OPC_MoveChild7,
/*69105*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69108*/         OPC_MoveParent,
/*69109*/         OPC_MoveChild, 8,
/*69111*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69114*/         OPC_RecordNode, // #6 = $nfmt
/*69115*/         OPC_MoveParent,
/*69116*/         OPC_MoveChild, 9,
/*69118*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69121*/         OPC_RecordNode, // #7 = $glc
/*69122*/         OPC_MoveParent,
/*69123*/         OPC_MoveChild, 10,
/*69125*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69128*/         OPC_RecordNode, // #8 = $slc
/*69129*/         OPC_MoveParent,
/*69130*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69132*/         OPC_EmitMergeInputChains1_0,
/*69133*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69136*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*69139*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69142*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*69145*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69148*/         OPC_EmitInteger, MVT::i1, 0, 
/*69151*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X_OFFSET_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      9/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 
                  // Src: (SItbuffer_store f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_STORE_FORMAT_X_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69165*/       /*Scope*/ 73, /*->69239*/
/*69166*/         OPC_RecordChild3, // #3 = $vindex
/*69167*/         OPC_CheckChild4Integer, 0, 
/*69169*/         OPC_RecordChild5, // #4 = $soffset
/*69170*/         OPC_RecordChild6, // #5 = $offset
/*69171*/         OPC_MoveChild6,
/*69172*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69175*/         OPC_MoveParent,
/*69176*/         OPC_RecordChild7, // #6 = $dfmt
/*69177*/         OPC_MoveChild7,
/*69178*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69181*/         OPC_MoveParent,
/*69182*/         OPC_MoveChild, 8,
/*69184*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69187*/         OPC_RecordNode, // #7 = $nfmt
/*69188*/         OPC_MoveParent,
/*69189*/         OPC_MoveChild, 9,
/*69191*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69194*/         OPC_RecordNode, // #8 = $glc
/*69195*/         OPC_MoveParent,
/*69196*/         OPC_MoveChild, 10,
/*69198*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69201*/         OPC_RecordNode, // #9 = $slc
/*69202*/         OPC_MoveParent,
/*69203*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69205*/         OPC_EmitMergeInputChains1_0,
/*69206*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*69209*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69212*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69215*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69218*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69221*/         OPC_EmitInteger, MVT::i1, 0, 
/*69224*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X_IDXEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_X_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69239*/       /*Scope*/ 73, /*->69313*/
/*69240*/         OPC_CheckChild3Integer, 0, 
/*69242*/         OPC_RecordChild4, // #3 = $voffset
/*69243*/         OPC_RecordChild5, // #4 = $soffset
/*69244*/         OPC_RecordChild6, // #5 = $offset
/*69245*/         OPC_MoveChild6,
/*69246*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69249*/         OPC_MoveParent,
/*69250*/         OPC_RecordChild7, // #6 = $dfmt
/*69251*/         OPC_MoveChild7,
/*69252*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69255*/         OPC_MoveParent,
/*69256*/         OPC_MoveChild, 8,
/*69258*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69261*/         OPC_RecordNode, // #7 = $nfmt
/*69262*/         OPC_MoveParent,
/*69263*/         OPC_MoveChild, 9,
/*69265*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69268*/         OPC_RecordNode, // #8 = $glc
/*69269*/         OPC_MoveParent,
/*69270*/         OPC_MoveChild, 10,
/*69272*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69275*/         OPC_RecordNode, // #9 = $slc
/*69276*/         OPC_MoveParent,
/*69277*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69279*/         OPC_EmitMergeInputChains1_0,
/*69280*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*69283*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69286*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69289*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69292*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69295*/         OPC_EmitInteger, MVT::i1, 0, 
/*69298*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X_OFFEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_X_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69313*/       /*Scope*/ 92, /*->69406*/
/*69314*/         OPC_RecordChild3, // #3 = $vindex
/*69315*/         OPC_RecordChild4, // #4 = $voffset
/*69316*/         OPC_RecordChild5, // #5 = $soffset
/*69317*/         OPC_RecordChild6, // #6 = $offset
/*69318*/         OPC_MoveChild6,
/*69319*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69322*/         OPC_MoveParent,
/*69323*/         OPC_RecordChild7, // #7 = $dfmt
/*69324*/         OPC_MoveChild7,
/*69325*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69328*/         OPC_MoveParent,
/*69329*/         OPC_MoveChild, 8,
/*69331*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69334*/         OPC_RecordNode, // #8 = $nfmt
/*69335*/         OPC_MoveParent,
/*69336*/         OPC_MoveChild, 9,
/*69338*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69341*/         OPC_RecordNode, // #9 = $glc
/*69342*/         OPC_MoveParent,
/*69343*/         OPC_MoveChild, 10,
/*69345*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69348*/         OPC_RecordNode, // #10 = $slc
/*69349*/         OPC_MoveParent,
/*69350*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69352*/         OPC_EmitMergeInputChains1_0,
/*69353*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*69356*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*69359*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*69362*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 11, 3, 12, 4, 13,  // Results = #14
/*69373*/         OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*69376*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69379*/         OPC_EmitNodeXForm, 3, 8, // as_i8imm
/*69382*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69385*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*69388*/         OPC_EmitInteger, MVT::i1, 0, 
/*69391*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X_BOTHEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 14, 2, 5, 15, 16, 17, 18, 19, 20, 
                  // Src: (SItbuffer_store f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_STORE_FORMAT_X_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69406*/       0, /*End of Scope*/
/*69407*/     /*Scope*/ 64|128,2/*320*/, /*->69729*/
/*69409*/       OPC_CheckChild1Type, MVT::v2f32,
/*69411*/       OPC_RecordChild2, // #2 = $rsrc
/*69412*/       OPC_Scope, 73, /*->69487*/ // 4 children in Scope
/*69414*/         OPC_CheckChild3Integer, 0, 
/*69416*/         OPC_CheckChild4Integer, 0, 
/*69418*/         OPC_RecordChild5, // #3 = $soffset
/*69419*/         OPC_RecordChild6, // #4 = $offset
/*69420*/         OPC_MoveChild6,
/*69421*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69424*/         OPC_MoveParent,
/*69425*/         OPC_RecordChild7, // #5 = $dfmt
/*69426*/         OPC_MoveChild7,
/*69427*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69430*/         OPC_MoveParent,
/*69431*/         OPC_MoveChild, 8,
/*69433*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69436*/         OPC_RecordNode, // #6 = $nfmt
/*69437*/         OPC_MoveParent,
/*69438*/         OPC_MoveChild, 9,
/*69440*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69443*/         OPC_RecordNode, // #7 = $glc
/*69444*/         OPC_MoveParent,
/*69445*/         OPC_MoveChild, 10,
/*69447*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69450*/         OPC_RecordNode, // #8 = $slc
/*69451*/         OPC_MoveParent,
/*69452*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69454*/         OPC_EmitMergeInputChains1_0,
/*69455*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69458*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*69461*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69464*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*69467*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69470*/         OPC_EmitInteger, MVT::i1, 0, 
/*69473*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFSET_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      9/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 
                  // Src: (SItbuffer_store v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_STORE_FORMAT_XY_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69487*/       /*Scope*/ 73, /*->69561*/
/*69488*/         OPC_RecordChild3, // #3 = $vindex
/*69489*/         OPC_CheckChild4Integer, 0, 
/*69491*/         OPC_RecordChild5, // #4 = $soffset
/*69492*/         OPC_RecordChild6, // #5 = $offset
/*69493*/         OPC_MoveChild6,
/*69494*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69497*/         OPC_MoveParent,
/*69498*/         OPC_RecordChild7, // #6 = $dfmt
/*69499*/         OPC_MoveChild7,
/*69500*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69503*/         OPC_MoveParent,
/*69504*/         OPC_MoveChild, 8,
/*69506*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69509*/         OPC_RecordNode, // #7 = $nfmt
/*69510*/         OPC_MoveParent,
/*69511*/         OPC_MoveChild, 9,
/*69513*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69516*/         OPC_RecordNode, // #8 = $glc
/*69517*/         OPC_MoveParent,
/*69518*/         OPC_MoveChild, 10,
/*69520*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69523*/         OPC_RecordNode, // #9 = $slc
/*69524*/         OPC_MoveParent,
/*69525*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69527*/         OPC_EmitMergeInputChains1_0,
/*69528*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*69531*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69534*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69537*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69540*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69543*/         OPC_EmitInteger, MVT::i1, 0, 
/*69546*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY_IDXEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XY_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69561*/       /*Scope*/ 73, /*->69635*/
/*69562*/         OPC_CheckChild3Integer, 0, 
/*69564*/         OPC_RecordChild4, // #3 = $voffset
/*69565*/         OPC_RecordChild5, // #4 = $soffset
/*69566*/         OPC_RecordChild6, // #5 = $offset
/*69567*/         OPC_MoveChild6,
/*69568*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69571*/         OPC_MoveParent,
/*69572*/         OPC_RecordChild7, // #6 = $dfmt
/*69573*/         OPC_MoveChild7,
/*69574*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69577*/         OPC_MoveParent,
/*69578*/         OPC_MoveChild, 8,
/*69580*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69583*/         OPC_RecordNode, // #7 = $nfmt
/*69584*/         OPC_MoveParent,
/*69585*/         OPC_MoveChild, 9,
/*69587*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69590*/         OPC_RecordNode, // #8 = $glc
/*69591*/         OPC_MoveParent,
/*69592*/         OPC_MoveChild, 10,
/*69594*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69597*/         OPC_RecordNode, // #9 = $slc
/*69598*/         OPC_MoveParent,
/*69599*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69601*/         OPC_EmitMergeInputChains1_0,
/*69602*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*69605*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69608*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69611*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69614*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69617*/         OPC_EmitInteger, MVT::i1, 0, 
/*69620*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XY_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69635*/       /*Scope*/ 92, /*->69728*/
/*69636*/         OPC_RecordChild3, // #3 = $vindex
/*69637*/         OPC_RecordChild4, // #4 = $voffset
/*69638*/         OPC_RecordChild5, // #5 = $soffset
/*69639*/         OPC_RecordChild6, // #6 = $offset
/*69640*/         OPC_MoveChild6,
/*69641*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69644*/         OPC_MoveParent,
/*69645*/         OPC_RecordChild7, // #7 = $dfmt
/*69646*/         OPC_MoveChild7,
/*69647*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69650*/         OPC_MoveParent,
/*69651*/         OPC_MoveChild, 8,
/*69653*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69656*/         OPC_RecordNode, // #8 = $nfmt
/*69657*/         OPC_MoveParent,
/*69658*/         OPC_MoveChild, 9,
/*69660*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69663*/         OPC_RecordNode, // #9 = $glc
/*69664*/         OPC_MoveParent,
/*69665*/         OPC_MoveChild, 10,
/*69667*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69670*/         OPC_RecordNode, // #10 = $slc
/*69671*/         OPC_MoveParent,
/*69672*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69674*/         OPC_EmitMergeInputChains1_0,
/*69675*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*69678*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*69681*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*69684*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 11, 3, 12, 4, 13,  // Results = #14
/*69695*/         OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*69698*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69701*/         OPC_EmitNodeXForm, 3, 8, // as_i8imm
/*69704*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69707*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*69710*/         OPC_EmitInteger, MVT::i1, 0, 
/*69713*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY_BOTHEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 14, 2, 5, 15, 16, 17, 18, 19, 20, 
                  // Src: (SItbuffer_store v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_STORE_FORMAT_XY_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69728*/       0, /*End of Scope*/
/*69729*/     /*Scope*/ 64|128,2/*320*/, /*->70051*/
/*69731*/       OPC_CheckChild1Type, MVT::v4f32,
/*69733*/       OPC_RecordChild2, // #2 = $rsrc
/*69734*/       OPC_Scope, 73, /*->69809*/ // 4 children in Scope
/*69736*/         OPC_CheckChild3Integer, 0, 
/*69738*/         OPC_CheckChild4Integer, 0, 
/*69740*/         OPC_RecordChild5, // #3 = $soffset
/*69741*/         OPC_RecordChild6, // #4 = $offset
/*69742*/         OPC_MoveChild6,
/*69743*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69746*/         OPC_MoveParent,
/*69747*/         OPC_RecordChild7, // #5 = $dfmt
/*69748*/         OPC_MoveChild7,
/*69749*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69752*/         OPC_MoveParent,
/*69753*/         OPC_MoveChild, 8,
/*69755*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69758*/         OPC_RecordNode, // #6 = $nfmt
/*69759*/         OPC_MoveParent,
/*69760*/         OPC_MoveChild, 9,
/*69762*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69765*/         OPC_RecordNode, // #7 = $glc
/*69766*/         OPC_MoveParent,
/*69767*/         OPC_MoveChild, 10,
/*69769*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69772*/         OPC_RecordNode, // #8 = $slc
/*69773*/         OPC_MoveParent,
/*69774*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69776*/         OPC_EmitMergeInputChains1_0,
/*69777*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69780*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*69783*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69786*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*69789*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69792*/         OPC_EmitInteger, MVT::i1, 0, 
/*69795*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFSET_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      9/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 
                  // Src: (SItbuffer_store v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69809*/       /*Scope*/ 73, /*->69883*/
/*69810*/         OPC_RecordChild3, // #3 = $vindex
/*69811*/         OPC_CheckChild4Integer, 0, 
/*69813*/         OPC_RecordChild5, // #4 = $soffset
/*69814*/         OPC_RecordChild6, // #5 = $offset
/*69815*/         OPC_MoveChild6,
/*69816*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69819*/         OPC_MoveParent,
/*69820*/         OPC_RecordChild7, // #6 = $dfmt
/*69821*/         OPC_MoveChild7,
/*69822*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69825*/         OPC_MoveParent,
/*69826*/         OPC_MoveChild, 8,
/*69828*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69831*/         OPC_RecordNode, // #7 = $nfmt
/*69832*/         OPC_MoveParent,
/*69833*/         OPC_MoveChild, 9,
/*69835*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69838*/         OPC_RecordNode, // #8 = $glc
/*69839*/         OPC_MoveParent,
/*69840*/         OPC_MoveChild, 10,
/*69842*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69845*/         OPC_RecordNode, // #9 = $slc
/*69846*/         OPC_MoveParent,
/*69847*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69849*/         OPC_EmitMergeInputChains1_0,
/*69850*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*69853*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69856*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69859*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69862*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69865*/         OPC_EmitInteger, MVT::i1, 0, 
/*69868*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW_IDXEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69883*/       /*Scope*/ 73, /*->69957*/
/*69884*/         OPC_CheckChild3Integer, 0, 
/*69886*/         OPC_RecordChild4, // #3 = $voffset
/*69887*/         OPC_RecordChild5, // #4 = $soffset
/*69888*/         OPC_RecordChild6, // #5 = $offset
/*69889*/         OPC_MoveChild6,
/*69890*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69893*/         OPC_MoveParent,
/*69894*/         OPC_RecordChild7, // #6 = $dfmt
/*69895*/         OPC_MoveChild7,
/*69896*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69899*/         OPC_MoveParent,
/*69900*/         OPC_MoveChild, 8,
/*69902*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69905*/         OPC_RecordNode, // #7 = $nfmt
/*69906*/         OPC_MoveParent,
/*69907*/         OPC_MoveChild, 9,
/*69909*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69912*/         OPC_RecordNode, // #8 = $glc
/*69913*/         OPC_MoveParent,
/*69914*/         OPC_MoveChild, 10,
/*69916*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69919*/         OPC_RecordNode, // #9 = $slc
/*69920*/         OPC_MoveParent,
/*69921*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69923*/         OPC_EmitMergeInputChains1_0,
/*69924*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*69927*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*69930*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*69933*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*69936*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*69939*/         OPC_EmitInteger, MVT::i1, 0, 
/*69942*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*69957*/       /*Scope*/ 92, /*->70050*/
/*69958*/         OPC_RecordChild3, // #3 = $vindex
/*69959*/         OPC_RecordChild4, // #4 = $voffset
/*69960*/         OPC_RecordChild5, // #5 = $soffset
/*69961*/         OPC_RecordChild6, // #6 = $offset
/*69962*/         OPC_MoveChild6,
/*69963*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69966*/         OPC_MoveParent,
/*69967*/         OPC_RecordChild7, // #7 = $dfmt
/*69968*/         OPC_MoveChild7,
/*69969*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69972*/         OPC_MoveParent,
/*69973*/         OPC_MoveChild, 8,
/*69975*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69978*/         OPC_RecordNode, // #8 = $nfmt
/*69979*/         OPC_MoveParent,
/*69980*/         OPC_MoveChild, 9,
/*69982*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69985*/         OPC_RecordNode, // #9 = $glc
/*69986*/         OPC_MoveParent,
/*69987*/         OPC_MoveChild, 10,
/*69989*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69992*/         OPC_RecordNode, // #10 = $slc
/*69993*/         OPC_MoveParent,
/*69994*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69996*/         OPC_EmitMergeInputChains1_0,
/*69997*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*70000*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*70003*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*70006*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 11, 3, 12, 4, 13,  // Results = #14
/*70017*/         OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*70020*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*70023*/         OPC_EmitNodeXForm, 3, 8, // as_i8imm
/*70026*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*70029*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*70032*/         OPC_EmitInteger, MVT::i1, 0, 
/*70035*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW_BOTHEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 14, 2, 5, 15, 16, 17, 18, 19, 20, 
                  // Src: (SItbuffer_store v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70050*/       0, /*End of Scope*/
/*70051*/     0, /*End of Scope*/
/*70052*/   /*SwitchOpcode*/ 9|128,5/*649*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT_X3),// ->70705
/*70056*/     OPC_RecordMemRef,
/*70057*/     OPC_RecordNode, // #0 = 'SItbuffer_store_x3' chained node
/*70058*/     OPC_RecordChild1, // #1 = $vdata
/*70059*/     OPC_Scope, 64|128,2/*320*/, /*->70382*/ // 2 children in Scope
/*70062*/       OPC_CheckChild1Type, MVT::v4i32,
/*70064*/       OPC_RecordChild2, // #2 = $rsrc
/*70065*/       OPC_Scope, 73, /*->70140*/ // 4 children in Scope
/*70067*/         OPC_CheckChild3Integer, 0, 
/*70069*/         OPC_CheckChild4Integer, 0, 
/*70071*/         OPC_RecordChild5, // #3 = $soffset
/*70072*/         OPC_RecordChild6, // #4 = $offset
/*70073*/         OPC_MoveChild6,
/*70074*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70077*/         OPC_MoveParent,
/*70078*/         OPC_RecordChild7, // #5 = $dfmt
/*70079*/         OPC_MoveChild7,
/*70080*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70083*/         OPC_MoveParent,
/*70084*/         OPC_MoveChild, 8,
/*70086*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70089*/         OPC_RecordNode, // #6 = $nfmt
/*70090*/         OPC_MoveParent,
/*70091*/         OPC_MoveChild, 9,
/*70093*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70096*/         OPC_RecordNode, // #7 = $glc
/*70097*/         OPC_MoveParent,
/*70098*/         OPC_MoveChild, 10,
/*70100*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70103*/         OPC_RecordNode, // #8 = $slc
/*70104*/         OPC_MoveParent,
/*70105*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70107*/         OPC_EmitMergeInputChains1_0,
/*70108*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70111*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*70114*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*70117*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*70120*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*70123*/         OPC_EmitInteger, MVT::i1, 0, 
/*70126*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFSET_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      9/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 
                  // Src: (SItbuffer_store_x3 v4i32:v4i32:$vdata, v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ_OFFSET_exact ?:v4i32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70140*/       /*Scope*/ 73, /*->70214*/
/*70141*/         OPC_RecordChild3, // #3 = $vindex
/*70142*/         OPC_CheckChild4Integer, 0, 
/*70144*/         OPC_RecordChild5, // #4 = $soffset
/*70145*/         OPC_RecordChild6, // #5 = $offset
/*70146*/         OPC_MoveChild6,
/*70147*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70150*/         OPC_MoveParent,
/*70151*/         OPC_RecordChild7, // #6 = $dfmt
/*70152*/         OPC_MoveChild7,
/*70153*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70156*/         OPC_MoveParent,
/*70157*/         OPC_MoveChild, 8,
/*70159*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70162*/         OPC_RecordNode, // #7 = $nfmt
/*70163*/         OPC_MoveParent,
/*70164*/         OPC_MoveChild, 9,
/*70166*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70169*/         OPC_RecordNode, // #8 = $glc
/*70170*/         OPC_MoveParent,
/*70171*/         OPC_MoveChild, 10,
/*70173*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70176*/         OPC_RecordNode, // #9 = $slc
/*70177*/         OPC_MoveParent,
/*70178*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70180*/         OPC_EmitMergeInputChains1_0,
/*70181*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*70184*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*70187*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*70190*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*70193*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*70196*/         OPC_EmitInteger, MVT::i1, 0, 
/*70199*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ_IDXEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store_x3 v4i32:v4i32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ_IDXEN_exact ?:v4i32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70214*/       /*Scope*/ 73, /*->70288*/
/*70215*/         OPC_CheckChild3Integer, 0, 
/*70217*/         OPC_RecordChild4, // #3 = $voffset
/*70218*/         OPC_RecordChild5, // #4 = $soffset
/*70219*/         OPC_RecordChild6, // #5 = $offset
/*70220*/         OPC_MoveChild6,
/*70221*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70224*/         OPC_MoveParent,
/*70225*/         OPC_RecordChild7, // #6 = $dfmt
/*70226*/         OPC_MoveChild7,
/*70227*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70230*/         OPC_MoveParent,
/*70231*/         OPC_MoveChild, 8,
/*70233*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70236*/         OPC_RecordNode, // #7 = $nfmt
/*70237*/         OPC_MoveParent,
/*70238*/         OPC_MoveChild, 9,
/*70240*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70243*/         OPC_RecordNode, // #8 = $glc
/*70244*/         OPC_MoveParent,
/*70245*/         OPC_MoveChild, 10,
/*70247*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70250*/         OPC_RecordNode, // #9 = $slc
/*70251*/         OPC_MoveParent,
/*70252*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70254*/         OPC_EmitMergeInputChains1_0,
/*70255*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*70258*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*70261*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*70264*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*70267*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*70270*/         OPC_EmitInteger, MVT::i1, 0, 
/*70273*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store_x3 v4i32:v4i32:$vdata, v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ_OFFEN_exact ?:v4i32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70288*/       /*Scope*/ 92, /*->70381*/
/*70289*/         OPC_RecordChild3, // #3 = $vindex
/*70290*/         OPC_RecordChild4, // #4 = $voffset
/*70291*/         OPC_RecordChild5, // #5 = $soffset
/*70292*/         OPC_RecordChild6, // #6 = $offset
/*70293*/         OPC_MoveChild6,
/*70294*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70297*/         OPC_MoveParent,
/*70298*/         OPC_RecordChild7, // #7 = $dfmt
/*70299*/         OPC_MoveChild7,
/*70300*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70303*/         OPC_MoveParent,
/*70304*/         OPC_MoveChild, 8,
/*70306*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70309*/         OPC_RecordNode, // #8 = $nfmt
/*70310*/         OPC_MoveParent,
/*70311*/         OPC_MoveChild, 9,
/*70313*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70316*/         OPC_RecordNode, // #9 = $glc
/*70317*/         OPC_MoveParent,
/*70318*/         OPC_MoveChild, 10,
/*70320*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70323*/         OPC_RecordNode, // #10 = $slc
/*70324*/         OPC_MoveParent,
/*70325*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70327*/         OPC_EmitMergeInputChains1_0,
/*70328*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*70331*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*70334*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*70337*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 11, 3, 12, 4, 13,  // Results = #14
/*70348*/         OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*70351*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*70354*/         OPC_EmitNodeXForm, 3, 8, // as_i8imm
/*70357*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*70360*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*70363*/         OPC_EmitInteger, MVT::i1, 0, 
/*70366*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ_BOTHEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 14, 2, 5, 15, 16, 17, 18, 19, 20, 
                  // Src: (SItbuffer_store_x3 v4i32:v4i32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ_BOTHEN_exact ?:v4i32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70381*/       0, /*End of Scope*/
/*70382*/     /*Scope*/ 64|128,2/*320*/, /*->70704*/
/*70384*/       OPC_CheckChild1Type, MVT::v4f32,
/*70386*/       OPC_RecordChild2, // #2 = $rsrc
/*70387*/       OPC_Scope, 73, /*->70462*/ // 4 children in Scope
/*70389*/         OPC_CheckChild3Integer, 0, 
/*70391*/         OPC_CheckChild4Integer, 0, 
/*70393*/         OPC_RecordChild5, // #3 = $soffset
/*70394*/         OPC_RecordChild6, // #4 = $offset
/*70395*/         OPC_MoveChild6,
/*70396*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70399*/         OPC_MoveParent,
/*70400*/         OPC_RecordChild7, // #5 = $dfmt
/*70401*/         OPC_MoveChild7,
/*70402*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70405*/         OPC_MoveParent,
/*70406*/         OPC_MoveChild, 8,
/*70408*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70411*/         OPC_RecordNode, // #6 = $nfmt
/*70412*/         OPC_MoveParent,
/*70413*/         OPC_MoveChild, 9,
/*70415*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70418*/         OPC_RecordNode, // #7 = $glc
/*70419*/         OPC_MoveParent,
/*70420*/         OPC_MoveChild, 10,
/*70422*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70425*/         OPC_RecordNode, // #8 = $slc
/*70426*/         OPC_MoveParent,
/*70427*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70429*/         OPC_EmitMergeInputChains1_0,
/*70430*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70433*/         OPC_EmitNodeXForm, 3, 5, // as_i8imm
/*70436*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*70439*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*70442*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*70445*/         OPC_EmitInteger, MVT::i1, 0, 
/*70448*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFSET_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      9/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 
                  // Src: (SItbuffer_store_x3 v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 28
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70462*/       /*Scope*/ 73, /*->70536*/
/*70463*/         OPC_RecordChild3, // #3 = $vindex
/*70464*/         OPC_CheckChild4Integer, 0, 
/*70466*/         OPC_RecordChild5, // #4 = $soffset
/*70467*/         OPC_RecordChild6, // #5 = $offset
/*70468*/         OPC_MoveChild6,
/*70469*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70472*/         OPC_MoveParent,
/*70473*/         OPC_RecordChild7, // #6 = $dfmt
/*70474*/         OPC_MoveChild7,
/*70475*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70478*/         OPC_MoveParent,
/*70479*/         OPC_MoveChild, 8,
/*70481*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70484*/         OPC_RecordNode, // #7 = $nfmt
/*70485*/         OPC_MoveParent,
/*70486*/         OPC_MoveChild, 9,
/*70488*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70491*/         OPC_RecordNode, // #8 = $glc
/*70492*/         OPC_MoveParent,
/*70493*/         OPC_MoveChild, 10,
/*70495*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70498*/         OPC_RecordNode, // #9 = $slc
/*70499*/         OPC_MoveParent,
/*70500*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70502*/         OPC_EmitMergeInputChains1_0,
/*70503*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*70506*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*70509*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*70512*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*70515*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*70518*/         OPC_EmitInteger, MVT::i1, 0, 
/*70521*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ_IDXEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store_x3 v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, 0:i32, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70536*/       /*Scope*/ 73, /*->70610*/
/*70537*/         OPC_CheckChild3Integer, 0, 
/*70539*/         OPC_RecordChild4, // #3 = $voffset
/*70540*/         OPC_RecordChild5, // #4 = $soffset
/*70541*/         OPC_RecordChild6, // #5 = $offset
/*70542*/         OPC_MoveChild6,
/*70543*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70546*/         OPC_MoveParent,
/*70547*/         OPC_RecordChild7, // #6 = $dfmt
/*70548*/         OPC_MoveChild7,
/*70549*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70552*/         OPC_MoveParent,
/*70553*/         OPC_MoveChild, 8,
/*70555*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70558*/         OPC_RecordNode, // #7 = $nfmt
/*70559*/         OPC_MoveParent,
/*70560*/         OPC_MoveChild, 9,
/*70562*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70565*/         OPC_RecordNode, // #8 = $glc
/*70566*/         OPC_MoveParent,
/*70567*/         OPC_MoveChild, 10,
/*70569*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70572*/         OPC_RecordNode, // #9 = $slc
/*70573*/         OPC_MoveParent,
/*70574*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70576*/         OPC_EmitMergeInputChains1_0,
/*70577*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*70580*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*70583*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*70586*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*70589*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*70592*/         OPC_EmitInteger, MVT::i1, 0, 
/*70595*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 3, 2, 4, 10, 11, 12, 13, 14, 15, 
                  // Src: (SItbuffer_store_x3 v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 23
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70610*/       /*Scope*/ 92, /*->70703*/
/*70611*/         OPC_RecordChild3, // #3 = $vindex
/*70612*/         OPC_RecordChild4, // #4 = $voffset
/*70613*/         OPC_RecordChild5, // #5 = $soffset
/*70614*/         OPC_RecordChild6, // #6 = $offset
/*70615*/         OPC_MoveChild6,
/*70616*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70619*/         OPC_MoveParent,
/*70620*/         OPC_RecordChild7, // #7 = $dfmt
/*70621*/         OPC_MoveChild7,
/*70622*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70625*/         OPC_MoveParent,
/*70626*/         OPC_MoveChild, 8,
/*70628*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70631*/         OPC_RecordNode, // #8 = $nfmt
/*70632*/         OPC_MoveParent,
/*70633*/         OPC_MoveChild, 9,
/*70635*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70638*/         OPC_RecordNode, // #9 = $glc
/*70639*/         OPC_MoveParent,
/*70640*/         OPC_MoveChild, 10,
/*70642*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70645*/         OPC_RecordNode, // #10 = $slc
/*70646*/         OPC_MoveParent,
/*70647*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70649*/         OPC_EmitMergeInputChains1_0,
/*70650*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*70653*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*70656*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*70659*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 11, 3, 12, 4, 13,  // Results = #14
/*70670*/         OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*70673*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*70676*/         OPC_EmitNodeXForm, 3, 8, // as_i8imm
/*70679*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*70682*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*70685*/         OPC_EmitInteger, MVT::i1, 0, 
/*70688*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ_BOTHEN_exact), 0|OPFL_Chain|OPFL_MemRefs,
                      10/*#Ops*/, 1, 14, 2, 5, 15, 16, 17, 18, 19, 20, 
                  // Src: (SItbuffer_store_x3 v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, i32:i32:$voffset, i32:i32:$soffset, (imm:i32):$offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$glc, (imm:i32):$slc) - Complexity = 18
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), 0:i1)
/*70703*/       0, /*End of Scope*/
/*70704*/     0, /*End of Scope*/
/*70705*/   /*SwitchOpcode*/ 67|128,3/*451*/, TARGET_VAL(ISD::SRL),// ->71160
/*70709*/     OPC_Scope, 22|128,1/*150*/, /*->70862*/ // 2 children in Scope
/*70712*/       OPC_MoveChild0,
/*70713*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*70716*/       OPC_RecordChild0, // #0 = $src
/*70717*/       OPC_MoveChild1,
/*70718*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*70721*/       OPC_CheckChild0Integer, 32, 
/*70723*/       OPC_RecordChild1, // #1 = $width
/*70724*/       OPC_CheckType, MVT::i32,
/*70726*/       OPC_MoveParent,
/*70727*/       OPC_CheckPredicate, 30, // Predicate_shl_oneuse
/*70729*/       OPC_MoveParent,
/*70730*/       OPC_MoveChild1,
/*70731*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*70734*/       OPC_CheckChild0Integer, 32, 
/*70736*/       OPC_CheckChild1Same, 1,
/*70738*/       OPC_CheckType, MVT::i32,
/*70740*/       OPC_MoveParent,
/*70741*/       OPC_CheckType, MVT::i32,
/*70743*/       OPC_Scope, 101, /*->70846*/ // 2 children in Scope
/*70745*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70747*/         OPC_EmitInteger, MVT::i32, 0, 
/*70750*/         OPC_EmitInteger, MVT::i32, 0, 
/*70753*/         OPC_EmitInteger, MVT::i32, 0, 
/*70756*/         OPC_EmitInteger, MVT::i32, 0, 
/*70759*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70771*/         OPC_EmitInteger, MVT::i32, 0, 
/*70774*/         OPC_EmitInteger, MVT::i32, 0, 
/*70777*/         OPC_EmitInteger, MVT::i32, 0, 
/*70780*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70792*/         OPC_EmitInteger, MVT::i32, 0, 
/*70795*/         OPC_EmitInteger, MVT::i32, 0, 
/*70798*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70810*/         OPC_EmitInteger, MVT::i32, 1, 
/*70813*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*70816*/         OPC_EmitInteger, MVT::i32, 0, 
/*70819*/         OPC_EmitInteger, MVT::i32, 0, 
/*70822*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (srl:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*70846*/       /*Scope*/ 14, /*->70861*/
/*70847*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70849*/         OPC_EmitInteger, MVT::i32, 0, 
/*70852*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                  // Src: (srl:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*70861*/       0, /*End of Scope*/
/*70862*/     /*Scope*/ 39|128,2/*295*/, /*->71159*/
/*70864*/       OPC_RecordChild0, // #0 = $src0
/*70865*/       OPC_RecordChild1, // #1 = $src1
/*70866*/       OPC_Scope, 108|128,1/*236*/, /*->71105*/ // 3 children in Scope
/*70869*/         OPC_CheckChild1Type, MVT::i32,
/*70871*/         OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->71091
/*70875*/           OPC_Scope, 11, /*->70888*/ // 3 children in Scope
/*70877*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70879*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                      // Dst: (S_LSHR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*70888*/           /*Scope*/ 100, /*->70989*/
/*70889*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*70891*/             OPC_EmitInteger, MVT::i32, 0, 
/*70894*/             OPC_EmitInteger, MVT::i32, 0, 
/*70897*/             OPC_EmitInteger, MVT::i32, 1, 
/*70900*/             OPC_EmitInteger, MVT::i32, 0, 
/*70903*/             OPC_EmitInteger, MVT::i32, 0, 
/*70906*/             OPC_EmitInteger, MVT::i32, 0, 
/*70909*/             OPC_EmitInteger, MVT::i32, 0, 
/*70912*/             OPC_EmitInteger, MVT::i32, 0, 
/*70915*/             OPC_EmitInteger, MVT::i32, 0, 
/*70918*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70930*/             OPC_EmitInteger, MVT::i32, 0, 
/*70933*/             OPC_EmitInteger, MVT::i32, 0, 
/*70936*/             OPC_EmitInteger, MVT::i32, 0, 
/*70939*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70951*/             OPC_EmitInteger, MVT::i32, 1, 
/*70954*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*70957*/             OPC_EmitInteger, MVT::i32, 0, 
/*70960*/             OPC_EmitInteger, MVT::i32, 0, 
/*70963*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*70989*/           /*Scope*/ 100, /*->71090*/
/*70990*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70992*/             OPC_EmitInteger, MVT::i32, 0, 
/*70995*/             OPC_EmitInteger, MVT::i32, 0, 
/*70998*/             OPC_EmitInteger, MVT::i32, 1, 
/*71001*/             OPC_EmitInteger, MVT::i32, 0, 
/*71004*/             OPC_EmitInteger, MVT::i32, 0, 
/*71007*/             OPC_EmitInteger, MVT::i32, 0, 
/*71010*/             OPC_EmitInteger, MVT::i32, 0, 
/*71013*/             OPC_EmitInteger, MVT::i32, 0, 
/*71016*/             OPC_EmitInteger, MVT::i32, 0, 
/*71019*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71031*/             OPC_EmitInteger, MVT::i32, 0, 
/*71034*/             OPC_EmitInteger, MVT::i32, 0, 
/*71037*/             OPC_EmitInteger, MVT::i32, 0, 
/*71040*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71052*/             OPC_EmitInteger, MVT::i32, 1, 
/*71055*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*71058*/             OPC_EmitInteger, MVT::i32, 0, 
/*71061*/             OPC_EmitInteger, MVT::i32, 0, 
/*71064*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*71090*/           0, /*End of Scope*/
/*71091*/         /*SwitchType*/ 11, MVT::i64,// ->71104
/*71093*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71095*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHR_B64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*71104*/         0, // EndSwitchType
/*71105*/       /*Scope*/ 14, /*->71120*/
/*71106*/         OPC_CheckChild1Type, MVT::i16,
/*71108*/         OPC_CheckType, MVT::i16,
/*71110*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*71112*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (srl:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_LSHRREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*71120*/       /*Scope*/ 37, /*->71158*/
/*71121*/         OPC_CheckChild1Type, MVT::v2i16,
/*71123*/         OPC_CheckType, MVT::v2i16,
/*71125*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*71128*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*71131*/         OPC_EmitInteger, MVT::i32, 0, 
/*71134*/         OPC_EmitInteger, MVT::i32, 0, 
/*71137*/         OPC_EmitInteger, MVT::i32, 0, 
/*71140*/         OPC_EmitInteger, MVT::i32, 0, 
/*71143*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_LSHRREV_B16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (srl:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_LSHRREV_B16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*71158*/       0, /*End of Scope*/
/*71159*/     0, /*End of Scope*/
/*71160*/   /*SwitchOpcode*/ 67|128,3/*451*/, TARGET_VAL(ISD::SRA),// ->71615
/*71164*/     OPC_Scope, 22|128,1/*150*/, /*->71317*/ // 2 children in Scope
/*71167*/       OPC_MoveChild0,
/*71168*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*71171*/       OPC_RecordChild0, // #0 = $src
/*71172*/       OPC_MoveChild1,
/*71173*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*71176*/       OPC_CheckChild0Integer, 32, 
/*71178*/       OPC_RecordChild1, // #1 = $width
/*71179*/       OPC_CheckType, MVT::i32,
/*71181*/       OPC_MoveParent,
/*71182*/       OPC_CheckPredicate, 30, // Predicate_shl_oneuse
/*71184*/       OPC_MoveParent,
/*71185*/       OPC_MoveChild1,
/*71186*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*71189*/       OPC_CheckChild0Integer, 32, 
/*71191*/       OPC_CheckChild1Same, 1,
/*71193*/       OPC_CheckType, MVT::i32,
/*71195*/       OPC_MoveParent,
/*71196*/       OPC_CheckType, MVT::i32,
/*71198*/       OPC_Scope, 101, /*->71301*/ // 2 children in Scope
/*71200*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*71202*/         OPC_EmitInteger, MVT::i32, 0, 
/*71205*/         OPC_EmitInteger, MVT::i32, 0, 
/*71208*/         OPC_EmitInteger, MVT::i32, 0, 
/*71211*/         OPC_EmitInteger, MVT::i32, 0, 
/*71214*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71226*/         OPC_EmitInteger, MVT::i32, 0, 
/*71229*/         OPC_EmitInteger, MVT::i32, 0, 
/*71232*/         OPC_EmitInteger, MVT::i32, 0, 
/*71235*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71247*/         OPC_EmitInteger, MVT::i32, 0, 
/*71250*/         OPC_EmitInteger, MVT::i32, 0, 
/*71253*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71265*/         OPC_EmitInteger, MVT::i32, 1, 
/*71268*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*71271*/         OPC_EmitInteger, MVT::i32, 0, 
/*71274*/         OPC_EmitInteger, MVT::i32, 0, 
/*71277*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (sra:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (BFE_INT_eg:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*71301*/       /*Scope*/ 14, /*->71316*/
/*71302*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71304*/         OPC_EmitInteger, MVT::i32, 0, 
/*71307*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                  // Src: (sra:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (V_BFE_I32:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*71316*/       0, /*End of Scope*/
/*71317*/     /*Scope*/ 39|128,2/*295*/, /*->71614*/
/*71319*/       OPC_RecordChild0, // #0 = $src0
/*71320*/       OPC_RecordChild1, // #1 = $src1
/*71321*/       OPC_Scope, 108|128,1/*236*/, /*->71560*/ // 3 children in Scope
/*71324*/         OPC_CheckChild1Type, MVT::i32,
/*71326*/         OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->71546
/*71330*/           OPC_Scope, 11, /*->71343*/ // 3 children in Scope
/*71332*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71334*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                      // Dst: (S_ASHR_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*71343*/           /*Scope*/ 100, /*->71444*/
/*71344*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*71346*/             OPC_EmitInteger, MVT::i32, 0, 
/*71349*/             OPC_EmitInteger, MVT::i32, 0, 
/*71352*/             OPC_EmitInteger, MVT::i32, 1, 
/*71355*/             OPC_EmitInteger, MVT::i32, 0, 
/*71358*/             OPC_EmitInteger, MVT::i32, 0, 
/*71361*/             OPC_EmitInteger, MVT::i32, 0, 
/*71364*/             OPC_EmitInteger, MVT::i32, 0, 
/*71367*/             OPC_EmitInteger, MVT::i32, 0, 
/*71370*/             OPC_EmitInteger, MVT::i32, 0, 
/*71373*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71385*/             OPC_EmitInteger, MVT::i32, 0, 
/*71388*/             OPC_EmitInteger, MVT::i32, 0, 
/*71391*/             OPC_EmitInteger, MVT::i32, 0, 
/*71394*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71406*/             OPC_EmitInteger, MVT::i32, 1, 
/*71409*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*71412*/             OPC_EmitInteger, MVT::i32, 0, 
/*71415*/             OPC_EmitInteger, MVT::i32, 0, 
/*71418*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*71444*/           /*Scope*/ 100, /*->71545*/
/*71445*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*71447*/             OPC_EmitInteger, MVT::i32, 0, 
/*71450*/             OPC_EmitInteger, MVT::i32, 0, 
/*71453*/             OPC_EmitInteger, MVT::i32, 1, 
/*71456*/             OPC_EmitInteger, MVT::i32, 0, 
/*71459*/             OPC_EmitInteger, MVT::i32, 0, 
/*71462*/             OPC_EmitInteger, MVT::i32, 0, 
/*71465*/             OPC_EmitInteger, MVT::i32, 0, 
/*71468*/             OPC_EmitInteger, MVT::i32, 0, 
/*71471*/             OPC_EmitInteger, MVT::i32, 0, 
/*71474*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71486*/             OPC_EmitInteger, MVT::i32, 0, 
/*71489*/             OPC_EmitInteger, MVT::i32, 0, 
/*71492*/             OPC_EmitInteger, MVT::i32, 0, 
/*71495*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71507*/             OPC_EmitInteger, MVT::i32, 1, 
/*71510*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*71513*/             OPC_EmitInteger, MVT::i32, 0, 
/*71516*/             OPC_EmitInteger, MVT::i32, 0, 
/*71519*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*71545*/           0, /*End of Scope*/
/*71546*/         /*SwitchType*/ 11, MVT::i64,// ->71559
/*71548*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71550*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_ASHR_I64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*71559*/         0, // EndSwitchType
/*71560*/       /*Scope*/ 14, /*->71575*/
/*71561*/         OPC_CheckChild1Type, MVT::i16,
/*71563*/         OPC_CheckType, MVT::i16,
/*71565*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*71567*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (sra:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_ASHRREV_I16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*71575*/       /*Scope*/ 37, /*->71613*/
/*71576*/         OPC_CheckChild1Type, MVT::v2i16,
/*71578*/         OPC_CheckType, MVT::v2i16,
/*71580*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*71583*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*71586*/         OPC_EmitInteger, MVT::i32, 0, 
/*71589*/         OPC_EmitInteger, MVT::i32, 0, 
/*71592*/         OPC_EmitInteger, MVT::i32, 0, 
/*71595*/         OPC_EmitInteger, MVT::i32, 0, 
/*71598*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ASHRREV_I16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (sra:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_ASHRREV_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*71613*/       0, /*End of Scope*/
/*71614*/     0, /*End of Scope*/
/*71615*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ISD::ATOMIC_SWAP),// ->71966
/*71619*/     OPC_RecordMemRef,
/*71620*/     OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*71621*/     OPC_Scope, 84, /*->71707*/ // 3 children in Scope
/*71623*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*71624*/       OPC_RecordChild2, // #2 = $vdata_in
/*71625*/       OPC_CheckPredicate, 31, // Predicate_atomic_swap_global
/*71627*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->71667
/*71630*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71632*/         OPC_Scope, 16, /*->71650*/ // 2 children in Scope
/*71634*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*71637*/           OPC_EmitMergeInputChains1_0,
/*71638*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_swap:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71650*/         /*Scope*/ 15, /*->71666*/
/*71651*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*71654*/           OPC_EmitMergeInputChains1_0,
/*71655*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_swap:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71666*/         0, /*End of Scope*/
/*71667*/       /*SwitchType*/ 37, MVT::i64,// ->71706
/*71669*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71671*/         OPC_Scope, 16, /*->71689*/ // 2 children in Scope
/*71673*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*71676*/           OPC_EmitMergeInputChains1_0,
/*71677*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_swap:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71689*/         /*Scope*/ 15, /*->71705*/
/*71690*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*71693*/           OPC_EmitMergeInputChains1_0,
/*71694*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_swap:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71705*/         0, /*End of Scope*/
/*71706*/       0, // EndSwitchType
/*71707*/     /*Scope*/ 55, /*->71763*/
/*71708*/       OPC_CaptureGlueInput,
/*71709*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*71710*/       OPC_RecordChild2, // #2 = $value
/*71711*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_swap_local
/*71713*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->71738
/*71716*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71718*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*71721*/         OPC_EmitMergeInputChains1_0,
/*71722*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*71725*/         OPC_EmitInteger, MVT::i1, 0, 
/*71728*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*71738*/       /*SwitchType*/ 22, MVT::i64,// ->71762
/*71740*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71742*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*71745*/         OPC_EmitMergeInputChains1_0,
/*71746*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*71749*/         OPC_EmitInteger, MVT::i1, 0, 
/*71752*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*71762*/       0, // EndSwitchType
/*71763*/     /*Scope*/ 72|128,1/*200*/, /*->71965*/
/*71765*/       OPC_RecordChild1, // #1 = $ptr
/*71766*/       OPC_Scope, 110, /*->71878*/ // 2 children in Scope
/*71768*/         OPC_CheckChild1Type, MVT::i32,
/*71770*/         OPC_RecordChild2, // #2 = $data
/*71771*/         OPC_CheckType, MVT::i32,
/*71773*/         OPC_Scope, 42, /*->71817*/ // 2 children in Scope
/*71775*/           OPC_CheckPredicate, 32, // Predicate_atomic_swap_global_noret
/*71777*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*71779*/           OPC_EmitMergeInputChains1_0,
/*71780*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*71786*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*71789*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*71798*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_XCHG_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*71806*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*71809*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_swap:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_swap_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_XCHG_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*71817*/         /*Scope*/ 59, /*->71877*/
/*71818*/           OPC_CheckPredicate, 17, // Predicate_atomic_swap_local
/*71820*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*71822*/           OPC_EmitMergeInputChains1_0,
/*71823*/           OPC_EmitInteger, MVT::i32, 0, 
/*71826*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71838*/           OPC_EmitInteger, MVT::i32, 0, 
/*71841*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71853*/           OPC_EmitInteger, MVT::i32, 1, 
/*71856*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*71859*/           OPC_EmitInteger, MVT::i32, 0, 
/*71862*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_swap:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                    // Dst: (LDS_WRXCHG_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*71877*/         0, /*End of Scope*/
/*71878*/       /*Scope*/ 85, /*->71964*/
/*71879*/         OPC_RecordChild2, // #2 = $vdata
/*71880*/         OPC_Scope, 40, /*->71922*/ // 2 children in Scope
/*71882*/           OPC_CheckPredicate, 33, // Predicate_atomic_swap_flat
/*71884*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->71903
/*71887*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71889*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71892*/             OPC_EmitMergeInputChains1_0,
/*71893*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_swap_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*71903*/           /*SwitchType*/ 16, MVT::i64,// ->71921
/*71905*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71907*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71910*/             OPC_EmitMergeInputChains1_0,
/*71911*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_swap_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SWAP_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*71921*/           0, // EndSwitchType
/*71922*/         /*Scope*/ 40, /*->71963*/
/*71923*/           OPC_CheckPredicate, 31, // Predicate_atomic_swap_global
/*71925*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->71944
/*71928*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71930*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71933*/             OPC_EmitMergeInputChains1_0,
/*71934*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_swap_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*71944*/           /*SwitchType*/ 16, MVT::i64,// ->71962
/*71946*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71948*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*71951*/             OPC_EmitMergeInputChains1_0,
/*71952*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_swap_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SWAP_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*71962*/           0, // EndSwitchType
/*71963*/         0, /*End of Scope*/
/*71964*/       0, /*End of Scope*/
/*71965*/     0, /*End of Scope*/
/*71966*/   /*SwitchOpcode*/ 104|128,3/*488*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->72458
/*71970*/     OPC_RecordMemRef,
/*71971*/     OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*71972*/     OPC_Scope, 84, /*->72058*/ // 3 children in Scope
/*71974*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*71975*/       OPC_RecordChild2, // #2 = $vdata_in
/*71976*/       OPC_CheckPredicate, 31, // Predicate_atomic_add_global
/*71978*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->72018
/*71981*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71983*/         OPC_Scope, 16, /*->72001*/ // 2 children in Scope
/*71985*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*71988*/           OPC_EmitMergeInputChains1_0,
/*71989*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_add:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*72001*/         /*Scope*/ 15, /*->72017*/
/*72002*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*72005*/           OPC_EmitMergeInputChains1_0,
/*72006*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_add:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*72017*/         0, /*End of Scope*/
/*72018*/       /*SwitchType*/ 37, MVT::i64,// ->72057
/*72020*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72022*/         OPC_Scope, 16, /*->72040*/ // 2 children in Scope
/*72024*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*72027*/           OPC_EmitMergeInputChains1_0,
/*72028*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_add:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_ADD_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*72040*/         /*Scope*/ 15, /*->72056*/
/*72041*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*72044*/           OPC_EmitMergeInputChains1_0,
/*72045*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_add:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_ADD_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*72056*/         0, /*End of Scope*/
/*72057*/       0, // EndSwitchType
/*72058*/     /*Scope*/ 55, /*->72114*/
/*72059*/       OPC_CaptureGlueInput,
/*72060*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*72061*/       OPC_RecordChild2, // #2 = $value
/*72062*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_add_local
/*72064*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->72089
/*72067*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72069*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*72072*/         OPC_EmitMergeInputChains1_0,
/*72073*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*72076*/         OPC_EmitInteger, MVT::i1, 0, 
/*72079*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*72089*/       /*SwitchType*/ 22, MVT::i64,// ->72113
/*72091*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72093*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*72096*/         OPC_EmitMergeInputChains1_0,
/*72097*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*72100*/         OPC_EmitInteger, MVT::i1, 0, 
/*72103*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*72113*/       0, // EndSwitchType
/*72114*/     /*Scope*/ 85|128,2/*341*/, /*->72457*/
/*72116*/       OPC_RecordChild1, // #1 = $ptr
/*72117*/       OPC_Scope, 122|128,1/*250*/, /*->72370*/ // 2 children in Scope
/*72120*/         OPC_CheckChild1Type, MVT::i32,
/*72122*/         OPC_CheckType, MVT::i32,
/*72124*/         OPC_Scope, 63, /*->72189*/ // 3 children in Scope
/*72126*/           OPC_CheckChild2Integer, 1, 
/*72128*/           OPC_CheckPredicate, 32, // Predicate_atomic_add_global_noret
/*72130*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72132*/           OPC_EmitMergeInputChains1_0,
/*72133*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*72139*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72151*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*72158*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*72161*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*72170*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_INC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*72178*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*72181*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_add:i32 i32:i32:$ptr, 1:i32)<<P:Predicate_atomic_add_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_INC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*72189*/         /*Scope*/ 72, /*->72262*/
/*72190*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72201*/           OPC_CheckPredicate, 32, // Predicate_atomic_add_global_noret
/*72203*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72205*/           OPC_EmitMergeInputChains1_0,
/*72206*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*72212*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72224*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*72231*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*72234*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*72243*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_DEC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*72251*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*72254*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_add:i32 i32:i32:$ptr, -1:i32)<<P:Predicate_atomic_add_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_DEC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*72262*/         /*Scope*/ 106, /*->72369*/
/*72263*/           OPC_RecordChild2, // #2 = $data
/*72264*/           OPC_Scope, 42, /*->72308*/ // 2 children in Scope
/*72266*/             OPC_CheckPredicate, 32, // Predicate_atomic_add_global_noret
/*72268*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72270*/             OPC_EmitMergeInputChains1_0,
/*72271*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*72277*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*72280*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*72289*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_ADD_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*72297*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*72300*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (atomic_load_add:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_add_global_noret>> - Complexity = 4
                      // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_ADD_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*72308*/           /*Scope*/ 59, /*->72368*/
/*72309*/             OPC_CheckPredicate, 17, // Predicate_atomic_load_add_local
/*72311*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72313*/             OPC_EmitMergeInputChains1_0,
/*72314*/             OPC_EmitInteger, MVT::i32, 0, 
/*72317*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72329*/             OPC_EmitInteger, MVT::i32, 0, 
/*72332*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72344*/             OPC_EmitInteger, MVT::i32, 1, 
/*72347*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*72350*/             OPC_EmitInteger, MVT::i32, 0, 
/*72353*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                      // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                      // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*72368*/           0, /*End of Scope*/
/*72369*/         0, /*End of Scope*/
/*72370*/       /*Scope*/ 85, /*->72456*/
/*72371*/         OPC_RecordChild2, // #2 = $vdata
/*72372*/         OPC_Scope, 40, /*->72414*/ // 2 children in Scope
/*72374*/           OPC_CheckPredicate, 33, // Predicate_atomic_add_flat
/*72376*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->72395
/*72379*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*72381*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*72384*/             OPC_EmitMergeInputChains1_0,
/*72385*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_add:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_add_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_ADD_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*72395*/           /*SwitchType*/ 16, MVT::i64,// ->72413
/*72397*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*72399*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*72402*/             OPC_EmitMergeInputChains1_0,
/*72403*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_add:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_add_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_ADD_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*72413*/           0, // EndSwitchType
/*72414*/         /*Scope*/ 40, /*->72455*/
/*72415*/           OPC_CheckPredicate, 31, // Predicate_atomic_add_global
/*72417*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->72436
/*72420*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*72422*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*72425*/             OPC_EmitMergeInputChains1_0,
/*72426*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_add:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_add_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_ADD_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*72436*/           /*SwitchType*/ 16, MVT::i64,// ->72454
/*72438*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*72440*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*72443*/             OPC_EmitMergeInputChains1_0,
/*72444*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_add:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_add_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_ADD_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*72454*/           0, // EndSwitchType
/*72455*/         0, /*End of Scope*/
/*72456*/       0, /*End of Scope*/
/*72457*/     0, /*End of Scope*/
/*72458*/   /*SwitchOpcode*/ 104|128,3/*488*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->72950
/*72462*/     OPC_RecordMemRef,
/*72463*/     OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*72464*/     OPC_Scope, 84, /*->72550*/ // 3 children in Scope
/*72466*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*72467*/       OPC_RecordChild2, // #2 = $vdata_in
/*72468*/       OPC_CheckPredicate, 31, // Predicate_atomic_sub_global
/*72470*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->72510
/*72473*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72475*/         OPC_Scope, 16, /*->72493*/ // 2 children in Scope
/*72477*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*72480*/           OPC_EmitMergeInputChains1_0,
/*72481*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_sub:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*72493*/         /*Scope*/ 15, /*->72509*/
/*72494*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*72497*/           OPC_EmitMergeInputChains1_0,
/*72498*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_sub:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*72509*/         0, /*End of Scope*/
/*72510*/       /*SwitchType*/ 37, MVT::i64,// ->72549
/*72512*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72514*/         OPC_Scope, 16, /*->72532*/ // 2 children in Scope
/*72516*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*72519*/           OPC_EmitMergeInputChains1_0,
/*72520*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_sub:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SUB_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*72532*/         /*Scope*/ 15, /*->72548*/
/*72533*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*72536*/           OPC_EmitMergeInputChains1_0,
/*72537*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_sub:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SUB_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*72548*/         0, /*End of Scope*/
/*72549*/       0, // EndSwitchType
/*72550*/     /*Scope*/ 55, /*->72606*/
/*72551*/       OPC_CaptureGlueInput,
/*72552*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*72553*/       OPC_RecordChild2, // #2 = $value
/*72554*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_sub_local
/*72556*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->72581
/*72559*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72561*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*72564*/         OPC_EmitMergeInputChains1_0,
/*72565*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*72568*/         OPC_EmitInteger, MVT::i1, 0, 
/*72571*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*72581*/       /*SwitchType*/ 22, MVT::i64,// ->72605
/*72583*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72585*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*72588*/         OPC_EmitMergeInputChains1_0,
/*72589*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*72592*/         OPC_EmitInteger, MVT::i1, 0, 
/*72595*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*72605*/       0, // EndSwitchType
/*72606*/     /*Scope*/ 85|128,2/*341*/, /*->72949*/
/*72608*/       OPC_RecordChild1, // #1 = $ptr
/*72609*/       OPC_Scope, 122|128,1/*250*/, /*->72862*/ // 2 children in Scope
/*72612*/         OPC_CheckChild1Type, MVT::i32,
/*72614*/         OPC_CheckType, MVT::i32,
/*72616*/         OPC_Scope, 72, /*->72690*/ // 3 children in Scope
/*72618*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72629*/           OPC_CheckPredicate, 32, // Predicate_atomic_sub_global_noret
/*72631*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72633*/           OPC_EmitMergeInputChains1_0,
/*72634*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*72640*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72652*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*72659*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*72662*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*72671*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_INC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*72679*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*72682*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_sub:i32 i32:i32:$ptr, -1:i32)<<P:Predicate_atomic_sub_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_INC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*72690*/         /*Scope*/ 63, /*->72754*/
/*72691*/           OPC_CheckChild2Integer, 1, 
/*72693*/           OPC_CheckPredicate, 32, // Predicate_atomic_sub_global_noret
/*72695*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72697*/           OPC_EmitMergeInputChains1_0,
/*72698*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*72704*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72716*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*72723*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*72726*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*72735*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_DEC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*72743*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*72746*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_sub:i32 i32:i32:$ptr, 1:i32)<<P:Predicate_atomic_sub_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_DEC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*72754*/         /*Scope*/ 106, /*->72861*/
/*72755*/           OPC_RecordChild2, // #2 = $data
/*72756*/           OPC_Scope, 42, /*->72800*/ // 2 children in Scope
/*72758*/             OPC_CheckPredicate, 32, // Predicate_atomic_sub_global_noret
/*72760*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72762*/             OPC_EmitMergeInputChains1_0,
/*72763*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*72769*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*72772*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*72781*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_SUB_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*72789*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*72792*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (atomic_load_sub:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_sub_global_noret>> - Complexity = 4
                      // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_SUB_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*72800*/           /*Scope*/ 59, /*->72860*/
/*72801*/             OPC_CheckPredicate, 17, // Predicate_atomic_load_sub_local
/*72803*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72805*/             OPC_EmitMergeInputChains1_0,
/*72806*/             OPC_EmitInteger, MVT::i32, 0, 
/*72809*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72821*/             OPC_EmitInteger, MVT::i32, 0, 
/*72824*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*72836*/             OPC_EmitInteger, MVT::i32, 1, 
/*72839*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*72842*/             OPC_EmitInteger, MVT::i32, 0, 
/*72845*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                      // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                      // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*72860*/           0, /*End of Scope*/
/*72861*/         0, /*End of Scope*/
/*72862*/       /*Scope*/ 85, /*->72948*/
/*72863*/         OPC_RecordChild2, // #2 = $vdata
/*72864*/         OPC_Scope, 40, /*->72906*/ // 2 children in Scope
/*72866*/           OPC_CheckPredicate, 33, // Predicate_atomic_sub_flat
/*72868*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->72887
/*72871*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*72873*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*72876*/             OPC_EmitMergeInputChains1_0,
/*72877*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_sub:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_sub_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SUB_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*72887*/           /*SwitchType*/ 16, MVT::i64,// ->72905
/*72889*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*72891*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*72894*/             OPC_EmitMergeInputChains1_0,
/*72895*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_sub:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_sub_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SUB_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*72905*/           0, // EndSwitchType
/*72906*/         /*Scope*/ 40, /*->72947*/
/*72907*/           OPC_CheckPredicate, 31, // Predicate_atomic_sub_global
/*72909*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->72928
/*72912*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*72914*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*72917*/             OPC_EmitMergeInputChains1_0,
/*72918*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_sub:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_sub_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SUB_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*72928*/           /*SwitchType*/ 16, MVT::i64,// ->72946
/*72930*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*72932*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*72935*/             OPC_EmitMergeInputChains1_0,
/*72936*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_sub:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_sub_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SUB_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*72946*/           0, // EndSwitchType
/*72947*/         0, /*End of Scope*/
/*72948*/       0, /*End of Scope*/
/*72949*/     0, /*End of Scope*/
/*72950*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->73301
/*72954*/     OPC_RecordMemRef,
/*72955*/     OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*72956*/     OPC_Scope, 84, /*->73042*/ // 3 children in Scope
/*72958*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*72959*/       OPC_RecordChild2, // #2 = $vdata_in
/*72960*/       OPC_CheckPredicate, 31, // Predicate_atomic_min_global
/*72962*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->73002
/*72965*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72967*/         OPC_Scope, 16, /*->72985*/ // 2 children in Scope
/*72969*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*72972*/           OPC_EmitMergeInputChains1_0,
/*72973*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_min:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*72985*/         /*Scope*/ 15, /*->73001*/
/*72986*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*72989*/           OPC_EmitMergeInputChains1_0,
/*72990*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_min:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73001*/         0, /*End of Scope*/
/*73002*/       /*SwitchType*/ 37, MVT::i64,// ->73041
/*73004*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73006*/         OPC_Scope, 16, /*->73024*/ // 2 children in Scope
/*73008*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*73011*/           OPC_EmitMergeInputChains1_0,
/*73012*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_min:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73024*/         /*Scope*/ 15, /*->73040*/
/*73025*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*73028*/           OPC_EmitMergeInputChains1_0,
/*73029*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_min:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73040*/         0, /*End of Scope*/
/*73041*/       0, // EndSwitchType
/*73042*/     /*Scope*/ 55, /*->73098*/
/*73043*/       OPC_CaptureGlueInput,
/*73044*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*73045*/       OPC_RecordChild2, // #2 = $value
/*73046*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_min_local
/*73048*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->73073
/*73051*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73053*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*73056*/         OPC_EmitMergeInputChains1_0,
/*73057*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*73060*/         OPC_EmitInteger, MVT::i1, 0, 
/*73063*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*73073*/       /*SwitchType*/ 22, MVT::i64,// ->73097
/*73075*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73077*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*73080*/         OPC_EmitMergeInputChains1_0,
/*73081*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*73084*/         OPC_EmitInteger, MVT::i1, 0, 
/*73087*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*73097*/       0, // EndSwitchType
/*73098*/     /*Scope*/ 72|128,1/*200*/, /*->73300*/
/*73100*/       OPC_RecordChild1, // #1 = $ptr
/*73101*/       OPC_Scope, 110, /*->73213*/ // 2 children in Scope
/*73103*/         OPC_CheckChild1Type, MVT::i32,
/*73105*/         OPC_RecordChild2, // #2 = $data
/*73106*/         OPC_CheckType, MVT::i32,
/*73108*/         OPC_Scope, 42, /*->73152*/ // 2 children in Scope
/*73110*/           OPC_CheckPredicate, 32, // Predicate_atomic_min_global_noret
/*73112*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73114*/           OPC_EmitMergeInputChains1_0,
/*73115*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*73121*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*73124*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*73133*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MIN_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*73141*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*73144*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_min:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_min_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MIN_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*73152*/         /*Scope*/ 59, /*->73212*/
/*73153*/           OPC_CheckPredicate, 17, // Predicate_atomic_load_min_local
/*73155*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73157*/           OPC_EmitMergeInputChains1_0,
/*73158*/           OPC_EmitInteger, MVT::i32, 0, 
/*73161*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73173*/           OPC_EmitInteger, MVT::i32, 0, 
/*73176*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73188*/           OPC_EmitInteger, MVT::i32, 1, 
/*73191*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*73194*/           OPC_EmitInteger, MVT::i32, 0, 
/*73197*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_min:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                    // Dst: (LDS_MIN_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*73212*/         0, /*End of Scope*/
/*73213*/       /*Scope*/ 85, /*->73299*/
/*73214*/         OPC_RecordChild2, // #2 = $vdata
/*73215*/         OPC_Scope, 40, /*->73257*/ // 2 children in Scope
/*73217*/           OPC_CheckPredicate, 33, // Predicate_atomic_min_flat
/*73219*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->73238
/*73222*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*73224*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73227*/             OPC_EmitMergeInputChains1_0,
/*73228*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_min:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_min_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*73238*/           /*SwitchType*/ 16, MVT::i64,// ->73256
/*73240*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*73242*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73245*/             OPC_EmitMergeInputChains1_0,
/*73246*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_min:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_min_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMIN_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*73256*/           0, // EndSwitchType
/*73257*/         /*Scope*/ 40, /*->73298*/
/*73258*/           OPC_CheckPredicate, 31, // Predicate_atomic_min_global
/*73260*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->73279
/*73263*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*73265*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73268*/             OPC_EmitMergeInputChains1_0,
/*73269*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_min:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_min_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*73279*/           /*SwitchType*/ 16, MVT::i64,// ->73297
/*73281*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*73283*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73286*/             OPC_EmitMergeInputChains1_0,
/*73287*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_min:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_min_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMIN_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*73297*/           0, // EndSwitchType
/*73298*/         0, /*End of Scope*/
/*73299*/       0, /*End of Scope*/
/*73300*/     0, /*End of Scope*/
/*73301*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->73652
/*73305*/     OPC_RecordMemRef,
/*73306*/     OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*73307*/     OPC_Scope, 84, /*->73393*/ // 3 children in Scope
/*73309*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*73310*/       OPC_RecordChild2, // #2 = $vdata_in
/*73311*/       OPC_CheckPredicate, 31, // Predicate_atomic_umin_global
/*73313*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->73353
/*73316*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73318*/         OPC_Scope, 16, /*->73336*/ // 2 children in Scope
/*73320*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*73323*/           OPC_EmitMergeInputChains1_0,
/*73324*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_umin:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73336*/         /*Scope*/ 15, /*->73352*/
/*73337*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*73340*/           OPC_EmitMergeInputChains1_0,
/*73341*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umin:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73352*/         0, /*End of Scope*/
/*73353*/       /*SwitchType*/ 37, MVT::i64,// ->73392
/*73355*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73357*/         OPC_Scope, 16, /*->73375*/ // 2 children in Scope
/*73359*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*73362*/           OPC_EmitMergeInputChains1_0,
/*73363*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_umin:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73375*/         /*Scope*/ 15, /*->73391*/
/*73376*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*73379*/           OPC_EmitMergeInputChains1_0,
/*73380*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umin:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73391*/         0, /*End of Scope*/
/*73392*/       0, // EndSwitchType
/*73393*/     /*Scope*/ 55, /*->73449*/
/*73394*/       OPC_CaptureGlueInput,
/*73395*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*73396*/       OPC_RecordChild2, // #2 = $value
/*73397*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_umin_local
/*73399*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->73424
/*73402*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73404*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*73407*/         OPC_EmitMergeInputChains1_0,
/*73408*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*73411*/         OPC_EmitInteger, MVT::i1, 0, 
/*73414*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*73424*/       /*SwitchType*/ 22, MVT::i64,// ->73448
/*73426*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73428*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*73431*/         OPC_EmitMergeInputChains1_0,
/*73432*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*73435*/         OPC_EmitInteger, MVT::i1, 0, 
/*73438*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*73448*/       0, // EndSwitchType
/*73449*/     /*Scope*/ 72|128,1/*200*/, /*->73651*/
/*73451*/       OPC_RecordChild1, // #1 = $ptr
/*73452*/       OPC_Scope, 110, /*->73564*/ // 2 children in Scope
/*73454*/         OPC_CheckChild1Type, MVT::i32,
/*73456*/         OPC_RecordChild2, // #2 = $data
/*73457*/         OPC_CheckType, MVT::i32,
/*73459*/         OPC_Scope, 42, /*->73503*/ // 2 children in Scope
/*73461*/           OPC_CheckPredicate, 32, // Predicate_atomic_umin_global_noret
/*73463*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73465*/           OPC_EmitMergeInputChains1_0,
/*73466*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*73472*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*73475*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*73484*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MIN_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*73492*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*73495*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_umin:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_umin_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MIN_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*73503*/         /*Scope*/ 59, /*->73563*/
/*73504*/           OPC_CheckPredicate, 17, // Predicate_atomic_load_umin_local
/*73506*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73508*/           OPC_EmitMergeInputChains1_0,
/*73509*/           OPC_EmitInteger, MVT::i32, 0, 
/*73512*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73524*/           OPC_EmitInteger, MVT::i32, 0, 
/*73527*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73539*/           OPC_EmitInteger, MVT::i32, 1, 
/*73542*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*73545*/           OPC_EmitInteger, MVT::i32, 0, 
/*73548*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                    // Dst: (LDS_MIN_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*73563*/         0, /*End of Scope*/
/*73564*/       /*Scope*/ 85, /*->73650*/
/*73565*/         OPC_RecordChild2, // #2 = $vdata
/*73566*/         OPC_Scope, 40, /*->73608*/ // 2 children in Scope
/*73568*/           OPC_CheckPredicate, 33, // Predicate_atomic_umin_flat
/*73570*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->73589
/*73573*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*73575*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73578*/             OPC_EmitMergeInputChains1_0,
/*73579*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umin:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_umin_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*73589*/           /*SwitchType*/ 16, MVT::i64,// ->73607
/*73591*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*73593*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73596*/             OPC_EmitMergeInputChains1_0,
/*73597*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umin:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_umin_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMIN_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*73607*/           0, // EndSwitchType
/*73608*/         /*Scope*/ 40, /*->73649*/
/*73609*/           OPC_CheckPredicate, 31, // Predicate_atomic_umin_global
/*73611*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->73630
/*73614*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*73616*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73619*/             OPC_EmitMergeInputChains1_0,
/*73620*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umin:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_umin_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*73630*/           /*SwitchType*/ 16, MVT::i64,// ->73648
/*73632*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*73634*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73637*/             OPC_EmitMergeInputChains1_0,
/*73638*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umin:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_umin_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMIN_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*73648*/           0, // EndSwitchType
/*73649*/         0, /*End of Scope*/
/*73650*/       0, /*End of Scope*/
/*73651*/     0, /*End of Scope*/
/*73652*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->74003
/*73656*/     OPC_RecordMemRef,
/*73657*/     OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*73658*/     OPC_Scope, 84, /*->73744*/ // 3 children in Scope
/*73660*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*73661*/       OPC_RecordChild2, // #2 = $vdata_in
/*73662*/       OPC_CheckPredicate, 31, // Predicate_atomic_max_global
/*73664*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->73704
/*73667*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73669*/         OPC_Scope, 16, /*->73687*/ // 2 children in Scope
/*73671*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*73674*/           OPC_EmitMergeInputChains1_0,
/*73675*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_max:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73687*/         /*Scope*/ 15, /*->73703*/
/*73688*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*73691*/           OPC_EmitMergeInputChains1_0,
/*73692*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_max:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73703*/         0, /*End of Scope*/
/*73704*/       /*SwitchType*/ 37, MVT::i64,// ->73743
/*73706*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73708*/         OPC_Scope, 16, /*->73726*/ // 2 children in Scope
/*73710*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*73713*/           OPC_EmitMergeInputChains1_0,
/*73714*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_max:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73726*/         /*Scope*/ 15, /*->73742*/
/*73727*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*73730*/           OPC_EmitMergeInputChains1_0,
/*73731*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_max:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*73742*/         0, /*End of Scope*/
/*73743*/       0, // EndSwitchType
/*73744*/     /*Scope*/ 55, /*->73800*/
/*73745*/       OPC_CaptureGlueInput,
/*73746*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*73747*/       OPC_RecordChild2, // #2 = $value
/*73748*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_max_local
/*73750*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->73775
/*73753*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73755*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*73758*/         OPC_EmitMergeInputChains1_0,
/*73759*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*73762*/         OPC_EmitInteger, MVT::i1, 0, 
/*73765*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*73775*/       /*SwitchType*/ 22, MVT::i64,// ->73799
/*73777*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73779*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*73782*/         OPC_EmitMergeInputChains1_0,
/*73783*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*73786*/         OPC_EmitInteger, MVT::i1, 0, 
/*73789*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*73799*/       0, // EndSwitchType
/*73800*/     /*Scope*/ 72|128,1/*200*/, /*->74002*/
/*73802*/       OPC_RecordChild1, // #1 = $ptr
/*73803*/       OPC_Scope, 110, /*->73915*/ // 2 children in Scope
/*73805*/         OPC_CheckChild1Type, MVT::i32,
/*73807*/         OPC_RecordChild2, // #2 = $data
/*73808*/         OPC_CheckType, MVT::i32,
/*73810*/         OPC_Scope, 42, /*->73854*/ // 2 children in Scope
/*73812*/           OPC_CheckPredicate, 32, // Predicate_atomic_max_global_noret
/*73814*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73816*/           OPC_EmitMergeInputChains1_0,
/*73817*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*73823*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*73826*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*73835*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MAX_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*73843*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*73846*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_max:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_max_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MAX_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*73854*/         /*Scope*/ 59, /*->73914*/
/*73855*/           OPC_CheckPredicate, 17, // Predicate_atomic_load_max_local
/*73857*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73859*/           OPC_EmitMergeInputChains1_0,
/*73860*/           OPC_EmitInteger, MVT::i32, 0, 
/*73863*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73875*/           OPC_EmitInteger, MVT::i32, 0, 
/*73878*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73890*/           OPC_EmitInteger, MVT::i32, 1, 
/*73893*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*73896*/           OPC_EmitInteger, MVT::i32, 0, 
/*73899*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_max:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                    // Dst: (LDS_MAX_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*73914*/         0, /*End of Scope*/
/*73915*/       /*Scope*/ 85, /*->74001*/
/*73916*/         OPC_RecordChild2, // #2 = $vdata
/*73917*/         OPC_Scope, 40, /*->73959*/ // 2 children in Scope
/*73919*/           OPC_CheckPredicate, 33, // Predicate_atomic_max_flat
/*73921*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->73940
/*73924*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*73926*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73929*/             OPC_EmitMergeInputChains1_0,
/*73930*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_max:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_max_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*73940*/           /*SwitchType*/ 16, MVT::i64,// ->73958
/*73942*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*73944*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73947*/             OPC_EmitMergeInputChains1_0,
/*73948*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_max:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_max_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMAX_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*73958*/           0, // EndSwitchType
/*73959*/         /*Scope*/ 40, /*->74000*/
/*73960*/           OPC_CheckPredicate, 31, // Predicate_atomic_max_global
/*73962*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->73981
/*73965*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*73967*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73970*/             OPC_EmitMergeInputChains1_0,
/*73971*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_max:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_max_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*73981*/           /*SwitchType*/ 16, MVT::i64,// ->73999
/*73983*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*73985*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*73988*/             OPC_EmitMergeInputChains1_0,
/*73989*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_max:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_max_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_SMAX_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*73999*/           0, // EndSwitchType
/*74000*/         0, /*End of Scope*/
/*74001*/       0, /*End of Scope*/
/*74002*/     0, /*End of Scope*/
/*74003*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->74354
/*74007*/     OPC_RecordMemRef,
/*74008*/     OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*74009*/     OPC_Scope, 84, /*->74095*/ // 3 children in Scope
/*74011*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*74012*/       OPC_RecordChild2, // #2 = $vdata_in
/*74013*/       OPC_CheckPredicate, 31, // Predicate_atomic_umax_global
/*74015*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->74055
/*74018*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74020*/         OPC_Scope, 16, /*->74038*/ // 2 children in Scope
/*74022*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*74025*/           OPC_EmitMergeInputChains1_0,
/*74026*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_umax:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74038*/         /*Scope*/ 15, /*->74054*/
/*74039*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*74042*/           OPC_EmitMergeInputChains1_0,
/*74043*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umax:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74054*/         0, /*End of Scope*/
/*74055*/       /*SwitchType*/ 37, MVT::i64,// ->74094
/*74057*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74059*/         OPC_Scope, 16, /*->74077*/ // 2 children in Scope
/*74061*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*74064*/           OPC_EmitMergeInputChains1_0,
/*74065*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_umax:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74077*/         /*Scope*/ 15, /*->74093*/
/*74078*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*74081*/           OPC_EmitMergeInputChains1_0,
/*74082*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umax:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74093*/         0, /*End of Scope*/
/*74094*/       0, // EndSwitchType
/*74095*/     /*Scope*/ 55, /*->74151*/
/*74096*/       OPC_CaptureGlueInput,
/*74097*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*74098*/       OPC_RecordChild2, // #2 = $value
/*74099*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_umax_local
/*74101*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->74126
/*74104*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74106*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*74109*/         OPC_EmitMergeInputChains1_0,
/*74110*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*74113*/         OPC_EmitInteger, MVT::i1, 0, 
/*74116*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*74126*/       /*SwitchType*/ 22, MVT::i64,// ->74150
/*74128*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74130*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*74133*/         OPC_EmitMergeInputChains1_0,
/*74134*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*74137*/         OPC_EmitInteger, MVT::i1, 0, 
/*74140*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*74150*/       0, // EndSwitchType
/*74151*/     /*Scope*/ 72|128,1/*200*/, /*->74353*/
/*74153*/       OPC_RecordChild1, // #1 = $ptr
/*74154*/       OPC_Scope, 110, /*->74266*/ // 2 children in Scope
/*74156*/         OPC_CheckChild1Type, MVT::i32,
/*74158*/         OPC_RecordChild2, // #2 = $data
/*74159*/         OPC_CheckType, MVT::i32,
/*74161*/         OPC_Scope, 42, /*->74205*/ // 2 children in Scope
/*74163*/           OPC_CheckPredicate, 32, // Predicate_atomic_umax_global_noret
/*74165*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74167*/           OPC_EmitMergeInputChains1_0,
/*74168*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*74174*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*74177*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*74186*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MAX_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*74194*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*74197*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_umax:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_umax_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MAX_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*74205*/         /*Scope*/ 59, /*->74265*/
/*74206*/           OPC_CheckPredicate, 17, // Predicate_atomic_load_umax_local
/*74208*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74210*/           OPC_EmitMergeInputChains1_0,
/*74211*/           OPC_EmitInteger, MVT::i32, 0, 
/*74214*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74226*/           OPC_EmitInteger, MVT::i32, 0, 
/*74229*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74241*/           OPC_EmitInteger, MVT::i32, 1, 
/*74244*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*74247*/           OPC_EmitInteger, MVT::i32, 0, 
/*74250*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                    // Dst: (LDS_MAX_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*74265*/         0, /*End of Scope*/
/*74266*/       /*Scope*/ 85, /*->74352*/
/*74267*/         OPC_RecordChild2, // #2 = $vdata
/*74268*/         OPC_Scope, 40, /*->74310*/ // 2 children in Scope
/*74270*/           OPC_CheckPredicate, 33, // Predicate_atomic_umax_flat
/*74272*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->74291
/*74275*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*74277*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74280*/             OPC_EmitMergeInputChains1_0,
/*74281*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umax:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_umax_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*74291*/           /*SwitchType*/ 16, MVT::i64,// ->74309
/*74293*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*74295*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74298*/             OPC_EmitMergeInputChains1_0,
/*74299*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umax:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_umax_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMAX_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*74309*/           0, // EndSwitchType
/*74310*/         /*Scope*/ 40, /*->74351*/
/*74311*/           OPC_CheckPredicate, 31, // Predicate_atomic_umax_global
/*74313*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->74332
/*74316*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*74318*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74321*/             OPC_EmitMergeInputChains1_0,
/*74322*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umax:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_umax_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*74332*/           /*SwitchType*/ 16, MVT::i64,// ->74350
/*74334*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*74336*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74339*/             OPC_EmitMergeInputChains1_0,
/*74340*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_umax:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_umax_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_UMAX_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*74350*/           0, // EndSwitchType
/*74351*/         0, /*End of Scope*/
/*74352*/       0, /*End of Scope*/
/*74353*/     0, /*End of Scope*/
/*74354*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->74705
/*74358*/     OPC_RecordMemRef,
/*74359*/     OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*74360*/     OPC_Scope, 84, /*->74446*/ // 3 children in Scope
/*74362*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*74363*/       OPC_RecordChild2, // #2 = $vdata_in
/*74364*/       OPC_CheckPredicate, 31, // Predicate_atomic_and_global
/*74366*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->74406
/*74369*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74371*/         OPC_Scope, 16, /*->74389*/ // 2 children in Scope
/*74373*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*74376*/           OPC_EmitMergeInputChains1_0,
/*74377*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_and:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_AND_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74389*/         /*Scope*/ 15, /*->74405*/
/*74390*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*74393*/           OPC_EmitMergeInputChains1_0,
/*74394*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_and:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74405*/         0, /*End of Scope*/
/*74406*/       /*SwitchType*/ 37, MVT::i64,// ->74445
/*74408*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74410*/         OPC_Scope, 16, /*->74428*/ // 2 children in Scope
/*74412*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*74415*/           OPC_EmitMergeInputChains1_0,
/*74416*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_and:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_AND_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74428*/         /*Scope*/ 15, /*->74444*/
/*74429*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*74432*/           OPC_EmitMergeInputChains1_0,
/*74433*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_and:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_AND_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74444*/         0, /*End of Scope*/
/*74445*/       0, // EndSwitchType
/*74446*/     /*Scope*/ 55, /*->74502*/
/*74447*/       OPC_CaptureGlueInput,
/*74448*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*74449*/       OPC_RecordChild2, // #2 = $value
/*74450*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_and_local
/*74452*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->74477
/*74455*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74457*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*74460*/         OPC_EmitMergeInputChains1_0,
/*74461*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*74464*/         OPC_EmitInteger, MVT::i1, 0, 
/*74467*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*74477*/       /*SwitchType*/ 22, MVT::i64,// ->74501
/*74479*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74481*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*74484*/         OPC_EmitMergeInputChains1_0,
/*74485*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*74488*/         OPC_EmitInteger, MVT::i1, 0, 
/*74491*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*74501*/       0, // EndSwitchType
/*74502*/     /*Scope*/ 72|128,1/*200*/, /*->74704*/
/*74504*/       OPC_RecordChild1, // #1 = $ptr
/*74505*/       OPC_Scope, 110, /*->74617*/ // 2 children in Scope
/*74507*/         OPC_CheckChild1Type, MVT::i32,
/*74509*/         OPC_RecordChild2, // #2 = $data
/*74510*/         OPC_CheckType, MVT::i32,
/*74512*/         OPC_Scope, 42, /*->74556*/ // 2 children in Scope
/*74514*/           OPC_CheckPredicate, 32, // Predicate_atomic_and_global_noret
/*74516*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74518*/           OPC_EmitMergeInputChains1_0,
/*74519*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*74525*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*74528*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*74537*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_AND_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*74545*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*74548*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_and:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_and_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_AND_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*74556*/         /*Scope*/ 59, /*->74616*/
/*74557*/           OPC_CheckPredicate, 17, // Predicate_atomic_load_and_local
/*74559*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74561*/           OPC_EmitMergeInputChains1_0,
/*74562*/           OPC_EmitInteger, MVT::i32, 0, 
/*74565*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74577*/           OPC_EmitInteger, MVT::i32, 0, 
/*74580*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74592*/           OPC_EmitInteger, MVT::i32, 1, 
/*74595*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*74598*/           OPC_EmitInteger, MVT::i32, 0, 
/*74601*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_and:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                    // Dst: (LDS_AND_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*74616*/         0, /*End of Scope*/
/*74617*/       /*Scope*/ 85, /*->74703*/
/*74618*/         OPC_RecordChild2, // #2 = $vdata
/*74619*/         OPC_Scope, 40, /*->74661*/ // 2 children in Scope
/*74621*/           OPC_CheckPredicate, 33, // Predicate_atomic_and_flat
/*74623*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->74642
/*74626*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*74628*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74631*/             OPC_EmitMergeInputChains1_0,
/*74632*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_and:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_and_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_AND_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*74642*/           /*SwitchType*/ 16, MVT::i64,// ->74660
/*74644*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*74646*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74649*/             OPC_EmitMergeInputChains1_0,
/*74650*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_and:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_and_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_AND_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*74660*/           0, // EndSwitchType
/*74661*/         /*Scope*/ 40, /*->74702*/
/*74662*/           OPC_CheckPredicate, 31, // Predicate_atomic_and_global
/*74664*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->74683
/*74667*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*74669*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74672*/             OPC_EmitMergeInputChains1_0,
/*74673*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_and:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_and_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_AND_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*74683*/           /*SwitchType*/ 16, MVT::i64,// ->74701
/*74685*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*74687*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74690*/             OPC_EmitMergeInputChains1_0,
/*74691*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_and:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_and_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_AND_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*74701*/           0, // EndSwitchType
/*74702*/         0, /*End of Scope*/
/*74703*/       0, /*End of Scope*/
/*74704*/     0, /*End of Scope*/
/*74705*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->75056
/*74709*/     OPC_RecordMemRef,
/*74710*/     OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*74711*/     OPC_Scope, 84, /*->74797*/ // 3 children in Scope
/*74713*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*74714*/       OPC_RecordChild2, // #2 = $vdata_in
/*74715*/       OPC_CheckPredicate, 31, // Predicate_atomic_or_global
/*74717*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->74757
/*74720*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74722*/         OPC_Scope, 16, /*->74740*/ // 2 children in Scope
/*74724*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*74727*/           OPC_EmitMergeInputChains1_0,
/*74728*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_or:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_OR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74740*/         /*Scope*/ 15, /*->74756*/
/*74741*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*74744*/           OPC_EmitMergeInputChains1_0,
/*74745*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_or:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74756*/         0, /*End of Scope*/
/*74757*/       /*SwitchType*/ 37, MVT::i64,// ->74796
/*74759*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74761*/         OPC_Scope, 16, /*->74779*/ // 2 children in Scope
/*74763*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*74766*/           OPC_EmitMergeInputChains1_0,
/*74767*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_or:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_OR_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74779*/         /*Scope*/ 15, /*->74795*/
/*74780*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*74783*/           OPC_EmitMergeInputChains1_0,
/*74784*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_or:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_OR_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*74795*/         0, /*End of Scope*/
/*74796*/       0, // EndSwitchType
/*74797*/     /*Scope*/ 55, /*->74853*/
/*74798*/       OPC_CaptureGlueInput,
/*74799*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*74800*/       OPC_RecordChild2, // #2 = $value
/*74801*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_or_local
/*74803*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->74828
/*74806*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74808*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*74811*/         OPC_EmitMergeInputChains1_0,
/*74812*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*74815*/         OPC_EmitInteger, MVT::i1, 0, 
/*74818*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*74828*/       /*SwitchType*/ 22, MVT::i64,// ->74852
/*74830*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74832*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*74835*/         OPC_EmitMergeInputChains1_0,
/*74836*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*74839*/         OPC_EmitInteger, MVT::i1, 0, 
/*74842*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*74852*/       0, // EndSwitchType
/*74853*/     /*Scope*/ 72|128,1/*200*/, /*->75055*/
/*74855*/       OPC_RecordChild1, // #1 = $ptr
/*74856*/       OPC_Scope, 110, /*->74968*/ // 2 children in Scope
/*74858*/         OPC_CheckChild1Type, MVT::i32,
/*74860*/         OPC_RecordChild2, // #2 = $data
/*74861*/         OPC_CheckType, MVT::i32,
/*74863*/         OPC_Scope, 42, /*->74907*/ // 2 children in Scope
/*74865*/           OPC_CheckPredicate, 32, // Predicate_atomic_or_global_noret
/*74867*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74869*/           OPC_EmitMergeInputChains1_0,
/*74870*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*74876*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*74879*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*74888*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_OR_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*74896*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*74899*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_or:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_or_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_OR_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*74907*/         /*Scope*/ 59, /*->74967*/
/*74908*/           OPC_CheckPredicate, 17, // Predicate_atomic_load_or_local
/*74910*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74912*/           OPC_EmitMergeInputChains1_0,
/*74913*/           OPC_EmitInteger, MVT::i32, 0, 
/*74916*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74928*/           OPC_EmitInteger, MVT::i32, 0, 
/*74931*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74943*/           OPC_EmitInteger, MVT::i32, 1, 
/*74946*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*74949*/           OPC_EmitInteger, MVT::i32, 0, 
/*74952*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_or:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                    // Dst: (LDS_OR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*74967*/         0, /*End of Scope*/
/*74968*/       /*Scope*/ 85, /*->75054*/
/*74969*/         OPC_RecordChild2, // #2 = $vdata
/*74970*/         OPC_Scope, 40, /*->75012*/ // 2 children in Scope
/*74972*/           OPC_CheckPredicate, 33, // Predicate_atomic_or_flat
/*74974*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->74993
/*74977*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*74979*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*74982*/             OPC_EmitMergeInputChains1_0,
/*74983*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_or:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_or_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_OR_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*74993*/           /*SwitchType*/ 16, MVT::i64,// ->75011
/*74995*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*74997*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75000*/             OPC_EmitMergeInputChains1_0,
/*75001*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_or:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_or_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_OR_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*75011*/           0, // EndSwitchType
/*75012*/         /*Scope*/ 40, /*->75053*/
/*75013*/           OPC_CheckPredicate, 31, // Predicate_atomic_or_global
/*75015*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->75034
/*75018*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*75020*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75023*/             OPC_EmitMergeInputChains1_0,
/*75024*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_or:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_or_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_OR_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*75034*/           /*SwitchType*/ 16, MVT::i64,// ->75052
/*75036*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*75038*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75041*/             OPC_EmitMergeInputChains1_0,
/*75042*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_or:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_or_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_OR_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*75052*/           0, // EndSwitchType
/*75053*/         0, /*End of Scope*/
/*75054*/       0, /*End of Scope*/
/*75055*/     0, /*End of Scope*/
/*75056*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->75407
/*75060*/     OPC_RecordMemRef,
/*75061*/     OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*75062*/     OPC_Scope, 84, /*->75148*/ // 3 children in Scope
/*75064*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*75065*/       OPC_RecordChild2, // #2 = $vdata_in
/*75066*/       OPC_CheckPredicate, 31, // Predicate_atomic_xor_global
/*75068*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->75108
/*75071*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75073*/         OPC_Scope, 16, /*->75091*/ // 2 children in Scope
/*75075*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*75078*/           OPC_EmitMergeInputChains1_0,
/*75079*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_xor:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75091*/         /*Scope*/ 15, /*->75107*/
/*75092*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*75095*/           OPC_EmitMergeInputChains1_0,
/*75096*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_xor:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75107*/         0, /*End of Scope*/
/*75108*/       /*SwitchType*/ 37, MVT::i64,// ->75147
/*75110*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75112*/         OPC_Scope, 16, /*->75130*/ // 2 children in Scope
/*75114*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*75117*/           OPC_EmitMergeInputChains1_0,
/*75118*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (atomic_load_xor:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_XOR_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75130*/         /*Scope*/ 15, /*->75146*/
/*75131*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*75134*/           OPC_EmitMergeInputChains1_0,
/*75135*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_xor:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_XOR_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75146*/         0, /*End of Scope*/
/*75147*/       0, // EndSwitchType
/*75148*/     /*Scope*/ 55, /*->75204*/
/*75149*/       OPC_CaptureGlueInput,
/*75150*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*75151*/       OPC_RecordChild2, // #2 = $value
/*75152*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_load_xor_local
/*75154*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->75179
/*75157*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75159*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*75162*/         OPC_EmitMergeInputChains1_0,
/*75163*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*75166*/         OPC_EmitInteger, MVT::i1, 0, 
/*75169*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*75179*/       /*SwitchType*/ 22, MVT::i64,// ->75203
/*75181*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75183*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*75186*/         OPC_EmitMergeInputChains1_0,
/*75187*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*75190*/         OPC_EmitInteger, MVT::i1, 0, 
/*75193*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*75203*/       0, // EndSwitchType
/*75204*/     /*Scope*/ 72|128,1/*200*/, /*->75406*/
/*75206*/       OPC_RecordChild1, // #1 = $ptr
/*75207*/       OPC_Scope, 110, /*->75319*/ // 2 children in Scope
/*75209*/         OPC_CheckChild1Type, MVT::i32,
/*75211*/         OPC_RecordChild2, // #2 = $data
/*75212*/         OPC_CheckType, MVT::i32,
/*75214*/         OPC_Scope, 42, /*->75258*/ // 2 children in Scope
/*75216*/           OPC_CheckPredicate, 32, // Predicate_atomic_xor_global_noret
/*75218*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*75220*/           OPC_EmitMergeInputChains1_0,
/*75221*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*75227*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*75230*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*75239*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_XOR_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*75247*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*75250*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_xor:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_xor_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_XOR_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*75258*/         /*Scope*/ 59, /*->75318*/
/*75259*/           OPC_CheckPredicate, 17, // Predicate_atomic_load_xor_local
/*75261*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*75263*/           OPC_EmitMergeInputChains1_0,
/*75264*/           OPC_EmitInteger, MVT::i32, 0, 
/*75267*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75279*/           OPC_EmitInteger, MVT::i32, 0, 
/*75282*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75294*/           OPC_EmitInteger, MVT::i32, 1, 
/*75297*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*75300*/           OPC_EmitInteger, MVT::i32, 0, 
/*75303*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_xor:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                    // Dst: (LDS_XOR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*75318*/         0, /*End of Scope*/
/*75319*/       /*Scope*/ 85, /*->75405*/
/*75320*/         OPC_RecordChild2, // #2 = $vdata
/*75321*/         OPC_Scope, 40, /*->75363*/ // 2 children in Scope
/*75323*/           OPC_CheckPredicate, 33, // Predicate_atomic_xor_flat
/*75325*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->75344
/*75328*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*75330*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75333*/             OPC_EmitMergeInputChains1_0,
/*75334*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_xor:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_xor_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_XOR_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*75344*/           /*SwitchType*/ 16, MVT::i64,// ->75362
/*75346*/             OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*75348*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75351*/             OPC_EmitMergeInputChains1_0,
/*75352*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_xor:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_xor_flat>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_XOR_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*75362*/           0, // EndSwitchType
/*75363*/         /*Scope*/ 40, /*->75404*/
/*75364*/           OPC_CheckPredicate, 31, // Predicate_atomic_xor_global
/*75366*/           OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->75385
/*75369*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*75371*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75374*/             OPC_EmitMergeInputChains1_0,
/*75375*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_xor:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_xor_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_XOR_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*75385*/           /*SwitchType*/ 16, MVT::i64,// ->75403
/*75387*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*75389*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75392*/             OPC_EmitMergeInputChains1_0,
/*75393*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                      // Src: (atomic_load_xor:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_xor_global>> - Complexity = -3
                      // Dst: (FLAT_ATOMIC_XOR_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*75403*/           0, // EndSwitchType
/*75404*/         0, /*End of Scope*/
/*75405*/       0, /*End of Scope*/
/*75406*/     0, /*End of Scope*/
/*75407*/   /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(AMDGPUISD::ATOMIC_INC),// ->75643
/*75411*/     OPC_RecordMemRef,
/*75412*/     OPC_RecordNode, // #0 = 'SIatomic_inc' chained node
/*75413*/     OPC_Scope, 84, /*->75499*/ // 3 children in Scope
/*75415*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*75416*/       OPC_RecordChild2, // #2 = $vdata_in
/*75417*/       OPC_CheckPredicate, 31, // Predicate_atomic_inc_global
/*75419*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->75459
/*75422*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75424*/         OPC_Scope, 16, /*->75442*/ // 2 children in Scope
/*75426*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*75429*/           OPC_EmitMergeInputChains1_0,
/*75430*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (SIatomic_inc:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_INC_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75442*/         /*Scope*/ 15, /*->75458*/
/*75443*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*75446*/           OPC_EmitMergeInputChains1_0,
/*75447*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (SIatomic_inc:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_INC_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75458*/         0, /*End of Scope*/
/*75459*/       /*SwitchType*/ 37, MVT::i64,// ->75498
/*75461*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75463*/         OPC_Scope, 16, /*->75481*/ // 2 children in Scope
/*75465*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*75468*/           OPC_EmitMergeInputChains1_0,
/*75469*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (SIatomic_inc:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_INC_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75481*/         /*Scope*/ 15, /*->75497*/
/*75482*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*75485*/           OPC_EmitMergeInputChains1_0,
/*75486*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (SIatomic_inc:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_INC_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75497*/         0, /*End of Scope*/
/*75498*/       0, // EndSwitchType
/*75499*/     /*Scope*/ 55, /*->75555*/
/*75500*/       OPC_CaptureGlueInput,
/*75501*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*75502*/       OPC_RecordChild2, // #2 = $value
/*75503*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_inc_local
/*75505*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->75530
/*75508*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75510*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*75513*/         OPC_EmitMergeInputChains1_0,
/*75514*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*75517*/         OPC_EmitInteger, MVT::i1, 0, 
/*75520*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_inc_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_inc_local>> - Complexity = 13
                  // Dst: (DS_INC_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*75530*/       /*SwitchType*/ 22, MVT::i64,// ->75554
/*75532*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75534*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*75537*/         OPC_EmitMergeInputChains1_0,
/*75538*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*75541*/         OPC_EmitInteger, MVT::i1, 0, 
/*75544*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_inc_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_inc_local>> - Complexity = 13
                  // Dst: (DS_INC_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*75554*/       0, // EndSwitchType
/*75555*/     /*Scope*/ 86, /*->75642*/
/*75556*/       OPC_RecordChild1, // #1 = $FLATAtomic:vaddr:offset:slc
/*75557*/       OPC_RecordChild2, // #2 = $vdata
/*75558*/       OPC_Scope, 40, /*->75600*/ // 2 children in Scope
/*75560*/         OPC_CheckPredicate, 33, // Predicate_atomic_inc_flat
/*75562*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->75581
/*75565*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*75567*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75570*/           OPC_EmitMergeInputChains1_0,
/*75571*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_inc_flat>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_INC_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*75581*/         /*SwitchType*/ 16, MVT::i64,// ->75599
/*75583*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*75585*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75588*/           OPC_EmitMergeInputChains1_0,
/*75589*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_inc_flat>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_INC_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*75599*/         0, // EndSwitchType
/*75600*/       /*Scope*/ 40, /*->75641*/
/*75601*/         OPC_CheckPredicate, 31, // Predicate_atomic_inc_global
/*75603*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->75622
/*75606*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*75608*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75611*/           OPC_EmitMergeInputChains1_0,
/*75612*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_inc_global>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_INC_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*75622*/         /*SwitchType*/ 16, MVT::i64,// ->75640
/*75624*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*75626*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75629*/           OPC_EmitMergeInputChains1_0,
/*75630*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_inc_global>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_INC_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*75640*/         0, // EndSwitchType
/*75641*/       0, /*End of Scope*/
/*75642*/     0, /*End of Scope*/
/*75643*/   /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(AMDGPUISD::ATOMIC_DEC),// ->75879
/*75647*/     OPC_RecordMemRef,
/*75648*/     OPC_RecordNode, // #0 = 'SIatomic_dec' chained node
/*75649*/     OPC_Scope, 84, /*->75735*/ // 3 children in Scope
/*75651*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*75652*/       OPC_RecordChild2, // #2 = $vdata_in
/*75653*/       OPC_CheckPredicate, 31, // Predicate_atomic_dec_global
/*75655*/       OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->75695
/*75658*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75660*/         OPC_Scope, 16, /*->75678*/ // 2 children in Scope
/*75662*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*75665*/           OPC_EmitMergeInputChains1_0,
/*75666*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (SIatomic_dec:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_DEC_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75678*/         /*Scope*/ 15, /*->75694*/
/*75679*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*75682*/           OPC_EmitMergeInputChains1_0,
/*75683*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (SIatomic_dec:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_DEC_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75694*/         0, /*End of Scope*/
/*75695*/       /*SwitchType*/ 37, MVT::i64,// ->75734
/*75697*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75699*/         OPC_Scope, 16, /*->75717*/ // 2 children in Scope
/*75701*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*75704*/           OPC_EmitMergeInputChains1_0,
/*75705*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                    // Src: (SIatomic_dec:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_DEC_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75717*/         /*Scope*/ 15, /*->75733*/
/*75718*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*75721*/           OPC_EmitMergeInputChains1_0,
/*75722*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (SIatomic_dec:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_DEC_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*75733*/         0, /*End of Scope*/
/*75734*/       0, // EndSwitchType
/*75735*/     /*Scope*/ 55, /*->75791*/
/*75736*/       OPC_CaptureGlueInput,
/*75737*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*75738*/       OPC_RecordChild2, // #2 = $value
/*75739*/       OPC_CheckPredicate, 17, // Predicate_si_atomic_dec_local
/*75741*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->75766
/*75744*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75746*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*75749*/         OPC_EmitMergeInputChains1_0,
/*75750*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*75753*/         OPC_EmitInteger, MVT::i1, 0, 
/*75756*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_dec_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_dec_local>> - Complexity = 13
                  // Dst: (DS_DEC_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*75766*/       /*SwitchType*/ 22, MVT::i64,// ->75790
/*75768*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75770*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*75773*/         OPC_EmitMergeInputChains1_0,
/*75774*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*75777*/         OPC_EmitInteger, MVT::i1, 0, 
/*75780*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_dec_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_dec_local>> - Complexity = 13
                  // Dst: (DS_DEC_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*75790*/       0, // EndSwitchType
/*75791*/     /*Scope*/ 86, /*->75878*/
/*75792*/       OPC_RecordChild1, // #1 = $FLATAtomic:vaddr:offset:slc
/*75793*/       OPC_RecordChild2, // #2 = $vdata
/*75794*/       OPC_Scope, 40, /*->75836*/ // 2 children in Scope
/*75796*/         OPC_CheckPredicate, 33, // Predicate_atomic_dec_flat
/*75798*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->75817
/*75801*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*75803*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75806*/           OPC_EmitMergeInputChains1_0,
/*75807*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata)<<P:Predicate_atomic_dec_flat>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_DEC_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*75817*/         /*SwitchType*/ 16, MVT::i64,// ->75835
/*75819*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*75821*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75824*/           OPC_EmitMergeInputChains1_0,
/*75825*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata)<<P:Predicate_atomic_dec_flat>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_DEC_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*75835*/         0, // EndSwitchType
/*75836*/       /*Scope*/ 40, /*->75877*/
/*75837*/         OPC_CheckPredicate, 31, // Predicate_atomic_dec_global
/*75839*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->75858
/*75842*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*75844*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75847*/           OPC_EmitMergeInputChains1_0,
/*75848*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i32:i32:$data)<<P:Predicate_atomic_dec_global>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_DEC_RTN:i32 ?:i64:$vaddr, ?:i32:$data, ?:i16:$offset, ?:i1:$slc)
/*75858*/         /*SwitchType*/ 16, MVT::i64,// ->75876
/*75860*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*75862*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*75865*/           OPC_EmitMergeInputChains1_0,
/*75866*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), i64:i64:$data)<<P:Predicate_atomic_dec_global>> - Complexity = -3
                    // Dst: (FLAT_ATOMIC_DEC_X2_RTN:i64 ?:i64:$vaddr, ?:i64:$data, ?:i16:$offset, ?:i1:$slc)
/*75876*/         0, // EndSwitchType
/*75877*/       0, /*End of Scope*/
/*75878*/     0, /*End of Scope*/
/*75879*/   /*SwitchOpcode*/ 55|128,7/*951*/, TARGET_VAL(AMDGPUISD::SETCC),// ->76834
/*75883*/     OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*75884*/     OPC_Scope, 65|128,2/*321*/, /*->76208*/ // 4 children in Scope
/*75887*/       OPC_CheckChild0Type, MVT::f32,
/*75889*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*75890*/       OPC_MoveChild2,
/*75891*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*75894*/       OPC_Scope, 25, /*->75921*/ // 12 children in Scope
/*75896*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*75898*/         OPC_MoveParent,
/*75899*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75901*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*75904*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*75907*/         OPC_EmitInteger, MVT::i1, 0, 
/*75910*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 21
                  // Dst: (V_CMP_EQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*75921*/       /*Scope*/ 25, /*->75947*/
/*75922*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*75924*/         OPC_MoveParent,
/*75925*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75927*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*75930*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*75933*/         OPC_EmitInteger, MVT::i1, 0, 
/*75936*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*75947*/       /*Scope*/ 25, /*->75973*/
/*75948*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*75950*/         OPC_MoveParent,
/*75951*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75953*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*75956*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*75959*/         OPC_EmitInteger, MVT::i1, 0, 
/*75962*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 21
                  // Dst: (V_CMP_GT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*75973*/       /*Scope*/ 25, /*->75999*/
/*75974*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*75976*/         OPC_MoveParent,
/*75977*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75979*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*75982*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*75985*/         OPC_EmitInteger, MVT::i1, 0, 
/*75988*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 21
                  // Dst: (V_CMP_GE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*75999*/       /*Scope*/ 25, /*->76025*/
/*76000*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*76002*/         OPC_MoveParent,
/*76003*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76005*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76008*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76011*/         OPC_EmitInteger, MVT::i1, 0, 
/*76014*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = 21
                  // Dst: (V_CMP_LT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*76025*/       /*Scope*/ 25, /*->76051*/
/*76026*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*76028*/         OPC_MoveParent,
/*76029*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76031*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76034*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76037*/         OPC_EmitInteger, MVT::i1, 0, 
/*76040*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = 21
                  // Dst: (V_CMP_LE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*76051*/       /*Scope*/ 25, /*->76077*/
/*76052*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*76054*/         OPC_MoveParent,
/*76055*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76057*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76060*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76063*/         OPC_EmitInteger, MVT::i1, 0, 
/*76066*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = 21
                  // Dst: (V_CMP_NLG_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*76077*/       /*Scope*/ 25, /*->76103*/
/*76078*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*76080*/         OPC_MoveParent,
/*76081*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76083*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76086*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76089*/         OPC_EmitInteger, MVT::i1, 0, 
/*76092*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*76103*/       /*Scope*/ 25, /*->76129*/
/*76104*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*76106*/         OPC_MoveParent,
/*76107*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76109*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76112*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76115*/         OPC_EmitInteger, MVT::i1, 0, 
/*76118*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 21
                  // Dst: (V_CMP_NLE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*76129*/       /*Scope*/ 25, /*->76155*/
/*76130*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*76132*/         OPC_MoveParent,
/*76133*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76135*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76138*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76141*/         OPC_EmitInteger, MVT::i1, 0, 
/*76144*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 21
                  // Dst: (V_CMP_NLT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*76155*/       /*Scope*/ 25, /*->76181*/
/*76156*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*76158*/         OPC_MoveParent,
/*76159*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76161*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76164*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76167*/         OPC_EmitInteger, MVT::i1, 0, 
/*76170*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 21
                  // Dst: (V_CMP_NGE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*76181*/       /*Scope*/ 25, /*->76207*/
/*76182*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*76184*/         OPC_MoveParent,
/*76185*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76187*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76190*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76193*/         OPC_EmitInteger, MVT::i1, 0, 
/*76196*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 21
                  // Dst: (V_CMP_NGT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1)
/*76207*/       0, /*End of Scope*/
/*76208*/     /*Scope*/ 65|128,2/*321*/, /*->76531*/
/*76210*/       OPC_CheckChild0Type, MVT::f64,
/*76212*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*76213*/       OPC_MoveChild2,
/*76214*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*76217*/       OPC_Scope, 25, /*->76244*/ // 12 children in Scope
/*76219*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*76221*/         OPC_MoveParent,
/*76222*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76224*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76227*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76230*/         OPC_EmitInteger, MVT::i1, 0, 
/*76233*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 21
                  // Dst: (V_CMP_EQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*76244*/       /*Scope*/ 25, /*->76270*/
/*76245*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*76247*/         OPC_MoveParent,
/*76248*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76250*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76253*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76256*/         OPC_EmitInteger, MVT::i1, 0, 
/*76259*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*76270*/       /*Scope*/ 25, /*->76296*/
/*76271*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*76273*/         OPC_MoveParent,
/*76274*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76276*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76279*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76282*/         OPC_EmitInteger, MVT::i1, 0, 
/*76285*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 21
                  // Dst: (V_CMP_GT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*76296*/       /*Scope*/ 25, /*->76322*/
/*76297*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*76299*/         OPC_MoveParent,
/*76300*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76302*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76305*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76308*/         OPC_EmitInteger, MVT::i1, 0, 
/*76311*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 21
                  // Dst: (V_CMP_GE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*76322*/       /*Scope*/ 25, /*->76348*/
/*76323*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*76325*/         OPC_MoveParent,
/*76326*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76328*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76331*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76334*/         OPC_EmitInteger, MVT::i1, 0, 
/*76337*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = 21
                  // Dst: (V_CMP_LT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*76348*/       /*Scope*/ 25, /*->76374*/
/*76349*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*76351*/         OPC_MoveParent,
/*76352*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76354*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76357*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76360*/         OPC_EmitInteger, MVT::i1, 0, 
/*76363*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = 21
                  // Dst: (V_CMP_LE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*76374*/       /*Scope*/ 25, /*->76400*/
/*76375*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*76377*/         OPC_MoveParent,
/*76378*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76380*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76383*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76386*/         OPC_EmitInteger, MVT::i1, 0, 
/*76389*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = 21
                  // Dst: (V_CMP_NLG_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*76400*/       /*Scope*/ 25, /*->76426*/
/*76401*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*76403*/         OPC_MoveParent,
/*76404*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76406*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76409*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76412*/         OPC_EmitInteger, MVT::i1, 0, 
/*76415*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*76426*/       /*Scope*/ 25, /*->76452*/
/*76427*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*76429*/         OPC_MoveParent,
/*76430*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76432*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76435*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76438*/         OPC_EmitInteger, MVT::i1, 0, 
/*76441*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 21
                  // Dst: (V_CMP_NLE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*76452*/       /*Scope*/ 25, /*->76478*/
/*76453*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*76455*/         OPC_MoveParent,
/*76456*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76458*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76461*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76464*/         OPC_EmitInteger, MVT::i1, 0, 
/*76467*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 21
                  // Dst: (V_CMP_NLT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*76478*/       /*Scope*/ 25, /*->76504*/
/*76479*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*76481*/         OPC_MoveParent,
/*76482*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76484*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76487*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76490*/         OPC_EmitInteger, MVT::i1, 0, 
/*76493*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 21
                  // Dst: (V_CMP_NGE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*76504*/       /*Scope*/ 25, /*->76530*/
/*76505*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*76507*/         OPC_MoveParent,
/*76508*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76510*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*76513*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*76516*/         OPC_EmitInteger, MVT::i1, 0, 
/*76519*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      MVT::i64, 5/*#Ops*/, 3, 2, 5, 4, 6, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 21
                  // Dst: (V_CMP_NGT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1)
/*76530*/       0, /*End of Scope*/
/*76531*/     /*Scope*/ 21|128,1/*149*/, /*->76682*/
/*76533*/       OPC_CheckChild0Type, MVT::i32,
/*76535*/       OPC_RecordChild1, // #1 = $src1
/*76536*/       OPC_MoveChild2,
/*76537*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*76540*/       OPC_Scope, 13, /*->76555*/ // 10 children in Scope
/*76542*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*76544*/         OPC_MoveParent,
/*76545*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76547*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*76555*/       /*Scope*/ 13, /*->76569*/
/*76556*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*76558*/         OPC_MoveParent,
/*76559*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76561*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*76569*/       /*Scope*/ 13, /*->76583*/
/*76570*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*76572*/         OPC_MoveParent,
/*76573*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76575*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*76583*/       /*Scope*/ 13, /*->76597*/
/*76584*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*76586*/         OPC_MoveParent,
/*76587*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76589*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*76597*/       /*Scope*/ 13, /*->76611*/
/*76598*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*76600*/         OPC_MoveParent,
/*76601*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76603*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*76611*/       /*Scope*/ 13, /*->76625*/
/*76612*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*76614*/         OPC_MoveParent,
/*76615*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76617*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*76625*/       /*Scope*/ 13, /*->76639*/
/*76626*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*76628*/         OPC_MoveParent,
/*76629*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76631*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*76639*/       /*Scope*/ 13, /*->76653*/
/*76640*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*76642*/         OPC_MoveParent,
/*76643*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76645*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*76653*/       /*Scope*/ 13, /*->76667*/
/*76654*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*76656*/         OPC_MoveParent,
/*76657*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76659*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*76667*/       /*Scope*/ 13, /*->76681*/
/*76668*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*76670*/         OPC_MoveParent,
/*76671*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76673*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*76681*/       0, /*End of Scope*/
/*76682*/     /*Scope*/ 21|128,1/*149*/, /*->76833*/
/*76684*/       OPC_CheckChild0Type, MVT::i64,
/*76686*/       OPC_RecordChild1, // #1 = $src1
/*76687*/       OPC_MoveChild2,
/*76688*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*76691*/       OPC_Scope, 13, /*->76706*/ // 10 children in Scope
/*76693*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*76695*/         OPC_MoveParent,
/*76696*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76698*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*76706*/       /*Scope*/ 13, /*->76720*/
/*76707*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*76709*/         OPC_MoveParent,
/*76710*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76712*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*76720*/       /*Scope*/ 13, /*->76734*/
/*76721*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*76723*/         OPC_MoveParent,
/*76724*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76726*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*76734*/       /*Scope*/ 13, /*->76748*/
/*76735*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*76737*/         OPC_MoveParent,
/*76738*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76740*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*76748*/       /*Scope*/ 13, /*->76762*/
/*76749*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*76751*/         OPC_MoveParent,
/*76752*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76754*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*76762*/       /*Scope*/ 13, /*->76776*/
/*76763*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*76765*/         OPC_MoveParent,
/*76766*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76768*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*76776*/       /*Scope*/ 13, /*->76790*/
/*76777*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*76779*/         OPC_MoveParent,
/*76780*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76782*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*76790*/       /*Scope*/ 13, /*->76804*/
/*76791*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*76793*/         OPC_MoveParent,
/*76794*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76796*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*76804*/       /*Scope*/ 13, /*->76818*/
/*76805*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*76807*/         OPC_MoveParent,
/*76808*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76810*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*76818*/       /*Scope*/ 13, /*->76832*/
/*76819*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*76821*/         OPC_MoveParent,
/*76822*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*76824*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*76832*/       0, /*End of Scope*/
/*76833*/     0, /*End of Scope*/
/*76834*/   /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::R600_EXPORT),// ->76963
/*76837*/     OPC_RecordNode, // #0 = 'R600_EXPORT' chained node
/*76838*/     OPC_RecordChild1, // #1 = $src
/*76839*/     OPC_CheckChild1Type, MVT::v4f32,
/*76841*/     OPC_RecordChild2, // #2 = $base
/*76842*/     OPC_MoveChild2,
/*76843*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76846*/     OPC_CheckType, MVT::i32,
/*76848*/     OPC_MoveParent,
/*76849*/     OPC_RecordChild3, // #3 = $type
/*76850*/     OPC_MoveChild3,
/*76851*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76854*/     OPC_CheckType, MVT::i32,
/*76856*/     OPC_MoveParent,
/*76857*/     OPC_RecordChild4, // #4 = $swz_x
/*76858*/     OPC_MoveChild4,
/*76859*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76862*/     OPC_CheckType, MVT::i32,
/*76864*/     OPC_MoveParent,
/*76865*/     OPC_RecordChild5, // #5 = $swz_y
/*76866*/     OPC_MoveChild5,
/*76867*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76870*/     OPC_CheckType, MVT::i32,
/*76872*/     OPC_MoveParent,
/*76873*/     OPC_RecordChild6, // #6 = $swz_z
/*76874*/     OPC_MoveChild6,
/*76875*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76878*/     OPC_CheckType, MVT::i32,
/*76880*/     OPC_MoveParent,
/*76881*/     OPC_RecordChild7, // #7 = $swz_w
/*76882*/     OPC_MoveChild7,
/*76883*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76886*/     OPC_CheckType, MVT::i32,
/*76888*/     OPC_MoveParent,
/*76889*/     OPC_Scope, 35, /*->76926*/ // 2 children in Scope
/*76891*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*76893*/       OPC_EmitMergeInputChains1_0,
/*76894*/       OPC_EmitConvertToTarget, 3,
/*76896*/       OPC_EmitConvertToTarget, 2,
/*76898*/       OPC_EmitConvertToTarget, 4,
/*76900*/       OPC_EmitConvertToTarget, 5,
/*76902*/       OPC_EmitConvertToTarget, 6,
/*76904*/       OPC_EmitConvertToTarget, 7,
/*76906*/       OPC_EmitInteger, MVT::i32, 39, 
/*76909*/       OPC_EmitInteger, MVT::i32, 0, 
/*76912*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (R600_EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*76926*/     /*Scope*/ 35, /*->76962*/
/*76927*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*76929*/       OPC_EmitMergeInputChains1_0,
/*76930*/       OPC_EmitConvertToTarget, 3,
/*76932*/       OPC_EmitConvertToTarget, 2,
/*76934*/       OPC_EmitConvertToTarget, 4,
/*76936*/       OPC_EmitConvertToTarget, 5,
/*76938*/       OPC_EmitConvertToTarget, 6,
/*76940*/       OPC_EmitConvertToTarget, 7,
/*76942*/       OPC_EmitInteger, MVT::i32, 83, 
/*76945*/       OPC_EmitInteger, MVT::i32, 0, 
/*76948*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (R600_EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*76962*/     0, /*End of Scope*/
/*76963*/   /*SwitchOpcode*/ 105|128,5/*745*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->77712
/*76967*/     OPC_Scope, 57, /*->77026*/ // 33 children in Scope
/*76969*/       OPC_CheckChild0Integer, 127|128,3/*511*/, 
/*76972*/       OPC_RecordChild1, // #0 = $src
/*76973*/       OPC_CheckChild1Type, MVT::i32,
/*76975*/       OPC_RecordChild2, // #1 = $dpp_ctrl
/*76976*/       OPC_MoveChild2,
/*76977*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76980*/       OPC_MoveParent,
/*76981*/       OPC_RecordChild3, // #2 = $row_mask
/*76982*/       OPC_MoveChild3,
/*76983*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76986*/       OPC_MoveParent,
/*76987*/       OPC_RecordChild4, // #3 = $bank_mask
/*76988*/       OPC_MoveChild4,
/*76989*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76992*/       OPC_MoveParent,
/*76993*/       OPC_RecordChild5, // #4 = $bound_ctrl
/*76994*/       OPC_MoveChild5,
/*76995*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76998*/       OPC_MoveParent,
/*76999*/       OPC_CheckType, MVT::i32,
/*77001*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*77003*/       OPC_EmitNodeXForm, 2, 1, // as_i32imm
/*77006*/       OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*77009*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*77012*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*77015*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_dpp), 0,
                    MVT::i32, 5/*#Ops*/, 0, 5, 6, 7, 8, 
                // Src: (intrinsic_wo_chain:i32 511:iPTR, i32:i32:$src, (imm:i32):$dpp_ctrl, (imm:i32):$row_mask, (imm:i32):$bank_mask, (imm:i1):$bound_ctrl) - Complexity = 20
                // Dst: (V_MOV_B32_dpp:i32 ?:i32:$src, (as_i32imm:i32 ?:i32:$dpp_ctrl), (as_i32imm:i32 ?:i32:$row_mask), (as_i32imm:i32 ?:i32:$bank_mask), (as_i1imm:i1 ?:i1:$bound_ctrl))
/*77026*/     /*Scope*/ 19, /*->77046*/
/*77027*/       OPC_CheckChild0Integer, 12|128,3/*396*/, 
/*77030*/       OPC_RecordChild1, // #0 = $DS1Addr1Offset:addr:offset
/*77031*/       OPC_RecordChild2, // #1 = $data0
/*77032*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*77034*/       OPC_CheckComplexPat, /*CP*/9, /*#*/0, // SelectDS1Addr1Offset:$ #2 #3
/*77037*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_PERMUTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                // Src: (intrinsic_wo_chain:i32 396:iPTR, (DS1Addr1Offset:i32 i32:i32:$addr, i16:i16:$offset), i32:i32:$data0) - Complexity = 17
                // Dst: (DS_PERMUTE_B32:i32 i32:i32:$addr, i32:i32:$data0, i16:i16:$offset)
/*77046*/     /*Scope*/ 19, /*->77066*/
/*77047*/       OPC_CheckChild0Integer, 11|128,3/*395*/, 
/*77050*/       OPC_RecordChild1, // #0 = $DS1Addr1Offset:addr:offset
/*77051*/       OPC_RecordChild2, // #1 = $data0
/*77052*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*77054*/       OPC_CheckComplexPat, /*CP*/9, /*#*/0, // SelectDS1Addr1Offset:$ #2 #3
/*77057*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_BPERMUTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                // Src: (intrinsic_wo_chain:i32 395:iPTR, (DS1Addr1Offset:i32 i32:i32:$addr, i16:i16:$offset), i32:i32:$data0) - Complexity = 17
                // Dst: (DS_BPERMUTE_B32:i32 i32:i32:$addr, i32:i32:$data0, i16:i16:$offset)
/*77066*/     /*Scope*/ 27, /*->77094*/
/*77067*/       OPC_CheckChild0Integer, 13|128,3/*397*/, 
/*77070*/       OPC_RecordChild1, // #0 = $src
/*77071*/       OPC_RecordChild2, // #1 = $offset16
/*77072*/       OPC_MoveChild2,
/*77073*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77076*/       OPC_MoveParent,
/*77077*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77079*/       OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*77082*/       OPC_EmitInteger, MVT::i1, 0, 
/*77085*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SWIZZLE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 397:iPTR, i32:i32:$src, (imm:i32):$offset16) - Complexity = 11
                // Dst: (DS_SWIZZLE_B32:i32 ?:i32:$src, (as_i16imm:i16 ?:i32:$offset16), 0:i1)
/*77094*/     /*Scope*/ 13, /*->77108*/
/*77095*/       OPC_CheckChild0Integer, 8|128,4/*520*/, 
/*77098*/       OPC_RecordChild1, // #0 = $src0
/*77099*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77101*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_READFIRSTLANE_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i32 520:iPTR, i32:i32:$src0) - Complexity = 8
                // Dst: (V_READFIRSTLANE_B32:i32 i32:i32:$src0)
/*77108*/     /*Scope*/ 13, /*->77122*/
/*77109*/       OPC_CheckChild0Integer, 9|128,4/*521*/, 
/*77112*/       OPC_RecordChild1, // #0 = $src0
/*77113*/       OPC_RecordChild2, // #1 = $src1
/*77114*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_READLANE_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 521:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = 8
                // Dst: (V_READLANE_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*77122*/     /*Scope*/ 11, /*->77134*/
/*77123*/       OPC_CheckChild0Integer, 19|128,4/*531*/, 
/*77126*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77128*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_GETPC_B64), 0,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i64 531:iPTR) - Complexity = 8
                // Dst: (S_GETPC_B64:i64)
/*77134*/     /*Scope*/ 14, /*->77149*/
/*77135*/       OPC_CheckChild0Integer, 107|128,2/*363*/, 
/*77138*/       OPC_RecordChild1, // #0 = $src
/*77139*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77141*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_BREAK), 0,
                    MVT::i64, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i64 363:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64:i1 i64:i64:$src)
/*77149*/     /*Scope*/ 16, /*->77166*/
/*77150*/       OPC_CheckChild0Integer, 29|128,3/*413*/, 
/*77153*/       OPC_RecordChild1, // #0 = $vcc
/*77154*/       OPC_RecordChild2, // #1 = $src
/*77155*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77157*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i64 413:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64:i1 i1:i1:$vcc, i64:i64:$src)
/*77166*/     /*Scope*/ 16, /*->77183*/
/*77167*/       OPC_CheckChild0Integer, 15|128,3/*399*/, 
/*77170*/       OPC_RecordChild1, // #0 = $src0
/*77171*/       OPC_RecordChild2, // #1 = $src1
/*77172*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77174*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i64 399:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*77183*/     /*Scope*/ 11, /*->77195*/
/*77184*/       OPC_CheckChild0Integer, 3|128,4/*515*/, 
/*77187*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77189*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_PS_LIVE), 0,
                    MVT::i1, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i1 515:iPTR) - Complexity = 8
                // Dst: (SI_PS_LIVE:i1)
/*77195*/     /*Scope*/ 11, /*->77207*/
/*77196*/       OPC_CheckChild0Integer, 26|128,3/*410*/, 
/*77199*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77201*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GET_GROUPSTATICSIZE), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i32 410:iPTR) - Complexity = 8
                // Dst: (GET_GROUPSTATICSIZE:i32)
/*77207*/     /*Scope*/ 28, /*->77236*/
/*77208*/       OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*77211*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp
/*77212*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*77213*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*77214*/       OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*77217*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*77220*/       OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*77223*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_PK_U8_F32), 0,
                    MVT::i32, 7/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 
                // Src: (intrinsic_wo_chain:i32 388:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:i32 i32:i32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CVT_PK_U8_F32:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i32:i32:$src2_modifiers, i32:i32:$src2, i1:i1:$clamp)
/*77236*/     /*Scope*/ 59, /*->77296*/
/*77237*/       OPC_CheckChild0Integer, 24|128,3/*408*/, 
/*77240*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*77241*/       OPC_SwitchType /*2 cases */, 34, MVT::i32,// ->77278
/*77244*/         OPC_Scope, 15, /*->77261*/ // 2 children in Scope
/*77246*/           OPC_CheckChild1Type, MVT::f64,
/*77248*/           OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*77251*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I32_F64_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:i32 408:iPTR, (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                    // Dst: (V_FREXP_EXP_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*77261*/         /*Scope*/ 15, /*->77277*/
/*77262*/           OPC_CheckChild1Type, MVT::f32,
/*77264*/           OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*77267*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:i32 408:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                    // Dst: (V_FREXP_EXP_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*77277*/         0, /*End of Scope*/
/*77278*/       /*SwitchType*/ 15, MVT::i16,// ->77295
/*77280*/         OPC_CheckChild1Type, MVT::f16,
/*77282*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*77285*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:i16 408:iPTR, (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_EXP_I16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*77295*/       0, // EndSwitchType
/*77296*/     /*Scope*/ 13, /*->77310*/
/*77297*/       OPC_CheckChild0Integer, 126|128,3/*510*/, 
/*77300*/       OPC_RecordChild1, // #0 = $src0
/*77301*/       OPC_RecordChild2, // #1 = $src1
/*77302*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 510:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_LO_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*77310*/     /*Scope*/ 13, /*->77324*/
/*77311*/       OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*77314*/       OPC_RecordChild1, // #0 = $src0
/*77315*/       OPC_RecordChild2, // #1 = $src1
/*77316*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 509:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_HI_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*77324*/     /*Scope*/ 15, /*->77340*/
/*77325*/       OPC_CheckChild0Integer, 122|128,3/*506*/, 
/*77328*/       OPC_RecordChild1, // #0 = $src0
/*77329*/       OPC_RecordChild2, // #1 = $src1
/*77330*/       OPC_RecordChild3, // #2 = $src2
/*77331*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LERP_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 506:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_LERP_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*77340*/     /*Scope*/ 15, /*->77356*/
/*77341*/       OPC_CheckChild0Integer, 103|128,2/*359*/, 
/*77344*/       OPC_RecordChild1, // #0 = $src0
/*77345*/       OPC_RecordChild2, // #1 = $src1
/*77346*/       OPC_RecordChild3, // #2 = $src2
/*77347*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 359:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_ALIGNBIT_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*77356*/     /*Scope*/ 15, /*->77372*/
/*77357*/       OPC_CheckChild0Integer, 104|128,2/*360*/, 
/*77360*/       OPC_RecordChild1, // #0 = $src0
/*77361*/       OPC_RecordChild2, // #1 = $src1
/*77362*/       OPC_RecordChild3, // #2 = $src2
/*77363*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBYTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 360:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_ALIGNBYTE_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*77372*/     /*Scope*/ 15, /*->77388*/
/*77373*/       OPC_CheckChild0Integer, 30|128,4/*542*/, 
/*77376*/       OPC_RecordChild1, // #0 = $src0
/*77377*/       OPC_RecordChild2, // #1 = $src1
/*77378*/       OPC_RecordChild3, // #2 = $src2
/*77379*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 542:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*77388*/     /*Scope*/ 15, /*->77404*/
/*77389*/       OPC_CheckChild0Integer, 28|128,4/*540*/, 
/*77392*/       OPC_RecordChild1, // #0 = $src0
/*77393*/       OPC_RecordChild2, // #1 = $src1
/*77394*/       OPC_RecordChild3, // #2 = $src2
/*77395*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_HI_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 540:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_HI_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*77404*/     /*Scope*/ 15, /*->77420*/
/*77405*/       OPC_CheckChild0Integer, 29|128,4/*541*/, 
/*77408*/       OPC_RecordChild1, // #0 = $src0
/*77409*/       OPC_RecordChild2, // #1 = $src1
/*77410*/       OPC_RecordChild3, // #2 = $src2
/*77411*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U16), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 541:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_U16:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*77420*/     /*Scope*/ 15, /*->77436*/
/*77421*/       OPC_CheckChild0Integer, 2|128,4/*514*/, 
/*77424*/       OPC_RecordChild1, // #0 = $src0
/*77425*/       OPC_RecordChild2, // #1 = $src1
/*77426*/       OPC_RecordChild3, // #2 = $src2
/*77427*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MSAD_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 514:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_MSAD_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*77436*/     /*Scope*/ 15, /*->77452*/
/*77437*/       OPC_CheckChild0Integer, 0|128,4/*512*/, 
/*77440*/       OPC_RecordChild1, // #0 = $src0
/*77441*/       OPC_RecordChild2, // #1 = $src1
/*77442*/       OPC_RecordChild3, // #2 = $src2
/*77443*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MQSAD_PK_U16_U8), 0,
                    MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i64 512:iPTR, i64:i64:$src0, i32:i32:$src1, i64:i64:$src2) - Complexity = -992
                // Dst: (V_MQSAD_PK_U16_U8:i64 i64:i64:$src0, i32:i32:$src1, i64:i64:$src2)
/*77452*/     /*Scope*/ 15, /*->77468*/
/*77453*/       OPC_CheckChild0Integer, 4|128,4/*516*/, 
/*77456*/       OPC_RecordChild1, // #0 = $src0
/*77457*/       OPC_RecordChild2, // #1 = $src1
/*77458*/       OPC_RecordChild3, // #2 = $src2
/*77459*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_QSAD_PK_U16_U8), 0,
                    MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i64 516:iPTR, i64:i64:$src0, i32:i32:$src1, i64:i64:$src2) - Complexity = -992
                // Dst: (V_QSAD_PK_U16_U8:i64 i64:i64:$src0, i32:i32:$src1, i64:i64:$src2)
/*77468*/     /*Scope*/ 29, /*->77498*/
/*77469*/       OPC_CheckChild0Integer, 0|128,3/*384*/, 
/*77472*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*77473*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*77474*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*77475*/       OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*77478*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*77481*/       OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*77484*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 384:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBEID_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*77498*/     /*Scope*/ 29, /*->77528*/
/*77499*/       OPC_CheckChild0Integer, 2|128,3/*386*/, 
/*77502*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*77503*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*77504*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*77505*/       OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*77508*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*77511*/       OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*77514*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 386:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBESC_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*77528*/     /*Scope*/ 29, /*->77558*/
/*77529*/       OPC_CheckChild0Integer, 3|128,3/*387*/, 
/*77532*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*77533*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*77534*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*77535*/       OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*77538*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*77541*/       OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*77544*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 387:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBETC_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*77558*/     /*Scope*/ 29, /*->77588*/
/*77559*/       OPC_CheckChild0Integer, 1|128,3/*385*/, 
/*77562*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*77563*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*77564*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*77565*/       OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*77568*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*77571*/       OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*77574*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 385:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBEMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*77588*/     /*Scope*/ 57, /*->77646*/
/*77589*/       OPC_CheckChild0Integer, 25|128,3/*409*/, 
/*77592*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*77593*/       OPC_SwitchType /*3 cases */, 15, MVT::f64,// ->77611
/*77596*/         OPC_CheckChild1Type, MVT::f64,
/*77598*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*77601*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f64 409:iPTR, (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*77611*/       /*SwitchType*/ 15, MVT::f32,// ->77628
/*77613*/         OPC_CheckChild1Type, MVT::f32,
/*77615*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*77618*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f32 409:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*77628*/       /*SwitchType*/ 15, MVT::f16,// ->77645
/*77630*/         OPC_CheckChild1Type, MVT::f16,
/*77632*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*77635*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F16_e64), 0,
                      MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f16 409:iPTR, (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*77645*/       0, // EndSwitchType
/*77646*/     /*Scope*/ 21, /*->77668*/
/*77647*/       OPC_CheckChild0Integer, 123|128,3/*507*/, 
/*77650*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*77651*/       OPC_CheckChild1Type, MVT::f32,
/*77653*/       OPC_CheckType, MVT::f32,
/*77655*/       OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*77658*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_CLAMP_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (intrinsic_wo_chain:f32 507:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                // Dst: (V_LOG_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*77668*/     /*Scope*/ 15, /*->77684*/
/*77669*/       OPC_CheckChild0Integer, 1|128,4/*513*/, 
/*77672*/       OPC_RecordChild1, // #0 = $src0
/*77673*/       OPC_RecordChild2, // #1 = $src1
/*77674*/       OPC_RecordChild3, // #2 = $src2
/*77675*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MQSAD_U32_U8), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 513:iPTR, i64:i64:$src0, i32:i32:$src1, v4i32:v4i32:$src2) - Complexity = -992
                // Dst: (V_MQSAD_U32_U8:v4i32 i64:i64:$src0, i32:i32:$src1, v4i32:v4i32:$src2)
/*77684*/     /*Scope*/ 26, /*->77711*/
/*77685*/       OPC_CheckChild0Integer, 30|128,34/*4382*/, 
/*77688*/       OPC_RecordChild1, // #0 = $src0
/*77689*/       OPC_Scope, 9, /*->77700*/ // 2 children in Scope
/*77691*/         OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*77693*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4382:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*77700*/       /*Scope*/ 9, /*->77710*/
/*77701*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*77703*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4382:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*77710*/       0, /*End of Scope*/
/*77711*/     0, /*End of Scope*/
/*77712*/   /*SwitchOpcode*/ 85|128,2/*341*/, TARGET_VAL(ISD::SHL),// ->78057
/*77716*/     OPC_Scope, 41, /*->77759*/ // 2 children in Scope
/*77718*/       OPC_MoveChild0,
/*77719*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*77722*/       OPC_MoveChild0,
/*77723*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*77726*/       OPC_CheckChild0Integer, 1, 
/*77728*/       OPC_RecordChild1, // #0 = $a
/*77729*/       OPC_CheckChild1Type, MVT::i32,
/*77731*/       OPC_MoveParent,
/*77732*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77743*/       OPC_MoveParent,
/*77744*/       OPC_RecordChild1, // #1 = $b
/*77745*/       OPC_CheckChild1Type, MVT::i32,
/*77747*/       OPC_CheckType, MVT::i32,
/*77749*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77751*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i32 (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32), i32:i32:$b) - Complexity = 19
                // Dst: (S_BFM_B32:i32 ?:i32:$a, ?:i32:$b)
/*77759*/     /*Scope*/ 39|128,2/*295*/, /*->78056*/
/*77761*/       OPC_RecordChild0, // #0 = $src0
/*77762*/       OPC_RecordChild1, // #1 = $src1
/*77763*/       OPC_Scope, 108|128,1/*236*/, /*->78002*/ // 3 children in Scope
/*77766*/         OPC_CheckChild1Type, MVT::i32,
/*77768*/         OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->77988
/*77772*/           OPC_Scope, 11, /*->77785*/ // 3 children in Scope
/*77774*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77776*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                      // Dst: (S_LSHL_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*77785*/           /*Scope*/ 100, /*->77886*/
/*77786*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*77788*/             OPC_EmitInteger, MVT::i32, 0, 
/*77791*/             OPC_EmitInteger, MVT::i32, 0, 
/*77794*/             OPC_EmitInteger, MVT::i32, 1, 
/*77797*/             OPC_EmitInteger, MVT::i32, 0, 
/*77800*/             OPC_EmitInteger, MVT::i32, 0, 
/*77803*/             OPC_EmitInteger, MVT::i32, 0, 
/*77806*/             OPC_EmitInteger, MVT::i32, 0, 
/*77809*/             OPC_EmitInteger, MVT::i32, 0, 
/*77812*/             OPC_EmitInteger, MVT::i32, 0, 
/*77815*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77827*/             OPC_EmitInteger, MVT::i32, 0, 
/*77830*/             OPC_EmitInteger, MVT::i32, 0, 
/*77833*/             OPC_EmitInteger, MVT::i32, 0, 
/*77836*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77848*/             OPC_EmitInteger, MVT::i32, 1, 
/*77851*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77854*/             OPC_EmitInteger, MVT::i32, 0, 
/*77857*/             OPC_EmitInteger, MVT::i32, 0, 
/*77860*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*77886*/           /*Scope*/ 100, /*->77987*/
/*77887*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*77889*/             OPC_EmitInteger, MVT::i32, 0, 
/*77892*/             OPC_EmitInteger, MVT::i32, 0, 
/*77895*/             OPC_EmitInteger, MVT::i32, 1, 
/*77898*/             OPC_EmitInteger, MVT::i32, 0, 
/*77901*/             OPC_EmitInteger, MVT::i32, 0, 
/*77904*/             OPC_EmitInteger, MVT::i32, 0, 
/*77907*/             OPC_EmitInteger, MVT::i32, 0, 
/*77910*/             OPC_EmitInteger, MVT::i32, 0, 
/*77913*/             OPC_EmitInteger, MVT::i32, 0, 
/*77916*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77928*/             OPC_EmitInteger, MVT::i32, 0, 
/*77931*/             OPC_EmitInteger, MVT::i32, 0, 
/*77934*/             OPC_EmitInteger, MVT::i32, 0, 
/*77937*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77949*/             OPC_EmitInteger, MVT::i32, 1, 
/*77952*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77955*/             OPC_EmitInteger, MVT::i32, 0, 
/*77958*/             OPC_EmitInteger, MVT::i32, 0, 
/*77961*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*77987*/           0, /*End of Scope*/
/*77988*/         /*SwitchType*/ 11, MVT::i64,// ->78001
/*77990*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*77992*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*78001*/         0, // EndSwitchType
/*78002*/       /*Scope*/ 14, /*->78017*/
/*78003*/         OPC_CheckChild1Type, MVT::i16,
/*78005*/         OPC_CheckType, MVT::i16,
/*78007*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*78009*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (shl:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_LSHLREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*78017*/       /*Scope*/ 37, /*->78055*/
/*78018*/         OPC_CheckChild1Type, MVT::v2i16,
/*78020*/         OPC_CheckType, MVT::v2i16,
/*78022*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*78025*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*78028*/         OPC_EmitInteger, MVT::i32, 0, 
/*78031*/         OPC_EmitInteger, MVT::i32, 0, 
/*78034*/         OPC_EmitInteger, MVT::i32, 0, 
/*78037*/         OPC_EmitInteger, MVT::i32, 0, 
/*78040*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_LSHLREV_B16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (shl:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_LSHLREV_B16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*78055*/       0, /*End of Scope*/
/*78056*/     0, /*End of Scope*/
/*78057*/   /*SwitchOpcode*/ 112|128,39/*5104*/, TARGET_VAL(ISD::OR),// ->83165
/*78061*/     OPC_Scope, 75|128,38/*4939*/, /*->83003*/ // 2 children in Scope
/*78064*/       OPC_MoveChild0,
/*78065*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*78068*/       OPC_Scope, 57|128,2/*313*/, /*->78384*/ // 8 children in Scope
/*78071*/         OPC_RecordChild0, // #0 = $y
/*78072*/         OPC_Scope, 119|128,1/*247*/, /*->78322*/ // 2 children in Scope
/*78075*/           OPC_RecordChild1, // #1 = $x
/*78076*/           OPC_MoveParent,
/*78077*/           OPC_MoveChild1,
/*78078*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*78081*/           OPC_Scope, 7|128,1/*135*/, /*->78219*/ // 4 children in Scope
/*78084*/             OPC_RecordChild0, // #2 = $z
/*78085*/             OPC_MoveChild1,
/*78086*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*78089*/             OPC_CheckChild0Same, 1,
/*78091*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78102*/             OPC_MoveParent,
/*78103*/             OPC_MoveParent,
/*78104*/             OPC_CheckType, MVT::i32,
/*78106*/             OPC_Scope, 98, /*->78206*/ // 2 children in Scope
/*78108*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*78110*/               OPC_EmitInteger, MVT::i32, 0, 
/*78113*/               OPC_EmitInteger, MVT::i32, 0, 
/*78116*/               OPC_EmitInteger, MVT::i32, 0, 
/*78119*/               OPC_EmitInteger, MVT::i32, 0, 
/*78122*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78134*/               OPC_EmitInteger, MVT::i32, 0, 
/*78137*/               OPC_EmitInteger, MVT::i32, 0, 
/*78140*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78152*/               OPC_EmitInteger, MVT::i32, 0, 
/*78155*/               OPC_EmitInteger, MVT::i32, 0, 
/*78158*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78170*/               OPC_EmitInteger, MVT::i32, 1, 
/*78173*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78176*/               OPC_EmitInteger, MVT::i32, 0, 
/*78179*/               OPC_EmitInteger, MVT::i32, 0, 
/*78182*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*78206*/             /*Scope*/ 11, /*->78218*/
/*78207*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78209*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*78218*/             0, /*End of Scope*/
/*78219*/           /*Scope*/ 33, /*->78253*/
/*78220*/             OPC_MoveChild0,
/*78221*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*78224*/             OPC_CheckChild0Same, 1,
/*78226*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78237*/             OPC_MoveParent,
/*78238*/             OPC_RecordChild1, // #2 = $z
/*78239*/             OPC_MoveParent,
/*78240*/             OPC_CheckType, MVT::i32,
/*78242*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78244*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*78253*/           /*Scope*/ 33, /*->78287*/
/*78254*/             OPC_RecordChild0, // #2 = $z
/*78255*/             OPC_MoveChild1,
/*78256*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*78259*/             OPC_CheckChild0Same, 0,
/*78261*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78272*/             OPC_MoveParent,
/*78273*/             OPC_MoveParent,
/*78274*/             OPC_CheckType, MVT::i32,
/*78276*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78278*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*78287*/           /*Scope*/ 33, /*->78321*/
/*78288*/             OPC_MoveChild0,
/*78289*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*78292*/             OPC_CheckChild0Same, 0,
/*78294*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78305*/             OPC_MoveParent,
/*78306*/             OPC_RecordChild1, // #2 = $z
/*78307*/             OPC_MoveParent,
/*78308*/             OPC_CheckType, MVT::i32,
/*78310*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78312*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*78321*/           0, /*End of Scope*/
/*78322*/         /*Scope*/ 60, /*->78383*/
/*78323*/           OPC_MoveChild1,
/*78324*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*78327*/           OPC_RecordChild0, // #1 = $x
/*78328*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78339*/           OPC_MoveParent,
/*78340*/           OPC_MoveParent,
/*78341*/           OPC_MoveChild1,
/*78342*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*78345*/           OPC_Scope, 17, /*->78364*/ // 2 children in Scope
/*78347*/             OPC_RecordChild0, // #2 = $y
/*78348*/             OPC_CheckChild1Same, 1,
/*78350*/             OPC_MoveParent,
/*78351*/             OPC_CheckType, MVT::i32,
/*78353*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78355*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*78364*/           /*Scope*/ 17, /*->78382*/
/*78365*/             OPC_CheckChild0Same, 1,
/*78367*/             OPC_RecordChild1, // #2 = $y
/*78368*/             OPC_MoveParent,
/*78369*/             OPC_CheckType, MVT::i32,
/*78371*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78373*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*78382*/           0, /*End of Scope*/
/*78383*/         0, /*End of Scope*/
/*78384*/       /*Scope*/ 61, /*->78446*/
/*78385*/         OPC_MoveChild0,
/*78386*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*78389*/         OPC_RecordChild0, // #0 = $x
/*78390*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78401*/         OPC_MoveParent,
/*78402*/         OPC_RecordChild1, // #1 = $z
/*78403*/         OPC_MoveParent,
/*78404*/         OPC_MoveChild1,
/*78405*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*78408*/         OPC_Scope, 17, /*->78427*/ // 2 children in Scope
/*78410*/           OPC_RecordChild0, // #2 = $y
/*78411*/           OPC_CheckChild1Same, 0,
/*78413*/           OPC_MoveParent,
/*78414*/           OPC_CheckType, MVT::i32,
/*78416*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78418*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*78427*/         /*Scope*/ 17, /*->78445*/
/*78428*/           OPC_CheckChild0Same, 0,
/*78430*/           OPC_RecordChild1, // #2 = $y
/*78431*/           OPC_MoveParent,
/*78432*/           OPC_CheckType, MVT::i32,
/*78434*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78436*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*78445*/         0, /*End of Scope*/
/*78446*/       /*Scope*/ 100|128,4/*612*/, /*->79060*/
/*78448*/         OPC_RecordChild0, // #0 = $y
/*78449*/         OPC_Scope, 115|128,2/*371*/, /*->78823*/ // 2 children in Scope
/*78452*/           OPC_RecordChild1, // #1 = $x
/*78453*/           OPC_MoveParent,
/*78454*/           OPC_MoveChild1,
/*78455*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*78458*/           OPC_Scope, 120, /*->78580*/ // 3 children in Scope
/*78460*/             OPC_MoveChild0,
/*78461*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*78464*/             OPC_CheckChild0Same, 1,
/*78466*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78477*/             OPC_MoveParent,
/*78478*/             OPC_RecordChild1, // #2 = $z
/*78479*/             OPC_MoveParent,
/*78480*/             OPC_CheckType, MVT::i32,
/*78482*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*78484*/             OPC_EmitInteger, MVT::i32, 0, 
/*78487*/             OPC_EmitInteger, MVT::i32, 0, 
/*78490*/             OPC_EmitInteger, MVT::i32, 0, 
/*78493*/             OPC_EmitInteger, MVT::i32, 0, 
/*78496*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78508*/             OPC_EmitInteger, MVT::i32, 0, 
/*78511*/             OPC_EmitInteger, MVT::i32, 0, 
/*78514*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78526*/             OPC_EmitInteger, MVT::i32, 0, 
/*78529*/             OPC_EmitInteger, MVT::i32, 0, 
/*78532*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78544*/             OPC_EmitInteger, MVT::i32, 1, 
/*78547*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78550*/             OPC_EmitInteger, MVT::i32, 0, 
/*78553*/             OPC_EmitInteger, MVT::i32, 0, 
/*78556*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*78580*/           /*Scope*/ 120, /*->78701*/
/*78581*/             OPC_RecordChild0, // #2 = $z
/*78582*/             OPC_MoveChild1,
/*78583*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*78586*/             OPC_CheckChild0Same, 0,
/*78588*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78599*/             OPC_MoveParent,
/*78600*/             OPC_MoveParent,
/*78601*/             OPC_CheckType, MVT::i32,
/*78603*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*78605*/             OPC_EmitInteger, MVT::i32, 0, 
/*78608*/             OPC_EmitInteger, MVT::i32, 0, 
/*78611*/             OPC_EmitInteger, MVT::i32, 0, 
/*78614*/             OPC_EmitInteger, MVT::i32, 0, 
/*78617*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78629*/             OPC_EmitInteger, MVT::i32, 0, 
/*78632*/             OPC_EmitInteger, MVT::i32, 0, 
/*78635*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78647*/             OPC_EmitInteger, MVT::i32, 0, 
/*78650*/             OPC_EmitInteger, MVT::i32, 0, 
/*78653*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78665*/             OPC_EmitInteger, MVT::i32, 1, 
/*78668*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78671*/             OPC_EmitInteger, MVT::i32, 0, 
/*78674*/             OPC_EmitInteger, MVT::i32, 0, 
/*78677*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*78701*/           /*Scope*/ 120, /*->78822*/
/*78702*/             OPC_MoveChild0,
/*78703*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*78706*/             OPC_CheckChild0Same, 0,
/*78708*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78719*/             OPC_MoveParent,
/*78720*/             OPC_RecordChild1, // #2 = $z
/*78721*/             OPC_MoveParent,
/*78722*/             OPC_CheckType, MVT::i32,
/*78724*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*78726*/             OPC_EmitInteger, MVT::i32, 0, 
/*78729*/             OPC_EmitInteger, MVT::i32, 0, 
/*78732*/             OPC_EmitInteger, MVT::i32, 0, 
/*78735*/             OPC_EmitInteger, MVT::i32, 0, 
/*78738*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78750*/             OPC_EmitInteger, MVT::i32, 0, 
/*78753*/             OPC_EmitInteger, MVT::i32, 0, 
/*78756*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78768*/             OPC_EmitInteger, MVT::i32, 0, 
/*78771*/             OPC_EmitInteger, MVT::i32, 0, 
/*78774*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78786*/             OPC_EmitInteger, MVT::i32, 1, 
/*78789*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78792*/             OPC_EmitInteger, MVT::i32, 0, 
/*78795*/             OPC_EmitInteger, MVT::i32, 0, 
/*78798*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*78822*/           0, /*End of Scope*/
/*78823*/         /*Scope*/ 106|128,1/*234*/, /*->79059*/
/*78825*/           OPC_MoveChild1,
/*78826*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*78829*/           OPC_RecordChild0, // #1 = $x
/*78830*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78841*/           OPC_MoveParent,
/*78842*/           OPC_MoveParent,
/*78843*/           OPC_MoveChild1,
/*78844*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*78847*/           OPC_Scope, 104, /*->78953*/ // 2 children in Scope
/*78849*/             OPC_RecordChild0, // #2 = $y
/*78850*/             OPC_CheckChild1Same, 1,
/*78852*/             OPC_MoveParent,
/*78853*/             OPC_CheckType, MVT::i32,
/*78855*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*78857*/             OPC_EmitInteger, MVT::i32, 0, 
/*78860*/             OPC_EmitInteger, MVT::i32, 0, 
/*78863*/             OPC_EmitInteger, MVT::i32, 0, 
/*78866*/             OPC_EmitInteger, MVT::i32, 0, 
/*78869*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78881*/             OPC_EmitInteger, MVT::i32, 0, 
/*78884*/             OPC_EmitInteger, MVT::i32, 0, 
/*78887*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78899*/             OPC_EmitInteger, MVT::i32, 0, 
/*78902*/             OPC_EmitInteger, MVT::i32, 0, 
/*78905*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78917*/             OPC_EmitInteger, MVT::i32, 1, 
/*78920*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78923*/             OPC_EmitInteger, MVT::i32, 0, 
/*78926*/             OPC_EmitInteger, MVT::i32, 0, 
/*78929*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*78953*/           /*Scope*/ 104, /*->79058*/
/*78954*/             OPC_CheckChild0Same, 1,
/*78956*/             OPC_RecordChild1, // #2 = $y
/*78957*/             OPC_MoveParent,
/*78958*/             OPC_CheckType, MVT::i32,
/*78960*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*78962*/             OPC_EmitInteger, MVT::i32, 0, 
/*78965*/             OPC_EmitInteger, MVT::i32, 0, 
/*78968*/             OPC_EmitInteger, MVT::i32, 0, 
/*78971*/             OPC_EmitInteger, MVT::i32, 0, 
/*78974*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78986*/             OPC_EmitInteger, MVT::i32, 0, 
/*78989*/             OPC_EmitInteger, MVT::i32, 0, 
/*78992*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79004*/             OPC_EmitInteger, MVT::i32, 0, 
/*79007*/             OPC_EmitInteger, MVT::i32, 0, 
/*79010*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79022*/             OPC_EmitInteger, MVT::i32, 1, 
/*79025*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*79028*/             OPC_EmitInteger, MVT::i32, 0, 
/*79031*/             OPC_EmitInteger, MVT::i32, 0, 
/*79034*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*79058*/           0, /*End of Scope*/
/*79059*/         0, /*End of Scope*/
/*79060*/       /*Scope*/ 107|128,1/*235*/, /*->79297*/
/*79062*/         OPC_MoveChild0,
/*79063*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*79066*/         OPC_RecordChild0, // #0 = $x
/*79067*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79078*/         OPC_MoveParent,
/*79079*/         OPC_RecordChild1, // #1 = $z
/*79080*/         OPC_MoveParent,
/*79081*/         OPC_MoveChild1,
/*79082*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*79085*/         OPC_Scope, 104, /*->79191*/ // 2 children in Scope
/*79087*/           OPC_RecordChild0, // #2 = $y
/*79088*/           OPC_CheckChild1Same, 0,
/*79090*/           OPC_MoveParent,
/*79091*/           OPC_CheckType, MVT::i32,
/*79093*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*79095*/           OPC_EmitInteger, MVT::i32, 0, 
/*79098*/           OPC_EmitInteger, MVT::i32, 0, 
/*79101*/           OPC_EmitInteger, MVT::i32, 0, 
/*79104*/           OPC_EmitInteger, MVT::i32, 0, 
/*79107*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79119*/           OPC_EmitInteger, MVT::i32, 0, 
/*79122*/           OPC_EmitInteger, MVT::i32, 0, 
/*79125*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79137*/           OPC_EmitInteger, MVT::i32, 0, 
/*79140*/           OPC_EmitInteger, MVT::i32, 0, 
/*79143*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79155*/           OPC_EmitInteger, MVT::i32, 1, 
/*79158*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*79161*/           OPC_EmitInteger, MVT::i32, 0, 
/*79164*/           OPC_EmitInteger, MVT::i32, 0, 
/*79167*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*79191*/         /*Scope*/ 104, /*->79296*/
/*79192*/           OPC_CheckChild0Same, 0,
/*79194*/           OPC_RecordChild1, // #2 = $y
/*79195*/           OPC_MoveParent,
/*79196*/           OPC_CheckType, MVT::i32,
/*79198*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*79200*/           OPC_EmitInteger, MVT::i32, 0, 
/*79203*/           OPC_EmitInteger, MVT::i32, 0, 
/*79206*/           OPC_EmitInteger, MVT::i32, 0, 
/*79209*/           OPC_EmitInteger, MVT::i32, 0, 
/*79212*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79224*/           OPC_EmitInteger, MVT::i32, 0, 
/*79227*/           OPC_EmitInteger, MVT::i32, 0, 
/*79230*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79242*/           OPC_EmitInteger, MVT::i32, 0, 
/*79245*/           OPC_EmitInteger, MVT::i32, 0, 
/*79248*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79260*/           OPC_EmitInteger, MVT::i32, 1, 
/*79263*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*79266*/           OPC_EmitInteger, MVT::i32, 0, 
/*79269*/           OPC_EmitInteger, MVT::i32, 0, 
/*79272*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*79296*/         0, /*End of Scope*/
/*79297*/       /*Scope*/ 79|128,4/*591*/, /*->79890*/
/*79299*/         OPC_RecordChild0, // #0 = $x
/*79300*/         OPC_Scope, 85|128,3/*469*/, /*->79772*/ // 2 children in Scope
/*79303*/           OPC_RecordChild1, // #1 = $z
/*79304*/           OPC_MoveParent,
/*79305*/           OPC_MoveChild1,
/*79306*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*79309*/           OPC_Scope, 9|128,2/*265*/, /*->79577*/ // 4 children in Scope
/*79312*/             OPC_RecordChild0, // #2 = $y
/*79313*/             OPC_MoveChild1,
/*79314*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*79317*/             OPC_Scope, 100|128,1/*228*/, /*->79548*/ // 2 children in Scope
/*79320*/               OPC_CheckChild0Same, 0,
/*79322*/               OPC_CheckChild1Same, 1,
/*79324*/               OPC_MoveParent,
/*79325*/               OPC_MoveParent,
/*79326*/               OPC_CheckType, MVT::i32,
/*79328*/               OPC_Scope, 68|128,1/*196*/, /*->79527*/ // 2 children in Scope
/*79331*/                 OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*79333*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79336*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79339*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79342*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79345*/                 OPC_EmitInteger, MVT::i32, 1, 
/*79348*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79351*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79354*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79357*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79360*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79363*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79366*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79378*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79381*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79384*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79387*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79399*/                 OPC_EmitInteger, MVT::i32, 1, 
/*79402*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*79405*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79408*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79411*/                 OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*79437*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79440*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79443*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79455*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79458*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79461*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79473*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79476*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79479*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79491*/                 OPC_EmitInteger, MVT::i32, 1, 
/*79494*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*79497*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79500*/                 OPC_EmitInteger, MVT::i32, 0, 
/*79503*/                 OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*79527*/               /*Scope*/ 19, /*->79547*/
/*79528*/                 OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79530*/                 OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                              MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*79538*/                 OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*79547*/               0, /*End of Scope*/
/*79548*/             /*Scope*/ 27, /*->79576*/
/*79549*/               OPC_CheckChild0Same, 1,
/*79551*/               OPC_CheckChild1Same, 0,
/*79553*/               OPC_MoveParent,
/*79554*/               OPC_MoveParent,
/*79555*/               OPC_CheckType, MVT::i32,
/*79557*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79559*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*79567*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*79576*/             0, /*End of Scope*/
/*79577*/           /*Scope*/ 64, /*->79642*/
/*79578*/             OPC_MoveChild0,
/*79579*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*79582*/             OPC_Scope, 28, /*->79612*/ // 2 children in Scope
/*79584*/               OPC_CheckChild0Same, 0,
/*79586*/               OPC_CheckChild1Same, 1,
/*79588*/               OPC_MoveParent,
/*79589*/               OPC_RecordChild1, // #2 = $y
/*79590*/               OPC_MoveParent,
/*79591*/               OPC_CheckType, MVT::i32,
/*79593*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79595*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*79603*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*79612*/             /*Scope*/ 28, /*->79641*/
/*79613*/               OPC_CheckChild0Same, 1,
/*79615*/               OPC_CheckChild1Same, 0,
/*79617*/               OPC_MoveParent,
/*79618*/               OPC_RecordChild1, // #2 = $y
/*79619*/               OPC_MoveParent,
/*79620*/               OPC_CheckType, MVT::i32,
/*79622*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79624*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*79632*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*79641*/             0, /*End of Scope*/
/*79642*/           /*Scope*/ 63, /*->79706*/
/*79643*/             OPC_RecordChild0, // #2 = $y
/*79644*/             OPC_MoveChild1,
/*79645*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*79648*/             OPC_Scope, 27, /*->79677*/ // 2 children in Scope
/*79650*/               OPC_CheckChild0Same, 1,
/*79652*/               OPC_CheckChild1Same, 0,
/*79654*/               OPC_MoveParent,
/*79655*/               OPC_MoveParent,
/*79656*/               OPC_CheckType, MVT::i32,
/*79658*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79660*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*79668*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*79677*/             /*Scope*/ 27, /*->79705*/
/*79678*/               OPC_CheckChild0Same, 0,
/*79680*/               OPC_CheckChild1Same, 1,
/*79682*/               OPC_MoveParent,
/*79683*/               OPC_MoveParent,
/*79684*/               OPC_CheckType, MVT::i32,
/*79686*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79688*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*79696*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*79705*/             0, /*End of Scope*/
/*79706*/           /*Scope*/ 64, /*->79771*/
/*79707*/             OPC_MoveChild0,
/*79708*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*79711*/             OPC_Scope, 28, /*->79741*/ // 2 children in Scope
/*79713*/               OPC_CheckChild0Same, 1,
/*79715*/               OPC_CheckChild1Same, 0,
/*79717*/               OPC_MoveParent,
/*79718*/               OPC_RecordChild1, // #2 = $y
/*79719*/               OPC_MoveParent,
/*79720*/               OPC_CheckType, MVT::i32,
/*79722*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79724*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*79732*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*79741*/             /*Scope*/ 28, /*->79770*/
/*79742*/               OPC_CheckChild0Same, 0,
/*79744*/               OPC_CheckChild1Same, 1,
/*79746*/               OPC_MoveParent,
/*79747*/               OPC_RecordChild1, // #2 = $y
/*79748*/               OPC_MoveParent,
/*79749*/               OPC_CheckType, MVT::i32,
/*79751*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79753*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*79761*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*79770*/             0, /*End of Scope*/
/*79771*/           0, /*End of Scope*/
/*79772*/         /*Scope*/ 116, /*->79889*/
/*79773*/           OPC_MoveChild1,
/*79774*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*79777*/           OPC_RecordChild0, // #1 = $x
/*79778*/           OPC_RecordChild1, // #2 = $z
/*79779*/           OPC_MoveParent,
/*79780*/           OPC_MoveParent,
/*79781*/           OPC_MoveChild1,
/*79782*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*79785*/           OPC_Scope, 26, /*->79813*/ // 3 children in Scope
/*79787*/             OPC_CheckChild0Same, 1,
/*79789*/             OPC_CheckChild1Same, 2,
/*79791*/             OPC_MoveParent,
/*79792*/             OPC_CheckType, MVT::i32,
/*79794*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79796*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*79804*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*79813*/           /*Scope*/ 47, /*->79861*/
/*79814*/             OPC_CheckChild0Same, 2,
/*79816*/             OPC_CheckChild1Same, 1,
/*79818*/             OPC_MoveParent,
/*79819*/             OPC_CheckType, MVT::i32,
/*79821*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79823*/             OPC_Scope, 17, /*->79842*/ // 2 children in Scope
/*79825*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*79833*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*79842*/             /*Scope*/ 17, /*->79860*/
/*79843*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 2, 0,  // Results = #3
/*79851*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*79860*/             0, /*End of Scope*/
/*79861*/           /*Scope*/ 26, /*->79888*/
/*79862*/             OPC_CheckChild0Same, 1,
/*79864*/             OPC_CheckChild1Same, 2,
/*79866*/             OPC_MoveParent,
/*79867*/             OPC_CheckType, MVT::i32,
/*79869*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79871*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 2, 0,  // Results = #3
/*79879*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*79888*/           0, /*End of Scope*/
/*79889*/         0, /*End of Scope*/
/*79890*/       /*Scope*/ 117, /*->80008*/
/*79891*/         OPC_MoveChild0,
/*79892*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*79895*/         OPC_RecordChild0, // #0 = $x
/*79896*/         OPC_RecordChild1, // #1 = $z
/*79897*/         OPC_MoveParent,
/*79898*/         OPC_RecordChild1, // #2 = $y
/*79899*/         OPC_MoveParent,
/*79900*/         OPC_MoveChild1,
/*79901*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*79904*/         OPC_Scope, 26, /*->79932*/ // 3 children in Scope
/*79906*/           OPC_CheckChild0Same, 0,
/*79908*/           OPC_CheckChild1Same, 1,
/*79910*/           OPC_MoveParent,
/*79911*/           OPC_CheckType, MVT::i32,
/*79913*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79915*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*79923*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*79932*/         /*Scope*/ 47, /*->79980*/
/*79933*/           OPC_CheckChild0Same, 1,
/*79935*/           OPC_CheckChild1Same, 0,
/*79937*/           OPC_MoveParent,
/*79938*/           OPC_CheckType, MVT::i32,
/*79940*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79942*/           OPC_Scope, 17, /*->79961*/ // 2 children in Scope
/*79944*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*79952*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*79961*/           /*Scope*/ 17, /*->79979*/
/*79962*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*79970*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*79979*/           0, /*End of Scope*/
/*79980*/         /*Scope*/ 26, /*->80007*/
/*79981*/           OPC_CheckChild0Same, 0,
/*79983*/           OPC_CheckChild1Same, 1,
/*79985*/           OPC_MoveParent,
/*79986*/           OPC_CheckType, MVT::i32,
/*79988*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79990*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*79998*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*80007*/         0, /*End of Scope*/
/*80008*/       /*Scope*/ 64|128,17/*2240*/, /*->82250*/
/*80010*/         OPC_RecordChild0, // #0 = $x
/*80011*/         OPC_Scope, 76|128,11/*1484*/, /*->81498*/ // 2 children in Scope
/*80014*/           OPC_RecordChild1, // #1 = $z
/*80015*/           OPC_MoveParent,
/*80016*/           OPC_MoveChild1,
/*80017*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*80020*/           OPC_Scope, 81|128,1/*209*/, /*->80232*/ // 4 children in Scope
/*80023*/             OPC_RecordChild0, // #2 = $y
/*80024*/             OPC_MoveChild1,
/*80025*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*80028*/             OPC_CheckChild0Same, 1,
/*80030*/             OPC_CheckChild1Same, 0,
/*80032*/             OPC_MoveParent,
/*80033*/             OPC_MoveParent,
/*80034*/             OPC_CheckType, MVT::i32,
/*80036*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*80038*/             OPC_EmitInteger, MVT::i32, 0, 
/*80041*/             OPC_EmitInteger, MVT::i32, 0, 
/*80044*/             OPC_EmitInteger, MVT::i32, 0, 
/*80047*/             OPC_EmitInteger, MVT::i32, 0, 
/*80050*/             OPC_EmitInteger, MVT::i32, 1, 
/*80053*/             OPC_EmitInteger, MVT::i32, 0, 
/*80056*/             OPC_EmitInteger, MVT::i32, 0, 
/*80059*/             OPC_EmitInteger, MVT::i32, 0, 
/*80062*/             OPC_EmitInteger, MVT::i32, 0, 
/*80065*/             OPC_EmitInteger, MVT::i32, 0, 
/*80068*/             OPC_EmitInteger, MVT::i32, 0, 
/*80071*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80083*/             OPC_EmitInteger, MVT::i32, 0, 
/*80086*/             OPC_EmitInteger, MVT::i32, 0, 
/*80089*/             OPC_EmitInteger, MVT::i32, 0, 
/*80092*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80104*/             OPC_EmitInteger, MVT::i32, 1, 
/*80107*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80110*/             OPC_EmitInteger, MVT::i32, 0, 
/*80113*/             OPC_EmitInteger, MVT::i32, 0, 
/*80116*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*80142*/             OPC_EmitInteger, MVT::i32, 0, 
/*80145*/             OPC_EmitInteger, MVT::i32, 0, 
/*80148*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80160*/             OPC_EmitInteger, MVT::i32, 0, 
/*80163*/             OPC_EmitInteger, MVT::i32, 0, 
/*80166*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80178*/             OPC_EmitInteger, MVT::i32, 0, 
/*80181*/             OPC_EmitInteger, MVT::i32, 0, 
/*80184*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80196*/             OPC_EmitInteger, MVT::i32, 1, 
/*80199*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80202*/             OPC_EmitInteger, MVT::i32, 0, 
/*80205*/             OPC_EmitInteger, MVT::i32, 0, 
/*80208*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*80232*/           /*Scope*/ 36|128,3/*420*/, /*->80654*/
/*80234*/             OPC_MoveChild0,
/*80235*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*80238*/             OPC_Scope, 77|128,1/*205*/, /*->80446*/ // 2 children in Scope
/*80241*/               OPC_CheckChild0Same, 0,
/*80243*/               OPC_CheckChild1Same, 1,
/*80245*/               OPC_MoveParent,
/*80246*/               OPC_RecordChild1, // #2 = $y
/*80247*/               OPC_MoveParent,
/*80248*/               OPC_CheckType, MVT::i32,
/*80250*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*80252*/               OPC_EmitInteger, MVT::i32, 0, 
/*80255*/               OPC_EmitInteger, MVT::i32, 0, 
/*80258*/               OPC_EmitInteger, MVT::i32, 0, 
/*80261*/               OPC_EmitInteger, MVT::i32, 0, 
/*80264*/               OPC_EmitInteger, MVT::i32, 1, 
/*80267*/               OPC_EmitInteger, MVT::i32, 0, 
/*80270*/               OPC_EmitInteger, MVT::i32, 0, 
/*80273*/               OPC_EmitInteger, MVT::i32, 0, 
/*80276*/               OPC_EmitInteger, MVT::i32, 0, 
/*80279*/               OPC_EmitInteger, MVT::i32, 0, 
/*80282*/               OPC_EmitInteger, MVT::i32, 0, 
/*80285*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80297*/               OPC_EmitInteger, MVT::i32, 0, 
/*80300*/               OPC_EmitInteger, MVT::i32, 0, 
/*80303*/               OPC_EmitInteger, MVT::i32, 0, 
/*80306*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80318*/               OPC_EmitInteger, MVT::i32, 1, 
/*80321*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80324*/               OPC_EmitInteger, MVT::i32, 0, 
/*80327*/               OPC_EmitInteger, MVT::i32, 0, 
/*80330*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*80356*/               OPC_EmitInteger, MVT::i32, 0, 
/*80359*/               OPC_EmitInteger, MVT::i32, 0, 
/*80362*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80374*/               OPC_EmitInteger, MVT::i32, 0, 
/*80377*/               OPC_EmitInteger, MVT::i32, 0, 
/*80380*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80392*/               OPC_EmitInteger, MVT::i32, 0, 
/*80395*/               OPC_EmitInteger, MVT::i32, 0, 
/*80398*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80410*/               OPC_EmitInteger, MVT::i32, 1, 
/*80413*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80416*/               OPC_EmitInteger, MVT::i32, 0, 
/*80419*/               OPC_EmitInteger, MVT::i32, 0, 
/*80422*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*80446*/             /*Scope*/ 77|128,1/*205*/, /*->80653*/
/*80448*/               OPC_CheckChild0Same, 1,
/*80450*/               OPC_CheckChild1Same, 0,
/*80452*/               OPC_MoveParent,
/*80453*/               OPC_RecordChild1, // #2 = $y
/*80454*/               OPC_MoveParent,
/*80455*/               OPC_CheckType, MVT::i32,
/*80457*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*80459*/               OPC_EmitInteger, MVT::i32, 0, 
/*80462*/               OPC_EmitInteger, MVT::i32, 0, 
/*80465*/               OPC_EmitInteger, MVT::i32, 0, 
/*80468*/               OPC_EmitInteger, MVT::i32, 0, 
/*80471*/               OPC_EmitInteger, MVT::i32, 1, 
/*80474*/               OPC_EmitInteger, MVT::i32, 0, 
/*80477*/               OPC_EmitInteger, MVT::i32, 0, 
/*80480*/               OPC_EmitInteger, MVT::i32, 0, 
/*80483*/               OPC_EmitInteger, MVT::i32, 0, 
/*80486*/               OPC_EmitInteger, MVT::i32, 0, 
/*80489*/               OPC_EmitInteger, MVT::i32, 0, 
/*80492*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80504*/               OPC_EmitInteger, MVT::i32, 0, 
/*80507*/               OPC_EmitInteger, MVT::i32, 0, 
/*80510*/               OPC_EmitInteger, MVT::i32, 0, 
/*80513*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80525*/               OPC_EmitInteger, MVT::i32, 1, 
/*80528*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80531*/               OPC_EmitInteger, MVT::i32, 0, 
/*80534*/               OPC_EmitInteger, MVT::i32, 0, 
/*80537*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*80563*/               OPC_EmitInteger, MVT::i32, 0, 
/*80566*/               OPC_EmitInteger, MVT::i32, 0, 
/*80569*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80581*/               OPC_EmitInteger, MVT::i32, 0, 
/*80584*/               OPC_EmitInteger, MVT::i32, 0, 
/*80587*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80599*/               OPC_EmitInteger, MVT::i32, 0, 
/*80602*/               OPC_EmitInteger, MVT::i32, 0, 
/*80605*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80617*/               OPC_EmitInteger, MVT::i32, 1, 
/*80620*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80623*/               OPC_EmitInteger, MVT::i32, 0, 
/*80626*/               OPC_EmitInteger, MVT::i32, 0, 
/*80629*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*80653*/             0, /*End of Scope*/
/*80654*/           /*Scope*/ 35|128,3/*419*/, /*->81075*/
/*80656*/             OPC_RecordChild0, // #2 = $y
/*80657*/             OPC_MoveChild1,
/*80658*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*80661*/             OPC_Scope, 76|128,1/*204*/, /*->80868*/ // 2 children in Scope
/*80664*/               OPC_CheckChild0Same, 1,
/*80666*/               OPC_CheckChild1Same, 0,
/*80668*/               OPC_MoveParent,
/*80669*/               OPC_MoveParent,
/*80670*/               OPC_CheckType, MVT::i32,
/*80672*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*80674*/               OPC_EmitInteger, MVT::i32, 0, 
/*80677*/               OPC_EmitInteger, MVT::i32, 0, 
/*80680*/               OPC_EmitInteger, MVT::i32, 0, 
/*80683*/               OPC_EmitInteger, MVT::i32, 0, 
/*80686*/               OPC_EmitInteger, MVT::i32, 1, 
/*80689*/               OPC_EmitInteger, MVT::i32, 0, 
/*80692*/               OPC_EmitInteger, MVT::i32, 0, 
/*80695*/               OPC_EmitInteger, MVT::i32, 0, 
/*80698*/               OPC_EmitInteger, MVT::i32, 0, 
/*80701*/               OPC_EmitInteger, MVT::i32, 0, 
/*80704*/               OPC_EmitInteger, MVT::i32, 0, 
/*80707*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80719*/               OPC_EmitInteger, MVT::i32, 0, 
/*80722*/               OPC_EmitInteger, MVT::i32, 0, 
/*80725*/               OPC_EmitInteger, MVT::i32, 0, 
/*80728*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80740*/               OPC_EmitInteger, MVT::i32, 1, 
/*80743*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80746*/               OPC_EmitInteger, MVT::i32, 0, 
/*80749*/               OPC_EmitInteger, MVT::i32, 0, 
/*80752*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*80778*/               OPC_EmitInteger, MVT::i32, 0, 
/*80781*/               OPC_EmitInteger, MVT::i32, 0, 
/*80784*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80796*/               OPC_EmitInteger, MVT::i32, 0, 
/*80799*/               OPC_EmitInteger, MVT::i32, 0, 
/*80802*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80814*/               OPC_EmitInteger, MVT::i32, 0, 
/*80817*/               OPC_EmitInteger, MVT::i32, 0, 
/*80820*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80832*/               OPC_EmitInteger, MVT::i32, 1, 
/*80835*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80838*/               OPC_EmitInteger, MVT::i32, 0, 
/*80841*/               OPC_EmitInteger, MVT::i32, 0, 
/*80844*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*80868*/             /*Scope*/ 76|128,1/*204*/, /*->81074*/
/*80870*/               OPC_CheckChild0Same, 0,
/*80872*/               OPC_CheckChild1Same, 1,
/*80874*/               OPC_MoveParent,
/*80875*/               OPC_MoveParent,
/*80876*/               OPC_CheckType, MVT::i32,
/*80878*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*80880*/               OPC_EmitInteger, MVT::i32, 0, 
/*80883*/               OPC_EmitInteger, MVT::i32, 0, 
/*80886*/               OPC_EmitInteger, MVT::i32, 0, 
/*80889*/               OPC_EmitInteger, MVT::i32, 0, 
/*80892*/               OPC_EmitInteger, MVT::i32, 1, 
/*80895*/               OPC_EmitInteger, MVT::i32, 0, 
/*80898*/               OPC_EmitInteger, MVT::i32, 0, 
/*80901*/               OPC_EmitInteger, MVT::i32, 0, 
/*80904*/               OPC_EmitInteger, MVT::i32, 0, 
/*80907*/               OPC_EmitInteger, MVT::i32, 0, 
/*80910*/               OPC_EmitInteger, MVT::i32, 0, 
/*80913*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80925*/               OPC_EmitInteger, MVT::i32, 0, 
/*80928*/               OPC_EmitInteger, MVT::i32, 0, 
/*80931*/               OPC_EmitInteger, MVT::i32, 0, 
/*80934*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80946*/               OPC_EmitInteger, MVT::i32, 1, 
/*80949*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80952*/               OPC_EmitInteger, MVT::i32, 0, 
/*80955*/               OPC_EmitInteger, MVT::i32, 0, 
/*80958*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*80984*/               OPC_EmitInteger, MVT::i32, 0, 
/*80987*/               OPC_EmitInteger, MVT::i32, 0, 
/*80990*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81002*/               OPC_EmitInteger, MVT::i32, 0, 
/*81005*/               OPC_EmitInteger, MVT::i32, 0, 
/*81008*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81020*/               OPC_EmitInteger, MVT::i32, 0, 
/*81023*/               OPC_EmitInteger, MVT::i32, 0, 
/*81026*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81038*/               OPC_EmitInteger, MVT::i32, 1, 
/*81041*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*81044*/               OPC_EmitInteger, MVT::i32, 0, 
/*81047*/               OPC_EmitInteger, MVT::i32, 0, 
/*81050*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81074*/             0, /*End of Scope*/
/*81075*/           /*Scope*/ 36|128,3/*420*/, /*->81497*/
/*81077*/             OPC_MoveChild0,
/*81078*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*81081*/             OPC_Scope, 77|128,1/*205*/, /*->81289*/ // 2 children in Scope
/*81084*/               OPC_CheckChild0Same, 1,
/*81086*/               OPC_CheckChild1Same, 0,
/*81088*/               OPC_MoveParent,
/*81089*/               OPC_RecordChild1, // #2 = $y
/*81090*/               OPC_MoveParent,
/*81091*/               OPC_CheckType, MVT::i32,
/*81093*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*81095*/               OPC_EmitInteger, MVT::i32, 0, 
/*81098*/               OPC_EmitInteger, MVT::i32, 0, 
/*81101*/               OPC_EmitInteger, MVT::i32, 0, 
/*81104*/               OPC_EmitInteger, MVT::i32, 0, 
/*81107*/               OPC_EmitInteger, MVT::i32, 1, 
/*81110*/               OPC_EmitInteger, MVT::i32, 0, 
/*81113*/               OPC_EmitInteger, MVT::i32, 0, 
/*81116*/               OPC_EmitInteger, MVT::i32, 0, 
/*81119*/               OPC_EmitInteger, MVT::i32, 0, 
/*81122*/               OPC_EmitInteger, MVT::i32, 0, 
/*81125*/               OPC_EmitInteger, MVT::i32, 0, 
/*81128*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81140*/               OPC_EmitInteger, MVT::i32, 0, 
/*81143*/               OPC_EmitInteger, MVT::i32, 0, 
/*81146*/               OPC_EmitInteger, MVT::i32, 0, 
/*81149*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81161*/               OPC_EmitInteger, MVT::i32, 1, 
/*81164*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*81167*/               OPC_EmitInteger, MVT::i32, 0, 
/*81170*/               OPC_EmitInteger, MVT::i32, 0, 
/*81173*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*81199*/               OPC_EmitInteger, MVT::i32, 0, 
/*81202*/               OPC_EmitInteger, MVT::i32, 0, 
/*81205*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81217*/               OPC_EmitInteger, MVT::i32, 0, 
/*81220*/               OPC_EmitInteger, MVT::i32, 0, 
/*81223*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81235*/               OPC_EmitInteger, MVT::i32, 0, 
/*81238*/               OPC_EmitInteger, MVT::i32, 0, 
/*81241*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81253*/               OPC_EmitInteger, MVT::i32, 1, 
/*81256*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*81259*/               OPC_EmitInteger, MVT::i32, 0, 
/*81262*/               OPC_EmitInteger, MVT::i32, 0, 
/*81265*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81289*/             /*Scope*/ 77|128,1/*205*/, /*->81496*/
/*81291*/               OPC_CheckChild0Same, 0,
/*81293*/               OPC_CheckChild1Same, 1,
/*81295*/               OPC_MoveParent,
/*81296*/               OPC_RecordChild1, // #2 = $y
/*81297*/               OPC_MoveParent,
/*81298*/               OPC_CheckType, MVT::i32,
/*81300*/               OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*81302*/               OPC_EmitInteger, MVT::i32, 0, 
/*81305*/               OPC_EmitInteger, MVT::i32, 0, 
/*81308*/               OPC_EmitInteger, MVT::i32, 0, 
/*81311*/               OPC_EmitInteger, MVT::i32, 0, 
/*81314*/               OPC_EmitInteger, MVT::i32, 1, 
/*81317*/               OPC_EmitInteger, MVT::i32, 0, 
/*81320*/               OPC_EmitInteger, MVT::i32, 0, 
/*81323*/               OPC_EmitInteger, MVT::i32, 0, 
/*81326*/               OPC_EmitInteger, MVT::i32, 0, 
/*81329*/               OPC_EmitInteger, MVT::i32, 0, 
/*81332*/               OPC_EmitInteger, MVT::i32, 0, 
/*81335*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81347*/               OPC_EmitInteger, MVT::i32, 0, 
/*81350*/               OPC_EmitInteger, MVT::i32, 0, 
/*81353*/               OPC_EmitInteger, MVT::i32, 0, 
/*81356*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81368*/               OPC_EmitInteger, MVT::i32, 1, 
/*81371*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*81374*/               OPC_EmitInteger, MVT::i32, 0, 
/*81377*/               OPC_EmitInteger, MVT::i32, 0, 
/*81380*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*81406*/               OPC_EmitInteger, MVT::i32, 0, 
/*81409*/               OPC_EmitInteger, MVT::i32, 0, 
/*81412*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81424*/               OPC_EmitInteger, MVT::i32, 0, 
/*81427*/               OPC_EmitInteger, MVT::i32, 0, 
/*81430*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81442*/               OPC_EmitInteger, MVT::i32, 0, 
/*81445*/               OPC_EmitInteger, MVT::i32, 0, 
/*81448*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81460*/               OPC_EmitInteger, MVT::i32, 1, 
/*81463*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*81466*/               OPC_EmitInteger, MVT::i32, 0, 
/*81469*/               OPC_EmitInteger, MVT::i32, 0, 
/*81472*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81496*/             0, /*End of Scope*/
/*81497*/           0, /*End of Scope*/
/*81498*/         /*Scope*/ 109|128,5/*749*/, /*->82249*/
/*81500*/           OPC_MoveChild1,
/*81501*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*81504*/           OPC_RecordChild0, // #1 = $x
/*81505*/           OPC_RecordChild1, // #2 = $z
/*81506*/           OPC_MoveParent,
/*81507*/           OPC_MoveParent,
/*81508*/           OPC_MoveChild1,
/*81509*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*81512*/           OPC_Scope, 75|128,1/*203*/, /*->81718*/ // 3 children in Scope
/*81515*/             OPC_CheckChild0Same, 1,
/*81517*/             OPC_CheckChild1Same, 2,
/*81519*/             OPC_MoveParent,
/*81520*/             OPC_CheckType, MVT::i32,
/*81522*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*81524*/             OPC_EmitInteger, MVT::i32, 0, 
/*81527*/             OPC_EmitInteger, MVT::i32, 0, 
/*81530*/             OPC_EmitInteger, MVT::i32, 0, 
/*81533*/             OPC_EmitInteger, MVT::i32, 0, 
/*81536*/             OPC_EmitInteger, MVT::i32, 1, 
/*81539*/             OPC_EmitInteger, MVT::i32, 0, 
/*81542*/             OPC_EmitInteger, MVT::i32, 0, 
/*81545*/             OPC_EmitInteger, MVT::i32, 0, 
/*81548*/             OPC_EmitInteger, MVT::i32, 0, 
/*81551*/             OPC_EmitInteger, MVT::i32, 0, 
/*81554*/             OPC_EmitInteger, MVT::i32, 0, 
/*81557*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81569*/             OPC_EmitInteger, MVT::i32, 0, 
/*81572*/             OPC_EmitInteger, MVT::i32, 0, 
/*81575*/             OPC_EmitInteger, MVT::i32, 0, 
/*81578*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81590*/             OPC_EmitInteger, MVT::i32, 1, 
/*81593*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*81596*/             OPC_EmitInteger, MVT::i32, 0, 
/*81599*/             OPC_EmitInteger, MVT::i32, 0, 
/*81602*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*81628*/             OPC_EmitInteger, MVT::i32, 0, 
/*81631*/             OPC_EmitInteger, MVT::i32, 0, 
/*81634*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81646*/             OPC_EmitInteger, MVT::i32, 0, 
/*81649*/             OPC_EmitInteger, MVT::i32, 0, 
/*81652*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81664*/             OPC_EmitInteger, MVT::i32, 0, 
/*81667*/             OPC_EmitInteger, MVT::i32, 0, 
/*81670*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81682*/             OPC_EmitInteger, MVT::i32, 1, 
/*81685*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*81688*/             OPC_EmitInteger, MVT::i32, 0, 
/*81691*/             OPC_EmitInteger, MVT::i32, 0, 
/*81694*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81718*/           /*Scope*/ 67|128,2/*323*/, /*->82043*/
/*81720*/             OPC_CheckChild0Same, 2,
/*81722*/             OPC_CheckChild1Same, 1,
/*81724*/             OPC_MoveParent,
/*81725*/             OPC_CheckType, MVT::i32,
/*81727*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*81729*/             OPC_EmitInteger, MVT::i32, 0, 
/*81732*/             OPC_EmitInteger, MVT::i32, 0, 
/*81735*/             OPC_EmitInteger, MVT::i32, 0, 
/*81738*/             OPC_EmitInteger, MVT::i32, 0, 
/*81741*/             OPC_EmitInteger, MVT::i32, 1, 
/*81744*/             OPC_EmitInteger, MVT::i32, 0, 
/*81747*/             OPC_EmitInteger, MVT::i32, 0, 
/*81750*/             OPC_EmitInteger, MVT::i32, 0, 
/*81753*/             OPC_EmitInteger, MVT::i32, 0, 
/*81756*/             OPC_EmitInteger, MVT::i32, 0, 
/*81759*/             OPC_EmitInteger, MVT::i32, 0, 
/*81762*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81774*/             OPC_EmitInteger, MVT::i32, 0, 
/*81777*/             OPC_EmitInteger, MVT::i32, 0, 
/*81780*/             OPC_EmitInteger, MVT::i32, 0, 
/*81783*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81795*/             OPC_EmitInteger, MVT::i32, 1, 
/*81798*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*81801*/             OPC_EmitInteger, MVT::i32, 0, 
/*81804*/             OPC_EmitInteger, MVT::i32, 0, 
/*81807*/             OPC_Scope, 116, /*->81925*/ // 2 children in Scope
/*81809*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*81835*/               OPC_EmitInteger, MVT::i32, 0, 
/*81838*/               OPC_EmitInteger, MVT::i32, 0, 
/*81841*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81853*/               OPC_EmitInteger, MVT::i32, 0, 
/*81856*/               OPC_EmitInteger, MVT::i32, 0, 
/*81859*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81871*/               OPC_EmitInteger, MVT::i32, 0, 
/*81874*/               OPC_EmitInteger, MVT::i32, 0, 
/*81877*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81889*/               OPC_EmitInteger, MVT::i32, 1, 
/*81892*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*81895*/               OPC_EmitInteger, MVT::i32, 0, 
/*81898*/               OPC_EmitInteger, MVT::i32, 0, 
/*81901*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*81925*/             /*Scope*/ 116, /*->82042*/
/*81926*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*81952*/               OPC_EmitInteger, MVT::i32, 0, 
/*81955*/               OPC_EmitInteger, MVT::i32, 0, 
/*81958*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81970*/               OPC_EmitInteger, MVT::i32, 0, 
/*81973*/               OPC_EmitInteger, MVT::i32, 0, 
/*81976*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81988*/               OPC_EmitInteger, MVT::i32, 0, 
/*81991*/               OPC_EmitInteger, MVT::i32, 0, 
/*81994*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82006*/               OPC_EmitInteger, MVT::i32, 1, 
/*82009*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82012*/               OPC_EmitInteger, MVT::i32, 0, 
/*82015*/               OPC_EmitInteger, MVT::i32, 0, 
/*82018*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*82042*/             0, /*End of Scope*/
/*82043*/           /*Scope*/ 75|128,1/*203*/, /*->82248*/
/*82045*/             OPC_CheckChild0Same, 1,
/*82047*/             OPC_CheckChild1Same, 2,
/*82049*/             OPC_MoveParent,
/*82050*/             OPC_CheckType, MVT::i32,
/*82052*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*82054*/             OPC_EmitInteger, MVT::i32, 0, 
/*82057*/             OPC_EmitInteger, MVT::i32, 0, 
/*82060*/             OPC_EmitInteger, MVT::i32, 0, 
/*82063*/             OPC_EmitInteger, MVT::i32, 0, 
/*82066*/             OPC_EmitInteger, MVT::i32, 1, 
/*82069*/             OPC_EmitInteger, MVT::i32, 0, 
/*82072*/             OPC_EmitInteger, MVT::i32, 0, 
/*82075*/             OPC_EmitInteger, MVT::i32, 0, 
/*82078*/             OPC_EmitInteger, MVT::i32, 0, 
/*82081*/             OPC_EmitInteger, MVT::i32, 0, 
/*82084*/             OPC_EmitInteger, MVT::i32, 0, 
/*82087*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82099*/             OPC_EmitInteger, MVT::i32, 0, 
/*82102*/             OPC_EmitInteger, MVT::i32, 0, 
/*82105*/             OPC_EmitInteger, MVT::i32, 0, 
/*82108*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82120*/             OPC_EmitInteger, MVT::i32, 1, 
/*82123*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82126*/             OPC_EmitInteger, MVT::i32, 0, 
/*82129*/             OPC_EmitInteger, MVT::i32, 0, 
/*82132*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*82158*/             OPC_EmitInteger, MVT::i32, 0, 
/*82161*/             OPC_EmitInteger, MVT::i32, 0, 
/*82164*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82176*/             OPC_EmitInteger, MVT::i32, 0, 
/*82179*/             OPC_EmitInteger, MVT::i32, 0, 
/*82182*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82194*/             OPC_EmitInteger, MVT::i32, 0, 
/*82197*/             OPC_EmitInteger, MVT::i32, 0, 
/*82200*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82212*/             OPC_EmitInteger, MVT::i32, 1, 
/*82215*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82218*/             OPC_EmitInteger, MVT::i32, 0, 
/*82221*/             OPC_EmitInteger, MVT::i32, 0, 
/*82224*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*82248*/           0, /*End of Scope*/
/*82249*/         0, /*End of Scope*/
/*82250*/       /*Scope*/ 110|128,5/*750*/, /*->83002*/
/*82252*/         OPC_MoveChild0,
/*82253*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*82256*/         OPC_RecordChild0, // #0 = $x
/*82257*/         OPC_RecordChild1, // #1 = $z
/*82258*/         OPC_MoveParent,
/*82259*/         OPC_RecordChild1, // #2 = $y
/*82260*/         OPC_MoveParent,
/*82261*/         OPC_MoveChild1,
/*82262*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*82265*/         OPC_Scope, 75|128,1/*203*/, /*->82471*/ // 3 children in Scope
/*82268*/           OPC_CheckChild0Same, 0,
/*82270*/           OPC_CheckChild1Same, 1,
/*82272*/           OPC_MoveParent,
/*82273*/           OPC_CheckType, MVT::i32,
/*82275*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*82277*/           OPC_EmitInteger, MVT::i32, 0, 
/*82280*/           OPC_EmitInteger, MVT::i32, 0, 
/*82283*/           OPC_EmitInteger, MVT::i32, 0, 
/*82286*/           OPC_EmitInteger, MVT::i32, 0, 
/*82289*/           OPC_EmitInteger, MVT::i32, 1, 
/*82292*/           OPC_EmitInteger, MVT::i32, 0, 
/*82295*/           OPC_EmitInteger, MVT::i32, 0, 
/*82298*/           OPC_EmitInteger, MVT::i32, 0, 
/*82301*/           OPC_EmitInteger, MVT::i32, 0, 
/*82304*/           OPC_EmitInteger, MVT::i32, 0, 
/*82307*/           OPC_EmitInteger, MVT::i32, 0, 
/*82310*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82322*/           OPC_EmitInteger, MVT::i32, 0, 
/*82325*/           OPC_EmitInteger, MVT::i32, 0, 
/*82328*/           OPC_EmitInteger, MVT::i32, 0, 
/*82331*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82343*/           OPC_EmitInteger, MVT::i32, 1, 
/*82346*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82349*/           OPC_EmitInteger, MVT::i32, 0, 
/*82352*/           OPC_EmitInteger, MVT::i32, 0, 
/*82355*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*82381*/           OPC_EmitInteger, MVT::i32, 0, 
/*82384*/           OPC_EmitInteger, MVT::i32, 0, 
/*82387*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82399*/           OPC_EmitInteger, MVT::i32, 0, 
/*82402*/           OPC_EmitInteger, MVT::i32, 0, 
/*82405*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82417*/           OPC_EmitInteger, MVT::i32, 0, 
/*82420*/           OPC_EmitInteger, MVT::i32, 0, 
/*82423*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82435*/           OPC_EmitInteger, MVT::i32, 1, 
/*82438*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82441*/           OPC_EmitInteger, MVT::i32, 0, 
/*82444*/           OPC_EmitInteger, MVT::i32, 0, 
/*82447*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*82471*/         /*Scope*/ 67|128,2/*323*/, /*->82796*/
/*82473*/           OPC_CheckChild0Same, 1,
/*82475*/           OPC_CheckChild1Same, 0,
/*82477*/           OPC_MoveParent,
/*82478*/           OPC_CheckType, MVT::i32,
/*82480*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*82482*/           OPC_EmitInteger, MVT::i32, 0, 
/*82485*/           OPC_EmitInteger, MVT::i32, 0, 
/*82488*/           OPC_EmitInteger, MVT::i32, 0, 
/*82491*/           OPC_EmitInteger, MVT::i32, 0, 
/*82494*/           OPC_EmitInteger, MVT::i32, 1, 
/*82497*/           OPC_EmitInteger, MVT::i32, 0, 
/*82500*/           OPC_EmitInteger, MVT::i32, 0, 
/*82503*/           OPC_EmitInteger, MVT::i32, 0, 
/*82506*/           OPC_EmitInteger, MVT::i32, 0, 
/*82509*/           OPC_EmitInteger, MVT::i32, 0, 
/*82512*/           OPC_EmitInteger, MVT::i32, 0, 
/*82515*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82527*/           OPC_EmitInteger, MVT::i32, 0, 
/*82530*/           OPC_EmitInteger, MVT::i32, 0, 
/*82533*/           OPC_EmitInteger, MVT::i32, 0, 
/*82536*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82548*/           OPC_EmitInteger, MVT::i32, 1, 
/*82551*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82554*/           OPC_EmitInteger, MVT::i32, 0, 
/*82557*/           OPC_EmitInteger, MVT::i32, 0, 
/*82560*/           OPC_Scope, 116, /*->82678*/ // 2 children in Scope
/*82562*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*82588*/             OPC_EmitInteger, MVT::i32, 0, 
/*82591*/             OPC_EmitInteger, MVT::i32, 0, 
/*82594*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82606*/             OPC_EmitInteger, MVT::i32, 0, 
/*82609*/             OPC_EmitInteger, MVT::i32, 0, 
/*82612*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82624*/             OPC_EmitInteger, MVT::i32, 0, 
/*82627*/             OPC_EmitInteger, MVT::i32, 0, 
/*82630*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82642*/             OPC_EmitInteger, MVT::i32, 1, 
/*82645*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82648*/             OPC_EmitInteger, MVT::i32, 0, 
/*82651*/             OPC_EmitInteger, MVT::i32, 0, 
/*82654*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*82678*/           /*Scope*/ 116, /*->82795*/
/*82679*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*82705*/             OPC_EmitInteger, MVT::i32, 0, 
/*82708*/             OPC_EmitInteger, MVT::i32, 0, 
/*82711*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82723*/             OPC_EmitInteger, MVT::i32, 0, 
/*82726*/             OPC_EmitInteger, MVT::i32, 0, 
/*82729*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82741*/             OPC_EmitInteger, MVT::i32, 0, 
/*82744*/             OPC_EmitInteger, MVT::i32, 0, 
/*82747*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82759*/             OPC_EmitInteger, MVT::i32, 1, 
/*82762*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82765*/             OPC_EmitInteger, MVT::i32, 0, 
/*82768*/             OPC_EmitInteger, MVT::i32, 0, 
/*82771*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*82795*/           0, /*End of Scope*/
/*82796*/         /*Scope*/ 75|128,1/*203*/, /*->83001*/
/*82798*/           OPC_CheckChild0Same, 0,
/*82800*/           OPC_CheckChild1Same, 1,
/*82802*/           OPC_MoveParent,
/*82803*/           OPC_CheckType, MVT::i32,
/*82805*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*82807*/           OPC_EmitInteger, MVT::i32, 0, 
/*82810*/           OPC_EmitInteger, MVT::i32, 0, 
/*82813*/           OPC_EmitInteger, MVT::i32, 0, 
/*82816*/           OPC_EmitInteger, MVT::i32, 0, 
/*82819*/           OPC_EmitInteger, MVT::i32, 1, 
/*82822*/           OPC_EmitInteger, MVT::i32, 0, 
/*82825*/           OPC_EmitInteger, MVT::i32, 0, 
/*82828*/           OPC_EmitInteger, MVT::i32, 0, 
/*82831*/           OPC_EmitInteger, MVT::i32, 0, 
/*82834*/           OPC_EmitInteger, MVT::i32, 0, 
/*82837*/           OPC_EmitInteger, MVT::i32, 0, 
/*82840*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82852*/           OPC_EmitInteger, MVT::i32, 0, 
/*82855*/           OPC_EmitInteger, MVT::i32, 0, 
/*82858*/           OPC_EmitInteger, MVT::i32, 0, 
/*82861*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82873*/           OPC_EmitInteger, MVT::i32, 1, 
/*82876*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82879*/           OPC_EmitInteger, MVT::i32, 0, 
/*82882*/           OPC_EmitInteger, MVT::i32, 0, 
/*82885*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*82911*/           OPC_EmitInteger, MVT::i32, 0, 
/*82914*/           OPC_EmitInteger, MVT::i32, 0, 
/*82917*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82929*/           OPC_EmitInteger, MVT::i32, 0, 
/*82932*/           OPC_EmitInteger, MVT::i32, 0, 
/*82935*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82947*/           OPC_EmitInteger, MVT::i32, 0, 
/*82950*/           OPC_EmitInteger, MVT::i32, 0, 
/*82953*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82965*/           OPC_EmitInteger, MVT::i32, 1, 
/*82968*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82971*/           OPC_EmitInteger, MVT::i32, 0, 
/*82974*/           OPC_EmitInteger, MVT::i32, 0, 
/*82977*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*83001*/         0, /*End of Scope*/
/*83002*/       0, /*End of Scope*/
/*83003*/     /*Scope*/ 31|128,1/*159*/, /*->83164*/
/*83005*/       OPC_RecordChild0, // #0 = $src0
/*83006*/       OPC_RecordChild1, // #1 = $src1
/*83007*/       OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->83125
/*83010*/         OPC_Scope, 100, /*->83112*/ // 2 children in Scope
/*83012*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*83014*/           OPC_EmitInteger, MVT::i32, 0, 
/*83017*/           OPC_EmitInteger, MVT::i32, 0, 
/*83020*/           OPC_EmitInteger, MVT::i32, 1, 
/*83023*/           OPC_EmitInteger, MVT::i32, 0, 
/*83026*/           OPC_EmitInteger, MVT::i32, 0, 
/*83029*/           OPC_EmitInteger, MVT::i32, 0, 
/*83032*/           OPC_EmitInteger, MVT::i32, 0, 
/*83035*/           OPC_EmitInteger, MVT::i32, 0, 
/*83038*/           OPC_EmitInteger, MVT::i32, 0, 
/*83041*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83053*/           OPC_EmitInteger, MVT::i32, 0, 
/*83056*/           OPC_EmitInteger, MVT::i32, 0, 
/*83059*/           OPC_EmitInteger, MVT::i32, 0, 
/*83062*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83074*/           OPC_EmitInteger, MVT::i32, 1, 
/*83077*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83080*/           OPC_EmitInteger, MVT::i32, 0, 
/*83083*/           OPC_EmitInteger, MVT::i32, 0, 
/*83086*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::OR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*83112*/         /*Scope*/ 11, /*->83124*/
/*83113*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83115*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_OR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*83124*/         0, /*End of Scope*/
/*83125*/       /*SwitchType*/ 10, MVT::i16,// ->83137
/*83127*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*83129*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_OR_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_OR_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*83137*/       /*SwitchType*/ 11, MVT::i64,// ->83150
/*83139*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83141*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*83150*/       /*SwitchType*/ 11, MVT::i1,// ->83163
/*83152*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83154*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*83163*/       0, // EndSwitchType
/*83164*/     0, /*End of Scope*/
/*83165*/   /*SwitchOpcode*/ 52|128,9/*1204*/, TARGET_VAL(ISD::ADD),// ->84373
/*83169*/     OPC_Scope, 54, /*->83225*/ // 6 children in Scope
/*83171*/       OPC_MoveChild0,
/*83172*/       OPC_CheckOpcode, TARGET_VAL(ISD::SELECT),
/*83175*/       OPC_MoveChild0,
/*83176*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*83179*/       OPC_RecordChild0, // #0 = $src0
/*83180*/       OPC_CheckChild0Type, MVT::i32,
/*83182*/       OPC_RecordChild1, // #1 = $src1
/*83183*/       OPC_MoveChild2,
/*83184*/       OPC_CheckCondCode, ISD::SETUGT,
/*83186*/       OPC_MoveParent,
/*83187*/       OPC_CheckType, MVT::i1,
/*83189*/       OPC_MoveParent,
/*83190*/       OPC_MoveChild1,
/*83191*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*83194*/       OPC_CheckChild0Same, 0,
/*83196*/       OPC_CheckChild1Same, 1,
/*83198*/       OPC_MoveParent,
/*83199*/       OPC_MoveChild2,
/*83200*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*83203*/       OPC_CheckChild0Same, 1,
/*83205*/       OPC_CheckChild1Same, 0,
/*83207*/       OPC_MoveParent,
/*83208*/       OPC_CheckPredicate, 30, // Predicate_select_oneuse
/*83210*/       OPC_MoveParent,
/*83211*/       OPC_RecordChild1, // #2 = $src2
/*83212*/       OPC_CheckType, MVT::i32,
/*83214*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83216*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (add:i32 (select:i32 (setcc:i1 i32:i32:$src0, i32:i32:$src1, SETUGT:Other), (sub:i32 i32:i32:$src0, i32:i32:$src1), (sub:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_select_oneuse>>, i32:i32:$src2) - Complexity = 16
                // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*83225*/     /*Scope*/ 54, /*->83280*/
/*83226*/       OPC_RecordChild0, // #0 = $src2
/*83227*/       OPC_MoveChild1,
/*83228*/       OPC_CheckOpcode, TARGET_VAL(ISD::SELECT),
/*83231*/       OPC_MoveChild0,
/*83232*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*83235*/       OPC_RecordChild0, // #1 = $src0
/*83236*/       OPC_CheckChild0Type, MVT::i32,
/*83238*/       OPC_RecordChild1, // #2 = $src1
/*83239*/       OPC_MoveChild2,
/*83240*/       OPC_CheckCondCode, ISD::SETUGT,
/*83242*/       OPC_MoveParent,
/*83243*/       OPC_CheckType, MVT::i1,
/*83245*/       OPC_MoveParent,
/*83246*/       OPC_MoveChild1,
/*83247*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*83250*/       OPC_CheckChild0Same, 1,
/*83252*/       OPC_CheckChild1Same, 2,
/*83254*/       OPC_MoveParent,
/*83255*/       OPC_MoveChild2,
/*83256*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*83259*/       OPC_CheckChild0Same, 2,
/*83261*/       OPC_CheckChild1Same, 1,
/*83263*/       OPC_MoveParent,
/*83264*/       OPC_CheckPredicate, 30, // Predicate_select_oneuse
/*83266*/       OPC_MoveParent,
/*83267*/       OPC_CheckType, MVT::i32,
/*83269*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83271*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (add:i32 i32:i32:$src2, (select:i32 (setcc:i1 i32:i32:$src0, i32:i32:$src1, SETUGT:Other), (sub:i32 i32:i32:$src0, i32:i32:$src1), (sub:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_select_oneuse>>) - Complexity = 16
                // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*83280*/     /*Scope*/ 15|128,1/*143*/, /*->83425*/
/*83282*/       OPC_MoveChild0,
/*83283*/       OPC_SwitchOpcode /*2 cases */, 39, TARGET_VAL(ISD::SHL),// ->83326
/*83287*/         OPC_CheckChild0Integer, 1, 
/*83289*/         OPC_RecordChild1, // #0 = $a
/*83290*/         OPC_CheckChild1Type, MVT::i32,
/*83292*/         OPC_MoveParent,
/*83293*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83304*/         OPC_CheckType, MVT::i32,
/*83306*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83308*/         OPC_EmitInteger, MVT::i32, 0, 
/*83311*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*83318*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32) - Complexity = 16
                  // Dst: (S_BFM_B32:i32 ?:i32:$a, (S_MOV_B32:i16 0:i32))
/*83326*/       /*SwitchOpcode*/ 95, TARGET_VAL(ISD::SUB),// ->83424
/*83329*/         OPC_MoveChild0,
/*83330*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*83333*/         OPC_RecordChild0, // #0 = $src0
/*83334*/         OPC_RecordChild1, // #1 = $src1
/*83335*/         OPC_MoveParent,
/*83336*/         OPC_MoveChild1,
/*83337*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*83340*/         OPC_Scope, 22, /*->83364*/ // 3 children in Scope
/*83342*/           OPC_CheckChild0Same, 0,
/*83344*/           OPC_CheckChild1Same, 1,
/*83346*/           OPC_MoveParent,
/*83347*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*83349*/           OPC_MoveParent,
/*83350*/           OPC_RecordChild1, // #2 = $src2
/*83351*/           OPC_CheckType, MVT::i32,
/*83353*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83355*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*83364*/         /*Scope*/ 35, /*->83400*/
/*83365*/           OPC_CheckChild0Same, 1,
/*83367*/           OPC_CheckChild1Same, 0,
/*83369*/           OPC_MoveParent,
/*83370*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*83372*/           OPC_MoveParent,
/*83373*/           OPC_RecordChild1, // #2 = $src2
/*83374*/           OPC_CheckType, MVT::i32,
/*83376*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83378*/           OPC_Scope, 9, /*->83389*/ // 2 children in Scope
/*83380*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*83389*/           /*Scope*/ 9, /*->83399*/
/*83390*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*83399*/           0, /*End of Scope*/
/*83400*/         /*Scope*/ 22, /*->83423*/
/*83401*/           OPC_CheckChild0Same, 0,
/*83403*/           OPC_CheckChild1Same, 1,
/*83405*/           OPC_MoveParent,
/*83406*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*83408*/           OPC_MoveParent,
/*83409*/           OPC_RecordChild1, // #2 = $src2
/*83410*/           OPC_CheckType, MVT::i32,
/*83412*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83414*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*83423*/         0, /*End of Scope*/
/*83424*/       0, // EndSwitchOpcode
/*83425*/     /*Scope*/ 23|128,1/*151*/, /*->83578*/
/*83427*/       OPC_RecordChild0, // #0 = $src2
/*83428*/       OPC_Scope, 96, /*->83526*/ // 2 children in Scope
/*83430*/         OPC_MoveChild1,
/*83431*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*83434*/         OPC_MoveChild0,
/*83435*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*83438*/         OPC_RecordChild0, // #1 = $src0
/*83439*/         OPC_RecordChild1, // #2 = $src1
/*83440*/         OPC_MoveParent,
/*83441*/         OPC_MoveChild1,
/*83442*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*83445*/         OPC_Scope, 21, /*->83468*/ // 3 children in Scope
/*83447*/           OPC_CheckChild0Same, 1,
/*83449*/           OPC_CheckChild1Same, 2,
/*83451*/           OPC_MoveParent,
/*83452*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*83454*/           OPC_MoveParent,
/*83455*/           OPC_CheckType, MVT::i32,
/*83457*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83459*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*83468*/         /*Scope*/ 34, /*->83503*/
/*83469*/           OPC_CheckChild0Same, 2,
/*83471*/           OPC_CheckChild1Same, 1,
/*83473*/           OPC_MoveParent,
/*83474*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*83476*/           OPC_MoveParent,
/*83477*/           OPC_CheckType, MVT::i32,
/*83479*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83481*/           OPC_Scope, 9, /*->83492*/ // 2 children in Scope
/*83483*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*83492*/           /*Scope*/ 9, /*->83502*/
/*83493*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*83502*/           0, /*End of Scope*/
/*83503*/         /*Scope*/ 21, /*->83525*/
/*83504*/           OPC_CheckChild0Same, 1,
/*83506*/           OPC_CheckChild1Same, 2,
/*83508*/           OPC_MoveParent,
/*83509*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*83511*/           OPC_MoveParent,
/*83512*/           OPC_CheckType, MVT::i32,
/*83514*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*83525*/         0, /*End of Scope*/
/*83526*/       /*Scope*/ 50, /*->83577*/
/*83527*/         OPC_RecordChild1, // #1 = $src1
/*83528*/         OPC_MoveChild1,
/*83529*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*83532*/         OPC_Scope, 20, /*->83554*/ // 2 children in Scope
/*83534*/           OPC_CheckPredicate, 52, // Predicate_NegSubInlineConst16
/*83536*/           OPC_MoveParent,
/*83537*/           OPC_CheckType, MVT::i16,
/*83539*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*83541*/           OPC_EmitConvertToTarget, 1,
/*83543*/           OPC_EmitNodeXForm, 4, 2, // NegateImm
/*83546*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 3, 
                    // Src: (add:i16 i16:i16:$src0, (imm:i16)<<P:Predicate_NegSubInlineConst16>><<X:NegateImm>>:$src1) - Complexity = 7
                    // Dst: (V_SUB_U16_e64:i16 ?:i16:$src0, (NegateImm:{i16:i32:f16:f32:v2i16:v2f16} (imm:i16)<<P:Predicate_NegSubInlineConst16>>:$src1))
/*83554*/         /*Scope*/ 21, /*->83576*/
/*83555*/           OPC_CheckPredicate, 52, // Predicate_NegSubInlineConst32
/*83557*/           OPC_MoveParent,
/*83558*/           OPC_CheckType, MVT::i32,
/*83560*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83562*/           OPC_EmitConvertToTarget, 1,
/*83564*/           OPC_EmitNodeXForm, 4, 2, // NegateImm
/*83567*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 3, 
                    // Src: (add:i32 i32:i32:$src0, (imm:i32)<<P:Predicate_NegSubInlineConst32>><<X:NegateImm>>:$src1) - Complexity = 7
                    // Dst: (S_SUB_I32:i32:i1 ?:i32:$src0, (NegateImm:{i16:i32:f16:f32:v2i16:v2f16} (imm:i32)<<P:Predicate_NegSubInlineConst32>>:$src1))
/*83576*/         0, /*End of Scope*/
/*83577*/       0, /*End of Scope*/
/*83578*/     /*Scope*/ 42|128,2/*298*/, /*->83878*/
/*83580*/       OPC_MoveChild0,
/*83581*/       OPC_SwitchOpcode /*4 cases */, 119, TARGET_VAL(AMDGPUISD::MUL_U24),// ->83704
/*83585*/         OPC_RecordChild0, // #0 = $src0
/*83586*/         OPC_RecordChild1, // #1 = $src1
/*83587*/         OPC_MoveParent,
/*83588*/         OPC_RecordChild1, // #2 = $src2
/*83589*/         OPC_CheckType, MVT::i32,
/*83591*/         OPC_Scope, 98, /*->83691*/ // 2 children in Scope
/*83593*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*83595*/           OPC_EmitInteger, MVT::i32, 0, 
/*83598*/           OPC_EmitInteger, MVT::i32, 0, 
/*83601*/           OPC_EmitInteger, MVT::i32, 0, 
/*83604*/           OPC_EmitInteger, MVT::i32, 0, 
/*83607*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83619*/           OPC_EmitInteger, MVT::i32, 0, 
/*83622*/           OPC_EmitInteger, MVT::i32, 0, 
/*83625*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83637*/           OPC_EmitInteger, MVT::i32, 0, 
/*83640*/           OPC_EmitInteger, MVT::i32, 0, 
/*83643*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83655*/           OPC_EmitInteger, MVT::i32, 1, 
/*83658*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83661*/           OPC_EmitInteger, MVT::i32, 0, 
/*83664*/           OPC_EmitInteger, MVT::i32, 0, 
/*83667*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*83691*/         /*Scope*/ 11, /*->83703*/
/*83692*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83694*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*83703*/         0, /*End of Scope*/
/*83704*/       /*SwitchOpcode*/ 119, TARGET_VAL(AMDGPUISD::MUL_I24),// ->83826
/*83707*/         OPC_RecordChild0, // #0 = $src0
/*83708*/         OPC_RecordChild1, // #1 = $src1
/*83709*/         OPC_MoveParent,
/*83710*/         OPC_RecordChild1, // #2 = $src2
/*83711*/         OPC_CheckType, MVT::i32,
/*83713*/         OPC_Scope, 98, /*->83813*/ // 2 children in Scope
/*83715*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*83717*/           OPC_EmitInteger, MVT::i32, 0, 
/*83720*/           OPC_EmitInteger, MVT::i32, 0, 
/*83723*/           OPC_EmitInteger, MVT::i32, 0, 
/*83726*/           OPC_EmitInteger, MVT::i32, 0, 
/*83729*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83741*/           OPC_EmitInteger, MVT::i32, 0, 
/*83744*/           OPC_EmitInteger, MVT::i32, 0, 
/*83747*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83759*/           OPC_EmitInteger, MVT::i32, 0, 
/*83762*/           OPC_EmitInteger, MVT::i32, 0, 
/*83765*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83777*/           OPC_EmitInteger, MVT::i32, 1, 
/*83780*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83783*/           OPC_EmitInteger, MVT::i32, 0, 
/*83786*/           OPC_EmitInteger, MVT::i32, 0, 
/*83789*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*83813*/         /*Scope*/ 11, /*->83825*/
/*83814*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83816*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*83825*/         0, /*End of Scope*/
/*83826*/       /*SwitchOpcode*/ 30, TARGET_VAL(ISD::MUL),// ->83859
/*83829*/         OPC_RecordChild0, // #0 = $src0
/*83830*/         OPC_RecordChild1, // #1 = $src1
/*83831*/         OPC_MoveParent,
/*83832*/         OPC_RecordChild1, // #2 = $src2
/*83833*/         OPC_CheckType, MVT::i16,
/*83835*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*83837*/         OPC_Scope, 9, /*->83848*/ // 2 children in Scope
/*83839*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2) - Complexity = 6
                    // Dst: (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*83848*/         /*Scope*/ 9, /*->83858*/
/*83849*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2) - Complexity = 6
                    // Dst: (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*83858*/         0, /*End of Scope*/
/*83859*/       /*SwitchOpcode*/ 15, TARGET_VAL(ISD::CTPOP),// ->83877
/*83862*/         OPC_RecordChild0, // #0 = $popcnt
/*83863*/         OPC_MoveParent,
/*83864*/         OPC_RecordChild1, // #1 = $val
/*83865*/         OPC_CheckType, MVT::i32,
/*83867*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83869*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*83877*/       0, // EndSwitchOpcode
/*83878*/     /*Scope*/ 108|128,3/*492*/, /*->84372*/
/*83880*/       OPC_RecordChild0, // #0 = $src2
/*83881*/       OPC_Scope, 25|128,2/*281*/, /*->84165*/ // 2 children in Scope
/*83884*/         OPC_MoveChild1,
/*83885*/         OPC_SwitchOpcode /*4 cases */, 16, TARGET_VAL(ISD::MUL),// ->83905
/*83889*/           OPC_RecordChild0, // #1 = $src0
/*83890*/           OPC_RecordChild1, // #2 = $src1
/*83891*/           OPC_MoveParent,
/*83892*/           OPC_CheckType, MVT::i16,
/*83894*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*83896*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*83905*/         /*SwitchOpcode*/ 14, TARGET_VAL(ISD::CTPOP),// ->83922
/*83908*/           OPC_RecordChild0, // #1 = $popcnt
/*83909*/           OPC_MoveParent,
/*83910*/           OPC_CheckType, MVT::i32,
/*83912*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83914*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*83922*/         /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MUL_I24),// ->84043
/*83925*/           OPC_RecordChild0, // #1 = $src0
/*83926*/           OPC_RecordChild1, // #2 = $src1
/*83927*/           OPC_MoveParent,
/*83928*/           OPC_CheckType, MVT::i32,
/*83930*/           OPC_Scope, 11, /*->83943*/ // 2 children in Scope
/*83932*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*83934*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*83943*/           /*Scope*/ 98, /*->84042*/
/*83944*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*83946*/             OPC_EmitInteger, MVT::i32, 0, 
/*83949*/             OPC_EmitInteger, MVT::i32, 0, 
/*83952*/             OPC_EmitInteger, MVT::i32, 0, 
/*83955*/             OPC_EmitInteger, MVT::i32, 0, 
/*83958*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83970*/             OPC_EmitInteger, MVT::i32, 0, 
/*83973*/             OPC_EmitInteger, MVT::i32, 0, 
/*83976*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83988*/             OPC_EmitInteger, MVT::i32, 0, 
/*83991*/             OPC_EmitInteger, MVT::i32, 0, 
/*83994*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84006*/             OPC_EmitInteger, MVT::i32, 1, 
/*84009*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84012*/             OPC_EmitInteger, MVT::i32, 0, 
/*84015*/             OPC_EmitInteger, MVT::i32, 0, 
/*84018*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*84042*/           0, /*End of Scope*/
/*84043*/         /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MUL_U24),// ->84164
/*84046*/           OPC_RecordChild0, // #1 = $src0
/*84047*/           OPC_RecordChild1, // #2 = $src1
/*84048*/           OPC_MoveParent,
/*84049*/           OPC_CheckType, MVT::i32,
/*84051*/           OPC_Scope, 11, /*->84064*/ // 2 children in Scope
/*84053*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84055*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*84064*/           /*Scope*/ 98, /*->84163*/
/*84065*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*84067*/             OPC_EmitInteger, MVT::i32, 0, 
/*84070*/             OPC_EmitInteger, MVT::i32, 0, 
/*84073*/             OPC_EmitInteger, MVT::i32, 0, 
/*84076*/             OPC_EmitInteger, MVT::i32, 0, 
/*84079*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84091*/             OPC_EmitInteger, MVT::i32, 0, 
/*84094*/             OPC_EmitInteger, MVT::i32, 0, 
/*84097*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84109*/             OPC_EmitInteger, MVT::i32, 0, 
/*84112*/             OPC_EmitInteger, MVT::i32, 0, 
/*84115*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84127*/             OPC_EmitInteger, MVT::i32, 1, 
/*84130*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84133*/             OPC_EmitInteger, MVT::i32, 0, 
/*84136*/             OPC_EmitInteger, MVT::i32, 0, 
/*84139*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*84163*/           0, /*End of Scope*/
/*84164*/         0, // EndSwitchOpcode
/*84165*/       /*Scope*/ 76|128,1/*204*/, /*->84371*/
/*84167*/         OPC_RecordChild1, // #1 = $src1
/*84168*/         OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->84286
/*84171*/           OPC_Scope, 100, /*->84273*/ // 2 children in Scope
/*84173*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*84175*/             OPC_EmitInteger, MVT::i32, 0, 
/*84178*/             OPC_EmitInteger, MVT::i32, 0, 
/*84181*/             OPC_EmitInteger, MVT::i32, 1, 
/*84184*/             OPC_EmitInteger, MVT::i32, 0, 
/*84187*/             OPC_EmitInteger, MVT::i32, 0, 
/*84190*/             OPC_EmitInteger, MVT::i32, 0, 
/*84193*/             OPC_EmitInteger, MVT::i32, 0, 
/*84196*/             OPC_EmitInteger, MVT::i32, 0, 
/*84199*/             OPC_EmitInteger, MVT::i32, 0, 
/*84202*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84214*/             OPC_EmitInteger, MVT::i32, 0, 
/*84217*/             OPC_EmitInteger, MVT::i32, 0, 
/*84220*/             OPC_EmitInteger, MVT::i32, 0, 
/*84223*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84235*/             OPC_EmitInteger, MVT::i32, 1, 
/*84238*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84241*/             OPC_EmitInteger, MVT::i32, 0, 
/*84244*/             OPC_EmitInteger, MVT::i32, 0, 
/*84247*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADD_INT), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*84273*/           /*Scope*/ 11, /*->84285*/
/*84274*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84276*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (add:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
                      // Dst: (S_ADD_I32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*84285*/           0, /*End of Scope*/
/*84286*/         /*SwitchType*/ 10, MVT::i16,// ->84298
/*84288*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*84290*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (V_ADD_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*84298*/         /*SwitchType*/ 70, MVT::v2i16,// ->84370
/*84300*/           OPC_Scope, 33, /*->84335*/ // 2 children in Scope
/*84302*/             OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*84305*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*84308*/             OPC_EmitInteger, MVT::i32, 0, 
/*84311*/             OPC_EmitInteger, MVT::i32, 0, 
/*84314*/             OPC_EmitInteger, MVT::i32, 0, 
/*84317*/             OPC_EmitInteger, MVT::i32, 0, 
/*84320*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_U16), 0,
                          MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                      // Src: (add:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                      // Dst: (V_PK_ADD_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*84335*/           /*Scope*/ 33, /*->84369*/
/*84336*/             OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*84339*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*84342*/             OPC_EmitInteger, MVT::i32, 0, 
/*84345*/             OPC_EmitInteger, MVT::i32, 0, 
/*84348*/             OPC_EmitInteger, MVT::i32, 0, 
/*84351*/             OPC_EmitInteger, MVT::i32, 0, 
/*84354*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_U16), 0,
                          MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                      // Src: (add:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                      // Dst: (V_PK_ADD_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*84369*/           0, /*End of Scope*/
/*84370*/         0, // EndSwitchType
/*84371*/       0, /*End of Scope*/
/*84372*/     0, /*End of Scope*/
/*84373*/   /*SwitchOpcode*/ 27, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->84403
/*84376*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*84377*/     OPC_RecordChild1, // #1 = $addr
/*84378*/     OPC_RecordChild2, // #2 = $chan
/*84379*/     OPC_MoveChild2,
/*84380*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*84383*/     OPC_CheckType, MVT::i32,
/*84385*/     OPC_MoveParent,
/*84386*/     OPC_CheckType, MVT::i32,
/*84388*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*84390*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*84393*/     OPC_EmitMergeInputChains1_0,
/*84394*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*84403*/   /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->84434
/*84406*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*84407*/     OPC_RecordChild1, // #1 = $val
/*84408*/     OPC_CheckChild1Type, MVT::i32,
/*84410*/     OPC_RecordChild2, // #2 = $addr
/*84411*/     OPC_RecordChild3, // #3 = $chan
/*84412*/     OPC_MoveChild3,
/*84413*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*84416*/     OPC_CheckType, MVT::i32,
/*84418*/     OPC_MoveParent,
/*84419*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*84421*/     OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*84424*/     OPC_EmitMergeInputChains1_0,
/*84425*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*84434*/   /*SwitchOpcode*/ 98, TARGET_VAL(AMDGPUISD::EXPORT),// ->84535
/*84437*/     OPC_RecordNode, // #0 = 'AMDGPUexport' chained node
/*84438*/     OPC_RecordChild1, // #1 = $tgt
/*84439*/     OPC_MoveChild1,
/*84440*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*84443*/     OPC_CheckType, MVT::i8,
/*84445*/     OPC_MoveParent,
/*84446*/     OPC_RecordChild2, // #2 = $en
/*84447*/     OPC_MoveChild2,
/*84448*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*84451*/     OPC_CheckType, MVT::i8,
/*84453*/     OPC_MoveParent,
/*84454*/     OPC_RecordChild3, // #3 = $src0
/*84455*/     OPC_Scope, 38, /*->84495*/ // 2 children in Scope
/*84457*/       OPC_CheckChild3Type, MVT::f32,
/*84459*/       OPC_RecordChild4, // #4 = $src1
/*84460*/       OPC_RecordChild5, // #5 = $src2
/*84461*/       OPC_RecordChild6, // #6 = $src3
/*84462*/       OPC_RecordChild7, // #7 = $compr
/*84463*/       OPC_MoveChild7,
/*84464*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*84467*/       OPC_CheckType, MVT::i1,
/*84469*/       OPC_MoveParent,
/*84470*/       OPC_MoveChild, 8,
/*84472*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*84475*/       OPC_RecordNode, // #8 = $vm
/*84476*/       OPC_CheckType, MVT::i1,
/*84478*/       OPC_MoveParent,
/*84479*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84481*/       OPC_EmitMergeInputChains1_0,
/*84482*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport (timm:i8):$tgt, (timm:i8):$en, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP (timm:i8):$tgt, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$vm, (timm:i1):$compr, (timm:i8):$en)
/*84495*/     /*Scope*/ 38, /*->84534*/
/*84496*/       OPC_CheckChild3Type, MVT::i32,
/*84498*/       OPC_RecordChild4, // #4 = $src1
/*84499*/       OPC_RecordChild5, // #5 = $src2
/*84500*/       OPC_RecordChild6, // #6 = $src3
/*84501*/       OPC_RecordChild7, // #7 = $compr
/*84502*/       OPC_MoveChild7,
/*84503*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*84506*/       OPC_CheckType, MVT::i1,
/*84508*/       OPC_MoveParent,
/*84509*/       OPC_MoveChild, 8,
/*84511*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*84514*/       OPC_RecordNode, // #8 = $vm
/*84515*/       OPC_CheckType, MVT::i1,
/*84517*/       OPC_MoveParent,
/*84518*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84520*/       OPC_EmitMergeInputChains1_0,
/*84521*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport (timm:i8):$tgt, (timm:i8):$en, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP i8:i8:$tgt, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, i1:i1:$vm, i1:i1:$compr, i8:i8:$en)
/*84534*/     0, /*End of Scope*/
/*84535*/   /*SwitchOpcode*/ 98, TARGET_VAL(AMDGPUISD::EXPORT_DONE),// ->84636
/*84538*/     OPC_RecordNode, // #0 = 'AMDGPUexport_done' chained node
/*84539*/     OPC_RecordChild1, // #1 = $tgt
/*84540*/     OPC_MoveChild1,
/*84541*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*84544*/     OPC_CheckType, MVT::i8,
/*84546*/     OPC_MoveParent,
/*84547*/     OPC_RecordChild2, // #2 = $en
/*84548*/     OPC_MoveChild2,
/*84549*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*84552*/     OPC_CheckType, MVT::i8,
/*84554*/     OPC_MoveParent,
/*84555*/     OPC_RecordChild3, // #3 = $src0
/*84556*/     OPC_Scope, 38, /*->84596*/ // 2 children in Scope
/*84558*/       OPC_CheckChild3Type, MVT::f32,
/*84560*/       OPC_RecordChild4, // #4 = $src1
/*84561*/       OPC_RecordChild5, // #5 = $src2
/*84562*/       OPC_RecordChild6, // #6 = $src3
/*84563*/       OPC_RecordChild7, // #7 = $compr
/*84564*/       OPC_MoveChild7,
/*84565*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*84568*/       OPC_CheckType, MVT::i1,
/*84570*/       OPC_MoveParent,
/*84571*/       OPC_MoveChild, 8,
/*84573*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*84576*/       OPC_RecordNode, // #8 = $vm
/*84577*/       OPC_CheckType, MVT::i1,
/*84579*/       OPC_MoveParent,
/*84580*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84582*/       OPC_EmitMergeInputChains1_0,
/*84583*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP_DONE), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport_done (timm:i8):$tgt, (timm:i8):$en, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP_DONE (timm:i8):$tgt, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$vm, (timm:i1):$compr, (timm:i8):$en)
/*84596*/     /*Scope*/ 38, /*->84635*/
/*84597*/       OPC_CheckChild3Type, MVT::i32,
/*84599*/       OPC_RecordChild4, // #4 = $src1
/*84600*/       OPC_RecordChild5, // #5 = $src2
/*84601*/       OPC_RecordChild6, // #6 = $src3
/*84602*/       OPC_RecordChild7, // #7 = $compr
/*84603*/       OPC_MoveChild7,
/*84604*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*84607*/       OPC_CheckType, MVT::i1,
/*84609*/       OPC_MoveParent,
/*84610*/       OPC_MoveChild, 8,
/*84612*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*84615*/       OPC_RecordNode, // #8 = $vm
/*84616*/       OPC_CheckType, MVT::i1,
/*84618*/       OPC_MoveParent,
/*84619*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84621*/       OPC_EmitMergeInputChains1_0,
/*84622*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP_DONE), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport_done (timm:i8):$tgt, (timm:i8):$en, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP_DONE i8:i8:$tgt, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, i1:i1:$vm, i1:i1:$compr, i8:i8:$en)
/*84635*/     0, /*End of Scope*/
/*84636*/   /*SwitchOpcode*/ 91|128,8/*1115*/, TARGET_VAL(ISD::SMAX),// ->85755
/*84640*/     OPC_Scope, 90|128,6/*858*/, /*->85501*/ // 4 children in Scope
/*84643*/       OPC_MoveChild0,
/*84644*/       OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*84647*/       OPC_Scope, 124|128,1/*252*/, /*->84902*/ // 5 children in Scope
/*84650*/         OPC_RecordChild0, // #0 = $src0
/*84651*/         OPC_RecordChild1, // #1 = $src1
/*84652*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*84654*/         OPC_MoveParent,
/*84655*/         OPC_MoveChild1,
/*84656*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*84659*/         OPC_Scope, 71, /*->84732*/ // 4 children in Scope
/*84661*/           OPC_MoveChild0,
/*84662*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*84665*/           OPC_Scope, 39, /*->84706*/ // 2 children in Scope
/*84667*/             OPC_CheckChild0Same, 0,
/*84669*/             OPC_CheckChild1Same, 1,
/*84671*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*84673*/             OPC_MoveParent,
/*84674*/             OPC_RecordChild1, // #2 = $src2
/*84675*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*84677*/             OPC_MoveParent,
/*84678*/             OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->84692
/*84681*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84683*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                            MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*84692*/             /*SwitchType*/ 11, MVT::i16,// ->84705
/*84694*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*84696*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*84705*/             0, // EndSwitchType
/*84706*/           /*Scope*/ 24, /*->84731*/
/*84707*/             OPC_CheckChild0Same, 1,
/*84709*/             OPC_CheckChild1Same, 0,
/*84711*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*84713*/             OPC_MoveParent,
/*84714*/             OPC_RecordChild1, // #2 = $src2
/*84715*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*84717*/             OPC_MoveParent,
/*84718*/             OPC_CheckType, MVT::i32,
/*84720*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84722*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*84731*/           0, /*End of Scope*/
/*84732*/         /*Scope*/ 55, /*->84788*/
/*84733*/           OPC_RecordChild0, // #2 = $src2
/*84734*/           OPC_MoveChild1,
/*84735*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*84738*/           OPC_Scope, 23, /*->84763*/ // 2 children in Scope
/*84740*/             OPC_CheckChild0Same, 0,
/*84742*/             OPC_CheckChild1Same, 1,
/*84744*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*84746*/             OPC_MoveParent,
/*84747*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*84749*/             OPC_MoveParent,
/*84750*/             OPC_CheckType, MVT::i32,
/*84752*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84754*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*84763*/           /*Scope*/ 23, /*->84787*/
/*84764*/             OPC_CheckChild0Same, 1,
/*84766*/             OPC_CheckChild1Same, 0,
/*84768*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*84770*/             OPC_MoveParent,
/*84771*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*84773*/             OPC_MoveParent,
/*84774*/             OPC_CheckType, MVT::i32,
/*84776*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84778*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*84787*/           0, /*End of Scope*/
/*84788*/         /*Scope*/ 56, /*->84845*/
/*84789*/           OPC_MoveChild0,
/*84790*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*84793*/           OPC_Scope, 24, /*->84819*/ // 2 children in Scope
/*84795*/             OPC_CheckChild0Same, 1,
/*84797*/             OPC_CheckChild1Same, 0,
/*84799*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*84801*/             OPC_MoveParent,
/*84802*/             OPC_RecordChild1, // #2 = $src2
/*84803*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*84805*/             OPC_MoveParent,
/*84806*/             OPC_CheckType, MVT::i32,
/*84808*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84810*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*84819*/           /*Scope*/ 24, /*->84844*/
/*84820*/             OPC_CheckChild0Same, 0,
/*84822*/             OPC_CheckChild1Same, 1,
/*84824*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*84826*/             OPC_MoveParent,
/*84827*/             OPC_RecordChild1, // #2 = $src2
/*84828*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*84830*/             OPC_MoveParent,
/*84831*/             OPC_CheckType, MVT::i32,
/*84833*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84835*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*84844*/           0, /*End of Scope*/
/*84845*/         /*Scope*/ 55, /*->84901*/
/*84846*/           OPC_RecordChild0, // #2 = $src2
/*84847*/           OPC_MoveChild1,
/*84848*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*84851*/           OPC_Scope, 23, /*->84876*/ // 2 children in Scope
/*84853*/             OPC_CheckChild0Same, 1,
/*84855*/             OPC_CheckChild1Same, 0,
/*84857*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*84859*/             OPC_MoveParent,
/*84860*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*84862*/             OPC_MoveParent,
/*84863*/             OPC_CheckType, MVT::i32,
/*84865*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84867*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*84876*/           /*Scope*/ 23, /*->84900*/
/*84877*/             OPC_CheckChild0Same, 0,
/*84879*/             OPC_CheckChild1Same, 1,
/*84881*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*84883*/             OPC_MoveParent,
/*84884*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*84886*/             OPC_MoveParent,
/*84887*/             OPC_CheckType, MVT::i32,
/*84889*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84891*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*84900*/           0, /*End of Scope*/
/*84901*/         0, /*End of Scope*/
/*84902*/       /*Scope*/ 95, /*->84998*/
/*84903*/         OPC_MoveChild0,
/*84904*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*84907*/         OPC_RecordChild0, // #0 = $src0
/*84908*/         OPC_RecordChild1, // #1 = $src1
/*84909*/         OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*84911*/         OPC_MoveParent,
/*84912*/         OPC_RecordChild1, // #2 = $src2
/*84913*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*84915*/         OPC_MoveParent,
/*84916*/         OPC_MoveChild1,
/*84917*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*84920*/         OPC_Scope, 20, /*->84942*/ // 3 children in Scope
/*84922*/           OPC_CheckChild0Same, 0,
/*84924*/           OPC_CheckChild1Same, 1,
/*84926*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*84928*/           OPC_MoveParent,
/*84929*/           OPC_CheckType, MVT::i32,
/*84931*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84933*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*84942*/         /*Scope*/ 33, /*->84976*/
/*84943*/           OPC_CheckChild0Same, 1,
/*84945*/           OPC_CheckChild1Same, 0,
/*84947*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*84949*/           OPC_MoveParent,
/*84950*/           OPC_CheckType, MVT::i32,
/*84952*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84954*/           OPC_Scope, 9, /*->84965*/ // 2 children in Scope
/*84956*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*84965*/           /*Scope*/ 9, /*->84975*/
/*84966*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*84975*/           0, /*End of Scope*/
/*84976*/         /*Scope*/ 20, /*->84997*/
/*84977*/           OPC_CheckChild0Same, 0,
/*84979*/           OPC_CheckChild1Same, 1,
/*84981*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*84983*/           OPC_MoveParent,
/*84984*/           OPC_CheckType, MVT::i32,
/*84986*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*84988*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*84997*/         0, /*End of Scope*/
/*84998*/       /*Scope*/ 52|128,2/*308*/, /*->85308*/
/*85000*/         OPC_RecordChild0, // #0 = $src2
/*85001*/         OPC_Scope, 94, /*->85097*/ // 2 children in Scope
/*85003*/           OPC_MoveChild1,
/*85004*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*85007*/           OPC_RecordChild0, // #1 = $src0
/*85008*/           OPC_RecordChild1, // #2 = $src1
/*85009*/           OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*85011*/           OPC_MoveParent,
/*85012*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85014*/           OPC_MoveParent,
/*85015*/           OPC_MoveChild1,
/*85016*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*85019*/           OPC_Scope, 20, /*->85041*/ // 3 children in Scope
/*85021*/             OPC_CheckChild0Same, 1,
/*85023*/             OPC_CheckChild1Same, 2,
/*85025*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85027*/             OPC_MoveParent,
/*85028*/             OPC_CheckType, MVT::i32,
/*85030*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85032*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*85041*/           /*Scope*/ 33, /*->85075*/
/*85042*/             OPC_CheckChild0Same, 2,
/*85044*/             OPC_CheckChild1Same, 1,
/*85046*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85048*/             OPC_MoveParent,
/*85049*/             OPC_CheckType, MVT::i32,
/*85051*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85053*/             OPC_Scope, 9, /*->85064*/ // 2 children in Scope
/*85055*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                        // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*85064*/             /*Scope*/ 9, /*->85074*/
/*85065*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                            MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*85074*/             0, /*End of Scope*/
/*85075*/           /*Scope*/ 20, /*->85096*/
/*85076*/             OPC_CheckChild0Same, 1,
/*85078*/             OPC_CheckChild1Same, 2,
/*85080*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85082*/             OPC_MoveParent,
/*85083*/             OPC_CheckType, MVT::i32,
/*85085*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85087*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*85096*/           0, /*End of Scope*/
/*85097*/         /*Scope*/ 80|128,1/*208*/, /*->85307*/
/*85099*/           OPC_RecordChild1, // #1 = $src1
/*85100*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85102*/           OPC_MoveParent,
/*85103*/           OPC_MoveChild1,
/*85104*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*85107*/           OPC_Scope, 28, /*->85137*/ // 4 children in Scope
/*85109*/             OPC_MoveChild0,
/*85110*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*85113*/             OPC_CheckChild0Same, 1,
/*85115*/             OPC_CheckChild1Same, 0,
/*85117*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*85119*/             OPC_MoveParent,
/*85120*/             OPC_RecordChild1, // #2 = $src2
/*85121*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85123*/             OPC_MoveParent,
/*85124*/             OPC_CheckType, MVT::i16,
/*85126*/             OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*85128*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*85137*/           /*Scope*/ 55, /*->85193*/
/*85138*/             OPC_RecordChild0, // #2 = $src2
/*85139*/             OPC_MoveChild1,
/*85140*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*85143*/             OPC_Scope, 23, /*->85168*/ // 2 children in Scope
/*85145*/               OPC_CheckChild0Same, 0,
/*85147*/               OPC_CheckChild1Same, 1,
/*85149*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*85151*/               OPC_MoveParent,
/*85152*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85154*/               OPC_MoveParent,
/*85155*/               OPC_CheckType, MVT::i16,
/*85157*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*85159*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*85168*/             /*Scope*/ 23, /*->85192*/
/*85169*/               OPC_CheckChild0Same, 1,
/*85171*/               OPC_CheckChild1Same, 0,
/*85173*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*85175*/               OPC_MoveParent,
/*85176*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85178*/               OPC_MoveParent,
/*85179*/               OPC_CheckType, MVT::i16,
/*85181*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*85183*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*85192*/             0, /*End of Scope*/
/*85193*/           /*Scope*/ 56, /*->85250*/
/*85194*/             OPC_MoveChild0,
/*85195*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*85198*/             OPC_Scope, 24, /*->85224*/ // 2 children in Scope
/*85200*/               OPC_CheckChild0Same, 1,
/*85202*/               OPC_CheckChild1Same, 0,
/*85204*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*85206*/               OPC_MoveParent,
/*85207*/               OPC_RecordChild1, // #2 = $src2
/*85208*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85210*/               OPC_MoveParent,
/*85211*/               OPC_CheckType, MVT::i16,
/*85213*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*85215*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*85224*/             /*Scope*/ 24, /*->85249*/
/*85225*/               OPC_CheckChild0Same, 0,
/*85227*/               OPC_CheckChild1Same, 1,
/*85229*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*85231*/               OPC_MoveParent,
/*85232*/               OPC_RecordChild1, // #2 = $src2
/*85233*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85235*/               OPC_MoveParent,
/*85236*/               OPC_CheckType, MVT::i16,
/*85238*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*85240*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*85249*/             0, /*End of Scope*/
/*85250*/           /*Scope*/ 55, /*->85306*/
/*85251*/             OPC_RecordChild0, // #2 = $src2
/*85252*/             OPC_MoveChild1,
/*85253*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*85256*/             OPC_Scope, 23, /*->85281*/ // 2 children in Scope
/*85258*/               OPC_CheckChild0Same, 1,
/*85260*/               OPC_CheckChild1Same, 0,
/*85262*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*85264*/               OPC_MoveParent,
/*85265*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85267*/               OPC_MoveParent,
/*85268*/               OPC_CheckType, MVT::i16,
/*85270*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*85272*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*85281*/             /*Scope*/ 23, /*->85305*/
/*85282*/               OPC_CheckChild0Same, 0,
/*85284*/               OPC_CheckChild1Same, 1,
/*85286*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*85288*/               OPC_MoveParent,
/*85289*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85291*/               OPC_MoveParent,
/*85292*/               OPC_CheckType, MVT::i16,
/*85294*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*85296*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*85305*/             0, /*End of Scope*/
/*85306*/           0, /*End of Scope*/
/*85307*/         0, /*End of Scope*/
/*85308*/       /*Scope*/ 95, /*->85404*/
/*85309*/         OPC_MoveChild0,
/*85310*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*85313*/         OPC_RecordChild0, // #0 = $src0
/*85314*/         OPC_RecordChild1, // #1 = $src1
/*85315*/         OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*85317*/         OPC_MoveParent,
/*85318*/         OPC_RecordChild1, // #2 = $src2
/*85319*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85321*/         OPC_MoveParent,
/*85322*/         OPC_MoveChild1,
/*85323*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*85326*/         OPC_Scope, 20, /*->85348*/ // 3 children in Scope
/*85328*/           OPC_CheckChild0Same, 0,
/*85330*/           OPC_CheckChild1Same, 1,
/*85332*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85334*/           OPC_MoveParent,
/*85335*/           OPC_CheckType, MVT::i16,
/*85337*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*85339*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*85348*/         /*Scope*/ 33, /*->85382*/
/*85349*/           OPC_CheckChild0Same, 1,
/*85351*/           OPC_CheckChild1Same, 0,
/*85353*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85355*/           OPC_MoveParent,
/*85356*/           OPC_CheckType, MVT::i16,
/*85358*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*85360*/           OPC_Scope, 9, /*->85371*/ // 2 children in Scope
/*85362*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*85371*/           /*Scope*/ 9, /*->85381*/
/*85372*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*85381*/           0, /*End of Scope*/
/*85382*/         /*Scope*/ 20, /*->85403*/
/*85383*/           OPC_CheckChild0Same, 0,
/*85385*/           OPC_CheckChild1Same, 1,
/*85387*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85389*/           OPC_MoveParent,
/*85390*/           OPC_CheckType, MVT::i16,
/*85392*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*85394*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*85403*/         0, /*End of Scope*/
/*85404*/       /*Scope*/ 95, /*->85500*/
/*85405*/         OPC_RecordChild0, // #0 = $src2
/*85406*/         OPC_MoveChild1,
/*85407*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*85410*/         OPC_RecordChild0, // #1 = $src0
/*85411*/         OPC_RecordChild1, // #2 = $src1
/*85412*/         OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*85414*/         OPC_MoveParent,
/*85415*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85417*/         OPC_MoveParent,
/*85418*/         OPC_MoveChild1,
/*85419*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*85422*/         OPC_Scope, 20, /*->85444*/ // 3 children in Scope
/*85424*/           OPC_CheckChild0Same, 1,
/*85426*/           OPC_CheckChild1Same, 2,
/*85428*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85430*/           OPC_MoveParent,
/*85431*/           OPC_CheckType, MVT::i16,
/*85433*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*85435*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*85444*/         /*Scope*/ 33, /*->85478*/
/*85445*/           OPC_CheckChild0Same, 2,
/*85447*/           OPC_CheckChild1Same, 1,
/*85449*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85451*/           OPC_MoveParent,
/*85452*/           OPC_CheckType, MVT::i16,
/*85454*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*85456*/           OPC_Scope, 9, /*->85467*/ // 2 children in Scope
/*85458*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*85467*/           /*Scope*/ 9, /*->85477*/
/*85468*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*85477*/           0, /*End of Scope*/
/*85478*/         /*Scope*/ 20, /*->85499*/
/*85479*/           OPC_CheckChild0Same, 1,
/*85481*/           OPC_CheckChild1Same, 2,
/*85483*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*85485*/           OPC_MoveParent,
/*85486*/           OPC_CheckType, MVT::i16,
/*85488*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*85490*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*85499*/         0, /*End of Scope*/
/*85500*/       0, /*End of Scope*/
/*85501*/     /*Scope*/ 22, /*->85524*/
/*85502*/       OPC_RecordChild0, // #0 = $x
/*85503*/       OPC_MoveChild1,
/*85504*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*85507*/       OPC_CheckChild0Integer, 0, 
/*85509*/       OPC_CheckChild1Same, 0,
/*85511*/       OPC_MoveParent,
/*85512*/       OPC_CheckType, MVT::i32,
/*85514*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85516*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (smax:i32 i32:i32:$x, (sub:i32 0:i32, i32:i32:$x)) - Complexity = 11
                // Dst: (S_ABS_I32:i32:i1 ?:i32:$x)
/*85524*/     /*Scope*/ 22, /*->85547*/
/*85525*/       OPC_MoveChild0,
/*85526*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*85529*/       OPC_CheckChild0Integer, 0, 
/*85531*/       OPC_RecordChild1, // #0 = $x
/*85532*/       OPC_MoveParent,
/*85533*/       OPC_CheckChild1Same, 0,
/*85535*/       OPC_CheckType, MVT::i32,
/*85537*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85539*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (smax:i32 (sub:i32 0:i32, i32:i32:$x), i32:i32:$x) - Complexity = 11
                // Dst: (S_ABS_I32:i32:i1 ?:i32:$x)
/*85547*/     /*Scope*/ 77|128,1/*205*/, /*->85754*/
/*85549*/       OPC_RecordChild0, // #0 = $src0
/*85550*/       OPC_RecordChild1, // #1 = $src1
/*85551*/       OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->85669
/*85554*/         OPC_Scope, 100, /*->85656*/ // 2 children in Scope
/*85556*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*85558*/           OPC_EmitInteger, MVT::i32, 0, 
/*85561*/           OPC_EmitInteger, MVT::i32, 0, 
/*85564*/           OPC_EmitInteger, MVT::i32, 1, 
/*85567*/           OPC_EmitInteger, MVT::i32, 0, 
/*85570*/           OPC_EmitInteger, MVT::i32, 0, 
/*85573*/           OPC_EmitInteger, MVT::i32, 0, 
/*85576*/           OPC_EmitInteger, MVT::i32, 0, 
/*85579*/           OPC_EmitInteger, MVT::i32, 0, 
/*85582*/           OPC_EmitInteger, MVT::i32, 0, 
/*85585*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85597*/           OPC_EmitInteger, MVT::i32, 0, 
/*85600*/           OPC_EmitInteger, MVT::i32, 0, 
/*85603*/           OPC_EmitInteger, MVT::i32, 0, 
/*85606*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85618*/           OPC_EmitInteger, MVT::i32, 1, 
/*85621*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85624*/           OPC_EmitInteger, MVT::i32, 0, 
/*85627*/           OPC_EmitInteger, MVT::i32, 0, 
/*85630*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (smax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*85656*/         /*Scope*/ 11, /*->85668*/
/*85657*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85659*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (smax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_MAX_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*85668*/         0, /*End of Scope*/
/*85669*/       /*SwitchType*/ 10, MVT::i16,// ->85681
/*85671*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*85673*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (smax:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_MAX_I16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*85681*/       /*SwitchType*/ 70, MVT::v2i16,// ->85753
/*85683*/         OPC_Scope, 33, /*->85718*/ // 2 children in Scope
/*85685*/           OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*85688*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*85691*/           OPC_EmitInteger, MVT::i32, 0, 
/*85694*/           OPC_EmitInteger, MVT::i32, 0, 
/*85697*/           OPC_EmitInteger, MVT::i32, 0, 
/*85700*/           OPC_EmitInteger, MVT::i32, 0, 
/*85703*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_I16), 0,
                        MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (smax:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_MAX_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*85718*/         /*Scope*/ 33, /*->85752*/
/*85719*/           OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*85722*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*85725*/           OPC_EmitInteger, MVT::i32, 0, 
/*85728*/           OPC_EmitInteger, MVT::i32, 0, 
/*85731*/           OPC_EmitInteger, MVT::i32, 0, 
/*85734*/           OPC_EmitInteger, MVT::i32, 0, 
/*85737*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_I16), 0,
                        MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (smax:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_MAX_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*85752*/         0, /*End of Scope*/
/*85753*/       0, // EndSwitchType
/*85754*/     0, /*End of Scope*/
/*85755*/   /*SwitchOpcode*/ 45|128,8/*1069*/, TARGET_VAL(ISD::UMAX),// ->86828
/*85759*/     OPC_Scope, 90|128,6/*858*/, /*->86620*/ // 2 children in Scope
/*85762*/       OPC_MoveChild0,
/*85763*/       OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*85766*/       OPC_Scope, 124|128,1/*252*/, /*->86021*/ // 5 children in Scope
/*85769*/         OPC_RecordChild0, // #0 = $src0
/*85770*/         OPC_RecordChild1, // #1 = $src1
/*85771*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*85773*/         OPC_MoveParent,
/*85774*/         OPC_MoveChild1,
/*85775*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*85778*/         OPC_Scope, 71, /*->85851*/ // 4 children in Scope
/*85780*/           OPC_MoveChild0,
/*85781*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*85784*/           OPC_Scope, 39, /*->85825*/ // 2 children in Scope
/*85786*/             OPC_CheckChild0Same, 0,
/*85788*/             OPC_CheckChild1Same, 1,
/*85790*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*85792*/             OPC_MoveParent,
/*85793*/             OPC_RecordChild1, // #2 = $src2
/*85794*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*85796*/             OPC_MoveParent,
/*85797*/             OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->85811
/*85800*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85802*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                            MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*85811*/             /*SwitchType*/ 11, MVT::i16,// ->85824
/*85813*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*85815*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*85824*/             0, // EndSwitchType
/*85825*/           /*Scope*/ 24, /*->85850*/
/*85826*/             OPC_CheckChild0Same, 1,
/*85828*/             OPC_CheckChild1Same, 0,
/*85830*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*85832*/             OPC_MoveParent,
/*85833*/             OPC_RecordChild1, // #2 = $src2
/*85834*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*85836*/             OPC_MoveParent,
/*85837*/             OPC_CheckType, MVT::i32,
/*85839*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85841*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*85850*/           0, /*End of Scope*/
/*85851*/         /*Scope*/ 55, /*->85907*/
/*85852*/           OPC_RecordChild0, // #2 = $src2
/*85853*/           OPC_MoveChild1,
/*85854*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*85857*/           OPC_Scope, 23, /*->85882*/ // 2 children in Scope
/*85859*/             OPC_CheckChild0Same, 0,
/*85861*/             OPC_CheckChild1Same, 1,
/*85863*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*85865*/             OPC_MoveParent,
/*85866*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*85868*/             OPC_MoveParent,
/*85869*/             OPC_CheckType, MVT::i32,
/*85871*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85873*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*85882*/           /*Scope*/ 23, /*->85906*/
/*85883*/             OPC_CheckChild0Same, 1,
/*85885*/             OPC_CheckChild1Same, 0,
/*85887*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*85889*/             OPC_MoveParent,
/*85890*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*85892*/             OPC_MoveParent,
/*85893*/             OPC_CheckType, MVT::i32,
/*85895*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85897*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*85906*/           0, /*End of Scope*/
/*85907*/         /*Scope*/ 56, /*->85964*/
/*85908*/           OPC_MoveChild0,
/*85909*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*85912*/           OPC_Scope, 24, /*->85938*/ // 2 children in Scope
/*85914*/             OPC_CheckChild0Same, 1,
/*85916*/             OPC_CheckChild1Same, 0,
/*85918*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*85920*/             OPC_MoveParent,
/*85921*/             OPC_RecordChild1, // #2 = $src2
/*85922*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*85924*/             OPC_MoveParent,
/*85925*/             OPC_CheckType, MVT::i32,
/*85927*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85929*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*85938*/           /*Scope*/ 24, /*->85963*/
/*85939*/             OPC_CheckChild0Same, 0,
/*85941*/             OPC_CheckChild1Same, 1,
/*85943*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*85945*/             OPC_MoveParent,
/*85946*/             OPC_RecordChild1, // #2 = $src2
/*85947*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*85949*/             OPC_MoveParent,
/*85950*/             OPC_CheckType, MVT::i32,
/*85952*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85954*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*85963*/           0, /*End of Scope*/
/*85964*/         /*Scope*/ 55, /*->86020*/
/*85965*/           OPC_RecordChild0, // #2 = $src2
/*85966*/           OPC_MoveChild1,
/*85967*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*85970*/           OPC_Scope, 23, /*->85995*/ // 2 children in Scope
/*85972*/             OPC_CheckChild0Same, 1,
/*85974*/             OPC_CheckChild1Same, 0,
/*85976*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*85978*/             OPC_MoveParent,
/*85979*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*85981*/             OPC_MoveParent,
/*85982*/             OPC_CheckType, MVT::i32,
/*85984*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85986*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*85995*/           /*Scope*/ 23, /*->86019*/
/*85996*/             OPC_CheckChild0Same, 0,
/*85998*/             OPC_CheckChild1Same, 1,
/*86000*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*86002*/             OPC_MoveParent,
/*86003*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86005*/             OPC_MoveParent,
/*86006*/             OPC_CheckType, MVT::i32,
/*86008*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86010*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86019*/           0, /*End of Scope*/
/*86020*/         0, /*End of Scope*/
/*86021*/       /*Scope*/ 95, /*->86117*/
/*86022*/         OPC_MoveChild0,
/*86023*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*86026*/         OPC_RecordChild0, // #0 = $src0
/*86027*/         OPC_RecordChild1, // #1 = $src1
/*86028*/         OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*86030*/         OPC_MoveParent,
/*86031*/         OPC_RecordChild1, // #2 = $src2
/*86032*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86034*/         OPC_MoveParent,
/*86035*/         OPC_MoveChild1,
/*86036*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*86039*/         OPC_Scope, 20, /*->86061*/ // 3 children in Scope
/*86041*/           OPC_CheckChild0Same, 0,
/*86043*/           OPC_CheckChild1Same, 1,
/*86045*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86047*/           OPC_MoveParent,
/*86048*/           OPC_CheckType, MVT::i32,
/*86050*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86052*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86061*/         /*Scope*/ 33, /*->86095*/
/*86062*/           OPC_CheckChild0Same, 1,
/*86064*/           OPC_CheckChild1Same, 0,
/*86066*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86068*/           OPC_MoveParent,
/*86069*/           OPC_CheckType, MVT::i32,
/*86071*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86073*/           OPC_Scope, 9, /*->86084*/ // 2 children in Scope
/*86075*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86084*/           /*Scope*/ 9, /*->86094*/
/*86085*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86094*/           0, /*End of Scope*/
/*86095*/         /*Scope*/ 20, /*->86116*/
/*86096*/           OPC_CheckChild0Same, 0,
/*86098*/           OPC_CheckChild1Same, 1,
/*86100*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86102*/           OPC_MoveParent,
/*86103*/           OPC_CheckType, MVT::i32,
/*86105*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86107*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86116*/         0, /*End of Scope*/
/*86117*/       /*Scope*/ 52|128,2/*308*/, /*->86427*/
/*86119*/         OPC_RecordChild0, // #0 = $src2
/*86120*/         OPC_Scope, 94, /*->86216*/ // 2 children in Scope
/*86122*/           OPC_MoveChild1,
/*86123*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*86126*/           OPC_RecordChild0, // #1 = $src0
/*86127*/           OPC_RecordChild1, // #2 = $src1
/*86128*/           OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*86130*/           OPC_MoveParent,
/*86131*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86133*/           OPC_MoveParent,
/*86134*/           OPC_MoveChild1,
/*86135*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*86138*/           OPC_Scope, 20, /*->86160*/ // 3 children in Scope
/*86140*/             OPC_CheckChild0Same, 1,
/*86142*/             OPC_CheckChild1Same, 2,
/*86144*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86146*/             OPC_MoveParent,
/*86147*/             OPC_CheckType, MVT::i32,
/*86149*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86151*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86160*/           /*Scope*/ 33, /*->86194*/
/*86161*/             OPC_CheckChild0Same, 2,
/*86163*/             OPC_CheckChild1Same, 1,
/*86165*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86167*/             OPC_MoveParent,
/*86168*/             OPC_CheckType, MVT::i32,
/*86170*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86172*/             OPC_Scope, 9, /*->86183*/ // 2 children in Scope
/*86174*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                        // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86183*/             /*Scope*/ 9, /*->86193*/
/*86184*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                            MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86193*/             0, /*End of Scope*/
/*86194*/           /*Scope*/ 20, /*->86215*/
/*86195*/             OPC_CheckChild0Same, 1,
/*86197*/             OPC_CheckChild1Same, 2,
/*86199*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86201*/             OPC_MoveParent,
/*86202*/             OPC_CheckType, MVT::i32,
/*86204*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86206*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*86215*/           0, /*End of Scope*/
/*86216*/         /*Scope*/ 80|128,1/*208*/, /*->86426*/
/*86218*/           OPC_RecordChild1, // #1 = $src1
/*86219*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86221*/           OPC_MoveParent,
/*86222*/           OPC_MoveChild1,
/*86223*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*86226*/           OPC_Scope, 28, /*->86256*/ // 4 children in Scope
/*86228*/             OPC_MoveChild0,
/*86229*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*86232*/             OPC_CheckChild0Same, 1,
/*86234*/             OPC_CheckChild1Same, 0,
/*86236*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*86238*/             OPC_MoveParent,
/*86239*/             OPC_RecordChild1, // #2 = $src2
/*86240*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86242*/             OPC_MoveParent,
/*86243*/             OPC_CheckType, MVT::i16,
/*86245*/             OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86247*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*86256*/           /*Scope*/ 55, /*->86312*/
/*86257*/             OPC_RecordChild0, // #2 = $src2
/*86258*/             OPC_MoveChild1,
/*86259*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*86262*/             OPC_Scope, 23, /*->86287*/ // 2 children in Scope
/*86264*/               OPC_CheckChild0Same, 0,
/*86266*/               OPC_CheckChild1Same, 1,
/*86268*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*86270*/               OPC_MoveParent,
/*86271*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86273*/               OPC_MoveParent,
/*86274*/               OPC_CheckType, MVT::i16,
/*86276*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86278*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*86287*/             /*Scope*/ 23, /*->86311*/
/*86288*/               OPC_CheckChild0Same, 1,
/*86290*/               OPC_CheckChild1Same, 0,
/*86292*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*86294*/               OPC_MoveParent,
/*86295*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86297*/               OPC_MoveParent,
/*86298*/               OPC_CheckType, MVT::i16,
/*86300*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86302*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*86311*/             0, /*End of Scope*/
/*86312*/           /*Scope*/ 56, /*->86369*/
/*86313*/             OPC_MoveChild0,
/*86314*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*86317*/             OPC_Scope, 24, /*->86343*/ // 2 children in Scope
/*86319*/               OPC_CheckChild0Same, 1,
/*86321*/               OPC_CheckChild1Same, 0,
/*86323*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*86325*/               OPC_MoveParent,
/*86326*/               OPC_RecordChild1, // #2 = $src2
/*86327*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86329*/               OPC_MoveParent,
/*86330*/               OPC_CheckType, MVT::i16,
/*86332*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86334*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*86343*/             /*Scope*/ 24, /*->86368*/
/*86344*/               OPC_CheckChild0Same, 0,
/*86346*/               OPC_CheckChild1Same, 1,
/*86348*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*86350*/               OPC_MoveParent,
/*86351*/               OPC_RecordChild1, // #2 = $src2
/*86352*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86354*/               OPC_MoveParent,
/*86355*/               OPC_CheckType, MVT::i16,
/*86357*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86359*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*86368*/             0, /*End of Scope*/
/*86369*/           /*Scope*/ 55, /*->86425*/
/*86370*/             OPC_RecordChild0, // #2 = $src2
/*86371*/             OPC_MoveChild1,
/*86372*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*86375*/             OPC_Scope, 23, /*->86400*/ // 2 children in Scope
/*86377*/               OPC_CheckChild0Same, 1,
/*86379*/               OPC_CheckChild1Same, 0,
/*86381*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*86383*/               OPC_MoveParent,
/*86384*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86386*/               OPC_MoveParent,
/*86387*/               OPC_CheckType, MVT::i16,
/*86389*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86391*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*86400*/             /*Scope*/ 23, /*->86424*/
/*86401*/               OPC_CheckChild0Same, 0,
/*86403*/               OPC_CheckChild1Same, 1,
/*86405*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*86407*/               OPC_MoveParent,
/*86408*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86410*/               OPC_MoveParent,
/*86411*/               OPC_CheckType, MVT::i16,
/*86413*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86415*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*86424*/             0, /*End of Scope*/
/*86425*/           0, /*End of Scope*/
/*86426*/         0, /*End of Scope*/
/*86427*/       /*Scope*/ 95, /*->86523*/
/*86428*/         OPC_MoveChild0,
/*86429*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*86432*/         OPC_RecordChild0, // #0 = $src0
/*86433*/         OPC_RecordChild1, // #1 = $src1
/*86434*/         OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*86436*/         OPC_MoveParent,
/*86437*/         OPC_RecordChild1, // #2 = $src2
/*86438*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86440*/         OPC_MoveParent,
/*86441*/         OPC_MoveChild1,
/*86442*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*86445*/         OPC_Scope, 20, /*->86467*/ // 3 children in Scope
/*86447*/           OPC_CheckChild0Same, 0,
/*86449*/           OPC_CheckChild1Same, 1,
/*86451*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86453*/           OPC_MoveParent,
/*86454*/           OPC_CheckType, MVT::i16,
/*86456*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86458*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*86467*/         /*Scope*/ 33, /*->86501*/
/*86468*/           OPC_CheckChild0Same, 1,
/*86470*/           OPC_CheckChild1Same, 0,
/*86472*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86474*/           OPC_MoveParent,
/*86475*/           OPC_CheckType, MVT::i16,
/*86477*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86479*/           OPC_Scope, 9, /*->86490*/ // 2 children in Scope
/*86481*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*86490*/           /*Scope*/ 9, /*->86500*/
/*86491*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*86500*/           0, /*End of Scope*/
/*86501*/         /*Scope*/ 20, /*->86522*/
/*86502*/           OPC_CheckChild0Same, 0,
/*86504*/           OPC_CheckChild1Same, 1,
/*86506*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86508*/           OPC_MoveParent,
/*86509*/           OPC_CheckType, MVT::i16,
/*86511*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86513*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*86522*/         0, /*End of Scope*/
/*86523*/       /*Scope*/ 95, /*->86619*/
/*86524*/         OPC_RecordChild0, // #0 = $src2
/*86525*/         OPC_MoveChild1,
/*86526*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*86529*/         OPC_RecordChild0, // #1 = $src0
/*86530*/         OPC_RecordChild1, // #2 = $src1
/*86531*/         OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*86533*/         OPC_MoveParent,
/*86534*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86536*/         OPC_MoveParent,
/*86537*/         OPC_MoveChild1,
/*86538*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*86541*/         OPC_Scope, 20, /*->86563*/ // 3 children in Scope
/*86543*/           OPC_CheckChild0Same, 1,
/*86545*/           OPC_CheckChild1Same, 2,
/*86547*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86549*/           OPC_MoveParent,
/*86550*/           OPC_CheckType, MVT::i16,
/*86552*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86554*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*86563*/         /*Scope*/ 33, /*->86597*/
/*86564*/           OPC_CheckChild0Same, 2,
/*86566*/           OPC_CheckChild1Same, 1,
/*86568*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86570*/           OPC_MoveParent,
/*86571*/           OPC_CheckType, MVT::i16,
/*86573*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86575*/           OPC_Scope, 9, /*->86586*/ // 2 children in Scope
/*86577*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*86586*/           /*Scope*/ 9, /*->86596*/
/*86587*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*86596*/           0, /*End of Scope*/
/*86597*/         /*Scope*/ 20, /*->86618*/
/*86598*/           OPC_CheckChild0Same, 1,
/*86600*/           OPC_CheckChild1Same, 2,
/*86602*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*86604*/           OPC_MoveParent,
/*86605*/           OPC_CheckType, MVT::i16,
/*86607*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*86609*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*86618*/         0, /*End of Scope*/
/*86619*/       0, /*End of Scope*/
/*86620*/     /*Scope*/ 77|128,1/*205*/, /*->86827*/
/*86622*/       OPC_RecordChild0, // #0 = $src0
/*86623*/       OPC_RecordChild1, // #1 = $src1
/*86624*/       OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->86742
/*86627*/         OPC_Scope, 100, /*->86729*/ // 2 children in Scope
/*86629*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*86631*/           OPC_EmitInteger, MVT::i32, 0, 
/*86634*/           OPC_EmitInteger, MVT::i32, 0, 
/*86637*/           OPC_EmitInteger, MVT::i32, 1, 
/*86640*/           OPC_EmitInteger, MVT::i32, 0, 
/*86643*/           OPC_EmitInteger, MVT::i32, 0, 
/*86646*/           OPC_EmitInteger, MVT::i32, 0, 
/*86649*/           OPC_EmitInteger, MVT::i32, 0, 
/*86652*/           OPC_EmitInteger, MVT::i32, 0, 
/*86655*/           OPC_EmitInteger, MVT::i32, 0, 
/*86658*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86670*/           OPC_EmitInteger, MVT::i32, 0, 
/*86673*/           OPC_EmitInteger, MVT::i32, 0, 
/*86676*/           OPC_EmitInteger, MVT::i32, 0, 
/*86679*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86691*/           OPC_EmitInteger, MVT::i32, 1, 
/*86694*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*86697*/           OPC_EmitInteger, MVT::i32, 0, 
/*86700*/           OPC_EmitInteger, MVT::i32, 0, 
/*86703*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (umax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*86729*/         /*Scope*/ 11, /*->86741*/
/*86730*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86732*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (umax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_MAX_U32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*86741*/         0, /*End of Scope*/
/*86742*/       /*SwitchType*/ 10, MVT::i16,// ->86754
/*86744*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*86746*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (umax:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_MAX_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*86754*/       /*SwitchType*/ 70, MVT::v2i16,// ->86826
/*86756*/         OPC_Scope, 33, /*->86791*/ // 2 children in Scope
/*86758*/           OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*86761*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*86764*/           OPC_EmitInteger, MVT::i32, 0, 
/*86767*/           OPC_EmitInteger, MVT::i32, 0, 
/*86770*/           OPC_EmitInteger, MVT::i32, 0, 
/*86773*/           OPC_EmitInteger, MVT::i32, 0, 
/*86776*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_U16), 0,
                        MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (umax:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_MAX_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*86791*/         /*Scope*/ 33, /*->86825*/
/*86792*/           OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*86795*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*86798*/           OPC_EmitInteger, MVT::i32, 0, 
/*86801*/           OPC_EmitInteger, MVT::i32, 0, 
/*86804*/           OPC_EmitInteger, MVT::i32, 0, 
/*86807*/           OPC_EmitInteger, MVT::i32, 0, 
/*86810*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_U16), 0,
                        MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (umax:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_MAX_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*86825*/         0, /*End of Scope*/
/*86826*/       0, // EndSwitchType
/*86827*/     0, /*End of Scope*/
/*86828*/   /*SwitchOpcode*/ 124|128,1/*252*/, TARGET_VAL(ISD::TRUNCATE),// ->87084
/*86832*/     OPC_Scope, 98, /*->86932*/ // 2 children in Scope
/*86834*/       OPC_MoveChild0,
/*86835*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*86838*/       OPC_RecordChild0, // #0 = $src0
/*86839*/       OPC_Scope, 43, /*->86884*/ // 2 children in Scope
/*86841*/         OPC_MoveChild1,
/*86842*/         OPC_CheckAndImm, 31, 
/*86844*/         OPC_RecordChild0, // #1 = $src1
/*86845*/         OPC_CheckType, MVT::i32,
/*86847*/         OPC_MoveParent,
/*86848*/         OPC_MoveParent,
/*86849*/         OPC_CheckType, MVT::i32,
/*86851*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86853*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*86856*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*86864*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*86867*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*86875*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                      MVT::i32, 3/*#Ops*/, 3, 5, 1, 
                  // Src: (trunc:i32 (srl:i64 i64:i64:$src0, (and:i32 i32:i32:$src1, 31:i32))) - Complexity = 14
                  // Dst: (V_ALIGNBIT_B32:i32 (EXTRACT_SUBREG:i32 ?:i64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:i64:$src0, sub0:i32), ?:i32:$src1)
/*86884*/       /*Scope*/ 46, /*->86931*/
/*86885*/         OPC_RecordChild1, // #1 = $src1
/*86886*/         OPC_MoveChild1,
/*86887*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*86890*/         OPC_CheckPredicate, 53, // Predicate_ShiftAmt32Imm
/*86892*/         OPC_CheckType, MVT::i32,
/*86894*/         OPC_MoveParent,
/*86895*/         OPC_MoveParent,
/*86896*/         OPC_CheckType, MVT::i32,
/*86898*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86900*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*86903*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*86911*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*86914*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*86922*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                      MVT::i32, 3/*#Ops*/, 3, 5, 1, 
                  // Src: (trunc:i32 (srl:i64 i64:i64:$src0, (imm:i32)<<P:Predicate_ShiftAmt32Imm>>:$src1)) - Complexity = 10
                  // Dst: (V_ALIGNBIT_B32:i32 (EXTRACT_SUBREG:i32 ?:i64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:i64:$src0, sub0:i32), ?:i32:$src1)
/*86931*/       0, /*End of Scope*/
/*86932*/     /*Scope*/ 21|128,1/*149*/, /*->87083*/
/*86934*/       OPC_RecordChild0, // #0 = $src
/*86935*/       OPC_SwitchType /*3 cases */, 30, MVT::i16,// ->86968
/*86938*/         OPC_Scope, 11, /*->86951*/ // 2 children in Scope
/*86940*/           OPC_CheckChild0Type, MVT::i32,
/*86942*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*86944*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                        MVT::i16, 1/*#Ops*/, 0, 
                    // Src: (trunc:i16 i32:i32:$src) - Complexity = 3
                    // Dst: (COPY:i16 ?:i32:$src)
/*86951*/         /*Scope*/ 15, /*->86967*/
/*86952*/           OPC_CheckChild0Type, MVT::i64,
/*86954*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*86956*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*86959*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (trunc:i16 i64:i64:$src) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:i16 ?:i64:$src, sub0:i32)
/*86967*/         0, /*End of Scope*/
/*86968*/       /*SwitchType*/ 13, MVT::i32,// ->86983
/*86970*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86972*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*86975*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*86983*/       /*SwitchType*/ 97, MVT::i1,// ->87082
/*86985*/         OPC_Scope, 27, /*->87014*/ // 3 children in Scope
/*86987*/           OPC_CheckChild0Type, MVT::i32,
/*86989*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86991*/           OPC_EmitInteger, MVT::i32, 1, 
/*86994*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 1, 0,  // Results = #2 #3
/*87003*/           OPC_EmitInteger, MVT::i32, 1, 
/*87006*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 2, 4, 
                    // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                    // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, ?:i32:$a), 1:i32)
/*87014*/         /*Scope*/ 27, /*->87042*/
/*87015*/           OPC_CheckChild0Type, MVT::i16,
/*87017*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87019*/           OPC_EmitInteger, MVT::i32, 1, 
/*87022*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 1, 0,  // Results = #2 #3
/*87031*/           OPC_EmitInteger, MVT::i32, 1, 
/*87034*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 2, 4, 
                    // Src: (trunc:i1 i16:i16:$a) - Complexity = 3
                    // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, ?:i16:$a), 1:i32)
/*87042*/         /*Scope*/ 38, /*->87081*/
/*87043*/           OPC_CheckChild0Type, MVT::i64,
/*87045*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87047*/           OPC_EmitInteger, MVT::i32, 1, 
/*87050*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*87053*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*87061*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 1, 3,  // Results = #4 #5
/*87070*/           OPC_EmitInteger, MVT::i32, 1, 
/*87073*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 4, 6, 
                    // Src: (trunc:i1 i64:i64:$a) - Complexity = 3
                    // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)), 1:i32)
/*87081*/         0, /*End of Scope*/
/*87082*/       0, // EndSwitchType
/*87083*/     0, /*End of Scope*/
/*87084*/   /*SwitchOpcode*/ 24|128,23/*2968*/, TARGET_VAL(ISD::SELECT_CC),// ->90056
/*87088*/     OPC_RecordChild0, // #0 = $src0
/*87089*/     OPC_Scope, 5|128,12/*1541*/, /*->88633*/ // 2 children in Scope
/*87092*/       OPC_CheckChild0Type, MVT::f32,
/*87094*/       OPC_Scope, 126|128,6/*894*/, /*->87991*/ // 2 children in Scope
/*87097*/         OPC_RecordChild1, // #1 = $src1
/*87098*/         OPC_Scope, 59|128,3/*443*/, /*->87544*/ // 2 children in Scope
/*87101*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87112*/           OPC_CheckChild3Integer, 0, 
/*87114*/           OPC_MoveChild4,
/*87115*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*87118*/           OPC_Scope, 105, /*->87225*/ // 4 children in Scope
/*87120*/             OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*87122*/             OPC_MoveParent,
/*87123*/             OPC_CheckType, MVT::i32,
/*87125*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87127*/             OPC_EmitInteger, MVT::i32, 0, 
/*87130*/             OPC_EmitInteger, MVT::i32, 0, 
/*87133*/             OPC_EmitInteger, MVT::i32, 1, 
/*87136*/             OPC_EmitInteger, MVT::i32, 0, 
/*87139*/             OPC_EmitInteger, MVT::i32, 0, 
/*87142*/             OPC_EmitInteger, MVT::i32, 0, 
/*87145*/             OPC_EmitInteger, MVT::i32, 0, 
/*87148*/             OPC_EmitInteger, MVT::i32, 0, 
/*87151*/             OPC_EmitInteger, MVT::i32, 0, 
/*87154*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87166*/             OPC_EmitInteger, MVT::i32, 0, 
/*87169*/             OPC_EmitInteger, MVT::i32, 0, 
/*87172*/             OPC_EmitInteger, MVT::i32, 0, 
/*87175*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87187*/             OPC_EmitInteger, MVT::i32, 1, 
/*87190*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*87193*/             OPC_EmitInteger, MVT::i32, 0, 
/*87196*/             OPC_EmitInteger, MVT::i32, 0, 
/*87199*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*87225*/           /*Scope*/ 105, /*->87331*/
/*87226*/             OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*87228*/             OPC_MoveParent,
/*87229*/             OPC_CheckType, MVT::i32,
/*87231*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87233*/             OPC_EmitInteger, MVT::i32, 0, 
/*87236*/             OPC_EmitInteger, MVT::i32, 0, 
/*87239*/             OPC_EmitInteger, MVT::i32, 1, 
/*87242*/             OPC_EmitInteger, MVT::i32, 0, 
/*87245*/             OPC_EmitInteger, MVT::i32, 0, 
/*87248*/             OPC_EmitInteger, MVT::i32, 0, 
/*87251*/             OPC_EmitInteger, MVT::i32, 0, 
/*87254*/             OPC_EmitInteger, MVT::i32, 0, 
/*87257*/             OPC_EmitInteger, MVT::i32, 0, 
/*87260*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87272*/             OPC_EmitInteger, MVT::i32, 0, 
/*87275*/             OPC_EmitInteger, MVT::i32, 0, 
/*87278*/             OPC_EmitInteger, MVT::i32, 0, 
/*87281*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87293*/             OPC_EmitInteger, MVT::i32, 1, 
/*87296*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*87299*/             OPC_EmitInteger, MVT::i32, 0, 
/*87302*/             OPC_EmitInteger, MVT::i32, 0, 
/*87305*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*87331*/           /*Scope*/ 105, /*->87437*/
/*87332*/             OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*87334*/             OPC_MoveParent,
/*87335*/             OPC_CheckType, MVT::i32,
/*87337*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87339*/             OPC_EmitInteger, MVT::i32, 0, 
/*87342*/             OPC_EmitInteger, MVT::i32, 0, 
/*87345*/             OPC_EmitInteger, MVT::i32, 1, 
/*87348*/             OPC_EmitInteger, MVT::i32, 0, 
/*87351*/             OPC_EmitInteger, MVT::i32, 0, 
/*87354*/             OPC_EmitInteger, MVT::i32, 0, 
/*87357*/             OPC_EmitInteger, MVT::i32, 0, 
/*87360*/             OPC_EmitInteger, MVT::i32, 0, 
/*87363*/             OPC_EmitInteger, MVT::i32, 0, 
/*87366*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87378*/             OPC_EmitInteger, MVT::i32, 0, 
/*87381*/             OPC_EmitInteger, MVT::i32, 0, 
/*87384*/             OPC_EmitInteger, MVT::i32, 0, 
/*87387*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87399*/             OPC_EmitInteger, MVT::i32, 1, 
/*87402*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*87405*/             OPC_EmitInteger, MVT::i32, 0, 
/*87408*/             OPC_EmitInteger, MVT::i32, 0, 
/*87411*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*87437*/           /*Scope*/ 105, /*->87543*/
/*87438*/             OPC_CheckPredicate, 54, // Predicate_COND_UNE_NE
/*87440*/             OPC_MoveParent,
/*87441*/             OPC_CheckType, MVT::i32,
/*87443*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87445*/             OPC_EmitInteger, MVT::i32, 0, 
/*87448*/             OPC_EmitInteger, MVT::i32, 0, 
/*87451*/             OPC_EmitInteger, MVT::i32, 1, 
/*87454*/             OPC_EmitInteger, MVT::i32, 0, 
/*87457*/             OPC_EmitInteger, MVT::i32, 0, 
/*87460*/             OPC_EmitInteger, MVT::i32, 0, 
/*87463*/             OPC_EmitInteger, MVT::i32, 0, 
/*87466*/             OPC_EmitInteger, MVT::i32, 0, 
/*87469*/             OPC_EmitInteger, MVT::i32, 0, 
/*87472*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87484*/             OPC_EmitInteger, MVT::i32, 0, 
/*87487*/             OPC_EmitInteger, MVT::i32, 0, 
/*87490*/             OPC_EmitInteger, MVT::i32, 0, 
/*87493*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87505*/             OPC_EmitInteger, MVT::i32, 1, 
/*87508*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*87511*/             OPC_EmitInteger, MVT::i32, 0, 
/*87514*/             OPC_EmitInteger, MVT::i32, 0, 
/*87517*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*87543*/           0, /*End of Scope*/
/*87544*/         /*Scope*/ 60|128,3/*444*/, /*->87990*/
/*87546*/           OPC_MoveChild2,
/*87547*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*87550*/           OPC_CheckPredicate, 55, // Predicate_FP_ONE
/*87552*/           OPC_MoveParent,
/*87553*/           OPC_MoveChild3,
/*87554*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*87557*/           OPC_CheckPredicate, 56, // Predicate_FP_ZERO
/*87559*/           OPC_MoveParent,
/*87560*/           OPC_MoveChild4,
/*87561*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*87564*/           OPC_Scope, 105, /*->87671*/ // 4 children in Scope
/*87566*/             OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*87568*/             OPC_MoveParent,
/*87569*/             OPC_CheckType, MVT::f32,
/*87571*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87573*/             OPC_EmitInteger, MVT::i32, 0, 
/*87576*/             OPC_EmitInteger, MVT::i32, 0, 
/*87579*/             OPC_EmitInteger, MVT::i32, 1, 
/*87582*/             OPC_EmitInteger, MVT::i32, 0, 
/*87585*/             OPC_EmitInteger, MVT::i32, 0, 
/*87588*/             OPC_EmitInteger, MVT::i32, 0, 
/*87591*/             OPC_EmitInteger, MVT::i32, 0, 
/*87594*/             OPC_EmitInteger, MVT::i32, 0, 
/*87597*/             OPC_EmitInteger, MVT::i32, 0, 
/*87600*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87612*/             OPC_EmitInteger, MVT::i32, 0, 
/*87615*/             OPC_EmitInteger, MVT::i32, 0, 
/*87618*/             OPC_EmitInteger, MVT::i32, 0, 
/*87621*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87633*/             OPC_EmitInteger, MVT::i32, 1, 
/*87636*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*87639*/             OPC_EmitInteger, MVT::i32, 0, 
/*87642*/             OPC_EmitInteger, MVT::i32, 0, 
/*87645*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*87671*/           /*Scope*/ 105, /*->87777*/
/*87672*/             OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*87674*/             OPC_MoveParent,
/*87675*/             OPC_CheckType, MVT::f32,
/*87677*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87679*/             OPC_EmitInteger, MVT::i32, 0, 
/*87682*/             OPC_EmitInteger, MVT::i32, 0, 
/*87685*/             OPC_EmitInteger, MVT::i32, 1, 
/*87688*/             OPC_EmitInteger, MVT::i32, 0, 
/*87691*/             OPC_EmitInteger, MVT::i32, 0, 
/*87694*/             OPC_EmitInteger, MVT::i32, 0, 
/*87697*/             OPC_EmitInteger, MVT::i32, 0, 
/*87700*/             OPC_EmitInteger, MVT::i32, 0, 
/*87703*/             OPC_EmitInteger, MVT::i32, 0, 
/*87706*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87718*/             OPC_EmitInteger, MVT::i32, 0, 
/*87721*/             OPC_EmitInteger, MVT::i32, 0, 
/*87724*/             OPC_EmitInteger, MVT::i32, 0, 
/*87727*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87739*/             OPC_EmitInteger, MVT::i32, 1, 
/*87742*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*87745*/             OPC_EmitInteger, MVT::i32, 0, 
/*87748*/             OPC_EmitInteger, MVT::i32, 0, 
/*87751*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SGT), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*87777*/           /*Scope*/ 105, /*->87883*/
/*87778*/             OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*87780*/             OPC_MoveParent,
/*87781*/             OPC_CheckType, MVT::f32,
/*87783*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87785*/             OPC_EmitInteger, MVT::i32, 0, 
/*87788*/             OPC_EmitInteger, MVT::i32, 0, 
/*87791*/             OPC_EmitInteger, MVT::i32, 1, 
/*87794*/             OPC_EmitInteger, MVT::i32, 0, 
/*87797*/             OPC_EmitInteger, MVT::i32, 0, 
/*87800*/             OPC_EmitInteger, MVT::i32, 0, 
/*87803*/             OPC_EmitInteger, MVT::i32, 0, 
/*87806*/             OPC_EmitInteger, MVT::i32, 0, 
/*87809*/             OPC_EmitInteger, MVT::i32, 0, 
/*87812*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87824*/             OPC_EmitInteger, MVT::i32, 0, 
/*87827*/             OPC_EmitInteger, MVT::i32, 0, 
/*87830*/             OPC_EmitInteger, MVT::i32, 0, 
/*87833*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87845*/             OPC_EmitInteger, MVT::i32, 1, 
/*87848*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*87851*/             OPC_EmitInteger, MVT::i32, 0, 
/*87854*/             OPC_EmitInteger, MVT::i32, 0, 
/*87857*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SGE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*87883*/           /*Scope*/ 105, /*->87989*/
/*87884*/             OPC_CheckPredicate, 54, // Predicate_COND_UNE_NE
/*87886*/             OPC_MoveParent,
/*87887*/             OPC_CheckType, MVT::f32,
/*87889*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87891*/             OPC_EmitInteger, MVT::i32, 0, 
/*87894*/             OPC_EmitInteger, MVT::i32, 0, 
/*87897*/             OPC_EmitInteger, MVT::i32, 1, 
/*87900*/             OPC_EmitInteger, MVT::i32, 0, 
/*87903*/             OPC_EmitInteger, MVT::i32, 0, 
/*87906*/             OPC_EmitInteger, MVT::i32, 0, 
/*87909*/             OPC_EmitInteger, MVT::i32, 0, 
/*87912*/             OPC_EmitInteger, MVT::i32, 0, 
/*87915*/             OPC_EmitInteger, MVT::i32, 0, 
/*87918*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87930*/             OPC_EmitInteger, MVT::i32, 0, 
/*87933*/             OPC_EmitInteger, MVT::i32, 0, 
/*87936*/             OPC_EmitInteger, MVT::i32, 0, 
/*87939*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*87951*/             OPC_EmitInteger, MVT::i32, 1, 
/*87954*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*87957*/             OPC_EmitInteger, MVT::i32, 0, 
/*87960*/             OPC_EmitInteger, MVT::i32, 0, 
/*87963*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SNE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*87989*/           0, /*End of Scope*/
/*87990*/         0, /*End of Scope*/
/*87991*/       /*Scope*/ 127|128,4/*639*/, /*->88632*/
/*87993*/         OPC_MoveChild1,
/*87994*/         OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*87997*/         OPC_CheckPredicate, 56, // Predicate_FP_ZERO
/*87999*/         OPC_MoveParent,
/*88000*/         OPC_RecordChild2, // #1 = $src1
/*88001*/         OPC_RecordChild3, // #2 = $src2
/*88002*/         OPC_MoveChild4,
/*88003*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*88006*/         OPC_Scope, 103, /*->88111*/ // 6 children in Scope
/*88008*/           OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*88010*/           OPC_MoveParent,
/*88011*/           OPC_CheckType, MVT::f32,
/*88013*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*88015*/           OPC_EmitInteger, MVT::i32, 0, 
/*88018*/           OPC_EmitInteger, MVT::i32, 0, 
/*88021*/           OPC_EmitInteger, MVT::i32, 0, 
/*88024*/           OPC_EmitInteger, MVT::i32, 0, 
/*88027*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88039*/           OPC_EmitInteger, MVT::i32, 0, 
/*88042*/           OPC_EmitInteger, MVT::i32, 0, 
/*88045*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88057*/           OPC_EmitInteger, MVT::i32, 0, 
/*88060*/           OPC_EmitInteger, MVT::i32, 0, 
/*88063*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88075*/           OPC_EmitInteger, MVT::i32, 1, 
/*88078*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*88081*/           OPC_EmitInteger, MVT::i32, 0, 
/*88084*/           OPC_EmitInteger, MVT::i32, 0, 
/*88087*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*88111*/         /*Scope*/ 103, /*->88215*/
/*88112*/           OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*88114*/           OPC_MoveParent,
/*88115*/           OPC_CheckType, MVT::f32,
/*88117*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*88119*/           OPC_EmitInteger, MVT::i32, 0, 
/*88122*/           OPC_EmitInteger, MVT::i32, 0, 
/*88125*/           OPC_EmitInteger, MVT::i32, 0, 
/*88128*/           OPC_EmitInteger, MVT::i32, 0, 
/*88131*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88143*/           OPC_EmitInteger, MVT::i32, 0, 
/*88146*/           OPC_EmitInteger, MVT::i32, 0, 
/*88149*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88161*/           OPC_EmitInteger, MVT::i32, 0, 
/*88164*/           OPC_EmitInteger, MVT::i32, 0, 
/*88167*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88179*/           OPC_EmitInteger, MVT::i32, 1, 
/*88182*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*88185*/           OPC_EmitInteger, MVT::i32, 0, 
/*88188*/           OPC_EmitInteger, MVT::i32, 0, 
/*88191*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*88215*/         /*Scope*/ 103, /*->88319*/
/*88216*/           OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*88218*/           OPC_MoveParent,
/*88219*/           OPC_CheckType, MVT::f32,
/*88221*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*88223*/           OPC_EmitInteger, MVT::i32, 0, 
/*88226*/           OPC_EmitInteger, MVT::i32, 0, 
/*88229*/           OPC_EmitInteger, MVT::i32, 0, 
/*88232*/           OPC_EmitInteger, MVT::i32, 0, 
/*88235*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88247*/           OPC_EmitInteger, MVT::i32, 0, 
/*88250*/           OPC_EmitInteger, MVT::i32, 0, 
/*88253*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88265*/           OPC_EmitInteger, MVT::i32, 0, 
/*88268*/           OPC_EmitInteger, MVT::i32, 0, 
/*88271*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88283*/           OPC_EmitInteger, MVT::i32, 1, 
/*88286*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*88289*/           OPC_EmitInteger, MVT::i32, 0, 
/*88292*/           OPC_EmitInteger, MVT::i32, 0, 
/*88295*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*88319*/         /*Scope*/ 103, /*->88423*/
/*88320*/           OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*88322*/           OPC_MoveParent,
/*88323*/           OPC_CheckType, MVT::f32,
/*88325*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*88327*/           OPC_EmitInteger, MVT::i32, 0, 
/*88330*/           OPC_EmitInteger, MVT::i32, 0, 
/*88333*/           OPC_EmitInteger, MVT::i32, 0, 
/*88336*/           OPC_EmitInteger, MVT::i32, 0, 
/*88339*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88351*/           OPC_EmitInteger, MVT::i32, 0, 
/*88354*/           OPC_EmitInteger, MVT::i32, 0, 
/*88357*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88369*/           OPC_EmitInteger, MVT::i32, 0, 
/*88372*/           OPC_EmitInteger, MVT::i32, 0, 
/*88375*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88387*/           OPC_EmitInteger, MVT::i32, 1, 
/*88390*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*88393*/           OPC_EmitInteger, MVT::i32, 0, 
/*88396*/           OPC_EmitInteger, MVT::i32, 0, 
/*88399*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*88423*/         /*Scope*/ 103, /*->88527*/
/*88424*/           OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*88426*/           OPC_MoveParent,
/*88427*/           OPC_CheckType, MVT::f32,
/*88429*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*88431*/           OPC_EmitInteger, MVT::i32, 0, 
/*88434*/           OPC_EmitInteger, MVT::i32, 0, 
/*88437*/           OPC_EmitInteger, MVT::i32, 0, 
/*88440*/           OPC_EmitInteger, MVT::i32, 0, 
/*88443*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88455*/           OPC_EmitInteger, MVT::i32, 0, 
/*88458*/           OPC_EmitInteger, MVT::i32, 0, 
/*88461*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88473*/           OPC_EmitInteger, MVT::i32, 0, 
/*88476*/           OPC_EmitInteger, MVT::i32, 0, 
/*88479*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88491*/           OPC_EmitInteger, MVT::i32, 1, 
/*88494*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*88497*/           OPC_EmitInteger, MVT::i32, 0, 
/*88500*/           OPC_EmitInteger, MVT::i32, 0, 
/*88503*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*88527*/         /*Scope*/ 103, /*->88631*/
/*88528*/           OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*88530*/           OPC_MoveParent,
/*88531*/           OPC_CheckType, MVT::f32,
/*88533*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*88535*/           OPC_EmitInteger, MVT::i32, 0, 
/*88538*/           OPC_EmitInteger, MVT::i32, 0, 
/*88541*/           OPC_EmitInteger, MVT::i32, 0, 
/*88544*/           OPC_EmitInteger, MVT::i32, 0, 
/*88547*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88559*/           OPC_EmitInteger, MVT::i32, 0, 
/*88562*/           OPC_EmitInteger, MVT::i32, 0, 
/*88565*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88577*/           OPC_EmitInteger, MVT::i32, 0, 
/*88580*/           OPC_EmitInteger, MVT::i32, 0, 
/*88583*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88595*/           OPC_EmitInteger, MVT::i32, 1, 
/*88598*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*88601*/           OPC_EmitInteger, MVT::i32, 0, 
/*88604*/           OPC_EmitInteger, MVT::i32, 0, 
/*88607*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*88631*/         0, /*End of Scope*/
/*88632*/       0, /*End of Scope*/
/*88633*/     /*Scope*/ 12|128,11/*1420*/, /*->90055*/
/*88635*/       OPC_CheckChild0Type, MVT::i32,
/*88637*/       OPC_Scope, 13|128,5/*653*/, /*->89293*/ // 3 children in Scope
/*88640*/         OPC_RecordChild1, // #1 = $src1
/*88641*/         OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88652*/         OPC_CheckChild3Integer, 0, 
/*88654*/         OPC_MoveChild4,
/*88655*/         OPC_Scope, 105, /*->88762*/ // 6 children in Scope
/*88657*/           OPC_CheckCondCode, ISD::SETEQ,
/*88659*/           OPC_MoveParent,
/*88660*/           OPC_CheckType, MVT::i32,
/*88662*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*88664*/           OPC_EmitInteger, MVT::i32, 0, 
/*88667*/           OPC_EmitInteger, MVT::i32, 0, 
/*88670*/           OPC_EmitInteger, MVT::i32, 1, 
/*88673*/           OPC_EmitInteger, MVT::i32, 0, 
/*88676*/           OPC_EmitInteger, MVT::i32, 0, 
/*88679*/           OPC_EmitInteger, MVT::i32, 0, 
/*88682*/           OPC_EmitInteger, MVT::i32, 0, 
/*88685*/           OPC_EmitInteger, MVT::i32, 0, 
/*88688*/           OPC_EmitInteger, MVT::i32, 0, 
/*88691*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88703*/           OPC_EmitInteger, MVT::i32, 0, 
/*88706*/           OPC_EmitInteger, MVT::i32, 0, 
/*88709*/           OPC_EmitInteger, MVT::i32, 0, 
/*88712*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88724*/           OPC_EmitInteger, MVT::i32, 1, 
/*88727*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*88730*/           OPC_EmitInteger, MVT::i32, 0, 
/*88733*/           OPC_EmitInteger, MVT::i32, 0, 
/*88736*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*88762*/         /*Scope*/ 105, /*->88868*/
/*88763*/           OPC_CheckCondCode, ISD::SETGT,
/*88765*/           OPC_MoveParent,
/*88766*/           OPC_CheckType, MVT::i32,
/*88768*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*88770*/           OPC_EmitInteger, MVT::i32, 0, 
/*88773*/           OPC_EmitInteger, MVT::i32, 0, 
/*88776*/           OPC_EmitInteger, MVT::i32, 1, 
/*88779*/           OPC_EmitInteger, MVT::i32, 0, 
/*88782*/           OPC_EmitInteger, MVT::i32, 0, 
/*88785*/           OPC_EmitInteger, MVT::i32, 0, 
/*88788*/           OPC_EmitInteger, MVT::i32, 0, 
/*88791*/           OPC_EmitInteger, MVT::i32, 0, 
/*88794*/           OPC_EmitInteger, MVT::i32, 0, 
/*88797*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88809*/           OPC_EmitInteger, MVT::i32, 0, 
/*88812*/           OPC_EmitInteger, MVT::i32, 0, 
/*88815*/           OPC_EmitInteger, MVT::i32, 0, 
/*88818*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88830*/           OPC_EmitInteger, MVT::i32, 1, 
/*88833*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*88836*/           OPC_EmitInteger, MVT::i32, 0, 
/*88839*/           OPC_EmitInteger, MVT::i32, 0, 
/*88842*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*88868*/         /*Scope*/ 105, /*->88974*/
/*88869*/           OPC_CheckCondCode, ISD::SETGE,
/*88871*/           OPC_MoveParent,
/*88872*/           OPC_CheckType, MVT::i32,
/*88874*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*88876*/           OPC_EmitInteger, MVT::i32, 0, 
/*88879*/           OPC_EmitInteger, MVT::i32, 0, 
/*88882*/           OPC_EmitInteger, MVT::i32, 1, 
/*88885*/           OPC_EmitInteger, MVT::i32, 0, 
/*88888*/           OPC_EmitInteger, MVT::i32, 0, 
/*88891*/           OPC_EmitInteger, MVT::i32, 0, 
/*88894*/           OPC_EmitInteger, MVT::i32, 0, 
/*88897*/           OPC_EmitInteger, MVT::i32, 0, 
/*88900*/           OPC_EmitInteger, MVT::i32, 0, 
/*88903*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88915*/           OPC_EmitInteger, MVT::i32, 0, 
/*88918*/           OPC_EmitInteger, MVT::i32, 0, 
/*88921*/           OPC_EmitInteger, MVT::i32, 0, 
/*88924*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88936*/           OPC_EmitInteger, MVT::i32, 1, 
/*88939*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*88942*/           OPC_EmitInteger, MVT::i32, 0, 
/*88945*/           OPC_EmitInteger, MVT::i32, 0, 
/*88948*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*88974*/         /*Scope*/ 105, /*->89080*/
/*88975*/           OPC_CheckCondCode, ISD::SETNE,
/*88977*/           OPC_MoveParent,
/*88978*/           OPC_CheckType, MVT::i32,
/*88980*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*88982*/           OPC_EmitInteger, MVT::i32, 0, 
/*88985*/           OPC_EmitInteger, MVT::i32, 0, 
/*88988*/           OPC_EmitInteger, MVT::i32, 1, 
/*88991*/           OPC_EmitInteger, MVT::i32, 0, 
/*88994*/           OPC_EmitInteger, MVT::i32, 0, 
/*88997*/           OPC_EmitInteger, MVT::i32, 0, 
/*89000*/           OPC_EmitInteger, MVT::i32, 0, 
/*89003*/           OPC_EmitInteger, MVT::i32, 0, 
/*89006*/           OPC_EmitInteger, MVT::i32, 0, 
/*89009*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89021*/           OPC_EmitInteger, MVT::i32, 0, 
/*89024*/           OPC_EmitInteger, MVT::i32, 0, 
/*89027*/           OPC_EmitInteger, MVT::i32, 0, 
/*89030*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89042*/           OPC_EmitInteger, MVT::i32, 1, 
/*89045*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89048*/           OPC_EmitInteger, MVT::i32, 0, 
/*89051*/           OPC_EmitInteger, MVT::i32, 0, 
/*89054*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*89080*/         /*Scope*/ 105, /*->89186*/
/*89081*/           OPC_CheckCondCode, ISD::SETUGT,
/*89083*/           OPC_MoveParent,
/*89084*/           OPC_CheckType, MVT::i32,
/*89086*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89088*/           OPC_EmitInteger, MVT::i32, 0, 
/*89091*/           OPC_EmitInteger, MVT::i32, 0, 
/*89094*/           OPC_EmitInteger, MVT::i32, 1, 
/*89097*/           OPC_EmitInteger, MVT::i32, 0, 
/*89100*/           OPC_EmitInteger, MVT::i32, 0, 
/*89103*/           OPC_EmitInteger, MVT::i32, 0, 
/*89106*/           OPC_EmitInteger, MVT::i32, 0, 
/*89109*/           OPC_EmitInteger, MVT::i32, 0, 
/*89112*/           OPC_EmitInteger, MVT::i32, 0, 
/*89115*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89127*/           OPC_EmitInteger, MVT::i32, 0, 
/*89130*/           OPC_EmitInteger, MVT::i32, 0, 
/*89133*/           OPC_EmitInteger, MVT::i32, 0, 
/*89136*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89148*/           OPC_EmitInteger, MVT::i32, 1, 
/*89151*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89154*/           OPC_EmitInteger, MVT::i32, 0, 
/*89157*/           OPC_EmitInteger, MVT::i32, 0, 
/*89160*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*89186*/         /*Scope*/ 105, /*->89292*/
/*89187*/           OPC_CheckCondCode, ISD::SETUGE,
/*89189*/           OPC_MoveParent,
/*89190*/           OPC_CheckType, MVT::i32,
/*89192*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89194*/           OPC_EmitInteger, MVT::i32, 0, 
/*89197*/           OPC_EmitInteger, MVT::i32, 0, 
/*89200*/           OPC_EmitInteger, MVT::i32, 1, 
/*89203*/           OPC_EmitInteger, MVT::i32, 0, 
/*89206*/           OPC_EmitInteger, MVT::i32, 0, 
/*89209*/           OPC_EmitInteger, MVT::i32, 0, 
/*89212*/           OPC_EmitInteger, MVT::i32, 0, 
/*89215*/           OPC_EmitInteger, MVT::i32, 0, 
/*89218*/           OPC_EmitInteger, MVT::i32, 0, 
/*89221*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89233*/           OPC_EmitInteger, MVT::i32, 0, 
/*89236*/           OPC_EmitInteger, MVT::i32, 0, 
/*89239*/           OPC_EmitInteger, MVT::i32, 0, 
/*89242*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89254*/           OPC_EmitInteger, MVT::i32, 1, 
/*89257*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89260*/           OPC_EmitInteger, MVT::i32, 0, 
/*89263*/           OPC_EmitInteger, MVT::i32, 0, 
/*89266*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*89292*/         0, /*End of Scope*/
/*89293*/       /*Scope*/ 126|128,4/*638*/, /*->89933*/
/*89295*/         OPC_CheckChild1Integer, 0, 
/*89297*/         OPC_RecordChild2, // #1 = $src1
/*89298*/         OPC_RecordChild3, // #2 = $src2
/*89299*/         OPC_MoveChild4,
/*89300*/         OPC_Scope, 61|128,2/*317*/, /*->89620*/ // 4 children in Scope
/*89303*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*89306*/           OPC_Scope, 103, /*->89411*/ // 3 children in Scope
/*89308*/             OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*89310*/             OPC_MoveParent,
/*89311*/             OPC_CheckType, MVT::i32,
/*89313*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89315*/             OPC_EmitInteger, MVT::i32, 0, 
/*89318*/             OPC_EmitInteger, MVT::i32, 0, 
/*89321*/             OPC_EmitInteger, MVT::i32, 0, 
/*89324*/             OPC_EmitInteger, MVT::i32, 0, 
/*89327*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89339*/             OPC_EmitInteger, MVT::i32, 0, 
/*89342*/             OPC_EmitInteger, MVT::i32, 0, 
/*89345*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89357*/             OPC_EmitInteger, MVT::i32, 0, 
/*89360*/             OPC_EmitInteger, MVT::i32, 0, 
/*89363*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89375*/             OPC_EmitInteger, MVT::i32, 1, 
/*89378*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89381*/             OPC_EmitInteger, MVT::i32, 0, 
/*89384*/             OPC_EmitInteger, MVT::i32, 0, 
/*89387*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*89411*/           /*Scope*/ 103, /*->89515*/
/*89412*/             OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*89414*/             OPC_MoveParent,
/*89415*/             OPC_CheckType, MVT::i32,
/*89417*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89419*/             OPC_EmitInteger, MVT::i32, 0, 
/*89422*/             OPC_EmitInteger, MVT::i32, 0, 
/*89425*/             OPC_EmitInteger, MVT::i32, 0, 
/*89428*/             OPC_EmitInteger, MVT::i32, 0, 
/*89431*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89443*/             OPC_EmitInteger, MVT::i32, 0, 
/*89446*/             OPC_EmitInteger, MVT::i32, 0, 
/*89449*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89461*/             OPC_EmitInteger, MVT::i32, 0, 
/*89464*/             OPC_EmitInteger, MVT::i32, 0, 
/*89467*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89479*/             OPC_EmitInteger, MVT::i32, 1, 
/*89482*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89485*/             OPC_EmitInteger, MVT::i32, 0, 
/*89488*/             OPC_EmitInteger, MVT::i32, 0, 
/*89491*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*89515*/           /*Scope*/ 103, /*->89619*/
/*89516*/             OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*89518*/             OPC_MoveParent,
/*89519*/             OPC_CheckType, MVT::i32,
/*89521*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89523*/             OPC_EmitInteger, MVT::i32, 0, 
/*89526*/             OPC_EmitInteger, MVT::i32, 0, 
/*89529*/             OPC_EmitInteger, MVT::i32, 0, 
/*89532*/             OPC_EmitInteger, MVT::i32, 0, 
/*89535*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89547*/             OPC_EmitInteger, MVT::i32, 0, 
/*89550*/             OPC_EmitInteger, MVT::i32, 0, 
/*89553*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89565*/             OPC_EmitInteger, MVT::i32, 0, 
/*89568*/             OPC_EmitInteger, MVT::i32, 0, 
/*89571*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89583*/             OPC_EmitInteger, MVT::i32, 1, 
/*89586*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89589*/             OPC_EmitInteger, MVT::i32, 0, 
/*89592*/             OPC_EmitInteger, MVT::i32, 0, 
/*89595*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*89619*/           0, /*End of Scope*/
/*89620*/         /*Scope*/ 103, /*->89724*/
/*89621*/           OPC_CheckCondCode, ISD::SETEQ,
/*89623*/           OPC_MoveParent,
/*89624*/           OPC_CheckType, MVT::f32,
/*89626*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89628*/           OPC_EmitInteger, MVT::i32, 0, 
/*89631*/           OPC_EmitInteger, MVT::i32, 0, 
/*89634*/           OPC_EmitInteger, MVT::i32, 0, 
/*89637*/           OPC_EmitInteger, MVT::i32, 0, 
/*89640*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89652*/           OPC_EmitInteger, MVT::i32, 0, 
/*89655*/           OPC_EmitInteger, MVT::i32, 0, 
/*89658*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89670*/           OPC_EmitInteger, MVT::i32, 0, 
/*89673*/           OPC_EmitInteger, MVT::i32, 0, 
/*89676*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89688*/           OPC_EmitInteger, MVT::i32, 1, 
/*89691*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89694*/           OPC_EmitInteger, MVT::i32, 0, 
/*89697*/           OPC_EmitInteger, MVT::i32, 0, 
/*89700*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*89724*/         /*Scope*/ 103, /*->89828*/
/*89725*/           OPC_CheckCondCode, ISD::SETGT,
/*89727*/           OPC_MoveParent,
/*89728*/           OPC_CheckType, MVT::f32,
/*89730*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89732*/           OPC_EmitInteger, MVT::i32, 0, 
/*89735*/           OPC_EmitInteger, MVT::i32, 0, 
/*89738*/           OPC_EmitInteger, MVT::i32, 0, 
/*89741*/           OPC_EmitInteger, MVT::i32, 0, 
/*89744*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89756*/           OPC_EmitInteger, MVT::i32, 0, 
/*89759*/           OPC_EmitInteger, MVT::i32, 0, 
/*89762*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89774*/           OPC_EmitInteger, MVT::i32, 0, 
/*89777*/           OPC_EmitInteger, MVT::i32, 0, 
/*89780*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89792*/           OPC_EmitInteger, MVT::i32, 1, 
/*89795*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89798*/           OPC_EmitInteger, MVT::i32, 0, 
/*89801*/           OPC_EmitInteger, MVT::i32, 0, 
/*89804*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*89828*/         /*Scope*/ 103, /*->89932*/
/*89829*/           OPC_CheckCondCode, ISD::SETGE,
/*89831*/           OPC_MoveParent,
/*89832*/           OPC_CheckType, MVT::f32,
/*89834*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89836*/           OPC_EmitInteger, MVT::i32, 0, 
/*89839*/           OPC_EmitInteger, MVT::i32, 0, 
/*89842*/           OPC_EmitInteger, MVT::i32, 0, 
/*89845*/           OPC_EmitInteger, MVT::i32, 0, 
/*89848*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89860*/           OPC_EmitInteger, MVT::i32, 0, 
/*89863*/           OPC_EmitInteger, MVT::i32, 0, 
/*89866*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89878*/           OPC_EmitInteger, MVT::i32, 0, 
/*89881*/           OPC_EmitInteger, MVT::i32, 0, 
/*89884*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89896*/           OPC_EmitInteger, MVT::i32, 1, 
/*89899*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89902*/           OPC_EmitInteger, MVT::i32, 0, 
/*89905*/           OPC_EmitInteger, MVT::i32, 0, 
/*89908*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*89932*/         0, /*End of Scope*/
/*89933*/       /*Scope*/ 120, /*->90054*/
/*89934*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89945*/         OPC_RecordChild2, // #1 = $src1
/*89946*/         OPC_RecordChild3, // #2 = $src2
/*89947*/         OPC_MoveChild4,
/*89948*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*89951*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*89953*/         OPC_MoveParent,
/*89954*/         OPC_CheckType, MVT::i32,
/*89956*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89958*/         OPC_EmitInteger, MVT::i32, 0, 
/*89961*/         OPC_EmitInteger, MVT::i32, 0, 
/*89964*/         OPC_EmitInteger, MVT::i32, 0, 
/*89967*/         OPC_EmitInteger, MVT::i32, 0, 
/*89970*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89982*/         OPC_EmitInteger, MVT::i32, 0, 
/*89985*/         OPC_EmitInteger, MVT::i32, 0, 
/*89988*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90000*/         OPC_EmitInteger, MVT::i32, 0, 
/*90003*/         OPC_EmitInteger, MVT::i32, 0, 
/*90006*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90018*/         OPC_EmitInteger, MVT::i32, 1, 
/*90021*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90024*/         OPC_EmitInteger, MVT::i32, 0, 
/*90027*/         OPC_EmitInteger, MVT::i32, 0, 
/*90030*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*90054*/       0, /*End of Scope*/
/*90055*/     0, /*End of Scope*/
/*90056*/   /*SwitchOpcode*/ 81|128,1/*209*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->90269
/*90060*/     OPC_RecordMemRef,
/*90061*/     OPC_RecordNode, // #0 = 'si_atomic_cmp_swap_glue' chained node
/*90062*/     OPC_Scope, 60, /*->90124*/ // 2 children in Scope
/*90064*/       OPC_CaptureGlueInput,
/*90065*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*90066*/       OPC_RecordChild2, // #2 = $cmp
/*90067*/       OPC_RecordChild3, // #3 = $swap
/*90068*/       OPC_SwitchType /*2 cases */, 25, MVT::i32,// ->90096
/*90071*/         OPC_CheckPredicate, 57, // Predicate_si_atomic_cmp_swap_32_local
/*90073*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90075*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*90078*/         OPC_EmitMergeInputChains1_0,
/*90079*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*90082*/         OPC_EmitInteger, MVT::i1, 0, 
/*90085*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_si_atomic_cmp_swap_32_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B32:i32 ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*90096*/       /*SwitchType*/ 25, MVT::i64,// ->90123
/*90098*/         OPC_CheckPredicate, 58, // Predicate_si_atomic_cmp_swap_64_local
/*90100*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90102*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*90105*/         OPC_EmitMergeInputChains1_0,
/*90106*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*90109*/         OPC_EmitInteger, MVT::i1, 0, 
/*90112*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_si_atomic_cmp_swap_64_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B64:i64 ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*90123*/       0, // EndSwitchType
/*90124*/     /*Scope*/ 14|128,1/*142*/, /*->90268*/
/*90126*/       OPC_RecordChild1, // #1 = $ptr
/*90127*/       OPC_CheckChild1Type, MVT::i32,
/*90129*/       OPC_RecordChild2, // #2 = $cmp
/*90130*/       OPC_RecordChild3, // #3 = $data
/*90131*/       OPC_CheckType, MVT::i32,
/*90133*/       OPC_Scope, 54, /*->90189*/ // 2 children in Scope
/*90135*/         OPC_CheckPredicate, 32, // Predicate_atomic_cmp_swap_global_noret
/*90137*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90139*/         OPC_EmitMergeInputChains1_0,
/*90140*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i32, 0/*#Ops*/,  // Results = #4
/*90146*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*90149*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 4, 2, 5,  // Results = #6
/*90158*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90161*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 3, 7,  // Results = #8
/*90170*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_CMPXCHG_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 2/*#Ops*/, 8, 1,  // Results = #9
/*90178*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90181*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 9, 10, 
                  // Src: (atomic_cmp_swap:i32 i32:i32:$ptr, i32:i32:$cmp, i32:i32:$data)<<P:Predicate_atomic_cmp_swap_global_noret>> - Complexity = 4
                  // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_CMPXCHG_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$cmp, sub3:i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*90189*/       /*Scope*/ 77, /*->90267*/
/*90190*/         OPC_CheckPredicate, 57, // Predicate_atomic_cmp_swap_32_local
/*90192*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90194*/         OPC_EmitMergeInputChains1_0,
/*90195*/         OPC_EmitInteger, MVT::i32, 0, 
/*90198*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90210*/         OPC_EmitInteger, MVT::i32, 0, 
/*90213*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90225*/         OPC_EmitInteger, MVT::i32, 0, 
/*90228*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90240*/         OPC_EmitInteger, MVT::i32, 1, 
/*90243*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90246*/         OPC_EmitInteger, MVT::i32, 0, 
/*90249*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12, 
                  // Src: (atomic_cmp_swap:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                  // Dst: (LDS_CMPST_RET:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*90267*/       0, /*End of Scope*/
/*90268*/     0, /*End of Scope*/
/*90269*/   /*SwitchOpcode*/ 109, TARGET_VAL(AMDGPUISD::FP_TO_FP16),// ->90381
/*90272*/     OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*90273*/     OPC_CheckChild0Type, MVT::f32,
/*90275*/     OPC_SwitchType /*2 cases */, 91, MVT::i32,// ->90369
/*90278*/       OPC_Scope, 21, /*->90301*/ // 2 children in Scope
/*90280*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90282*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*90285*/         OPC_EmitInteger, MVT::i1, 0, 
/*90288*/         OPC_EmitInteger, MVT::i32, 0, 
/*90291*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUfp_to_f16:i32 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CVT_F16_F32_e64:i32 ?:i32:$src0_modifiers, f32:f32:$src0, 0:i1, 0:i32)
/*90301*/       /*Scope*/ 66, /*->90368*/
/*90302*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90304*/         OPC_EmitInteger, MVT::i32, 1, 
/*90307*/         OPC_EmitInteger, MVT::i32, 0, 
/*90310*/         OPC_EmitInteger, MVT::i32, 0, 
/*90313*/         OPC_EmitInteger, MVT::i32, 0, 
/*90316*/         OPC_EmitInteger, MVT::i32, 0, 
/*90319*/         OPC_EmitInteger, MVT::i32, 0, 
/*90322*/         OPC_EmitInteger, MVT::i32, 0, 
/*90325*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90337*/         OPC_EmitInteger, MVT::i32, 1, 
/*90340*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90343*/         OPC_EmitInteger, MVT::i32, 0, 
/*90346*/         OPC_EmitInteger, MVT::i32, 0, 
/*90349*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT32_TO_FLT16), 0,
                      MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUfp_to_f16:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT32_TO_FLT16:i32 R600_Reg32:f32:$src0)
/*90368*/       0, /*End of Scope*/
/*90369*/     /*SwitchType*/ 9, MVT::i16,// ->90380
/*90371*/       OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*90373*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0, 
                // Src: (AMDGPUfp_to_f16:i16 f32:f32:$src) - Complexity = 3
                // Dst: (V_CVT_F16_F32_e32:i16 ?:f32:$src)
/*90380*/     0, // EndSwitchType
/*90381*/   /*SwitchOpcode*/ 95|128,2/*351*/, TARGET_VAL(ISD::FP_TO_UINT),// ->90736
/*90385*/     OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*90386*/     OPC_Scope, 125|128,1/*253*/, /*->90642*/ // 3 children in Scope
/*90389*/       OPC_CheckChild0Type, MVT::f32,
/*90391*/       OPC_SwitchType /*2 cases */, 29, MVT::i1,// ->90423
/*90394*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90396*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*90399*/         OPC_EmitInteger, MVT::i32, 0, 
/*90402*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*90409*/         OPC_EmitInteger, MVT::i1, 0, 
/*90412*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 4, 2, 1, 5, 
                  // Src: (fp_to_uint:i1 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F32_e64:i1 0:i32, 1065353216:i32, ?:i32:$src0_modifiers, ?:f32:$src0, 0:i1)
/*90423*/       /*SwitchType*/ 87|128,1/*215*/, MVT::i32,// ->90641
/*90426*/         OPC_Scope, 66, /*->90494*/ // 3 children in Scope
/*90428*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*90430*/           OPC_EmitInteger, MVT::i32, 1, 
/*90433*/           OPC_EmitInteger, MVT::i32, 0, 
/*90436*/           OPC_EmitInteger, MVT::i32, 0, 
/*90439*/           OPC_EmitInteger, MVT::i32, 0, 
/*90442*/           OPC_EmitInteger, MVT::i32, 0, 
/*90445*/           OPC_EmitInteger, MVT::i32, 0, 
/*90448*/           OPC_EmitInteger, MVT::i32, 0, 
/*90451*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90463*/           OPC_EmitInteger, MVT::i32, 1, 
/*90466*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90469*/           OPC_EmitInteger, MVT::i32, 0, 
/*90472*/           OPC_EmitInteger, MVT::i32, 0, 
/*90475*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                        MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                    // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*90494*/         /*Scope*/ 2|128,1/*130*/, /*->90626*/
/*90496*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90498*/           OPC_EmitInteger, MVT::i32, 1, 
/*90501*/           OPC_EmitInteger, MVT::i32, 0, 
/*90504*/           OPC_EmitInteger, MVT::i32, 0, 
/*90507*/           OPC_EmitInteger, MVT::i32, 0, 
/*90510*/           OPC_EmitInteger, MVT::i32, 1, 
/*90513*/           OPC_EmitInteger, MVT::i32, 0, 
/*90516*/           OPC_EmitInteger, MVT::i32, 0, 
/*90519*/           OPC_EmitInteger, MVT::i32, 0, 
/*90522*/           OPC_EmitInteger, MVT::i32, 0, 
/*90525*/           OPC_EmitInteger, MVT::i32, 0, 
/*90528*/           OPC_EmitInteger, MVT::i32, 0, 
/*90531*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90543*/           OPC_EmitInteger, MVT::i32, 1, 
/*90546*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90549*/           OPC_EmitInteger, MVT::i32, 0, 
/*90552*/           OPC_EmitInteger, MVT::i32, 0, 
/*90555*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::TRUNC), 0,
                        MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*90574*/           OPC_EmitInteger, MVT::i32, 0, 
/*90577*/           OPC_EmitInteger, MVT::i32, 0, 
/*90580*/           OPC_EmitInteger, MVT::i32, 0, 
/*90583*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90595*/           OPC_EmitInteger, MVT::i32, 1, 
/*90598*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90601*/           OPC_EmitInteger, MVT::i32, 0, 
/*90604*/           OPC_EmitInteger, MVT::i32, 0, 
/*90607*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                        MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                    // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*90626*/         /*Scope*/ 13, /*->90640*/
/*90627*/           OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*90630*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_uint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_U32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*90640*/         0, /*End of Scope*/
/*90641*/       0, // EndSwitchType
/*90642*/     /*Scope*/ 54, /*->90697*/
/*90643*/       OPC_CheckChild0Type, MVT::f64,
/*90645*/       OPC_SwitchType /*2 cases */, 33, MVT::i1,// ->90681
/*90648*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90650*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*90653*/         OPC_EmitInteger, MVT::i32, 0, 
/*90656*/         OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63/*4607182418800017408*/, 
/*90667*/         OPC_EmitInteger, MVT::i1, 0, 
/*90670*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 4, 2, 1, 5, 
                  // Src: (fp_to_uint:i1 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F64_e64:i1 0:i32, 4607182418800017408:i64, ?:i32:$src0_modifiers, ?:f64:$src0, 0:i1)
/*90681*/       /*SwitchType*/ 13, MVT::i32,// ->90696
/*90683*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*90686*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*90696*/       0, // EndSwitchType
/*90697*/     /*Scope*/ 37, /*->90735*/
/*90698*/       OPC_CheckChild0Type, MVT::f16,
/*90700*/       OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->90719
/*90703*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90705*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*90712*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (fp_to_uint:i32 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_U32_F32_e32:i32 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*90719*/       /*SwitchType*/ 13, MVT::i16,// ->90734
/*90721*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*90724*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*90734*/       0, // EndSwitchType
/*90735*/     0, /*End of Scope*/
/*90736*/   /*SwitchOpcode*/ 77|128,3/*461*/, TARGET_VAL(ISD::FP_TO_SINT),// ->91201
/*90740*/     OPC_Scope, 48|128,2/*304*/, /*->91047*/ // 3 children in Scope
/*90743*/       OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*90744*/       OPC_Scope, 111|128,1/*239*/, /*->90986*/ // 3 children in Scope
/*90747*/         OPC_CheckChild0Type, MVT::f32,
/*90749*/         OPC_SwitchType /*2 cases */, 29, MVT::i1,// ->90781
/*90752*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90754*/           OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*90757*/           OPC_EmitInteger, MVT::i32, 0, 
/*90760*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*90767*/           OPC_EmitInteger, MVT::i1, 0, 
/*90770*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 4, 2, 1, 5, 
                    // Src: (fp_to_sint:i1 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                    // Dst: (V_CMP_EQ_F32_e64:i1 0:i32, 3212836864:i32, ?:i32:$src0_modifiers, ?:f32:$src0, 0:i1)
/*90781*/         /*SwitchType*/ 73|128,1/*201*/, MVT::i32,// ->90985
/*90784*/           OPC_Scope, 66, /*->90852*/ // 2 children in Scope
/*90786*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*90788*/             OPC_EmitInteger, MVT::i32, 1, 
/*90791*/             OPC_EmitInteger, MVT::i32, 0, 
/*90794*/             OPC_EmitInteger, MVT::i32, 0, 
/*90797*/             OPC_EmitInteger, MVT::i32, 0, 
/*90800*/             OPC_EmitInteger, MVT::i32, 0, 
/*90803*/             OPC_EmitInteger, MVT::i32, 0, 
/*90806*/             OPC_EmitInteger, MVT::i32, 0, 
/*90809*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90821*/             OPC_EmitInteger, MVT::i32, 1, 
/*90824*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90827*/             OPC_EmitInteger, MVT::i32, 0, 
/*90830*/             OPC_EmitInteger, MVT::i32, 0, 
/*90833*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                      // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*90852*/           /*Scope*/ 2|128,1/*130*/, /*->90984*/
/*90854*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*90856*/             OPC_EmitInteger, MVT::i32, 1, 
/*90859*/             OPC_EmitInteger, MVT::i32, 0, 
/*90862*/             OPC_EmitInteger, MVT::i32, 0, 
/*90865*/             OPC_EmitInteger, MVT::i32, 0, 
/*90868*/             OPC_EmitInteger, MVT::i32, 1, 
/*90871*/             OPC_EmitInteger, MVT::i32, 0, 
/*90874*/             OPC_EmitInteger, MVT::i32, 0, 
/*90877*/             OPC_EmitInteger, MVT::i32, 0, 
/*90880*/             OPC_EmitInteger, MVT::i32, 0, 
/*90883*/             OPC_EmitInteger, MVT::i32, 0, 
/*90886*/             OPC_EmitInteger, MVT::i32, 0, 
/*90889*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90901*/             OPC_EmitInteger, MVT::i32, 1, 
/*90904*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90907*/             OPC_EmitInteger, MVT::i32, 0, 
/*90910*/             OPC_EmitInteger, MVT::i32, 0, 
/*90913*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::TRUNC), 0,
                          MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*90932*/             OPC_EmitInteger, MVT::i32, 0, 
/*90935*/             OPC_EmitInteger, MVT::i32, 0, 
/*90938*/             OPC_EmitInteger, MVT::i32, 0, 
/*90941*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*90953*/             OPC_EmitInteger, MVT::i32, 1, 
/*90956*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*90959*/             OPC_EmitInteger, MVT::i32, 0, 
/*90962*/             OPC_EmitInteger, MVT::i32, 0, 
/*90965*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                      // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                      // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*90984*/           0, /*End of Scope*/
/*90985*/         0, // EndSwitchType
/*90986*/       /*Scope*/ 38, /*->91025*/
/*90987*/         OPC_CheckChild0Type, MVT::f64,
/*90989*/         OPC_CheckType, MVT::i1,
/*90991*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90993*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*90996*/         OPC_EmitInteger, MVT::i32, 0, 
/*90999*/         OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63|128,1/*13830554455654793216*/, 
/*91011*/         OPC_EmitInteger, MVT::i1, 0, 
/*91014*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 4, 2, 1, 5, 
                  // Src: (fp_to_sint:i1 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F64_e64:i1 0:i32, -4616189618054758400:i64, ?:i32:$src0_modifiers, ?:f64:$src0, 0:i1)
/*91025*/       /*Scope*/ 20, /*->91046*/
/*91026*/         OPC_CheckChild0Type, MVT::f16,
/*91028*/         OPC_CheckType, MVT::i32,
/*91030*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91032*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*91039*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (fp_to_sint:i32 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_I32_F32_e32:i32 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*91046*/       0, /*End of Scope*/
/*91047*/     /*Scope*/ 95, /*->91143*/
/*91048*/       OPC_MoveChild0,
/*91049*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*91052*/       OPC_Scope, 66, /*->91120*/ // 2 children in Scope
/*91054*/         OPC_MoveChild0,
/*91055*/         OPC_CheckOpcode, TARGET_VAL(ISD::FADD),
/*91058*/         OPC_Scope, 29, /*->91089*/ // 2 children in Scope
/*91060*/           OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*91061*/           OPC_MoveChild1,
/*91062*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*91065*/           OPC_CheckPredicate, 59, // Predicate_FP_HALF
/*91067*/           OPC_MoveParent,
/*91068*/           OPC_MoveParent,
/*91069*/           OPC_CheckType, MVT::f32,
/*91071*/           OPC_MoveParent,
/*91072*/           OPC_CheckPredicate, 60, // Predicate_cvt_rpi_i32_f32
/*91074*/           OPC_CheckType, MVT::i32,
/*91076*/           OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*91079*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_HALF>>)))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*91089*/         /*Scope*/ 29, /*->91119*/
/*91090*/           OPC_MoveChild0,
/*91091*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*91094*/           OPC_CheckPredicate, 59, // Predicate_FP_HALF
/*91096*/           OPC_MoveParent,
/*91097*/           OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*91098*/           OPC_MoveParent,
/*91099*/           OPC_CheckType, MVT::f32,
/*91101*/           OPC_MoveParent,
/*91102*/           OPC_CheckPredicate, 60, // Predicate_cvt_rpi_i32_f32
/*91104*/           OPC_CheckType, MVT::i32,
/*91106*/           OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*91109*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (fpimm:f32)<<P:Predicate_FP_HALF>>, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*91119*/         0, /*End of Scope*/
/*91120*/       /*Scope*/ 21, /*->91142*/
/*91121*/         OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*91122*/         OPC_CheckType, MVT::f32,
/*91124*/         OPC_MoveParent,
/*91125*/         OPC_CheckPredicate, 61, // Predicate_cvt_flr_i32_f32
/*91127*/         OPC_CheckType, MVT::i32,
/*91129*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*91132*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_FLR_I32_F32_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)))<<P:Predicate_cvt_flr_i32_f32>> - Complexity = -978
                  // Dst: (V_CVT_FLR_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*91142*/       0, /*End of Scope*/
/*91143*/     /*Scope*/ 56, /*->91200*/
/*91144*/       OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*91145*/       OPC_SwitchType /*2 cases */, 34, MVT::i32,// ->91182
/*91148*/         OPC_Scope, 15, /*->91165*/ // 2 children in Scope
/*91150*/           OPC_CheckChild0Type, MVT::f64,
/*91152*/           OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*91155*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*91165*/         /*Scope*/ 15, /*->91181*/
/*91166*/           OPC_CheckChild0Type, MVT::f32,
/*91168*/           OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*91171*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*91181*/         0, /*End of Scope*/
/*91182*/       /*SwitchType*/ 15, MVT::i16,// ->91199
/*91184*/         OPC_CheckChild0Type, MVT::f16,
/*91186*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*91189*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*91199*/       0, // EndSwitchType
/*91200*/     0, /*End of Scope*/
/*91201*/   /*SwitchOpcode*/ 31|128,11/*1439*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->92644
/*91205*/     OPC_RecordChild0, // #0 = $src
/*91206*/     OPC_SwitchType /*2 cases */, 75|128,5/*715*/, MVT::i32,// ->91925
/*91210*/       OPC_Scope, 116, /*->91328*/ // 4 children in Scope
/*91212*/         OPC_CheckChild0Type, MVT::v2i32,
/*91214*/         OPC_Scope, 15, /*->91231*/ // 5 children in Scope
/*91216*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*91217*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91219*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*91222*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V2:i32 ?:v2i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*91231*/         /*Scope*/ 32, /*->91264*/
/*91232*/           OPC_CheckChild1Integer, 0, 
/*91234*/           OPC_Scope, 13, /*->91249*/ // 2 children in Scope
/*91236*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91238*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91241*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*91249*/           /*Scope*/ 13, /*->91263*/
/*91250*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91252*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91255*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*91263*/           0, /*End of Scope*/
/*91264*/         /*Scope*/ 32, /*->91297*/
/*91265*/           OPC_CheckChild1Integer, 1, 
/*91267*/           OPC_Scope, 13, /*->91282*/ // 2 children in Scope
/*91269*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91271*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91274*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*91282*/           /*Scope*/ 13, /*->91296*/
/*91283*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91285*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91288*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*91296*/           0, /*End of Scope*/
/*91297*/         /*Scope*/ 15, /*->91313*/
/*91298*/           OPC_CheckChild1Integer, 2, 
/*91300*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91302*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*91305*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*91313*/         /*Scope*/ 13, /*->91327*/
/*91314*/           OPC_RecordChild1, // #1 = $index
/*91315*/           OPC_CheckChild1Type, MVT::i32,
/*91317*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91319*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*91327*/         0, /*End of Scope*/
/*91328*/       /*Scope*/ 38|128,1/*166*/, /*->91496*/
/*91330*/         OPC_CheckChild0Type, MVT::v4i32,
/*91332*/         OPC_Scope, 15, /*->91349*/ // 6 children in Scope
/*91334*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*91335*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91337*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*91340*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v4i32:v4i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V4:i32 ?:v4i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*91349*/         /*Scope*/ 32, /*->91382*/
/*91350*/           OPC_CheckChild1Integer, 0, 
/*91352*/           OPC_Scope, 13, /*->91367*/ // 2 children in Scope
/*91354*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91356*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91359*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*91367*/           /*Scope*/ 13, /*->91381*/
/*91368*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91370*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91373*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*91381*/           0, /*End of Scope*/
/*91382*/         /*Scope*/ 32, /*->91415*/
/*91383*/           OPC_CheckChild1Integer, 1, 
/*91385*/           OPC_Scope, 13, /*->91400*/ // 2 children in Scope
/*91387*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91389*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91392*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*91400*/           /*Scope*/ 13, /*->91414*/
/*91401*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91403*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91406*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*91414*/           0, /*End of Scope*/
/*91415*/         /*Scope*/ 32, /*->91448*/
/*91416*/           OPC_CheckChild1Integer, 2, 
/*91418*/           OPC_Scope, 13, /*->91433*/ // 2 children in Scope
/*91420*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91422*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*91425*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*91433*/           /*Scope*/ 13, /*->91447*/
/*91434*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91436*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*91439*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*91447*/           0, /*End of Scope*/
/*91448*/         /*Scope*/ 32, /*->91481*/
/*91449*/           OPC_CheckChild1Integer, 3, 
/*91451*/           OPC_Scope, 13, /*->91466*/ // 2 children in Scope
/*91453*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91455*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*91458*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*91466*/           /*Scope*/ 13, /*->91480*/
/*91467*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91469*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*91472*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*91480*/           0, /*End of Scope*/
/*91481*/         /*Scope*/ 13, /*->91495*/
/*91482*/           OPC_RecordChild1, // #1 = $index
/*91483*/           OPC_CheckChild1Type, MVT::i32,
/*91485*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91487*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*91495*/         0, /*End of Scope*/
/*91496*/       /*Scope*/ 20|128,1/*148*/, /*->91646*/
/*91498*/         OPC_CheckChild0Type, MVT::v8i32,
/*91500*/         OPC_Scope, 15, /*->91517*/ // 9 children in Scope
/*91502*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*91503*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91505*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*91508*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V8:i32 ?:v8i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*91517*/         /*Scope*/ 15, /*->91533*/
/*91518*/           OPC_CheckChild1Integer, 0, 
/*91520*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91522*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91525*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*91533*/         /*Scope*/ 15, /*->91549*/
/*91534*/           OPC_CheckChild1Integer, 1, 
/*91536*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91538*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91541*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*91549*/         /*Scope*/ 15, /*->91565*/
/*91550*/           OPC_CheckChild1Integer, 2, 
/*91552*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91554*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*91557*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*91565*/         /*Scope*/ 15, /*->91581*/
/*91566*/           OPC_CheckChild1Integer, 3, 
/*91568*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91570*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*91573*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*91581*/         /*Scope*/ 15, /*->91597*/
/*91582*/           OPC_CheckChild1Integer, 4, 
/*91584*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91586*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*91589*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*91597*/         /*Scope*/ 15, /*->91613*/
/*91598*/           OPC_CheckChild1Integer, 5, 
/*91600*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91602*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*91605*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*91613*/         /*Scope*/ 15, /*->91629*/
/*91614*/           OPC_CheckChild1Integer, 6, 
/*91616*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91618*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*91621*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*91629*/         /*Scope*/ 15, /*->91645*/
/*91630*/           OPC_CheckChild1Integer, 7, 
/*91632*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91634*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*91637*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*91645*/         0, /*End of Scope*/
/*91646*/       /*Scope*/ 20|128,2/*276*/, /*->91924*/
/*91648*/         OPC_CheckChild0Type, MVT::v16i32,
/*91650*/         OPC_Scope, 15, /*->91667*/ // 17 children in Scope
/*91652*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*91653*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91655*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*91658*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V16:i32 ?:v16i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*91667*/         /*Scope*/ 15, /*->91683*/
/*91668*/           OPC_CheckChild1Integer, 0, 
/*91670*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91672*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91675*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*91683*/         /*Scope*/ 15, /*->91699*/
/*91684*/           OPC_CheckChild1Integer, 1, 
/*91686*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91688*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91691*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*91699*/         /*Scope*/ 15, /*->91715*/
/*91700*/           OPC_CheckChild1Integer, 2, 
/*91702*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91704*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*91707*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*91715*/         /*Scope*/ 15, /*->91731*/
/*91716*/           OPC_CheckChild1Integer, 3, 
/*91718*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91720*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*91723*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*91731*/         /*Scope*/ 15, /*->91747*/
/*91732*/           OPC_CheckChild1Integer, 4, 
/*91734*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91736*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*91739*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*91747*/         /*Scope*/ 15, /*->91763*/
/*91748*/           OPC_CheckChild1Integer, 5, 
/*91750*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91752*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*91755*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*91763*/         /*Scope*/ 15, /*->91779*/
/*91764*/           OPC_CheckChild1Integer, 6, 
/*91766*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91768*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*91771*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*91779*/         /*Scope*/ 15, /*->91795*/
/*91780*/           OPC_CheckChild1Integer, 7, 
/*91782*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91784*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*91787*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*91795*/         /*Scope*/ 15, /*->91811*/
/*91796*/           OPC_CheckChild1Integer, 8, 
/*91798*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91800*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*91803*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*91811*/         /*Scope*/ 15, /*->91827*/
/*91812*/           OPC_CheckChild1Integer, 9, 
/*91814*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91816*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*91819*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*91827*/         /*Scope*/ 15, /*->91843*/
/*91828*/           OPC_CheckChild1Integer, 10, 
/*91830*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91832*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*91835*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*91843*/         /*Scope*/ 15, /*->91859*/
/*91844*/           OPC_CheckChild1Integer, 11, 
/*91846*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91848*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*91851*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*91859*/         /*Scope*/ 15, /*->91875*/
/*91860*/           OPC_CheckChild1Integer, 12, 
/*91862*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91864*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*91867*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*91875*/         /*Scope*/ 15, /*->91891*/
/*91876*/           OPC_CheckChild1Integer, 13, 
/*91878*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91880*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*91883*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*91891*/         /*Scope*/ 15, /*->91907*/
/*91892*/           OPC_CheckChild1Integer, 14, 
/*91894*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91896*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*91899*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*91907*/         /*Scope*/ 15, /*->91923*/
/*91908*/           OPC_CheckChild1Integer, 15, 
/*91910*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91912*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*91915*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*91923*/         0, /*End of Scope*/
/*91924*/       0, /*End of Scope*/
/*91925*/     /*SwitchType*/ 75|128,5/*715*/, MVT::f32,// ->92643
/*91928*/       OPC_Scope, 116, /*->92046*/ // 4 children in Scope
/*91930*/         OPC_CheckChild0Type, MVT::v2f32,
/*91932*/         OPC_Scope, 15, /*->91949*/ // 5 children in Scope
/*91934*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*91935*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91937*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*91940*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V2:f32 ?:v2f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*91949*/         /*Scope*/ 32, /*->91982*/
/*91950*/           OPC_CheckChild1Integer, 0, 
/*91952*/           OPC_Scope, 13, /*->91967*/ // 2 children in Scope
/*91954*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91956*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91959*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*91967*/           /*Scope*/ 13, /*->91981*/
/*91968*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91970*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91973*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*91981*/           0, /*End of Scope*/
/*91982*/         /*Scope*/ 32, /*->92015*/
/*91983*/           OPC_CheckChild1Integer, 1, 
/*91985*/           OPC_Scope, 13, /*->92000*/ // 2 children in Scope
/*91987*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91989*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91992*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*92000*/           /*Scope*/ 13, /*->92014*/
/*92001*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92003*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*92006*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*92014*/           0, /*End of Scope*/
/*92015*/         /*Scope*/ 15, /*->92031*/
/*92016*/           OPC_CheckChild1Integer, 2, 
/*92018*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92020*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*92023*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*92031*/         /*Scope*/ 13, /*->92045*/
/*92032*/           OPC_RecordChild1, // #1 = $index
/*92033*/           OPC_CheckChild1Type, MVT::i32,
/*92035*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*92037*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*92045*/         0, /*End of Scope*/
/*92046*/       /*Scope*/ 38|128,1/*166*/, /*->92214*/
/*92048*/         OPC_CheckChild0Type, MVT::v4f32,
/*92050*/         OPC_Scope, 15, /*->92067*/ // 6 children in Scope
/*92052*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*92053*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92055*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*92058*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v4f32:v4f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V4:f32 ?:v4f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*92067*/         /*Scope*/ 32, /*->92100*/
/*92068*/           OPC_CheckChild1Integer, 0, 
/*92070*/           OPC_Scope, 13, /*->92085*/ // 2 children in Scope
/*92072*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*92074*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*92077*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*92085*/           /*Scope*/ 13, /*->92099*/
/*92086*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92088*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*92091*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*92099*/           0, /*End of Scope*/
/*92100*/         /*Scope*/ 32, /*->92133*/
/*92101*/           OPC_CheckChild1Integer, 1, 
/*92103*/           OPC_Scope, 13, /*->92118*/ // 2 children in Scope
/*92105*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*92107*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*92110*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*92118*/           /*Scope*/ 13, /*->92132*/
/*92119*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92121*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*92124*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*92132*/           0, /*End of Scope*/
/*92133*/         /*Scope*/ 32, /*->92166*/
/*92134*/           OPC_CheckChild1Integer, 2, 
/*92136*/           OPC_Scope, 13, /*->92151*/ // 2 children in Scope
/*92138*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*92140*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*92143*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*92151*/           /*Scope*/ 13, /*->92165*/
/*92152*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92154*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*92157*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*92165*/           0, /*End of Scope*/
/*92166*/         /*Scope*/ 32, /*->92199*/
/*92167*/           OPC_CheckChild1Integer, 3, 
/*92169*/           OPC_Scope, 13, /*->92184*/ // 2 children in Scope
/*92171*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*92173*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*92176*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*92184*/           /*Scope*/ 13, /*->92198*/
/*92185*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92187*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*92190*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*92198*/           0, /*End of Scope*/
/*92199*/         /*Scope*/ 13, /*->92213*/
/*92200*/           OPC_RecordChild1, // #1 = $index
/*92201*/           OPC_CheckChild1Type, MVT::i32,
/*92203*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*92205*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*92213*/         0, /*End of Scope*/
/*92214*/       /*Scope*/ 20|128,1/*148*/, /*->92364*/
/*92216*/         OPC_CheckChild0Type, MVT::v8f32,
/*92218*/         OPC_Scope, 15, /*->92235*/ // 9 children in Scope
/*92220*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*92221*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92223*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*92226*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V8:f32 ?:v8f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*92235*/         /*Scope*/ 15, /*->92251*/
/*92236*/           OPC_CheckChild1Integer, 0, 
/*92238*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92240*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*92243*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*92251*/         /*Scope*/ 15, /*->92267*/
/*92252*/           OPC_CheckChild1Integer, 1, 
/*92254*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92256*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*92259*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*92267*/         /*Scope*/ 15, /*->92283*/
/*92268*/           OPC_CheckChild1Integer, 2, 
/*92270*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92272*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*92275*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*92283*/         /*Scope*/ 15, /*->92299*/
/*92284*/           OPC_CheckChild1Integer, 3, 
/*92286*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92288*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*92291*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*92299*/         /*Scope*/ 15, /*->92315*/
/*92300*/           OPC_CheckChild1Integer, 4, 
/*92302*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92304*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*92307*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*92315*/         /*Scope*/ 15, /*->92331*/
/*92316*/           OPC_CheckChild1Integer, 5, 
/*92318*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92320*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*92323*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*92331*/         /*Scope*/ 15, /*->92347*/
/*92332*/           OPC_CheckChild1Integer, 6, 
/*92334*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92336*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*92339*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*92347*/         /*Scope*/ 15, /*->92363*/
/*92348*/           OPC_CheckChild1Integer, 7, 
/*92350*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92352*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*92355*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*92363*/         0, /*End of Scope*/
/*92364*/       /*Scope*/ 20|128,2/*276*/, /*->92642*/
/*92366*/         OPC_CheckChild0Type, MVT::v16f32,
/*92368*/         OPC_Scope, 15, /*->92385*/ // 17 children in Scope
/*92370*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*92371*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92373*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*92376*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V16:f32 ?:v16f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*92385*/         /*Scope*/ 15, /*->92401*/
/*92386*/           OPC_CheckChild1Integer, 0, 
/*92388*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92390*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*92393*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*92401*/         /*Scope*/ 15, /*->92417*/
/*92402*/           OPC_CheckChild1Integer, 1, 
/*92404*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92406*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*92409*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*92417*/         /*Scope*/ 15, /*->92433*/
/*92418*/           OPC_CheckChild1Integer, 2, 
/*92420*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92422*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*92425*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*92433*/         /*Scope*/ 15, /*->92449*/
/*92434*/           OPC_CheckChild1Integer, 3, 
/*92436*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92438*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*92441*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*92449*/         /*Scope*/ 15, /*->92465*/
/*92450*/           OPC_CheckChild1Integer, 4, 
/*92452*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92454*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*92457*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*92465*/         /*Scope*/ 15, /*->92481*/
/*92466*/           OPC_CheckChild1Integer, 5, 
/*92468*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92470*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*92473*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*92481*/         /*Scope*/ 15, /*->92497*/
/*92482*/           OPC_CheckChild1Integer, 6, 
/*92484*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92486*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*92489*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*92497*/         /*Scope*/ 15, /*->92513*/
/*92498*/           OPC_CheckChild1Integer, 7, 
/*92500*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92502*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*92505*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*92513*/         /*Scope*/ 15, /*->92529*/
/*92514*/           OPC_CheckChild1Integer, 8, 
/*92516*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92518*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*92521*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*92529*/         /*Scope*/ 15, /*->92545*/
/*92530*/           OPC_CheckChild1Integer, 9, 
/*92532*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92534*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*92537*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*92545*/         /*Scope*/ 15, /*->92561*/
/*92546*/           OPC_CheckChild1Integer, 10, 
/*92548*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92550*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*92553*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*92561*/         /*Scope*/ 15, /*->92577*/
/*92562*/           OPC_CheckChild1Integer, 11, 
/*92564*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92566*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*92569*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*92577*/         /*Scope*/ 15, /*->92593*/
/*92578*/           OPC_CheckChild1Integer, 12, 
/*92580*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92582*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*92585*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*92593*/         /*Scope*/ 15, /*->92609*/
/*92594*/           OPC_CheckChild1Integer, 13, 
/*92596*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92598*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*92601*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*92609*/         /*Scope*/ 15, /*->92625*/
/*92610*/           OPC_CheckChild1Integer, 14, 
/*92612*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92614*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*92617*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*92625*/         /*Scope*/ 15, /*->92641*/
/*92626*/           OPC_CheckChild1Integer, 15, 
/*92628*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92630*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*92633*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*92641*/         0, /*End of Scope*/
/*92642*/       0, /*End of Scope*/
/*92643*/     0, // EndSwitchType
/*92644*/   /*SwitchOpcode*/ 61|128,2/*317*/, TARGET_VAL(ISD::AND),// ->92965
/*92648*/     OPC_Scope, 24|128,1/*152*/, /*->92803*/ // 2 children in Scope
/*92651*/       OPC_MoveChild0,
/*92652*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*92655*/       OPC_RecordChild0, // #0 = $src
/*92656*/       OPC_RecordChild1, // #1 = $rshift
/*92657*/       OPC_CheckChild1Type, MVT::i32,
/*92659*/       OPC_MoveParent,
/*92660*/       OPC_RecordChild1, // #2 = $mask
/*92661*/       OPC_MoveChild1,
/*92662*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*92665*/       OPC_CheckPredicate, 62, // Predicate_IMMZeroBasedBitfieldMask
/*92667*/       OPC_MoveParent,
/*92668*/       OPC_CheckType, MVT::i32,
/*92670*/       OPC_Scope, 21, /*->92693*/ // 2 children in Scope
/*92672*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92674*/         OPC_EmitNodeXForm, 5, 2, // IMMPopCount
/*92677*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 3,  // Results = #4
/*92684*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, ?:i32:$rshift, (S_MOV_B32:i16 (IMMPopCount:i32 ?:i32:$mask)))
/*92693*/       /*Scope*/ 108, /*->92802*/
/*92694*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*92696*/         OPC_EmitInteger, MVT::i32, 0, 
/*92699*/         OPC_EmitInteger, MVT::i32, 0, 
/*92702*/         OPC_EmitInteger, MVT::i32, 0, 
/*92705*/         OPC_EmitInteger, MVT::i32, 0, 
/*92708*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92720*/         OPC_EmitInteger, MVT::i32, 0, 
/*92723*/         OPC_EmitInteger, MVT::i32, 0, 
/*92726*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92738*/         OPC_EmitNodeXForm, 5, 2, // IMMPopCount
/*92741*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*92748*/         OPC_EmitInteger, MVT::i32, 0, 
/*92751*/         OPC_EmitInteger, MVT::i32, 0, 
/*92754*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92766*/         OPC_EmitInteger, MVT::i32, 1, 
/*92769*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92772*/         OPC_EmitInteger, MVT::i32, 0, 
/*92775*/         OPC_EmitInteger, MVT::i32, 0, 
/*92778*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, ?:i32:$rshift, (MOV_IMM_I32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*92802*/       0, /*End of Scope*/
/*92803*/     /*Scope*/ 31|128,1/*159*/, /*->92964*/
/*92805*/       OPC_RecordChild0, // #0 = $src0
/*92806*/       OPC_RecordChild1, // #1 = $src1
/*92807*/       OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->92925
/*92810*/         OPC_Scope, 100, /*->92912*/ // 2 children in Scope
/*92812*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*92814*/           OPC_EmitInteger, MVT::i32, 0, 
/*92817*/           OPC_EmitInteger, MVT::i32, 0, 
/*92820*/           OPC_EmitInteger, MVT::i32, 1, 
/*92823*/           OPC_EmitInteger, MVT::i32, 0, 
/*92826*/           OPC_EmitInteger, MVT::i32, 0, 
/*92829*/           OPC_EmitInteger, MVT::i32, 0, 
/*92832*/           OPC_EmitInteger, MVT::i32, 0, 
/*92835*/           OPC_EmitInteger, MVT::i32, 0, 
/*92838*/           OPC_EmitInteger, MVT::i32, 0, 
/*92841*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92853*/           OPC_EmitInteger, MVT::i32, 0, 
/*92856*/           OPC_EmitInteger, MVT::i32, 0, 
/*92859*/           OPC_EmitInteger, MVT::i32, 0, 
/*92862*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92874*/           OPC_EmitInteger, MVT::i32, 1, 
/*92877*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92880*/           OPC_EmitInteger, MVT::i32, 0, 
/*92883*/           OPC_EmitInteger, MVT::i32, 0, 
/*92886*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::AND_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*92912*/         /*Scope*/ 11, /*->92924*/
/*92913*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92915*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*92924*/         0, /*End of Scope*/
/*92925*/       /*SwitchType*/ 10, MVT::i16,// ->92937
/*92927*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*92929*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_AND_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*92937*/       /*SwitchType*/ 11, MVT::i64,// ->92950
/*92939*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92941*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*92950*/       /*SwitchType*/ 11, MVT::i1,// ->92963
/*92952*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92954*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*92963*/       0, // EndSwitchType
/*92964*/     0, /*End of Scope*/
/*92965*/   /*SwitchOpcode*/ 75|128,10/*1355*/, TARGET_VAL(ISD::XOR),// ->94324
/*92969*/     OPC_Scope, 75|128,1/*203*/, /*->93175*/ // 5 children in Scope
/*92972*/       OPC_RecordChild0, // #0 = $z
/*92973*/       OPC_MoveChild1,
/*92974*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*92977*/       OPC_Scope, 19|128,1/*147*/, /*->93127*/ // 2 children in Scope
/*92980*/         OPC_RecordChild0, // #1 = $x
/*92981*/         OPC_MoveChild1,
/*92982*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*92985*/         OPC_Scope, 120, /*->93107*/ // 2 children in Scope
/*92987*/           OPC_RecordChild0, // #2 = $y
/*92988*/           OPC_CheckChild1Same, 0,
/*92990*/           OPC_MoveParent,
/*92991*/           OPC_MoveParent,
/*92992*/           OPC_CheckType, MVT::i32,
/*92994*/           OPC_Scope, 98, /*->93094*/ // 2 children in Scope
/*92996*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*92998*/             OPC_EmitInteger, MVT::i32, 0, 
/*93001*/             OPC_EmitInteger, MVT::i32, 0, 
/*93004*/             OPC_EmitInteger, MVT::i32, 0, 
/*93007*/             OPC_EmitInteger, MVT::i32, 0, 
/*93010*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93022*/             OPC_EmitInteger, MVT::i32, 0, 
/*93025*/             OPC_EmitInteger, MVT::i32, 0, 
/*93028*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93040*/             OPC_EmitInteger, MVT::i32, 0, 
/*93043*/             OPC_EmitInteger, MVT::i32, 0, 
/*93046*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93058*/             OPC_EmitInteger, MVT::i32, 1, 
/*93061*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93064*/             OPC_EmitInteger, MVT::i32, 0, 
/*93067*/             OPC_EmitInteger, MVT::i32, 0, 
/*93070*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*93094*/           /*Scope*/ 11, /*->93106*/
/*93095*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93097*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*93106*/           0, /*End of Scope*/
/*93107*/         /*Scope*/ 18, /*->93126*/
/*93108*/           OPC_CheckChild0Same, 0,
/*93110*/           OPC_RecordChild1, // #2 = $y
/*93111*/           OPC_MoveParent,
/*93112*/           OPC_MoveParent,
/*93113*/           OPC_CheckType, MVT::i32,
/*93115*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93117*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*93126*/         0, /*End of Scope*/
/*93127*/       /*Scope*/ 46, /*->93174*/
/*93128*/         OPC_MoveChild0,
/*93129*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*93132*/         OPC_Scope, 19, /*->93153*/ // 2 children in Scope
/*93134*/           OPC_RecordChild0, // #1 = $y
/*93135*/           OPC_CheckChild1Same, 0,
/*93137*/           OPC_MoveParent,
/*93138*/           OPC_RecordChild1, // #2 = $x
/*93139*/           OPC_MoveParent,
/*93140*/           OPC_CheckType, MVT::i32,
/*93142*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93144*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*93153*/         /*Scope*/ 19, /*->93173*/
/*93154*/           OPC_CheckChild0Same, 0,
/*93156*/           OPC_RecordChild1, // #1 = $y
/*93157*/           OPC_MoveParent,
/*93158*/           OPC_RecordChild1, // #2 = $x
/*93159*/           OPC_MoveParent,
/*93160*/           OPC_CheckType, MVT::i32,
/*93162*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93164*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*93173*/         0, /*End of Scope*/
/*93174*/       0, /*End of Scope*/
/*93175*/     /*Scope*/ 90, /*->93266*/
/*93176*/       OPC_MoveChild0,
/*93177*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*93180*/       OPC_Scope, 41, /*->93223*/ // 2 children in Scope
/*93182*/         OPC_RecordChild0, // #0 = $x
/*93183*/         OPC_MoveChild1,
/*93184*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*93187*/         OPC_RecordChild0, // #1 = $y
/*93188*/         OPC_RecordChild1, // #2 = $z
/*93189*/         OPC_MoveParent,
/*93190*/         OPC_MoveParent,
/*93191*/         OPC_CheckType, MVT::i32,
/*93193*/         OPC_Scope, 13, /*->93208*/ // 2 children in Scope
/*93195*/           OPC_CheckChild1Same, 2,
/*93197*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93199*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*93208*/         /*Scope*/ 13, /*->93222*/
/*93209*/           OPC_CheckChild1Same, 1,
/*93211*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93213*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*93222*/         0, /*End of Scope*/
/*93223*/       /*Scope*/ 41, /*->93265*/
/*93224*/         OPC_MoveChild0,
/*93225*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*93228*/         OPC_RecordChild0, // #0 = $y
/*93229*/         OPC_RecordChild1, // #1 = $z
/*93230*/         OPC_MoveParent,
/*93231*/         OPC_RecordChild1, // #2 = $x
/*93232*/         OPC_MoveParent,
/*93233*/         OPC_CheckType, MVT::i32,
/*93235*/         OPC_Scope, 13, /*->93250*/ // 2 children in Scope
/*93237*/           OPC_CheckChild1Same, 1,
/*93239*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93241*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*93250*/         /*Scope*/ 13, /*->93264*/
/*93251*/           OPC_CheckChild1Same, 0,
/*93253*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*93255*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*93264*/         0, /*End of Scope*/
/*93265*/       0, /*End of Scope*/
/*93266*/     /*Scope*/ 84|128,2/*340*/, /*->93608*/
/*93268*/       OPC_RecordChild0, // #0 = $z
/*93269*/       OPC_MoveChild1,
/*93270*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*93273*/       OPC_Scope, 110, /*->93385*/ // 2 children in Scope
/*93275*/         OPC_RecordChild0, // #1 = $x
/*93276*/         OPC_MoveChild1,
/*93277*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*93280*/         OPC_CheckChild0Same, 0,
/*93282*/         OPC_RecordChild1, // #2 = $y
/*93283*/         OPC_MoveParent,
/*93284*/         OPC_MoveParent,
/*93285*/         OPC_CheckType, MVT::i32,
/*93287*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93289*/         OPC_EmitInteger, MVT::i32, 0, 
/*93292*/         OPC_EmitInteger, MVT::i32, 0, 
/*93295*/         OPC_EmitInteger, MVT::i32, 0, 
/*93298*/         OPC_EmitInteger, MVT::i32, 0, 
/*93301*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93313*/         OPC_EmitInteger, MVT::i32, 0, 
/*93316*/         OPC_EmitInteger, MVT::i32, 0, 
/*93319*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93331*/         OPC_EmitInteger, MVT::i32, 0, 
/*93334*/         OPC_EmitInteger, MVT::i32, 0, 
/*93337*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93349*/         OPC_EmitInteger, MVT::i32, 1, 
/*93352*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93355*/         OPC_EmitInteger, MVT::i32, 0, 
/*93358*/         OPC_EmitInteger, MVT::i32, 0, 
/*93361*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*93385*/       /*Scope*/ 92|128,1/*220*/, /*->93607*/
/*93387*/         OPC_MoveChild0,
/*93388*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*93391*/         OPC_Scope, 106, /*->93499*/ // 2 children in Scope
/*93393*/           OPC_RecordChild0, // #1 = $y
/*93394*/           OPC_CheckChild1Same, 0,
/*93396*/           OPC_MoveParent,
/*93397*/           OPC_RecordChild1, // #2 = $x
/*93398*/           OPC_MoveParent,
/*93399*/           OPC_CheckType, MVT::i32,
/*93401*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93403*/           OPC_EmitInteger, MVT::i32, 0, 
/*93406*/           OPC_EmitInteger, MVT::i32, 0, 
/*93409*/           OPC_EmitInteger, MVT::i32, 0, 
/*93412*/           OPC_EmitInteger, MVT::i32, 0, 
/*93415*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93427*/           OPC_EmitInteger, MVT::i32, 0, 
/*93430*/           OPC_EmitInteger, MVT::i32, 0, 
/*93433*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93445*/           OPC_EmitInteger, MVT::i32, 0, 
/*93448*/           OPC_EmitInteger, MVT::i32, 0, 
/*93451*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93463*/           OPC_EmitInteger, MVT::i32, 1, 
/*93466*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93469*/           OPC_EmitInteger, MVT::i32, 0, 
/*93472*/           OPC_EmitInteger, MVT::i32, 0, 
/*93475*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*93499*/         /*Scope*/ 106, /*->93606*/
/*93500*/           OPC_CheckChild0Same, 0,
/*93502*/           OPC_RecordChild1, // #1 = $y
/*93503*/           OPC_MoveParent,
/*93504*/           OPC_RecordChild1, // #2 = $x
/*93505*/           OPC_MoveParent,
/*93506*/           OPC_CheckType, MVT::i32,
/*93508*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93510*/           OPC_EmitInteger, MVT::i32, 0, 
/*93513*/           OPC_EmitInteger, MVT::i32, 0, 
/*93516*/           OPC_EmitInteger, MVT::i32, 0, 
/*93519*/           OPC_EmitInteger, MVT::i32, 0, 
/*93522*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93534*/           OPC_EmitInteger, MVT::i32, 0, 
/*93537*/           OPC_EmitInteger, MVT::i32, 0, 
/*93540*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93552*/           OPC_EmitInteger, MVT::i32, 0, 
/*93555*/           OPC_EmitInteger, MVT::i32, 0, 
/*93558*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93570*/           OPC_EmitInteger, MVT::i32, 1, 
/*93573*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93576*/           OPC_EmitInteger, MVT::i32, 0, 
/*93579*/           OPC_EmitInteger, MVT::i32, 0, 
/*93582*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*93606*/         0, /*End of Scope*/
/*93607*/       0, /*End of Scope*/
/*93608*/     /*Scope*/ 56|128,3/*440*/, /*->94050*/
/*93610*/       OPC_MoveChild0,
/*93611*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*93614*/       OPC_Scope, 87|128,1/*215*/, /*->93832*/ // 2 children in Scope
/*93617*/         OPC_RecordChild0, // #0 = $x
/*93618*/         OPC_MoveChild1,
/*93619*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*93622*/         OPC_RecordChild0, // #1 = $y
/*93623*/         OPC_RecordChild1, // #2 = $z
/*93624*/         OPC_MoveParent,
/*93625*/         OPC_MoveParent,
/*93626*/         OPC_CheckType, MVT::i32,
/*93628*/         OPC_Scope, 100, /*->93730*/ // 2 children in Scope
/*93630*/           OPC_CheckChild1Same, 2,
/*93632*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93634*/           OPC_EmitInteger, MVT::i32, 0, 
/*93637*/           OPC_EmitInteger, MVT::i32, 0, 
/*93640*/           OPC_EmitInteger, MVT::i32, 0, 
/*93643*/           OPC_EmitInteger, MVT::i32, 0, 
/*93646*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93658*/           OPC_EmitInteger, MVT::i32, 0, 
/*93661*/           OPC_EmitInteger, MVT::i32, 0, 
/*93664*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93676*/           OPC_EmitInteger, MVT::i32, 0, 
/*93679*/           OPC_EmitInteger, MVT::i32, 0, 
/*93682*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93694*/           OPC_EmitInteger, MVT::i32, 1, 
/*93697*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93700*/           OPC_EmitInteger, MVT::i32, 0, 
/*93703*/           OPC_EmitInteger, MVT::i32, 0, 
/*93706*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*93730*/         /*Scope*/ 100, /*->93831*/
/*93731*/           OPC_CheckChild1Same, 1,
/*93733*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93735*/           OPC_EmitInteger, MVT::i32, 0, 
/*93738*/           OPC_EmitInteger, MVT::i32, 0, 
/*93741*/           OPC_EmitInteger, MVT::i32, 0, 
/*93744*/           OPC_EmitInteger, MVT::i32, 0, 
/*93747*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93759*/           OPC_EmitInteger, MVT::i32, 0, 
/*93762*/           OPC_EmitInteger, MVT::i32, 0, 
/*93765*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93777*/           OPC_EmitInteger, MVT::i32, 0, 
/*93780*/           OPC_EmitInteger, MVT::i32, 0, 
/*93783*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93795*/           OPC_EmitInteger, MVT::i32, 1, 
/*93798*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93801*/           OPC_EmitInteger, MVT::i32, 0, 
/*93804*/           OPC_EmitInteger, MVT::i32, 0, 
/*93807*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*93831*/         0, /*End of Scope*/
/*93832*/       /*Scope*/ 87|128,1/*215*/, /*->94049*/
/*93834*/         OPC_MoveChild0,
/*93835*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*93838*/         OPC_RecordChild0, // #0 = $y
/*93839*/         OPC_RecordChild1, // #1 = $z
/*93840*/         OPC_MoveParent,
/*93841*/         OPC_RecordChild1, // #2 = $x
/*93842*/         OPC_MoveParent,
/*93843*/         OPC_CheckType, MVT::i32,
/*93845*/         OPC_Scope, 100, /*->93947*/ // 2 children in Scope
/*93847*/           OPC_CheckChild1Same, 1,
/*93849*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93851*/           OPC_EmitInteger, MVT::i32, 0, 
/*93854*/           OPC_EmitInteger, MVT::i32, 0, 
/*93857*/           OPC_EmitInteger, MVT::i32, 0, 
/*93860*/           OPC_EmitInteger, MVT::i32, 0, 
/*93863*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93875*/           OPC_EmitInteger, MVT::i32, 0, 
/*93878*/           OPC_EmitInteger, MVT::i32, 0, 
/*93881*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93893*/           OPC_EmitInteger, MVT::i32, 0, 
/*93896*/           OPC_EmitInteger, MVT::i32, 0, 
/*93899*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93911*/           OPC_EmitInteger, MVT::i32, 1, 
/*93914*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*93917*/           OPC_EmitInteger, MVT::i32, 0, 
/*93920*/           OPC_EmitInteger, MVT::i32, 0, 
/*93923*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*93947*/         /*Scope*/ 100, /*->94048*/
/*93948*/           OPC_CheckChild1Same, 0,
/*93950*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*93952*/           OPC_EmitInteger, MVT::i32, 0, 
/*93955*/           OPC_EmitInteger, MVT::i32, 0, 
/*93958*/           OPC_EmitInteger, MVT::i32, 0, 
/*93961*/           OPC_EmitInteger, MVT::i32, 0, 
/*93964*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93976*/           OPC_EmitInteger, MVT::i32, 0, 
/*93979*/           OPC_EmitInteger, MVT::i32, 0, 
/*93982*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*93994*/           OPC_EmitInteger, MVT::i32, 0, 
/*93997*/           OPC_EmitInteger, MVT::i32, 0, 
/*94000*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94012*/           OPC_EmitInteger, MVT::i32, 1, 
/*94015*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94018*/           OPC_EmitInteger, MVT::i32, 0, 
/*94021*/           OPC_EmitInteger, MVT::i32, 0, 
/*94024*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*94048*/         0, /*End of Scope*/
/*94049*/       0, /*End of Scope*/
/*94050*/     /*Scope*/ 15|128,2/*271*/, /*->94323*/
/*94052*/       OPC_RecordChild0, // #0 = $src0
/*94053*/       OPC_Scope, 107, /*->94162*/ // 2 children in Scope
/*94055*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94066*/         OPC_SwitchType /*2 cases */, 80, MVT::i32,// ->94149
/*94069*/           OPC_Scope, 66, /*->94137*/ // 2 children in Scope
/*94071*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*94073*/             OPC_EmitInteger, MVT::i32, 1, 
/*94076*/             OPC_EmitInteger, MVT::i32, 0, 
/*94079*/             OPC_EmitInteger, MVT::i32, 0, 
/*94082*/             OPC_EmitInteger, MVT::i32, 0, 
/*94085*/             OPC_EmitInteger, MVT::i32, 0, 
/*94088*/             OPC_EmitInteger, MVT::i32, 0, 
/*94091*/             OPC_EmitInteger, MVT::i32, 0, 
/*94094*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94106*/             OPC_EmitInteger, MVT::i32, 1, 
/*94109*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94112*/             OPC_EmitInteger, MVT::i32, 0, 
/*94115*/             OPC_EmitInteger, MVT::i32, 0, 
/*94118*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*94137*/           /*Scope*/ 10, /*->94148*/
/*94138*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94140*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                          MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                      // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (S_NOT_B32:i32:i1 i32:i32:$src0)
/*94148*/           0, /*End of Scope*/
/*94149*/         /*SwitchType*/ 10, MVT::i64,// ->94161
/*94151*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94153*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                        MVT::i64, MVT::i1, 1/*#Ops*/, 0, 
                    // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                    // Dst: (S_NOT_B64:i64:i1 i64:i64:$src0)
/*94161*/         0, // EndSwitchType
/*94162*/       /*Scope*/ 30|128,1/*158*/, /*->94322*/
/*94164*/         OPC_RecordChild1, // #1 = $src1
/*94165*/         OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->94283
/*94168*/           OPC_Scope, 100, /*->94270*/ // 2 children in Scope
/*94170*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*94172*/             OPC_EmitInteger, MVT::i32, 0, 
/*94175*/             OPC_EmitInteger, MVT::i32, 0, 
/*94178*/             OPC_EmitInteger, MVT::i32, 1, 
/*94181*/             OPC_EmitInteger, MVT::i32, 0, 
/*94184*/             OPC_EmitInteger, MVT::i32, 0, 
/*94187*/             OPC_EmitInteger, MVT::i32, 0, 
/*94190*/             OPC_EmitInteger, MVT::i32, 0, 
/*94193*/             OPC_EmitInteger, MVT::i32, 0, 
/*94196*/             OPC_EmitInteger, MVT::i32, 0, 
/*94199*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94211*/             OPC_EmitInteger, MVT::i32, 0, 
/*94214*/             OPC_EmitInteger, MVT::i32, 0, 
/*94217*/             OPC_EmitInteger, MVT::i32, 0, 
/*94220*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*94232*/             OPC_EmitInteger, MVT::i32, 1, 
/*94235*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*94238*/             OPC_EmitInteger, MVT::i32, 0, 
/*94241*/             OPC_EmitInteger, MVT::i32, 0, 
/*94244*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*94270*/           /*Scope*/ 11, /*->94282*/
/*94271*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94273*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_XOR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*94282*/           0, /*End of Scope*/
/*94283*/         /*SwitchType*/ 10, MVT::i16,// ->94295
/*94285*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94287*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (V_XOR_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*94295*/         /*SwitchType*/ 11, MVT::i64,// ->94308
/*94297*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94299*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*94308*/         /*SwitchType*/ 11, MVT::i1,// ->94321
/*94310*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*94312*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*94321*/         0, // EndSwitchType
/*94322*/       0, /*End of Scope*/
/*94323*/     0, /*End of Scope*/
/*94324*/   /*SwitchOpcode*/ 26|128,8/*1050*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->95378
/*94328*/     OPC_Scope, 47|128,6/*815*/, /*->95146*/ // 2 children in Scope
/*94331*/       OPC_MoveChild0,
/*94332*/       OPC_SwitchOpcode /*10 cases */, 98|128,1/*226*/, TARGET_VAL(ISD::ADD),// ->94563
/*94337*/         OPC_Scope, 24, /*->94363*/ // 4 children in Scope
/*94339*/           OPC_MoveChild0,
/*94340*/           OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*94343*/           OPC_RecordChild0, // #0 = $src0
/*94344*/           OPC_RecordChild1, // #1 = $src1
/*94345*/           OPC_MoveParent,
/*94346*/           OPC_RecordChild1, // #2 = $src2
/*94347*/           OPC_CheckType, MVT::i16,
/*94349*/           OPC_MoveParent,
/*94350*/           OPC_CheckType, MVT::i32,
/*94352*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94354*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (zext:i32 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                    // Dst: (V_MAD_U16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*94363*/         /*Scope*/ 24, /*->94388*/
/*94364*/           OPC_RecordChild0, // #0 = $src2
/*94365*/           OPC_MoveChild1,
/*94366*/           OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*94369*/           OPC_RecordChild0, // #1 = $src0
/*94370*/           OPC_RecordChild1, // #2 = $src1
/*94371*/           OPC_MoveParent,
/*94372*/           OPC_CheckType, MVT::i16,
/*94374*/           OPC_MoveParent,
/*94375*/           OPC_CheckType, MVT::i32,
/*94377*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94379*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (zext:i32 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                    // Dst: (V_MAD_U16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*94388*/         /*Scope*/ 54, /*->94443*/
/*94389*/           OPC_MoveChild0,
/*94390*/           OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*94393*/           OPC_RecordChild0, // #0 = $src0
/*94394*/           OPC_RecordChild1, // #1 = $src1
/*94395*/           OPC_MoveParent,
/*94396*/           OPC_RecordChild1, // #2 = $src2
/*94397*/           OPC_CheckType, MVT::i16,
/*94399*/           OPC_MoveParent,
/*94400*/           OPC_CheckType, MVT::i64,
/*94402*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94404*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*94407*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2,  // Results = #4
/*94416*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*94419*/           OPC_EmitInteger, MVT::i32, 0, 
/*94422*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*94429*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*94432*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                    // Src: (zext:i64 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*94443*/         /*Scope*/ 118, /*->94562*/
/*94444*/           OPC_RecordChild0, // #0 = $src2
/*94445*/           OPC_Scope, 53, /*->94500*/ // 2 children in Scope
/*94447*/             OPC_MoveChild1,
/*94448*/             OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*94451*/             OPC_RecordChild0, // #1 = $src0
/*94452*/             OPC_RecordChild1, // #2 = $src1
/*94453*/             OPC_MoveParent,
/*94454*/             OPC_CheckType, MVT::i16,
/*94456*/             OPC_MoveParent,
/*94457*/             OPC_CheckType, MVT::i64,
/*94459*/             OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94461*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*94464*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #4
/*94473*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*94476*/             OPC_EmitInteger, MVT::i32, 0, 
/*94479*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                          MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*94486*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*94489*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                      // Src: (zext:i64 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                      // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*94500*/           /*Scope*/ 60, /*->94561*/
/*94501*/             OPC_RecordChild1, // #1 = $src1
/*94502*/             OPC_CheckType, MVT::i16,
/*94504*/             OPC_MoveParent,
/*94505*/             OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->94518
/*94508*/               OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94510*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                            MVT::i32, 2/*#Ops*/, 0, 1, 
                        // Src: (zext:i32 (add:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                        // Dst: (V_ADD_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*94518*/             /*SwitchType*/ 40, MVT::i64,// ->94560
/*94520*/               OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94522*/               OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*94525*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*94533*/               OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*94536*/               OPC_EmitInteger, MVT::i32, 0, 
/*94539*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                            MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*94546*/               OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*94549*/               OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                            MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                        // Src: (zext:i64 (add:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                        // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_ADD_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*94560*/             0, // EndSwitchType
/*94561*/           0, /*End of Scope*/
/*94562*/         0, /*End of Scope*/
/*94563*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::MUL),// ->94627
/*94566*/         OPC_RecordChild0, // #0 = $src0
/*94567*/         OPC_RecordChild1, // #1 = $src1
/*94568*/         OPC_CheckType, MVT::i16,
/*94570*/         OPC_MoveParent,
/*94571*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->94584
/*94574*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94576*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MUL_LO_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*94584*/         /*SwitchType*/ 40, MVT::i64,// ->94626
/*94586*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94588*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*94591*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*94599*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*94602*/           OPC_EmitInteger, MVT::i32, 0, 
/*94605*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*94612*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*94615*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MUL_LO_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*94626*/         0, // EndSwitchType
/*94627*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SUB),// ->94691
/*94630*/         OPC_RecordChild0, // #0 = $src0
/*94631*/         OPC_RecordChild1, // #1 = $src1
/*94632*/         OPC_CheckType, MVT::i16,
/*94634*/         OPC_MoveParent,
/*94635*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->94648
/*94638*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94640*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (sub:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_SUB_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*94648*/         /*SwitchType*/ 40, MVT::i64,// ->94690
/*94650*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94652*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*94655*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*94663*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*94666*/           OPC_EmitInteger, MVT::i32, 0, 
/*94669*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*94676*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*94679*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (sub:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_SUB_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*94690*/         0, // EndSwitchType
/*94691*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SMIN),// ->94755
/*94694*/         OPC_RecordChild0, // #0 = $src0
/*94695*/         OPC_RecordChild1, // #1 = $src1
/*94696*/         OPC_CheckType, MVT::i16,
/*94698*/         OPC_MoveParent,
/*94699*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->94712
/*94702*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94704*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (smin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MIN_I16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*94712*/         /*SwitchType*/ 40, MVT::i64,// ->94754
/*94714*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94716*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*94719*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*94727*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*94730*/           OPC_EmitInteger, MVT::i32, 0, 
/*94733*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*94740*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*94743*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (smin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MIN_I16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*94754*/         0, // EndSwitchType
/*94755*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SMAX),// ->94819
/*94758*/         OPC_RecordChild0, // #0 = $src0
/*94759*/         OPC_RecordChild1, // #1 = $src1
/*94760*/         OPC_CheckType, MVT::i16,
/*94762*/         OPC_MoveParent,
/*94763*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->94776
/*94766*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94768*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (smax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAX_I16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*94776*/         /*SwitchType*/ 40, MVT::i64,// ->94818
/*94778*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94780*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*94783*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*94791*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*94794*/           OPC_EmitInteger, MVT::i32, 0, 
/*94797*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*94804*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*94807*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (smax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAX_I16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*94818*/         0, // EndSwitchType
/*94819*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::UMIN),// ->94883
/*94822*/         OPC_RecordChild0, // #0 = $src0
/*94823*/         OPC_RecordChild1, // #1 = $src1
/*94824*/         OPC_CheckType, MVT::i16,
/*94826*/         OPC_MoveParent,
/*94827*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->94840
/*94830*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94832*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (umin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MIN_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*94840*/         /*SwitchType*/ 40, MVT::i64,// ->94882
/*94842*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94844*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*94847*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*94855*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*94858*/           OPC_EmitInteger, MVT::i32, 0, 
/*94861*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*94868*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*94871*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (umin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MIN_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*94882*/         0, // EndSwitchType
/*94883*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::UMAX),// ->94947
/*94886*/         OPC_RecordChild0, // #0 = $src0
/*94887*/         OPC_RecordChild1, // #1 = $src1
/*94888*/         OPC_CheckType, MVT::i16,
/*94890*/         OPC_MoveParent,
/*94891*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->94904
/*94894*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94896*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (umax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAX_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*94904*/         /*SwitchType*/ 40, MVT::i64,// ->94946
/*94906*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94908*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*94911*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*94919*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*94922*/           OPC_EmitInteger, MVT::i32, 0, 
/*94925*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*94932*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*94935*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (umax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAX_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*94946*/         0, // EndSwitchType
/*94947*/       /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SHL),// ->95013
/*94950*/         OPC_RecordChild0, // #0 = $src0
/*94951*/         OPC_RecordChild1, // #1 = $src1
/*94952*/         OPC_CheckChild1Type, MVT::i16,
/*94954*/         OPC_CheckType, MVT::i16,
/*94956*/         OPC_MoveParent,
/*94957*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->94970
/*94960*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94962*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (shl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_LSHLREV_B16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*94970*/         /*SwitchType*/ 40, MVT::i64,// ->95012
/*94972*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*94974*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*94977*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*94985*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*94988*/           OPC_EmitInteger, MVT::i32, 0, 
/*94991*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*94998*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*95001*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (shl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_LSHLREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*95012*/         0, // EndSwitchType
/*95013*/       /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRL),// ->95079
/*95016*/         OPC_RecordChild0, // #0 = $src0
/*95017*/         OPC_RecordChild1, // #1 = $src1
/*95018*/         OPC_CheckChild1Type, MVT::i16,
/*95020*/         OPC_CheckType, MVT::i16,
/*95022*/         OPC_MoveParent,
/*95023*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->95036
/*95026*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*95028*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (srl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_LSHRREV_B16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*95036*/         /*SwitchType*/ 40, MVT::i64,// ->95078
/*95038*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*95040*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*95043*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*95051*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*95054*/           OPC_EmitInteger, MVT::i32, 0, 
/*95057*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*95064*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*95067*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (srl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_LSHRREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*95078*/         0, // EndSwitchType
/*95079*/       /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRA),// ->95145
/*95082*/         OPC_RecordChild0, // #0 = $src0
/*95083*/         OPC_RecordChild1, // #1 = $src1
/*95084*/         OPC_CheckChild1Type, MVT::i16,
/*95086*/         OPC_CheckType, MVT::i16,
/*95088*/         OPC_MoveParent,
/*95089*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->95102
/*95092*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*95094*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (sra:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_ASHRREV_I16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*95102*/         /*SwitchType*/ 40, MVT::i64,// ->95144
/*95104*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*95106*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*95109*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*95117*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*95120*/           OPC_EmitInteger, MVT::i32, 0, 
/*95123*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*95130*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*95133*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (sra:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_ASHRREV_I16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*95144*/         0, // EndSwitchType
/*95145*/       0, // EndSwitchOpcode
/*95146*/     /*Scope*/ 101|128,1/*229*/, /*->95377*/
/*95148*/       OPC_RecordChild0, // #0 = $src
/*95149*/       OPC_SwitchType /*3 cases */, 17, MVT::i16,// ->95169
/*95152*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*95154*/         OPC_EmitInteger, MVT::i32, 0, 
/*95157*/         OPC_EmitInteger, MVT::i32, 1, 
/*95160*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (zext:i16 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src)
/*95169*/       /*SwitchType*/ 48, MVT::i32,// ->95219
/*95171*/         OPC_Scope, 19, /*->95192*/ // 2 children in Scope
/*95173*/           OPC_CheckChild0Type, MVT::i1,
/*95175*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95177*/           OPC_EmitInteger, MVT::i32, 0, 
/*95180*/           OPC_EmitInteger, MVT::i32, 1, 
/*95183*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                    // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*95192*/         /*Scope*/ 25, /*->95218*/
/*95193*/           OPC_CheckChild0Type, MVT::i16,
/*95195*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95197*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*95202*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*95209*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 2, 0, 
                    // Src: (zext:i32 i16:i16:$src) - Complexity = 3
                    // Dst: (S_AND_B32:i32:i1 (S_MOV_B32:i16 65535:i32), ?:i16:$src)
/*95218*/         0, /*End of Scope*/
/*95219*/       /*SwitchType*/ 26|128,1/*154*/, MVT::i64,// ->95376
/*95222*/         OPC_Scope, 34, /*->95258*/ // 3 children in Scope
/*95224*/           OPC_CheckChild0Type, MVT::i32,
/*95226*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95228*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*95231*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*95234*/           OPC_EmitInteger, MVT::i32, 0, 
/*95237*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 3,  // Results = #4
/*95244*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*95247*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                    // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*95258*/         /*Scope*/ 49, /*->95308*/
/*95259*/           OPC_CheckChild0Type, MVT::i1,
/*95261*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95263*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*95266*/           OPC_EmitInteger, MVT::i32, 0, 
/*95269*/           OPC_EmitInteger, MVT::i32, 1, 
/*95272*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*95281*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*95284*/           OPC_EmitInteger, MVT::i32, 0, 
/*95287*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*95294*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*95297*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                    // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*95308*/         /*Scope*/ 66, /*->95375*/
/*95309*/           OPC_CheckChild0Type, MVT::i16,
/*95311*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95313*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*95316*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*95321*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*95328*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 0, 3,  // Results = #4 #5
/*95337*/           OPC_EmitInteger, MVT::i32, AMDGPU::SGPR_32RegClassID,
/*95340*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 4, 6,  // Results = #7
/*95348*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*95351*/           OPC_EmitInteger, MVT::i32, 0, 
/*95354*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 9,  // Results = #10
/*95361*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*95364*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 7, 8, 10, 11, 
                    // Src: (zext:i64 i16:i16:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (COPY_TO_REGCLASS:i32 (S_AND_B32:i16:i1 ?:i16:$src, (S_MOV_B32:i16 65535:i32)), SGPR_32:i32), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*95375*/         0, /*End of Scope*/
/*95376*/       0, // EndSwitchType
/*95377*/     0, /*End of Scope*/
/*95378*/   /*SwitchOpcode*/ 59|128,3/*443*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->95825
/*95382*/     OPC_Scope, 38|128,1/*166*/, /*->95551*/ // 2 children in Scope
/*95385*/       OPC_MoveChild0,
/*95386*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*95389*/       OPC_Scope, 24, /*->95415*/ // 4 children in Scope
/*95391*/         OPC_MoveChild0,
/*95392*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*95395*/         OPC_RecordChild0, // #0 = $src0
/*95396*/         OPC_RecordChild1, // #1 = $src1
/*95397*/         OPC_MoveParent,
/*95398*/         OPC_RecordChild1, // #2 = $src2
/*95399*/         OPC_CheckType, MVT::i16,
/*95401*/         OPC_MoveParent,
/*95402*/         OPC_CheckType, MVT::i32,
/*95404*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*95406*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext:i32 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                  // Dst: (V_MAD_I16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*95415*/       /*Scope*/ 24, /*->95440*/
/*95416*/         OPC_RecordChild0, // #0 = $src2
/*95417*/         OPC_MoveChild1,
/*95418*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*95421*/         OPC_RecordChild0, // #1 = $src0
/*95422*/         OPC_RecordChild1, // #2 = $src1
/*95423*/         OPC_MoveParent,
/*95424*/         OPC_CheckType, MVT::i16,
/*95426*/         OPC_MoveParent,
/*95427*/         OPC_CheckType, MVT::i32,
/*95429*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*95431*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sext:i32 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                  // Dst: (V_MAD_I16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*95440*/       /*Scope*/ 54, /*->95495*/
/*95441*/         OPC_MoveChild0,
/*95442*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*95445*/         OPC_RecordChild0, // #0 = $src0
/*95446*/         OPC_RecordChild1, // #1 = $src1
/*95447*/         OPC_MoveParent,
/*95448*/         OPC_RecordChild1, // #2 = $src2
/*95449*/         OPC_CheckType, MVT::i16,
/*95451*/         OPC_MoveParent,
/*95452*/         OPC_CheckType, MVT::i64,
/*95454*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*95456*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*95459*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i16, 3/*#Ops*/, 0, 1, 2,  // Results = #4
/*95468*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*95471*/         OPC_EmitInteger, MVT::i32, 0, 
/*95474*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*95481*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*95484*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                  // Src: (sext:i64 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*95495*/       /*Scope*/ 54, /*->95550*/
/*95496*/         OPC_RecordChild0, // #0 = $src2
/*95497*/         OPC_MoveChild1,
/*95498*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*95501*/         OPC_RecordChild0, // #1 = $src0
/*95502*/         OPC_RecordChild1, // #2 = $src1
/*95503*/         OPC_MoveParent,
/*95504*/         OPC_CheckType, MVT::i16,
/*95506*/         OPC_MoveParent,
/*95507*/         OPC_CheckType, MVT::i64,
/*95509*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*95511*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*95514*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #4
/*95523*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*95526*/         OPC_EmitInteger, MVT::i32, 0, 
/*95529*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*95536*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*95539*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                  // Src: (sext:i64 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*95550*/       0, /*End of Scope*/
/*95551*/     /*Scope*/ 15|128,2/*271*/, /*->95824*/
/*95553*/       OPC_RecordChild0, // #0 = $src
/*95554*/       OPC_SwitchType /*3 cases */, 26, MVT::i16,// ->95583
/*95557*/         OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*95559*/         OPC_EmitInteger, MVT::i32, 0, 
/*95562*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95574*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sext:i16 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src)
/*95583*/       /*SwitchType*/ 43, MVT::i32,// ->95628
/*95585*/         OPC_Scope, 11, /*->95598*/ // 2 children in Scope
/*95587*/           OPC_CheckChild0Type, MVT::i16,
/*95589*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95591*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext:i32 i16:i16:$src) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 ?:i16:$src)
/*95598*/         /*Scope*/ 28, /*->95627*/
/*95599*/           OPC_CheckChild0Type, MVT::i1,
/*95601*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95603*/           OPC_EmitInteger, MVT::i32, 0, 
/*95606*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95618*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                    // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*95627*/         0, /*End of Scope*/
/*95628*/       /*SwitchType*/ 64|128,1/*192*/, MVT::i64,// ->95823
/*95631*/         OPC_Scope, 47, /*->95680*/ // 3 children in Scope
/*95633*/           OPC_CheckChild0Type, MVT::i32,
/*95635*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95637*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*95640*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*95643*/           OPC_EmitInteger, MVT::i32, 31, 
/*95646*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 0, 3,  // Results = #4 #5
/*95655*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_32_XM0RegClassID,
/*95658*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 4, 6,  // Results = #7
/*95666*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*95669*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 0, 2, 7, 8, 
                    // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (COPY_TO_REGCLASS:i32 (S_ASHR_I32:i16:i1 ?:i32:$src, 31:i32), SReg_32_XM0:i32), sub1:i32)
/*95680*/         /*Scope*/ 72, /*->95753*/
/*95681*/           OPC_CheckChild0Type, MVT::i1,
/*95683*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95685*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*95688*/           OPC_EmitInteger, MVT::i32, 0, 
/*95691*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95703*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*95712*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*95715*/           OPC_EmitInteger, MVT::i32, 0, 
/*95718*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*95730*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 6, 7, 0,  // Results = #8
/*95739*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*95742*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 4, 5, 8, 9, 
                    // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src), sub0:i32, (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*95753*/         /*Scope*/ 68, /*->95822*/
/*95754*/           OPC_CheckChild0Type, MVT::i16,
/*95756*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95758*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*95761*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*95768*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*95771*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0,  // Results = #4
/*95778*/           OPC_EmitInteger, MVT::i32, 31, 
/*95781*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*95788*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 4, 6,  // Results = #7 #8
/*95797*/           OPC_EmitInteger, MVT::i32, AMDGPU::SGPR_32RegClassID,
/*95800*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 7, 9,  // Results = #10
/*95808*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*95811*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 2, 3, 10, 11, 
                    // Src: (sext:i64 i16:i16:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (S_SEXT_I32_I16:i32 ?:i16:$src), sub0:i32, (COPY_TO_REGCLASS:i32 (S_ASHR_I32:i16:i1 (S_SEXT_I32_I16:i32 ?:i16:$src), (S_MOV_B32:i16 31:i32)), SGPR_32:i32), sub1:i32)
/*95822*/         0, /*End of Scope*/
/*95823*/       0, // EndSwitchType
/*95824*/     0, /*End of Scope*/
/*95825*/   /*SwitchOpcode*/ 29, TARGET_VAL(ISD::ATOMIC_FENCE),// ->95857
/*95828*/     OPC_RecordNode, // #0 = 'atomic_fence' chained node
/*95829*/     OPC_RecordChild1, // #1 = $ordering
/*95830*/     OPC_MoveChild1,
/*95831*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*95834*/     OPC_CheckType, MVT::i32,
/*95836*/     OPC_MoveParent,
/*95837*/     OPC_RecordChild2, // #2 = $scope
/*95838*/     OPC_MoveChild2,
/*95839*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*95842*/     OPC_MoveParent,
/*95843*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95845*/     OPC_EmitMergeInputChains1_0,
/*95846*/     OPC_EmitConvertToTarget, 1,
/*95848*/     OPC_EmitConvertToTarget, 2,
/*95850*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::ATOMIC_FENCE), 0|OPFL_Chain,
                  2/*#Ops*/, 3, 4, 
              // Src: (atomic_fence (imm:i32):$ordering, (imm:i32):$scope) - Complexity = 9
              // Dst: (ATOMIC_FENCE (imm:i32):$ordering, (imm:i32):$scope)
/*95857*/   /*SwitchOpcode*/ 25, TARGET_VAL(AMDGPUISD::PC_ADD_REL_OFFSET),// ->95885
/*95860*/     OPC_RecordChild0, // #0 = $ptr_lo
/*95861*/     OPC_MoveChild0,
/*95862*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*95865*/     OPC_MoveParent,
/*95866*/     OPC_RecordChild1, // #1 = $ptr_hi
/*95867*/     OPC_MoveChild1,
/*95868*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*95871*/     OPC_MoveParent,
/*95872*/     OPC_CheckType, MVT::i64,
/*95874*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95876*/     OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_PC_ADD_REL_OFFSET), 0,
                  MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (SIpc_add_rel_offset:i64 (tglobaladdr:i64):$ptr_lo, (tglobaladdr:i64):$ptr_hi) - Complexity = 9
              // Dst: (SI_PC_ADD_REL_OFFSET:i64:i1 (tglobaladdr:i64):$ptr_lo, (tglobaladdr:i64):$ptr_hi)
/*95885*/   /*SwitchOpcode*/ 47, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->95935
/*95888*/     OPC_RecordChild0, // #0 = $src
/*95889*/     OPC_CheckChild0Type, MVT::i32,
/*95891*/     OPC_Scope, 14, /*->95907*/ // 2 children in Scope
/*95893*/       OPC_CheckType, MVT::i32,
/*95895*/       OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*95897*/       OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*95900*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*95907*/     /*Scope*/ 26, /*->95934*/
/*95908*/       OPC_RecordChild1, // #1 = $buffer_id
/*95909*/       OPC_MoveChild1,
/*95910*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*95913*/       OPC_CheckType, MVT::i32,
/*95915*/       OPC_MoveParent,
/*95916*/       OPC_CheckType, MVT::v4i32,
/*95918*/       OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*95920*/       OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*95923*/       OPC_EmitConvertToTarget, 1,
/*95925*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$buffer_id) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$buffer_id)
/*95934*/     0, /*End of Scope*/
/*95935*/   /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::SETREG),// ->95961
/*95938*/     OPC_RecordNode, // #0 = 'AMDGPUsetreg' chained node
/*95939*/     OPC_CaptureGlueInput,
/*95940*/     OPC_RecordChild1, // #1 = $sdst
/*95941*/     OPC_CheckChild1Type, MVT::i32,
/*95943*/     OPC_RecordChild2, // #2 = $simm16
/*95944*/     OPC_MoveChild2,
/*95945*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*95948*/     OPC_CheckType, MVT::i16,
/*95950*/     OPC_MoveParent,
/*95951*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95953*/     OPC_EmitMergeInputChains1_0,
/*95954*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SETREG_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUsetreg i32:i32:$sdst, (timm:i16):$simm16) - Complexity = 6
              // Dst: (S_SETREG_B32 i32:i32:$sdst, (timm:i16):$simm16)
/*95961*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::SENDMSG),// ->95985
/*95964*/     OPC_RecordNode, // #0 = 'AMDGPUsendmsg' chained node
/*95965*/     OPC_CaptureGlueInput,
/*95966*/     OPC_RecordChild1, // #1 = $simm16
/*95967*/     OPC_MoveChild1,
/*95968*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*95971*/     OPC_CheckType, MVT::i32,
/*95973*/     OPC_MoveParent,
/*95974*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*95976*/     OPC_EmitMergeInputChains1_0,
/*95977*/     OPC_EmitConvertToTarget, 1,
/*95979*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsg (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSG (imm:i32):$simm16)
/*95985*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::SENDMSGHALT),// ->96009
/*95988*/     OPC_RecordNode, // #0 = 'AMDGPUsendmsghalt' chained node
/*95989*/     OPC_CaptureGlueInput,
/*95990*/     OPC_RecordChild1, // #1 = $simm16
/*95991*/     OPC_MoveChild1,
/*95992*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*95995*/     OPC_CheckType, MVT::i32,
/*95997*/     OPC_MoveParent,
/*95998*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96000*/     OPC_EmitMergeInputChains1_0,
/*96001*/     OPC_EmitConvertToTarget, 1,
/*96003*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SENDMSGHALT), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsghalt (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSGHALT (imm:i32):$simm16)
/*96009*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::TRAP),// ->96029
/*96012*/     OPC_RecordNode, // #0 = 'AMDGPUtrap' chained node
/*96013*/     OPC_CaptureGlueInput,
/*96014*/     OPC_RecordChild1, // #1 = $trapid
/*96015*/     OPC_MoveChild1,
/*96016*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*96019*/     OPC_MoveParent,
/*96020*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96022*/     OPC_EmitMergeInputChains1_0,
/*96023*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_TRAP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                  1/*#Ops*/, 1, 
              // Src: (AMDGPUtrap (timm:i16):$trapid) - Complexity = 6
              // Dst: (S_TRAP ?:i16:$trapid)
/*96029*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->96049
/*96032*/     OPC_RecordChild0, // #0 = $addr
/*96033*/     OPC_MoveChild0,
/*96034*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*96037*/     OPC_MoveParent,
/*96038*/     OPC_CheckType, MVT::i32,
/*96040*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96042*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_GLOBAL_ADDR), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUconstdata_ptr:i32 (tglobaladdr:iPTR):$addr) - Complexity = 6
              // Dst: (MOV_IMM_GLOBAL_ADDR:i32 (tglobaladdr:i32):$addr)
/*96049*/   /*SwitchOpcode*/ 20, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->96072
/*96052*/     OPC_RecordMemRef,
/*96053*/     OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*96054*/     OPC_RecordChild1, // #1 = $rw_gpr
/*96055*/     OPC_CheckChild1Type, MVT::v4i32,
/*96057*/     OPC_RecordChild2, // #2 = $index_gpr
/*96058*/     OPC_CheckChild2Type, MVT::i32,
/*96060*/     OPC_CheckPredicate, 25, // Predicate_mskor_global
/*96062*/     OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*96064*/     OPC_EmitMergeInputChains1_0,
/*96065*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*96072*/   /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFM),// ->96193
/*96075*/     OPC_RecordChild0, // #0 = $src0
/*96076*/     OPC_RecordChild1, // #1 = $src1
/*96077*/     OPC_CheckType, MVT::i32,
/*96079*/     OPC_Scope, 10, /*->96091*/ // 2 children in Scope
/*96081*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96083*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_BFM_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*96091*/     /*Scope*/ 100, /*->96192*/
/*96092*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*96094*/       OPC_EmitInteger, MVT::i32, 0, 
/*96097*/       OPC_EmitInteger, MVT::i32, 0, 
/*96100*/       OPC_EmitInteger, MVT::i32, 1, 
/*96103*/       OPC_EmitInteger, MVT::i32, 0, 
/*96106*/       OPC_EmitInteger, MVT::i32, 0, 
/*96109*/       OPC_EmitInteger, MVT::i32, 0, 
/*96112*/       OPC_EmitInteger, MVT::i32, 0, 
/*96115*/       OPC_EmitInteger, MVT::i32, 0, 
/*96118*/       OPC_EmitInteger, MVT::i32, 0, 
/*96121*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96133*/       OPC_EmitInteger, MVT::i32, 0, 
/*96136*/       OPC_EmitInteger, MVT::i32, 0, 
/*96139*/       OPC_EmitInteger, MVT::i32, 0, 
/*96142*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96154*/       OPC_EmitInteger, MVT::i32, 1, 
/*96157*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96160*/       OPC_EmitInteger, MVT::i32, 0, 
/*96163*/       OPC_EmitInteger, MVT::i32, 0, 
/*96166*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*96192*/     0, /*End of Scope*/
/*96193*/   /*SwitchOpcode*/ 23|128,3/*407*/, TARGET_VAL(ISD::MUL),// ->96604
/*96197*/     OPC_RecordChild0, // #0 = $src0
/*96198*/     OPC_RecordChild1, // #1 = $src1
/*96199*/     OPC_SwitchType /*3 cases */, 60|128,2/*316*/, MVT::i32,// ->96519
/*96203*/       OPC_Scope, 10, /*->96215*/ // 4 children in Scope
/*96205*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96207*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MUL_I32), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_MUL_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*96215*/       /*Scope*/ 100, /*->96316*/
/*96216*/         OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*96218*/         OPC_EmitInteger, MVT::i32, 0, 
/*96221*/         OPC_EmitInteger, MVT::i32, 0, 
/*96224*/         OPC_EmitInteger, MVT::i32, 1, 
/*96227*/         OPC_EmitInteger, MVT::i32, 0, 
/*96230*/         OPC_EmitInteger, MVT::i32, 0, 
/*96233*/         OPC_EmitInteger, MVT::i32, 0, 
/*96236*/         OPC_EmitInteger, MVT::i32, 0, 
/*96239*/         OPC_EmitInteger, MVT::i32, 0, 
/*96242*/         OPC_EmitInteger, MVT::i32, 0, 
/*96245*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96257*/         OPC_EmitInteger, MVT::i32, 0, 
/*96260*/         OPC_EmitInteger, MVT::i32, 0, 
/*96263*/         OPC_EmitInteger, MVT::i32, 0, 
/*96266*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96278*/         OPC_EmitInteger, MVT::i32, 1, 
/*96281*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96284*/         OPC_EmitInteger, MVT::i32, 0, 
/*96287*/         OPC_EmitInteger, MVT::i32, 0, 
/*96290*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*96316*/       /*Scope*/ 100, /*->96417*/
/*96317*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*96319*/         OPC_EmitInteger, MVT::i32, 0, 
/*96322*/         OPC_EmitInteger, MVT::i32, 0, 
/*96325*/         OPC_EmitInteger, MVT::i32, 1, 
/*96328*/         OPC_EmitInteger, MVT::i32, 0, 
/*96331*/         OPC_EmitInteger, MVT::i32, 0, 
/*96334*/         OPC_EmitInteger, MVT::i32, 0, 
/*96337*/         OPC_EmitInteger, MVT::i32, 0, 
/*96340*/         OPC_EmitInteger, MVT::i32, 0, 
/*96343*/         OPC_EmitInteger, MVT::i32, 0, 
/*96346*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96358*/         OPC_EmitInteger, MVT::i32, 0, 
/*96361*/         OPC_EmitInteger, MVT::i32, 0, 
/*96364*/         OPC_EmitInteger, MVT::i32, 0, 
/*96367*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96379*/         OPC_EmitInteger, MVT::i32, 1, 
/*96382*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96385*/         OPC_EmitInteger, MVT::i32, 0, 
/*96388*/         OPC_EmitInteger, MVT::i32, 0, 
/*96391*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*96417*/       /*Scope*/ 100, /*->96518*/
/*96418*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*96420*/         OPC_EmitInteger, MVT::i32, 0, 
/*96423*/         OPC_EmitInteger, MVT::i32, 0, 
/*96426*/         OPC_EmitInteger, MVT::i32, 1, 
/*96429*/         OPC_EmitInteger, MVT::i32, 0, 
/*96432*/         OPC_EmitInteger, MVT::i32, 0, 
/*96435*/         OPC_EmitInteger, MVT::i32, 0, 
/*96438*/         OPC_EmitInteger, MVT::i32, 0, 
/*96441*/         OPC_EmitInteger, MVT::i32, 0, 
/*96444*/         OPC_EmitInteger, MVT::i32, 0, 
/*96447*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96459*/         OPC_EmitInteger, MVT::i32, 0, 
/*96462*/         OPC_EmitInteger, MVT::i32, 0, 
/*96465*/         OPC_EmitInteger, MVT::i32, 0, 
/*96468*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96480*/         OPC_EmitInteger, MVT::i32, 1, 
/*96483*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96486*/         OPC_EmitInteger, MVT::i32, 0, 
/*96489*/         OPC_EmitInteger, MVT::i32, 0, 
/*96492*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*96518*/       0, /*End of Scope*/
/*96519*/     /*SwitchType*/ 10, MVT::i16,// ->96531
/*96521*/       OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*96523*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (mul:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MUL_LO_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*96531*/     /*SwitchType*/ 70, MVT::v2i16,// ->96603
/*96533*/       OPC_Scope, 33, /*->96568*/ // 2 children in Scope
/*96535*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*96538*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*96541*/         OPC_EmitInteger, MVT::i32, 0, 
/*96544*/         OPC_EmitInteger, MVT::i32, 0, 
/*96547*/         OPC_EmitInteger, MVT::i32, 0, 
/*96550*/         OPC_EmitInteger, MVT::i32, 0, 
/*96553*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_LO_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (mul:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MUL_LO_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*96568*/       /*Scope*/ 33, /*->96602*/
/*96569*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*96572*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*96575*/         OPC_EmitInteger, MVT::i32, 0, 
/*96578*/         OPC_EmitInteger, MVT::i32, 0, 
/*96581*/         OPC_EmitInteger, MVT::i32, 0, 
/*96584*/         OPC_EmitInteger, MVT::i32, 0, 
/*96587*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_LO_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (mul:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MUL_LO_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*96602*/       0, /*End of Scope*/
/*96603*/     0, // EndSwitchType
/*96604*/   /*SwitchOpcode*/ 43|128,30/*3883*/, TARGET_VAL(ISD::SETCC),// ->100491
/*96608*/     OPC_RecordChild0, // #0 = $src0
/*96609*/     OPC_Scope, 76|128,4/*588*/, /*->97200*/ // 6 children in Scope
/*96612*/       OPC_CheckChild0Type, MVT::i32,
/*96614*/       OPC_RecordChild1, // #1 = $src1
/*96615*/       OPC_MoveChild2,
/*96616*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*96619*/       OPC_Scope, 29, /*->96650*/ // 26 children in Scope
/*96621*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*96623*/         OPC_MoveParent,
/*96624*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*96626*/         OPC_CheckType, MVT::i1,
/*96628*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96630*/         OPC_Scope, 8, /*->96640*/ // 2 children in Scope
/*96632*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_I32), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                    // Dst: (S_CMP_EQ_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*96640*/         /*Scope*/ 8, /*->96649*/
/*96641*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_I32), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                    // Dst: (S_CMP_LG_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*96649*/         0, /*End of Scope*/
/*96650*/       /*Scope*/ 17, /*->96668*/
/*96651*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*96653*/         OPC_MoveParent,
/*96654*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*96656*/         OPC_CheckType, MVT::i1,
/*96658*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96660*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GT_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GT_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*96668*/       /*Scope*/ 17, /*->96686*/
/*96669*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*96671*/         OPC_MoveParent,
/*96672*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*96674*/         OPC_CheckType, MVT::i1,
/*96676*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96678*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GE_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GE_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*96686*/       /*Scope*/ 17, /*->96704*/
/*96687*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*96689*/         OPC_MoveParent,
/*96690*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*96692*/         OPC_CheckType, MVT::i1,
/*96694*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96696*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LT_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LT_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*96704*/       /*Scope*/ 17, /*->96722*/
/*96705*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*96707*/         OPC_MoveParent,
/*96708*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*96710*/         OPC_CheckType, MVT::i1,
/*96712*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96714*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LE_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LE_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*96722*/       /*Scope*/ 17, /*->96740*/
/*96723*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*96725*/         OPC_MoveParent,
/*96726*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*96728*/         OPC_CheckType, MVT::i1,
/*96730*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96732*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_EQ_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*96740*/       /*Scope*/ 17, /*->96758*/
/*96741*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*96743*/         OPC_MoveParent,
/*96744*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*96746*/         OPC_CheckType, MVT::i1,
/*96748*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96750*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LG_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*96758*/       /*Scope*/ 17, /*->96776*/
/*96759*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*96761*/         OPC_MoveParent,
/*96762*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*96764*/         OPC_CheckType, MVT::i1,
/*96766*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96768*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GT_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GT_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*96776*/       /*Scope*/ 17, /*->96794*/
/*96777*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*96779*/         OPC_MoveParent,
/*96780*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*96782*/         OPC_CheckType, MVT::i1,
/*96784*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96786*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GE_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GE_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*96794*/       /*Scope*/ 17, /*->96812*/
/*96795*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*96797*/         OPC_MoveParent,
/*96798*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*96800*/         OPC_CheckType, MVT::i1,
/*96802*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96804*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LT_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LT_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*96812*/       /*Scope*/ 17, /*->96830*/
/*96813*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*96815*/         OPC_MoveParent,
/*96816*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*96818*/         OPC_CheckType, MVT::i1,
/*96820*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96822*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LE_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LE_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*96830*/       /*Scope*/ 13, /*->96844*/
/*96831*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*96833*/         OPC_MoveParent,
/*96834*/         OPC_CheckType, MVT::i1,
/*96836*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*96844*/       /*Scope*/ 13, /*->96858*/
/*96845*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*96847*/         OPC_MoveParent,
/*96848*/         OPC_CheckType, MVT::i1,
/*96850*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*96858*/       /*Scope*/ 13, /*->96872*/
/*96859*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*96861*/         OPC_MoveParent,
/*96862*/         OPC_CheckType, MVT::i1,
/*96864*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*96872*/       /*Scope*/ 13, /*->96886*/
/*96873*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*96875*/         OPC_MoveParent,
/*96876*/         OPC_CheckType, MVT::i1,
/*96878*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*96886*/       /*Scope*/ 13, /*->96900*/
/*96887*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*96889*/         OPC_MoveParent,
/*96890*/         OPC_CheckType, MVT::i1,
/*96892*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*96900*/       /*Scope*/ 13, /*->96914*/
/*96901*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*96903*/         OPC_MoveParent,
/*96904*/         OPC_CheckType, MVT::i1,
/*96906*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*96914*/       /*Scope*/ 13, /*->96928*/
/*96915*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*96917*/         OPC_MoveParent,
/*96918*/         OPC_CheckType, MVT::i1,
/*96920*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*96928*/       /*Scope*/ 97, /*->97026*/
/*96929*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*96931*/         OPC_MoveParent,
/*96932*/         OPC_CheckType, MVT::i1,
/*96934*/         OPC_Scope, 8, /*->96944*/ // 10 children in Scope
/*96936*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*96944*/         /*Scope*/ 8, /*->96953*/
/*96945*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*96953*/         /*Scope*/ 8, /*->96962*/
/*96954*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*96962*/         /*Scope*/ 8, /*->96971*/
/*96963*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*96971*/         /*Scope*/ 8, /*->96980*/
/*96972*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*96980*/         /*Scope*/ 8, /*->96989*/
/*96981*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*96989*/         /*Scope*/ 8, /*->96998*/
/*96990*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*96998*/         /*Scope*/ 8, /*->97007*/
/*96999*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97007*/         /*Scope*/ 8, /*->97016*/
/*97008*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97016*/         /*Scope*/ 8, /*->97025*/
/*97017*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97025*/         0, /*End of Scope*/
/*97026*/       /*Scope*/ 13, /*->97040*/
/*97027*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*97029*/         OPC_MoveParent,
/*97030*/         OPC_CheckType, MVT::i1,
/*97032*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97040*/       /*Scope*/ 13, /*->97054*/
/*97041*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*97043*/         OPC_MoveParent,
/*97044*/         OPC_CheckType, MVT::i1,
/*97046*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97054*/       /*Scope*/ 13, /*->97068*/
/*97055*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*97057*/         OPC_MoveParent,
/*97058*/         OPC_CheckType, MVT::i1,
/*97060*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97068*/       /*Scope*/ 13, /*->97082*/
/*97069*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*97071*/         OPC_MoveParent,
/*97072*/         OPC_CheckType, MVT::i1,
/*97074*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97082*/       /*Scope*/ 13, /*->97096*/
/*97083*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*97085*/         OPC_MoveParent,
/*97086*/         OPC_CheckType, MVT::i1,
/*97088*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97096*/       /*Scope*/ 13, /*->97110*/
/*97097*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*97099*/         OPC_MoveParent,
/*97100*/         OPC_CheckType, MVT::i1,
/*97102*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97110*/       /*Scope*/ 88, /*->97199*/
/*97111*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*97113*/         OPC_MoveParent,
/*97114*/         OPC_CheckType, MVT::i1,
/*97116*/         OPC_Scope, 8, /*->97126*/ // 9 children in Scope
/*97118*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97126*/         /*Scope*/ 8, /*->97135*/
/*97127*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97135*/         /*Scope*/ 8, /*->97144*/
/*97136*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97144*/         /*Scope*/ 8, /*->97153*/
/*97145*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97153*/         /*Scope*/ 8, /*->97162*/
/*97154*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97162*/         /*Scope*/ 8, /*->97171*/
/*97163*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97171*/         /*Scope*/ 8, /*->97180*/
/*97172*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97180*/         /*Scope*/ 8, /*->97189*/
/*97181*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97189*/         /*Scope*/ 8, /*->97198*/
/*97190*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*97198*/         0, /*End of Scope*/
/*97199*/       0, /*End of Scope*/
/*97200*/     /*Scope*/ 30|128,3/*414*/, /*->97616*/
/*97202*/       OPC_CheckChild0Type, MVT::i64,
/*97204*/       OPC_RecordChild1, // #1 = $src1
/*97205*/       OPC_MoveChild2,
/*97206*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*97209*/       OPC_Scope, 17, /*->97228*/ // 17 children in Scope
/*97211*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*97213*/         OPC_MoveParent,
/*97214*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*97216*/         OPC_CheckType, MVT::i1,
/*97218*/         OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*97220*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_U64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_EQ_U64:i1 i64:i64:$src0, i64:i64:$src1)
/*97228*/       /*Scope*/ 17, /*->97246*/
/*97229*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*97231*/         OPC_MoveParent,
/*97232*/         OPC_CheckPredicate, 64, // Predicate_si_setcc_uniform
/*97234*/         OPC_CheckType, MVT::i1,
/*97236*/         OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*97238*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_U64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LG_U64:i1 i64:i64:$src0, i64:i64:$src1)
/*97246*/       /*Scope*/ 13, /*->97260*/
/*97247*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*97249*/         OPC_MoveParent,
/*97250*/         OPC_CheckType, MVT::i1,
/*97252*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97260*/       /*Scope*/ 13, /*->97274*/
/*97261*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*97263*/         OPC_MoveParent,
/*97264*/         OPC_CheckType, MVT::i1,
/*97266*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97274*/       /*Scope*/ 13, /*->97288*/
/*97275*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*97277*/         OPC_MoveParent,
/*97278*/         OPC_CheckType, MVT::i1,
/*97280*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97288*/       /*Scope*/ 13, /*->97302*/
/*97289*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*97291*/         OPC_MoveParent,
/*97292*/         OPC_CheckType, MVT::i1,
/*97294*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97302*/       /*Scope*/ 13, /*->97316*/
/*97303*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*97305*/         OPC_MoveParent,
/*97306*/         OPC_CheckType, MVT::i1,
/*97308*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97316*/       /*Scope*/ 13, /*->97330*/
/*97317*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*97319*/         OPC_MoveParent,
/*97320*/         OPC_CheckType, MVT::i1,
/*97322*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97330*/       /*Scope*/ 13, /*->97344*/
/*97331*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*97333*/         OPC_MoveParent,
/*97334*/         OPC_CheckType, MVT::i1,
/*97336*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97344*/       /*Scope*/ 97, /*->97442*/
/*97345*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*97347*/         OPC_MoveParent,
/*97348*/         OPC_CheckType, MVT::i1,
/*97350*/         OPC_Scope, 8, /*->97360*/ // 10 children in Scope
/*97352*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97360*/         /*Scope*/ 8, /*->97369*/
/*97361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97369*/         /*Scope*/ 8, /*->97378*/
/*97370*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97378*/         /*Scope*/ 8, /*->97387*/
/*97379*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97387*/         /*Scope*/ 8, /*->97396*/
/*97388*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97396*/         /*Scope*/ 8, /*->97405*/
/*97397*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97405*/         /*Scope*/ 8, /*->97414*/
/*97406*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97414*/         /*Scope*/ 8, /*->97423*/
/*97415*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97423*/         /*Scope*/ 8, /*->97432*/
/*97424*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97432*/         /*Scope*/ 8, /*->97441*/
/*97433*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97441*/         0, /*End of Scope*/
/*97442*/       /*Scope*/ 13, /*->97456*/
/*97443*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*97445*/         OPC_MoveParent,
/*97446*/         OPC_CheckType, MVT::i1,
/*97448*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97456*/       /*Scope*/ 13, /*->97470*/
/*97457*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*97459*/         OPC_MoveParent,
/*97460*/         OPC_CheckType, MVT::i1,
/*97462*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97470*/       /*Scope*/ 13, /*->97484*/
/*97471*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*97473*/         OPC_MoveParent,
/*97474*/         OPC_CheckType, MVT::i1,
/*97476*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97484*/       /*Scope*/ 13, /*->97498*/
/*97485*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*97487*/         OPC_MoveParent,
/*97488*/         OPC_CheckType, MVT::i1,
/*97490*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97498*/       /*Scope*/ 13, /*->97512*/
/*97499*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*97501*/         OPC_MoveParent,
/*97502*/         OPC_CheckType, MVT::i1,
/*97504*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97512*/       /*Scope*/ 13, /*->97526*/
/*97513*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*97515*/         OPC_MoveParent,
/*97516*/         OPC_CheckType, MVT::i1,
/*97518*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97526*/       /*Scope*/ 88, /*->97615*/
/*97527*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*97529*/         OPC_MoveParent,
/*97530*/         OPC_CheckType, MVT::i1,
/*97532*/         OPC_Scope, 8, /*->97542*/ // 9 children in Scope
/*97534*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97542*/         /*Scope*/ 8, /*->97551*/
/*97543*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97551*/         /*Scope*/ 8, /*->97560*/
/*97552*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97560*/         /*Scope*/ 8, /*->97569*/
/*97561*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97569*/         /*Scope*/ 8, /*->97578*/
/*97570*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97578*/         /*Scope*/ 8, /*->97587*/
/*97579*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97587*/         /*Scope*/ 8, /*->97596*/
/*97588*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97596*/         /*Scope*/ 8, /*->97605*/
/*97597*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97605*/         /*Scope*/ 8, /*->97614*/
/*97606*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*97614*/         0, /*End of Scope*/
/*97615*/       0, /*End of Scope*/
/*97616*/     /*Scope*/ 61|128,7/*957*/, /*->98575*/
/*97618*/       OPC_CheckChild0Type, MVT::f32,
/*97620*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*97621*/       OPC_MoveChild2,
/*97622*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*97625*/       OPC_Scope, 22, /*->97649*/ // 16 children in Scope
/*97627*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*97629*/         OPC_MoveParent,
/*97630*/         OPC_CheckType, MVT::i1,
/*97632*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*97635*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*97638*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*97649*/       /*Scope*/ 22, /*->97672*/
/*97650*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*97652*/         OPC_MoveParent,
/*97653*/         OPC_CheckType, MVT::i1,
/*97655*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*97658*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*97661*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*97672*/       /*Scope*/ 22, /*->97695*/
/*97673*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*97675*/         OPC_MoveParent,
/*97676*/         OPC_CheckType, MVT::i1,
/*97678*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*97681*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*97684*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*97695*/       /*Scope*/ 22, /*->97718*/
/*97696*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*97698*/         OPC_MoveParent,
/*97699*/         OPC_CheckType, MVT::i1,
/*97701*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*97704*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*97707*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*97718*/       /*Scope*/ 22, /*->97741*/
/*97719*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*97721*/         OPC_MoveParent,
/*97722*/         OPC_CheckType, MVT::i1,
/*97724*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*97727*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*97730*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*97741*/       /*Scope*/ 22, /*->97764*/
/*97742*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*97744*/         OPC_MoveParent,
/*97745*/         OPC_CheckType, MVT::i1,
/*97747*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*97750*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*97753*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*97764*/       /*Scope*/ 22, /*->97787*/
/*97765*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*97767*/         OPC_MoveParent,
/*97768*/         OPC_CheckType, MVT::i1,
/*97770*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*97773*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*97776*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*97787*/       /*Scope*/ 22, /*->97810*/
/*97788*/         OPC_CheckPredicate, 65, // Predicate_COND_O
/*97790*/         OPC_MoveParent,
/*97791*/         OPC_CheckType, MVT::i1,
/*97793*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*97796*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*97799*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*97810*/       /*Scope*/ 22, /*->97833*/
/*97811*/         OPC_CheckPredicate, 66, // Predicate_COND_UO
/*97813*/         OPC_MoveParent,
/*97814*/         OPC_CheckType, MVT::i1,
/*97816*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*97819*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*97822*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*97833*/       /*Scope*/ 22, /*->97856*/
/*97834*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*97836*/         OPC_MoveParent,
/*97837*/         OPC_CheckType, MVT::i1,
/*97839*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*97842*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*97845*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*97856*/       /*Scope*/ 22, /*->97879*/
/*97857*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*97859*/         OPC_MoveParent,
/*97860*/         OPC_CheckType, MVT::i1,
/*97862*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*97865*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*97868*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*97879*/       /*Scope*/ 22, /*->97902*/
/*97880*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*97882*/         OPC_MoveParent,
/*97883*/         OPC_CheckType, MVT::i1,
/*97885*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*97888*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*97891*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*97902*/       /*Scope*/ 22, /*->97925*/
/*97903*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*97905*/         OPC_MoveParent,
/*97906*/         OPC_CheckType, MVT::i1,
/*97908*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*97911*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*97914*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*97925*/       /*Scope*/ 22, /*->97948*/
/*97926*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*97928*/         OPC_MoveParent,
/*97929*/         OPC_CheckType, MVT::i1,
/*97931*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*97934*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*97937*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*97948*/       /*Scope*/ 22, /*->97971*/
/*97949*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*97951*/         OPC_MoveParent,
/*97952*/         OPC_CheckType, MVT::i1,
/*97954*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*97957*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*97960*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*97971*/       /*Scope*/ 89|128,4/*601*/, /*->98574*/
/*97973*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*97975*/         OPC_MoveParent,
/*97976*/         OPC_CheckType, MVT::i1,
/*97978*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*97981*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*97984*/         OPC_Scope, 11, /*->97997*/ // 49 children in Scope
/*97986*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*97997*/         /*Scope*/ 11, /*->98009*/
/*97998*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98009*/         /*Scope*/ 11, /*->98021*/
/*98010*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98021*/         /*Scope*/ 11, /*->98033*/
/*98022*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98033*/         /*Scope*/ 11, /*->98045*/
/*98034*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98045*/         /*Scope*/ 11, /*->98057*/
/*98046*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98057*/         /*Scope*/ 11, /*->98069*/
/*98058*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98069*/         /*Scope*/ 11, /*->98081*/
/*98070*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98081*/         /*Scope*/ 11, /*->98093*/
/*98082*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98093*/         /*Scope*/ 11, /*->98105*/
/*98094*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98105*/         /*Scope*/ 11, /*->98117*/
/*98106*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98117*/         /*Scope*/ 11, /*->98129*/
/*98118*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98129*/         /*Scope*/ 11, /*->98141*/
/*98130*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98141*/         /*Scope*/ 11, /*->98153*/
/*98142*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98153*/         /*Scope*/ 11, /*->98165*/
/*98154*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98165*/         /*Scope*/ 11, /*->98177*/
/*98166*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98177*/         /*Scope*/ 11, /*->98189*/
/*98178*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98189*/         /*Scope*/ 11, /*->98201*/
/*98190*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_F_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98201*/         /*Scope*/ 11, /*->98213*/
/*98202*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98213*/         /*Scope*/ 11, /*->98225*/
/*98214*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_EQ_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98225*/         /*Scope*/ 11, /*->98237*/
/*98226*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98237*/         /*Scope*/ 11, /*->98249*/
/*98238*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98249*/         /*Scope*/ 11, /*->98261*/
/*98250*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LG_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98261*/         /*Scope*/ 11, /*->98273*/
/*98262*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98273*/         /*Scope*/ 11, /*->98285*/
/*98274*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_O_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98285*/         /*Scope*/ 11, /*->98297*/
/*98286*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_U_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98297*/         /*Scope*/ 11, /*->98309*/
/*98298*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98309*/         /*Scope*/ 11, /*->98321*/
/*98310*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLG_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98321*/         /*Scope*/ 11, /*->98333*/
/*98322*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98333*/         /*Scope*/ 11, /*->98345*/
/*98334*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98345*/         /*Scope*/ 11, /*->98357*/
/*98346*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98357*/         /*Scope*/ 11, /*->98369*/
/*98358*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98369*/         /*Scope*/ 11, /*->98381*/
/*98370*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_TRU_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98381*/         /*Scope*/ 11, /*->98393*/
/*98382*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_F_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98393*/         /*Scope*/ 11, /*->98405*/
/*98394*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98405*/         /*Scope*/ 11, /*->98417*/
/*98406*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98417*/         /*Scope*/ 11, /*->98429*/
/*98418*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98429*/         /*Scope*/ 11, /*->98441*/
/*98430*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98441*/         /*Scope*/ 11, /*->98453*/
/*98442*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LG_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98453*/         /*Scope*/ 11, /*->98465*/
/*98454*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98465*/         /*Scope*/ 11, /*->98477*/
/*98466*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_O_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98477*/         /*Scope*/ 11, /*->98489*/
/*98478*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_U_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98489*/         /*Scope*/ 11, /*->98501*/
/*98490*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98501*/         /*Scope*/ 11, /*->98513*/
/*98502*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98513*/         /*Scope*/ 11, /*->98525*/
/*98514*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98525*/         /*Scope*/ 11, /*->98537*/
/*98526*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98537*/         /*Scope*/ 11, /*->98549*/
/*98538*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98549*/         /*Scope*/ 11, /*->98561*/
/*98550*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98561*/         /*Scope*/ 11, /*->98573*/
/*98562*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F32_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*98573*/         0, /*End of Scope*/
/*98574*/       0, /*End of Scope*/
/*98575*/     /*Scope*/ 61|128,7/*957*/, /*->99534*/
/*98577*/       OPC_CheckChild0Type, MVT::f64,
/*98579*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*98580*/       OPC_MoveChild2,
/*98581*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*98584*/       OPC_Scope, 22, /*->98608*/ // 16 children in Scope
/*98586*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*98588*/         OPC_MoveParent,
/*98589*/         OPC_CheckType, MVT::i1,
/*98591*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*98594*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*98597*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98608*/       /*Scope*/ 22, /*->98631*/
/*98609*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*98611*/         OPC_MoveParent,
/*98612*/         OPC_CheckType, MVT::i1,
/*98614*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*98617*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*98620*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98631*/       /*Scope*/ 22, /*->98654*/
/*98632*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*98634*/         OPC_MoveParent,
/*98635*/         OPC_CheckType, MVT::i1,
/*98637*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*98640*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*98643*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98654*/       /*Scope*/ 22, /*->98677*/
/*98655*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*98657*/         OPC_MoveParent,
/*98658*/         OPC_CheckType, MVT::i1,
/*98660*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*98663*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*98666*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98677*/       /*Scope*/ 22, /*->98700*/
/*98678*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*98680*/         OPC_MoveParent,
/*98681*/         OPC_CheckType, MVT::i1,
/*98683*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*98686*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*98689*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98700*/       /*Scope*/ 22, /*->98723*/
/*98701*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*98703*/         OPC_MoveParent,
/*98704*/         OPC_CheckType, MVT::i1,
/*98706*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*98709*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*98712*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98723*/       /*Scope*/ 22, /*->98746*/
/*98724*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*98726*/         OPC_MoveParent,
/*98727*/         OPC_CheckType, MVT::i1,
/*98729*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*98732*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*98735*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98746*/       /*Scope*/ 22, /*->98769*/
/*98747*/         OPC_CheckPredicate, 65, // Predicate_COND_O
/*98749*/         OPC_MoveParent,
/*98750*/         OPC_CheckType, MVT::i1,
/*98752*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*98755*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*98758*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98769*/       /*Scope*/ 22, /*->98792*/
/*98770*/         OPC_CheckPredicate, 66, // Predicate_COND_UO
/*98772*/         OPC_MoveParent,
/*98773*/         OPC_CheckType, MVT::i1,
/*98775*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*98778*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*98781*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98792*/       /*Scope*/ 22, /*->98815*/
/*98793*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*98795*/         OPC_MoveParent,
/*98796*/         OPC_CheckType, MVT::i1,
/*98798*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*98801*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*98804*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98815*/       /*Scope*/ 22, /*->98838*/
/*98816*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*98818*/         OPC_MoveParent,
/*98819*/         OPC_CheckType, MVT::i1,
/*98821*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*98824*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*98827*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98838*/       /*Scope*/ 22, /*->98861*/
/*98839*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*98841*/         OPC_MoveParent,
/*98842*/         OPC_CheckType, MVT::i1,
/*98844*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*98847*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*98850*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98861*/       /*Scope*/ 22, /*->98884*/
/*98862*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*98864*/         OPC_MoveParent,
/*98865*/         OPC_CheckType, MVT::i1,
/*98867*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*98870*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*98873*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98884*/       /*Scope*/ 22, /*->98907*/
/*98885*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*98887*/         OPC_MoveParent,
/*98888*/         OPC_CheckType, MVT::i1,
/*98890*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*98893*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*98896*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98907*/       /*Scope*/ 22, /*->98930*/
/*98908*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*98910*/         OPC_MoveParent,
/*98911*/         OPC_CheckType, MVT::i1,
/*98913*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*98916*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*98919*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98930*/       /*Scope*/ 89|128,4/*601*/, /*->99533*/
/*98932*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*98934*/         OPC_MoveParent,
/*98935*/         OPC_CheckType, MVT::i1,
/*98937*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*98940*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*98943*/         OPC_Scope, 11, /*->98956*/ // 49 children in Scope
/*98945*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98956*/         /*Scope*/ 11, /*->98968*/
/*98957*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98968*/         /*Scope*/ 11, /*->98980*/
/*98969*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98980*/         /*Scope*/ 11, /*->98992*/
/*98981*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*98992*/         /*Scope*/ 11, /*->99004*/
/*98993*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99004*/         /*Scope*/ 11, /*->99016*/
/*99005*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99016*/         /*Scope*/ 11, /*->99028*/
/*99017*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99028*/         /*Scope*/ 11, /*->99040*/
/*99029*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99040*/         /*Scope*/ 11, /*->99052*/
/*99041*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99052*/         /*Scope*/ 11, /*->99064*/
/*99053*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99064*/         /*Scope*/ 11, /*->99076*/
/*99065*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99076*/         /*Scope*/ 11, /*->99088*/
/*99077*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99088*/         /*Scope*/ 11, /*->99100*/
/*99089*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99100*/         /*Scope*/ 11, /*->99112*/
/*99101*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99112*/         /*Scope*/ 11, /*->99124*/
/*99113*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99124*/         /*Scope*/ 11, /*->99136*/
/*99125*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99136*/         /*Scope*/ 11, /*->99148*/
/*99137*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99148*/         /*Scope*/ 11, /*->99160*/
/*99149*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_F_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99160*/         /*Scope*/ 11, /*->99172*/
/*99161*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99172*/         /*Scope*/ 11, /*->99184*/
/*99173*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_EQ_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99184*/         /*Scope*/ 11, /*->99196*/
/*99185*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99196*/         /*Scope*/ 11, /*->99208*/
/*99197*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99208*/         /*Scope*/ 11, /*->99220*/
/*99209*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LG_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99220*/         /*Scope*/ 11, /*->99232*/
/*99221*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99232*/         /*Scope*/ 11, /*->99244*/
/*99233*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_O_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99244*/         /*Scope*/ 11, /*->99256*/
/*99245*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_U_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99256*/         /*Scope*/ 11, /*->99268*/
/*99257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99268*/         /*Scope*/ 11, /*->99280*/
/*99269*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLG_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99280*/         /*Scope*/ 11, /*->99292*/
/*99281*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99292*/         /*Scope*/ 11, /*->99304*/
/*99293*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99304*/         /*Scope*/ 11, /*->99316*/
/*99305*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99316*/         /*Scope*/ 11, /*->99328*/
/*99317*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99328*/         /*Scope*/ 11, /*->99340*/
/*99329*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_TRU_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99340*/         /*Scope*/ 11, /*->99352*/
/*99341*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_F_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99352*/         /*Scope*/ 11, /*->99364*/
/*99353*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99364*/         /*Scope*/ 11, /*->99376*/
/*99365*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99376*/         /*Scope*/ 11, /*->99388*/
/*99377*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99388*/         /*Scope*/ 11, /*->99400*/
/*99389*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99400*/         /*Scope*/ 11, /*->99412*/
/*99401*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LG_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99412*/         /*Scope*/ 11, /*->99424*/
/*99413*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99424*/         /*Scope*/ 11, /*->99436*/
/*99425*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_O_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99436*/         /*Scope*/ 11, /*->99448*/
/*99437*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_U_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99448*/         /*Scope*/ 11, /*->99460*/
/*99449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99460*/         /*Scope*/ 11, /*->99472*/
/*99461*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99472*/         /*Scope*/ 11, /*->99484*/
/*99473*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99484*/         /*Scope*/ 11, /*->99496*/
/*99485*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99496*/         /*Scope*/ 11, /*->99508*/
/*99497*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99508*/         /*Scope*/ 11, /*->99520*/
/*99509*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99520*/         /*Scope*/ 11, /*->99532*/
/*99521*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F64_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp)
/*99532*/         0, /*End of Scope*/
/*99533*/       0, /*End of Scope*/
/*99534*/     /*Scope*/ 61|128,4/*573*/, /*->100109*/
/*99536*/       OPC_CheckChild0Type, MVT::f16,
/*99538*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*99539*/       OPC_MoveChild2,
/*99540*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*99543*/       OPC_Scope, 22, /*->99567*/ // 16 children in Scope
/*99545*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*99547*/         OPC_MoveParent,
/*99548*/         OPC_CheckType, MVT::i1,
/*99550*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*99553*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*99556*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99567*/       /*Scope*/ 22, /*->99590*/
/*99568*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*99570*/         OPC_MoveParent,
/*99571*/         OPC_CheckType, MVT::i1,
/*99573*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*99576*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*99579*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99590*/       /*Scope*/ 22, /*->99613*/
/*99591*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*99593*/         OPC_MoveParent,
/*99594*/         OPC_CheckType, MVT::i1,
/*99596*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*99599*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*99602*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99613*/       /*Scope*/ 22, /*->99636*/
/*99614*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*99616*/         OPC_MoveParent,
/*99617*/         OPC_CheckType, MVT::i1,
/*99619*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*99622*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*99625*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99636*/       /*Scope*/ 22, /*->99659*/
/*99637*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*99639*/         OPC_MoveParent,
/*99640*/         OPC_CheckType, MVT::i1,
/*99642*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*99645*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*99648*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99659*/       /*Scope*/ 22, /*->99682*/
/*99660*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*99662*/         OPC_MoveParent,
/*99663*/         OPC_CheckType, MVT::i1,
/*99665*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*99668*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*99671*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99682*/       /*Scope*/ 22, /*->99705*/
/*99683*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*99685*/         OPC_MoveParent,
/*99686*/         OPC_CheckType, MVT::i1,
/*99688*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*99691*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*99694*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99705*/       /*Scope*/ 22, /*->99728*/
/*99706*/         OPC_CheckPredicate, 65, // Predicate_COND_O
/*99708*/         OPC_MoveParent,
/*99709*/         OPC_CheckType, MVT::i1,
/*99711*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*99714*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*99717*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99728*/       /*Scope*/ 22, /*->99751*/
/*99729*/         OPC_CheckPredicate, 66, // Predicate_COND_UO
/*99731*/         OPC_MoveParent,
/*99732*/         OPC_CheckType, MVT::i1,
/*99734*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*99737*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*99740*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99751*/       /*Scope*/ 22, /*->99774*/
/*99752*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*99754*/         OPC_MoveParent,
/*99755*/         OPC_CheckType, MVT::i1,
/*99757*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*99760*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*99763*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99774*/       /*Scope*/ 22, /*->99797*/
/*99775*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*99777*/         OPC_MoveParent,
/*99778*/         OPC_CheckType, MVT::i1,
/*99780*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*99783*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*99786*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99797*/       /*Scope*/ 22, /*->99820*/
/*99798*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*99800*/         OPC_MoveParent,
/*99801*/         OPC_CheckType, MVT::i1,
/*99803*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*99806*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*99809*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99820*/       /*Scope*/ 22, /*->99843*/
/*99821*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*99823*/         OPC_MoveParent,
/*99824*/         OPC_CheckType, MVT::i1,
/*99826*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*99829*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*99832*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99843*/       /*Scope*/ 22, /*->99866*/
/*99844*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*99846*/         OPC_MoveParent,
/*99847*/         OPC_CheckType, MVT::i1,
/*99849*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*99852*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*99855*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99866*/       /*Scope*/ 22, /*->99889*/
/*99867*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*99869*/         OPC_MoveParent,
/*99870*/         OPC_CheckType, MVT::i1,
/*99872*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*99875*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*99878*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F16_e64), 0,
                      MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99889*/       /*Scope*/ 89|128,1/*217*/, /*->100108*/
/*99891*/         OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*99893*/         OPC_MoveParent,
/*99894*/         OPC_CheckType, MVT::i1,
/*99896*/         OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*99899*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*99902*/         OPC_Scope, 11, /*->99915*/ // 17 children in Scope
/*99904*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99915*/         /*Scope*/ 11, /*->99927*/
/*99916*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99927*/         /*Scope*/ 11, /*->99939*/
/*99928*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99939*/         /*Scope*/ 11, /*->99951*/
/*99940*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99951*/         /*Scope*/ 11, /*->99963*/
/*99952*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99963*/         /*Scope*/ 11, /*->99975*/
/*99964*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99975*/         /*Scope*/ 11, /*->99987*/
/*99976*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99987*/         /*Scope*/ 11, /*->99999*/
/*99988*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*99999*/         /*Scope*/ 11, /*->100011*/
/*100000*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*100011*/        /*Scope*/ 11, /*->100023*/
/*100012*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*100023*/        /*Scope*/ 11, /*->100035*/
/*100024*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*100035*/        /*Scope*/ 11, /*->100047*/
/*100036*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*100047*/        /*Scope*/ 11, /*->100059*/
/*100048*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*100059*/        /*Scope*/ 11, /*->100071*/
/*100060*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*100071*/        /*Scope*/ 11, /*->100083*/
/*100072*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*100083*/        /*Scope*/ 11, /*->100095*/
/*100084*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*100095*/        /*Scope*/ 11, /*->100107*/
/*100096*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F16_e64), 0,
                        MVT::i1, 5/*#Ops*/, 3, 2, 7, 6, 4, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp)
/*100107*/        0, /*End of Scope*/
/*100108*/      0, /*End of Scope*/
/*100109*/    /*Scope*/ 123|128,2/*379*/, /*->100490*/
/*100111*/      OPC_CheckChild0Type, MVT::i16,
/*100113*/      OPC_RecordChild1, // #1 = $src1
/*100114*/      OPC_MoveChild2,
/*100115*/      OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*100118*/      OPC_Scope, 13, /*->100133*/ // 15 children in Scope
/*100120*/        OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*100122*/        OPC_MoveParent,
/*100123*/        OPC_CheckType, MVT::i1,
/*100125*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100133*/      /*Scope*/ 13, /*->100147*/
/*100134*/        OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*100136*/        OPC_MoveParent,
/*100137*/        OPC_CheckType, MVT::i1,
/*100139*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100147*/      /*Scope*/ 13, /*->100161*/
/*100148*/        OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*100150*/        OPC_MoveParent,
/*100151*/        OPC_CheckType, MVT::i1,
/*100153*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100161*/      /*Scope*/ 13, /*->100175*/
/*100162*/        OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*100164*/        OPC_MoveParent,
/*100165*/        OPC_CheckType, MVT::i1,
/*100167*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100175*/      /*Scope*/ 13, /*->100189*/
/*100176*/        OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*100178*/        OPC_MoveParent,
/*100179*/        OPC_CheckType, MVT::i1,
/*100181*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100189*/      /*Scope*/ 13, /*->100203*/
/*100190*/        OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*100192*/        OPC_MoveParent,
/*100193*/        OPC_CheckType, MVT::i1,
/*100195*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100203*/      /*Scope*/ 13, /*->100217*/
/*100204*/        OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*100206*/        OPC_MoveParent,
/*100207*/        OPC_CheckType, MVT::i1,
/*100209*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100217*/      /*Scope*/ 25, /*->100243*/
/*100218*/        OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*100220*/        OPC_MoveParent,
/*100221*/        OPC_CheckType, MVT::i1,
/*100223*/        OPC_Scope, 8, /*->100233*/ // 2 children in Scope
/*100225*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100233*/        /*Scope*/ 8, /*->100242*/
/*100234*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100242*/        0, /*End of Scope*/
/*100243*/      /*Scope*/ 13, /*->100257*/
/*100244*/        OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*100246*/        OPC_MoveParent,
/*100247*/        OPC_CheckType, MVT::i1,
/*100249*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100257*/      /*Scope*/ 13, /*->100271*/
/*100258*/        OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*100260*/        OPC_MoveParent,
/*100261*/        OPC_CheckType, MVT::i1,
/*100263*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100271*/      /*Scope*/ 13, /*->100285*/
/*100272*/        OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*100274*/        OPC_MoveParent,
/*100275*/        OPC_CheckType, MVT::i1,
/*100277*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100285*/      /*Scope*/ 13, /*->100299*/
/*100286*/        OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*100288*/        OPC_MoveParent,
/*100289*/        OPC_CheckType, MVT::i1,
/*100291*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100299*/      /*Scope*/ 13, /*->100313*/
/*100300*/        OPC_CheckPredicate, 47, // Predicate_COND_NE
/*100302*/        OPC_MoveParent,
/*100303*/        OPC_CheckType, MVT::i1,
/*100305*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100313*/      /*Scope*/ 13, /*->100327*/
/*100314*/        OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*100316*/        OPC_MoveParent,
/*100317*/        OPC_CheckType, MVT::i1,
/*100319*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100327*/      /*Scope*/ 32|128,1/*160*/, /*->100489*/
/*100329*/        OPC_CheckPredicate, 63, // Predicate_COND_NULL
/*100331*/        OPC_MoveParent,
/*100332*/        OPC_CheckType, MVT::i1,
/*100334*/        OPC_Scope, 8, /*->100344*/ // 17 children in Scope
/*100336*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100344*/        /*Scope*/ 8, /*->100353*/
/*100345*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100353*/        /*Scope*/ 8, /*->100362*/
/*100354*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100362*/        /*Scope*/ 8, /*->100371*/
/*100363*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100371*/        /*Scope*/ 8, /*->100380*/
/*100372*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100380*/        /*Scope*/ 8, /*->100389*/
/*100381*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100389*/        /*Scope*/ 8, /*->100398*/
/*100390*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100398*/        /*Scope*/ 8, /*->100407*/
/*100399*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100407*/        /*Scope*/ 8, /*->100416*/
/*100408*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100416*/        /*Scope*/ 8, /*->100425*/
/*100417*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100425*/        /*Scope*/ 8, /*->100434*/
/*100426*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100434*/        /*Scope*/ 8, /*->100443*/
/*100435*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100443*/        /*Scope*/ 8, /*->100452*/
/*100444*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100452*/        /*Scope*/ 8, /*->100461*/
/*100453*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100461*/        /*Scope*/ 8, /*->100470*/
/*100462*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100470*/        /*Scope*/ 8, /*->100479*/
/*100471*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100479*/        /*Scope*/ 8, /*->100488*/
/*100480*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*100488*/        0, /*End of Scope*/
/*100489*/      0, /*End of Scope*/
/*100490*/    0, /*End of Scope*/
/*100491*/  /*SwitchOpcode*/ 41, TARGET_VAL(ISD::BRCOND),// ->100535
/*100494*/    OPC_RecordNode, // #0 = 'brcond' chained node
/*100495*/    OPC_RecordChild1, // #1 = physreg input SCC
/*100496*/    OPC_CheckChild1Type, MVT::i1,
/*100498*/    OPC_RecordChild2, // #2 = $simm16
/*100499*/    OPC_MoveChild2,
/*100500*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*100503*/    OPC_MoveParent,
/*100504*/    OPC_Scope, 16, /*->100522*/ // 2 children in Scope
/*100506*/      OPC_CheckPredicate, 67, // Predicate_si_uniform_br
/*100508*/      OPC_CheckPredicate, 68, // Predicate_si_uniform_br_scc
/*100510*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100512*/      OPC_EmitMergeInputChains1_0,
/*100513*/      OPC_EmitCopyToReg, 1, AMDGPU::SCC,
/*100516*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_CBRANCH_SCC1), 0|OPFL_Chain|OPFL_GlueInput,
                    1/*#Ops*/, 2, 
                // Src: (brcond SCC:i1, (bb:Other):$simm16)<<P:Predicate_si_uniform_br>><<P:Predicate_si_uniform_br_scc>> - Complexity = 4
                // Dst: (S_CBRANCH_SCC1 (bb:Other):$simm16)
/*100522*/    /*Scope*/ 11, /*->100534*/
/*100523*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100525*/      OPC_EmitMergeInputChains1_0,
/*100526*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO), 0|OPFL_Chain,
                    MVT::i1, 2/*#Ops*/, 1, 2, 
                // Src: (brcond i1:i1:$vcc, (bb:Other):$target) - Complexity = 3
                // Dst: (SI_NON_UNIFORM_BRCOND_PSEUDO:i1 i1:i1:$vcc, (bb:Other):$target)
/*100534*/    0, /*End of Scope*/
/*100535*/  /*SwitchOpcode*/ 87, TARGET_VAL(ISD::Constant),// ->100625
/*100538*/    OPC_RecordNode, // #0 = $imm
/*100539*/    OPC_SwitchType /*4 cases */, 40, MVT::i32,// ->100582
/*100542*/      OPC_Scope, 13, /*->100557*/ // 3 children in Scope
/*100544*/        OPC_CheckPredicate, 69, // Predicate_anonymous_1661
/*100546*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100548*/        OPC_EmitConvertToTarget, 0,
/*100550*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_1661>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*100557*/      /*Scope*/ 11, /*->100569*/
/*100558*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100560*/        OPC_EmitConvertToTarget, 0,
/*100562*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*100569*/      /*Scope*/ 11, /*->100581*/
/*100570*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100572*/        OPC_EmitConvertToTarget, 0,
/*100574*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32):$val - Complexity = 3
                  // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*100581*/      0, /*End of Scope*/
/*100582*/    /*SwitchType*/ 13, MVT::i64,// ->100597
/*100584*/      OPC_CheckPredicate, 70, // Predicate_anonymous_1671
/*100586*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100588*/      OPC_EmitConvertToTarget, 0,
/*100590*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_1671>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_1672>>:$imm)
/*100597*/    /*SwitchType*/ 11, MVT::i16,// ->100610
/*100599*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100601*/      OPC_EmitConvertToTarget, 0,
/*100603*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1, 
                // Src: (imm:i16):$imm - Complexity = 3
                // Dst: (S_MOV_B32:i16 (imm:i16):$imm)
/*100610*/    /*SwitchType*/ 12, MVT::i1,// ->100624
/*100612*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100614*/      OPC_EmitNodeXForm, 6, 0, // as_i64imm
/*100617*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$imm - Complexity = 3
                // Dst: (S_MOV_B64:i1 (as_i64imm:i64 ?:i1:$imm))
/*100624*/    0, // EndSwitchType
/*100625*/  /*SwitchOpcode*/ 73|128,3/*457*/, TARGET_VAL(ISD::BITCAST),// ->101086
/*100629*/    OPC_RecordChild0, // #0 = $src0
/*100630*/    OPC_Scope, 41, /*->100673*/ // 18 children in Scope
/*100632*/      OPC_CheckChild0Type, MVT::f32,
/*100634*/      OPC_SwitchType /*3 cases */, 21, MVT::i32,// ->100658
/*100637*/        OPC_Scope, 5, /*->100644*/ // 2 children in Scope
/*100639*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100641*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                    // Dst: R600_Reg32:i32:$src0
/*100644*/        /*Scope*/ 12, /*->100657*/
/*100645*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100647*/          OPC_Scope, 3, /*->100652*/ // 2 children in Scope
/*100649*/            OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:i32 VGPR_32:f32:$src0) - Complexity = 3
                      // Dst: VGPR_32:i32:$src0
/*100652*/          /*Scope*/ 3, /*->100656*/
/*100653*/            OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                      // Dst: SReg_32:i32:$src0
/*100656*/          0, /*End of Scope*/
/*100657*/        0, /*End of Scope*/
/*100658*/      /*SwitchType*/ 5, MVT::v2i16,// ->100665
/*100660*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100662*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i16 SReg_32:f32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2i16:$src0
/*100665*/      /*SwitchType*/ 5, MVT::v2f16,// ->100672
/*100667*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100669*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f16 SReg_32:f32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2f16:$src0
/*100672*/      0, // EndSwitchType
/*100673*/    /*Scope*/ 16, /*->100690*/
/*100674*/      OPC_CheckChild0Type, MVT::f16,
/*100676*/      OPC_CheckType, MVT::i16,
/*100678*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100680*/      OPC_Scope, 3, /*->100685*/ // 2 children in Scope
/*100682*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i16 VGPR_32:f16:$src0) - Complexity = 3
                  // Dst: VGPR_32:i16:$src0
/*100685*/      /*Scope*/ 3, /*->100689*/
/*100686*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i16 SReg_32:f16:$src0) - Complexity = 3
                  // Dst: SReg_32:i16:$src0
/*100689*/      0, /*End of Scope*/
/*100690*/    /*Scope*/ 25, /*->100716*/
/*100691*/      OPC_CheckChild0Type, MVT::v2i16,
/*100693*/      OPC_SwitchType /*3 cases */, 5, MVT::i32,// ->100701
/*100696*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100698*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 SReg_32:v2i16:$src0) - Complexity = 3
                  // Dst: SReg_32:i32:$src0
/*100701*/      /*SwitchType*/ 5, MVT::f32,// ->100708
/*100703*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100705*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 SReg_32:v2i16:$src0) - Complexity = 3
                  // Dst: SReg_32:f32:$src0
/*100708*/      /*SwitchType*/ 5, MVT::v2f16,// ->100715
/*100710*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100712*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f16 SReg_32:v2i16:$src0) - Complexity = 3
                  // Dst: SReg_32:v2f16:$src0
/*100715*/      0, // EndSwitchType
/*100716*/    /*Scope*/ 25, /*->100742*/
/*100717*/      OPC_CheckChild0Type, MVT::v2f16,
/*100719*/      OPC_SwitchType /*3 cases */, 5, MVT::i32,// ->100727
/*100722*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100724*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 SReg_32:v2f16:$src0) - Complexity = 3
                  // Dst: SReg_32:i32:$src0
/*100727*/      /*SwitchType*/ 5, MVT::f32,// ->100734
/*100729*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100731*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 SReg_32:v2f16:$src0) - Complexity = 3
                  // Dst: SReg_32:f32:$src0
/*100734*/      /*SwitchType*/ 5, MVT::v2i16,// ->100741
/*100736*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100738*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i16 SReg_32:v2f16:$src0) - Complexity = 3
                  // Dst: SReg_32:v2i16:$src0
/*100741*/      0, // EndSwitchType
/*100742*/    /*Scope*/ 25, /*->100768*/
/*100743*/      OPC_CheckChild0Type, MVT::f64,
/*100745*/      OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->100753
/*100748*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100750*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*100753*/      /*SwitchType*/ 5, MVT::v2i32,// ->100760
/*100755*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100757*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*100760*/      /*SwitchType*/ 5, MVT::v2f32,// ->100767
/*100762*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100764*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*100767*/      0, // EndSwitchType
/*100768*/    /*Scope*/ 34, /*->100803*/
/*100769*/      OPC_CheckChild0Type, MVT::v2i32,
/*100771*/      OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->100779
/*100774*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100776*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*100779*/      /*SwitchType*/ 5, MVT::f64,// ->100786
/*100781*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100783*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*100786*/      /*SwitchType*/ 14, MVT::v2f32,// ->100802
/*100788*/        OPC_Scope, 5, /*->100795*/ // 2 children in Scope
/*100790*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100792*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*100795*/        /*Scope*/ 5, /*->100801*/
/*100796*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100798*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*100801*/        0, /*End of Scope*/
/*100802*/      0, // EndSwitchType
/*100803*/    /*Scope*/ 34, /*->100838*/
/*100804*/      OPC_CheckChild0Type, MVT::v2f32,
/*100806*/      OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->100814
/*100809*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100811*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*100814*/      /*SwitchType*/ 5, MVT::f64,// ->100821
/*100816*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100818*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*100821*/      /*SwitchType*/ 14, MVT::v2i32,// ->100837
/*100823*/        OPC_Scope, 5, /*->100830*/ // 2 children in Scope
/*100825*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100827*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*100830*/        /*Scope*/ 5, /*->100836*/
/*100831*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100833*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*100836*/        0, /*End of Scope*/
/*100837*/      0, // EndSwitchType
/*100838*/    /*Scope*/ 41, /*->100880*/
/*100839*/      OPC_CheckChild0Type, MVT::i32,
/*100841*/      OPC_SwitchType /*3 cases */, 21, MVT::f32,// ->100865
/*100844*/        OPC_Scope, 5, /*->100851*/ // 2 children in Scope
/*100846*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100848*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: R600_Reg32:f32:$src0
/*100851*/        /*Scope*/ 12, /*->100864*/
/*100852*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100854*/          OPC_Scope, 3, /*->100859*/ // 2 children in Scope
/*100856*/            OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f32 VGPR_32:i32:$src0) - Complexity = 3
                      // Dst: VGPR_32:f32:$src0
/*100859*/          /*Scope*/ 3, /*->100863*/
/*100860*/            OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                      // Dst: SReg_32:f32:$src0
/*100863*/          0, /*End of Scope*/
/*100864*/        0, /*End of Scope*/
/*100865*/      /*SwitchType*/ 5, MVT::v2i16,// ->100872
/*100867*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100869*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i16 SReg_32:i32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2i16:$src0
/*100872*/      /*SwitchType*/ 5, MVT::v2f16,// ->100879
/*100874*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100876*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f16 SReg_32:i32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2f16:$src0
/*100879*/      0, // EndSwitchType
/*100880*/    /*Scope*/ 16, /*->100897*/
/*100881*/      OPC_CheckChild0Type, MVT::i16,
/*100883*/      OPC_CheckType, MVT::f16,
/*100885*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100887*/      OPC_Scope, 3, /*->100892*/ // 2 children in Scope
/*100889*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f16 VGPR_32:i16:$src0) - Complexity = 3
                  // Dst: VGPR_32:f16:$src0
/*100892*/      /*Scope*/ 3, /*->100896*/
/*100893*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f16 SReg_32:i16:$src0) - Complexity = 3
                  // Dst: SReg_32:f16:$src0
/*100896*/      0, /*End of Scope*/
/*100897*/    /*Scope*/ 25, /*->100923*/
/*100898*/      OPC_CheckChild0Type, MVT::i64,
/*100900*/      OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->100908
/*100903*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100905*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*100908*/      /*SwitchType*/ 5, MVT::v2i32,// ->100915
/*100910*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100912*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*100915*/      /*SwitchType*/ 5, MVT::v2f32,// ->100922
/*100917*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100919*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*100922*/      0, // EndSwitchType
/*100923*/    /*Scope*/ 27, /*->100951*/
/*100924*/      OPC_CheckChild0Type, MVT::v4f32,
/*100926*/      OPC_SwitchType /*2 cases */, 14, MVT::v4i32,// ->100943
/*100929*/        OPC_Scope, 5, /*->100936*/ // 2 children in Scope
/*100931*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100933*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4i32:$src0
/*100936*/        /*Scope*/ 5, /*->100942*/
/*100937*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100939*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4i32:$src0
/*100942*/        0, /*End of Scope*/
/*100943*/      /*SwitchType*/ 5, MVT::v2f64,// ->100950
/*100945*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100947*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*100950*/      0, // EndSwitchType
/*100951*/    /*Scope*/ 34, /*->100986*/
/*100952*/      OPC_CheckChild0Type, MVT::v4i32,
/*100954*/      OPC_SwitchType /*3 cases */, 5, MVT::v2i64,// ->100962
/*100957*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100959*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 SReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: SReg_128:v2i64:$src0
/*100962*/      /*SwitchType*/ 14, MVT::v4f32,// ->100978
/*100964*/        OPC_Scope, 5, /*->100971*/ // 2 children in Scope
/*100966*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*100968*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4f32:$src0
/*100971*/        /*Scope*/ 5, /*->100977*/
/*100972*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100974*/          OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4f32:$src0
/*100977*/        0, /*End of Scope*/
/*100978*/      /*SwitchType*/ 5, MVT::v2f64,// ->100985
/*100980*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100982*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*100985*/      0, // EndSwitchType
/*100986*/    /*Scope*/ 18, /*->101005*/
/*100987*/      OPC_CheckChild0Type, MVT::v2i64,
/*100989*/      OPC_SwitchType /*2 cases */, 5, MVT::v4i32,// ->100997
/*100992*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100994*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 SReg_128:v2i64:$src0) - Complexity = 3
                  // Dst: SReg_128:v4i32:$src0
/*100997*/      /*SwitchType*/ 5, MVT::v2f64,// ->101004
/*100999*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101001*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v2i64:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*101004*/      0, // EndSwitchType
/*101005*/    /*Scope*/ 25, /*->101031*/
/*101006*/      OPC_CheckChild0Type, MVT::v2f64,
/*101008*/      OPC_SwitchType /*3 cases */, 5, MVT::v4i32,// ->101016
/*101011*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101013*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*101016*/      /*SwitchType*/ 5, MVT::v2i64,// ->101023
/*101018*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101020*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v2i64:$src0
/*101023*/      /*SwitchType*/ 5, MVT::v4f32,// ->101030
/*101025*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101027*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4f32:$src0
/*101030*/      0, // EndSwitchType
/*101031*/    /*Scope*/ 16, /*->101048*/
/*101032*/      OPC_CheckChild0Type, MVT::v8f32,
/*101034*/      OPC_CheckType, MVT::v8i32,
/*101036*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101038*/      OPC_Scope, 3, /*->101043*/ // 2 children in Scope
/*101040*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*101043*/      /*Scope*/ 3, /*->101047*/
/*101044*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*101047*/      0, /*End of Scope*/
/*101048*/    /*Scope*/ 9, /*->101058*/
/*101049*/      OPC_CheckChild0Type, MVT::v16f32,
/*101051*/      OPC_CheckType, MVT::v16i32,
/*101053*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101055*/      OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*101058*/    /*Scope*/ 16, /*->101075*/
/*101059*/      OPC_CheckChild0Type, MVT::v8i32,
/*101061*/      OPC_CheckType, MVT::v8f32,
/*101063*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101065*/      OPC_Scope, 3, /*->101070*/ // 2 children in Scope
/*101067*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8f32:$src0
/*101070*/      /*Scope*/ 3, /*->101074*/
/*101071*/        OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8f32:$src0
/*101074*/      0, /*End of Scope*/
/*101075*/    /*Scope*/ 9, /*->101085*/
/*101076*/      OPC_CheckChild0Type, MVT::v16i32,
/*101078*/      OPC_CheckType, MVT::v16f32,
/*101080*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101082*/      OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*101085*/    0, /*End of Scope*/
/*101086*/  /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->101097
/*101089*/    OPC_RecordChild0, // #0 = $addr
/*101090*/    OPC_CheckType, MVT::i32,
/*101092*/    OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101094*/    OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*101097*/  /*SwitchOpcode*/ 9, TARGET_VAL(AMDGPUISD::DUMMY_CHAIN),// ->101109
/*101100*/    OPC_RecordNode, // #0 = 'R600dummy_chain' chained node
/*101101*/    OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101103*/    OPC_EmitMergeInputChains1_0,
/*101104*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DUMMY_CHAIN), 0|OPFL_Chain,
                  0/*#Ops*/, 
              // Src: (R600dummy_chain) - Complexity = 3
              // Dst: (DUMMY_CHAIN)
/*101109*/  /*SwitchOpcode*/ 40|128,1/*168*/, TARGET_VAL(ISD::SUB),// ->101281
/*101113*/    OPC_RecordChild0, // #0 = $src0
/*101114*/    OPC_RecordChild1, // #1 = $src1
/*101115*/    OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->101233
/*101118*/      OPC_Scope, 100, /*->101220*/ // 2 children in Scope
/*101120*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101122*/        OPC_EmitInteger, MVT::i32, 0, 
/*101125*/        OPC_EmitInteger, MVT::i32, 0, 
/*101128*/        OPC_EmitInteger, MVT::i32, 1, 
/*101131*/        OPC_EmitInteger, MVT::i32, 0, 
/*101134*/        OPC_EmitInteger, MVT::i32, 0, 
/*101137*/        OPC_EmitInteger, MVT::i32, 0, 
/*101140*/        OPC_EmitInteger, MVT::i32, 0, 
/*101143*/        OPC_EmitInteger, MVT::i32, 0, 
/*101146*/        OPC_EmitInteger, MVT::i32, 0, 
/*101149*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101161*/        OPC_EmitInteger, MVT::i32, 0, 
/*101164*/        OPC_EmitInteger, MVT::i32, 0, 
/*101167*/        OPC_EmitInteger, MVT::i32, 0, 
/*101170*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101182*/        OPC_EmitInteger, MVT::i32, 1, 
/*101185*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101188*/        OPC_EmitInteger, MVT::i32, 0, 
/*101191*/        OPC_EmitInteger, MVT::i32, 0, 
/*101194*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SUB_INT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*101220*/      /*Scope*/ 11, /*->101232*/
/*101221*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101223*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sub:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
                  // Dst: (S_SUB_I32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*101232*/      0, /*End of Scope*/
/*101233*/    /*SwitchType*/ 10, MVT::i16,// ->101245
/*101235*/      OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*101237*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (sub:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_SUB_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*101245*/    /*SwitchType*/ 33, MVT::v2i16,// ->101280
/*101247*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*101250*/      OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*101253*/      OPC_EmitInteger, MVT::i32, 0, 
/*101256*/      OPC_EmitInteger, MVT::i32, 0, 
/*101259*/      OPC_EmitInteger, MVT::i32, 0, 
/*101262*/      OPC_EmitInteger, MVT::i32, 0, 
/*101265*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_SUB_I16), 0,
                    MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                // Src: (sub:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                // Dst: (V_PK_SUB_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*101280*/    0, // EndSwitchType
/*101281*/  /*SwitchOpcode*/ 77|128,1/*205*/, TARGET_VAL(ISD::SMIN),// ->101490
/*101285*/    OPC_RecordChild0, // #0 = $src0
/*101286*/    OPC_RecordChild1, // #1 = $src1
/*101287*/    OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->101405
/*101290*/      OPC_Scope, 100, /*->101392*/ // 2 children in Scope
/*101292*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101294*/        OPC_EmitInteger, MVT::i32, 0, 
/*101297*/        OPC_EmitInteger, MVT::i32, 0, 
/*101300*/        OPC_EmitInteger, MVT::i32, 1, 
/*101303*/        OPC_EmitInteger, MVT::i32, 0, 
/*101306*/        OPC_EmitInteger, MVT::i32, 0, 
/*101309*/        OPC_EmitInteger, MVT::i32, 0, 
/*101312*/        OPC_EmitInteger, MVT::i32, 0, 
/*101315*/        OPC_EmitInteger, MVT::i32, 0, 
/*101318*/        OPC_EmitInteger, MVT::i32, 0, 
/*101321*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101333*/        OPC_EmitInteger, MVT::i32, 0, 
/*101336*/        OPC_EmitInteger, MVT::i32, 0, 
/*101339*/        OPC_EmitInteger, MVT::i32, 0, 
/*101342*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101354*/        OPC_EmitInteger, MVT::i32, 1, 
/*101357*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101360*/        OPC_EmitInteger, MVT::i32, 0, 
/*101363*/        OPC_EmitInteger, MVT::i32, 0, 
/*101366*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_INT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (smin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*101392*/      /*Scope*/ 11, /*->101404*/
/*101393*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101395*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (smin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*101404*/      0, /*End of Scope*/
/*101405*/    /*SwitchType*/ 10, MVT::i16,// ->101417
/*101407*/      OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*101409*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (smin:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MIN_I16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*101417*/    /*SwitchType*/ 70, MVT::v2i16,// ->101489
/*101419*/      OPC_Scope, 33, /*->101454*/ // 2 children in Scope
/*101421*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*101424*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*101427*/        OPC_EmitInteger, MVT::i32, 0, 
/*101430*/        OPC_EmitInteger, MVT::i32, 0, 
/*101433*/        OPC_EmitInteger, MVT::i32, 0, 
/*101436*/        OPC_EmitInteger, MVT::i32, 0, 
/*101439*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_I16), 0,
                      MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (smin:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MIN_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*101454*/      /*Scope*/ 33, /*->101488*/
/*101455*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*101458*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*101461*/        OPC_EmitInteger, MVT::i32, 0, 
/*101464*/        OPC_EmitInteger, MVT::i32, 0, 
/*101467*/        OPC_EmitInteger, MVT::i32, 0, 
/*101470*/        OPC_EmitInteger, MVT::i32, 0, 
/*101473*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_I16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (smin:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MIN_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*101488*/      0, /*End of Scope*/
/*101489*/    0, // EndSwitchType
/*101490*/  /*SwitchOpcode*/ 77|128,1/*205*/, TARGET_VAL(ISD::UMIN),// ->101699
/*101494*/    OPC_RecordChild0, // #0 = $src0
/*101495*/    OPC_RecordChild1, // #1 = $src1
/*101496*/    OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->101614
/*101499*/      OPC_Scope, 100, /*->101601*/ // 2 children in Scope
/*101501*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101503*/        OPC_EmitInteger, MVT::i32, 0, 
/*101506*/        OPC_EmitInteger, MVT::i32, 0, 
/*101509*/        OPC_EmitInteger, MVT::i32, 1, 
/*101512*/        OPC_EmitInteger, MVT::i32, 0, 
/*101515*/        OPC_EmitInteger, MVT::i32, 0, 
/*101518*/        OPC_EmitInteger, MVT::i32, 0, 
/*101521*/        OPC_EmitInteger, MVT::i32, 0, 
/*101524*/        OPC_EmitInteger, MVT::i32, 0, 
/*101527*/        OPC_EmitInteger, MVT::i32, 0, 
/*101530*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101542*/        OPC_EmitInteger, MVT::i32, 0, 
/*101545*/        OPC_EmitInteger, MVT::i32, 0, 
/*101548*/        OPC_EmitInteger, MVT::i32, 0, 
/*101551*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101563*/        OPC_EmitInteger, MVT::i32, 1, 
/*101566*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101569*/        OPC_EmitInteger, MVT::i32, 0, 
/*101572*/        OPC_EmitInteger, MVT::i32, 0, 
/*101575*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (umin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*101601*/      /*Scope*/ 11, /*->101613*/
/*101602*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101604*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (umin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_U32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*101613*/      0, /*End of Scope*/
/*101614*/    /*SwitchType*/ 10, MVT::i16,// ->101626
/*101616*/      OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*101618*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (umin:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MIN_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*101626*/    /*SwitchType*/ 70, MVT::v2i16,// ->101698
/*101628*/      OPC_Scope, 33, /*->101663*/ // 2 children in Scope
/*101630*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*101633*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*101636*/        OPC_EmitInteger, MVT::i32, 0, 
/*101639*/        OPC_EmitInteger, MVT::i32, 0, 
/*101642*/        OPC_EmitInteger, MVT::i32, 0, 
/*101645*/        OPC_EmitInteger, MVT::i32, 0, 
/*101648*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (umin:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MIN_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*101663*/      /*Scope*/ 33, /*->101697*/
/*101664*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*101667*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*101670*/        OPC_EmitInteger, MVT::i32, 0, 
/*101673*/        OPC_EmitInteger, MVT::i32, 0, 
/*101676*/        OPC_EmitInteger, MVT::i32, 0, 
/*101679*/        OPC_EmitInteger, MVT::i32, 0, 
/*101682*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (umin:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MIN_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*101697*/      0, /*End of Scope*/
/*101698*/    0, // EndSwitchType
/*101699*/  /*SwitchOpcode*/ 62|128,2/*318*/, TARGET_VAL(ISD::MULHS),// ->102021
/*101703*/    OPC_RecordChild0, // #0 = $src0
/*101704*/    OPC_RecordChild1, // #1 = $src1
/*101705*/    OPC_CheckType, MVT::i32,
/*101707*/    OPC_Scope, 100, /*->101809*/ // 4 children in Scope
/*101709*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*101711*/      OPC_EmitInteger, MVT::i32, 0, 
/*101714*/      OPC_EmitInteger, MVT::i32, 0, 
/*101717*/      OPC_EmitInteger, MVT::i32, 1, 
/*101720*/      OPC_EmitInteger, MVT::i32, 0, 
/*101723*/      OPC_EmitInteger, MVT::i32, 0, 
/*101726*/      OPC_EmitInteger, MVT::i32, 0, 
/*101729*/      OPC_EmitInteger, MVT::i32, 0, 
/*101732*/      OPC_EmitInteger, MVT::i32, 0, 
/*101735*/      OPC_EmitInteger, MVT::i32, 0, 
/*101738*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101750*/      OPC_EmitInteger, MVT::i32, 0, 
/*101753*/      OPC_EmitInteger, MVT::i32, 0, 
/*101756*/      OPC_EmitInteger, MVT::i32, 0, 
/*101759*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101771*/      OPC_EmitInteger, MVT::i32, 1, 
/*101774*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101777*/      OPC_EmitInteger, MVT::i32, 0, 
/*101780*/      OPC_EmitInteger, MVT::i32, 0, 
/*101783*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*101809*/    /*Scope*/ 100, /*->101910*/
/*101810*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*101812*/      OPC_EmitInteger, MVT::i32, 0, 
/*101815*/      OPC_EmitInteger, MVT::i32, 0, 
/*101818*/      OPC_EmitInteger, MVT::i32, 1, 
/*101821*/      OPC_EmitInteger, MVT::i32, 0, 
/*101824*/      OPC_EmitInteger, MVT::i32, 0, 
/*101827*/      OPC_EmitInteger, MVT::i32, 0, 
/*101830*/      OPC_EmitInteger, MVT::i32, 0, 
/*101833*/      OPC_EmitInteger, MVT::i32, 0, 
/*101836*/      OPC_EmitInteger, MVT::i32, 0, 
/*101839*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101851*/      OPC_EmitInteger, MVT::i32, 0, 
/*101854*/      OPC_EmitInteger, MVT::i32, 0, 
/*101857*/      OPC_EmitInteger, MVT::i32, 0, 
/*101860*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101872*/      OPC_EmitInteger, MVT::i32, 1, 
/*101875*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101878*/      OPC_EmitInteger, MVT::i32, 0, 
/*101881*/      OPC_EmitInteger, MVT::i32, 0, 
/*101884*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*101910*/    /*Scope*/ 100, /*->102011*/
/*101911*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*101913*/      OPC_EmitInteger, MVT::i32, 0, 
/*101916*/      OPC_EmitInteger, MVT::i32, 0, 
/*101919*/      OPC_EmitInteger, MVT::i32, 1, 
/*101922*/      OPC_EmitInteger, MVT::i32, 0, 
/*101925*/      OPC_EmitInteger, MVT::i32, 0, 
/*101928*/      OPC_EmitInteger, MVT::i32, 0, 
/*101931*/      OPC_EmitInteger, MVT::i32, 0, 
/*101934*/      OPC_EmitInteger, MVT::i32, 0, 
/*101937*/      OPC_EmitInteger, MVT::i32, 0, 
/*101940*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101952*/      OPC_EmitInteger, MVT::i32, 0, 
/*101955*/      OPC_EmitInteger, MVT::i32, 0, 
/*101958*/      OPC_EmitInteger, MVT::i32, 0, 
/*101961*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*101973*/      OPC_EmitInteger, MVT::i32, 1, 
/*101976*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*101979*/      OPC_EmitInteger, MVT::i32, 0, 
/*101982*/      OPC_EmitInteger, MVT::i32, 0, 
/*101985*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*102011*/    /*Scope*/ 8, /*->102020*/
/*102012*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*102020*/    0, /*End of Scope*/
/*102021*/  /*SwitchOpcode*/ 62|128,2/*318*/, TARGET_VAL(ISD::MULHU),// ->102343
/*102025*/    OPC_RecordChild0, // #0 = $src0
/*102026*/    OPC_RecordChild1, // #1 = $src1
/*102027*/    OPC_CheckType, MVT::i32,
/*102029*/    OPC_Scope, 100, /*->102131*/ // 4 children in Scope
/*102031*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*102033*/      OPC_EmitInteger, MVT::i32, 0, 
/*102036*/      OPC_EmitInteger, MVT::i32, 0, 
/*102039*/      OPC_EmitInteger, MVT::i32, 1, 
/*102042*/      OPC_EmitInteger, MVT::i32, 0, 
/*102045*/      OPC_EmitInteger, MVT::i32, 0, 
/*102048*/      OPC_EmitInteger, MVT::i32, 0, 
/*102051*/      OPC_EmitInteger, MVT::i32, 0, 
/*102054*/      OPC_EmitInteger, MVT::i32, 0, 
/*102057*/      OPC_EmitInteger, MVT::i32, 0, 
/*102060*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102072*/      OPC_EmitInteger, MVT::i32, 0, 
/*102075*/      OPC_EmitInteger, MVT::i32, 0, 
/*102078*/      OPC_EmitInteger, MVT::i32, 0, 
/*102081*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102093*/      OPC_EmitInteger, MVT::i32, 1, 
/*102096*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102099*/      OPC_EmitInteger, MVT::i32, 0, 
/*102102*/      OPC_EmitInteger, MVT::i32, 0, 
/*102105*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*102131*/    /*Scope*/ 100, /*->102232*/
/*102132*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*102134*/      OPC_EmitInteger, MVT::i32, 0, 
/*102137*/      OPC_EmitInteger, MVT::i32, 0, 
/*102140*/      OPC_EmitInteger, MVT::i32, 1, 
/*102143*/      OPC_EmitInteger, MVT::i32, 0, 
/*102146*/      OPC_EmitInteger, MVT::i32, 0, 
/*102149*/      OPC_EmitInteger, MVT::i32, 0, 
/*102152*/      OPC_EmitInteger, MVT::i32, 0, 
/*102155*/      OPC_EmitInteger, MVT::i32, 0, 
/*102158*/      OPC_EmitInteger, MVT::i32, 0, 
/*102161*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102173*/      OPC_EmitInteger, MVT::i32, 0, 
/*102176*/      OPC_EmitInteger, MVT::i32, 0, 
/*102179*/      OPC_EmitInteger, MVT::i32, 0, 
/*102182*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102194*/      OPC_EmitInteger, MVT::i32, 1, 
/*102197*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102200*/      OPC_EmitInteger, MVT::i32, 0, 
/*102203*/      OPC_EmitInteger, MVT::i32, 0, 
/*102206*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*102232*/    /*Scope*/ 100, /*->102333*/
/*102233*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*102235*/      OPC_EmitInteger, MVT::i32, 0, 
/*102238*/      OPC_EmitInteger, MVT::i32, 0, 
/*102241*/      OPC_EmitInteger, MVT::i32, 1, 
/*102244*/      OPC_EmitInteger, MVT::i32, 0, 
/*102247*/      OPC_EmitInteger, MVT::i32, 0, 
/*102250*/      OPC_EmitInteger, MVT::i32, 0, 
/*102253*/      OPC_EmitInteger, MVT::i32, 0, 
/*102256*/      OPC_EmitInteger, MVT::i32, 0, 
/*102259*/      OPC_EmitInteger, MVT::i32, 0, 
/*102262*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102274*/      OPC_EmitInteger, MVT::i32, 0, 
/*102277*/      OPC_EmitInteger, MVT::i32, 0, 
/*102280*/      OPC_EmitInteger, MVT::i32, 0, 
/*102283*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102295*/      OPC_EmitInteger, MVT::i32, 1, 
/*102298*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102301*/      OPC_EmitInteger, MVT::i32, 0, 
/*102304*/      OPC_EmitInteger, MVT::i32, 0, 
/*102307*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*102333*/    /*Scope*/ 8, /*->102342*/
/*102334*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*102342*/    0, /*End of Scope*/
/*102343*/  /*SwitchOpcode*/ 102|128,3/*486*/, TARGET_VAL(AMDGPUISD::URECIP),// ->102833
/*102347*/    OPC_RecordChild0, // #0 = $src0
/*102348*/    OPC_CheckType, MVT::i32,
/*102350*/    OPC_Scope, 66, /*->102418*/ // 4 children in Scope
/*102352*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*102354*/      OPC_EmitInteger, MVT::i32, 1, 
/*102357*/      OPC_EmitInteger, MVT::i32, 0, 
/*102360*/      OPC_EmitInteger, MVT::i32, 0, 
/*102363*/      OPC_EmitInteger, MVT::i32, 0, 
/*102366*/      OPC_EmitInteger, MVT::i32, 0, 
/*102369*/      OPC_EmitInteger, MVT::i32, 0, 
/*102372*/      OPC_EmitInteger, MVT::i32, 0, 
/*102375*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102387*/      OPC_EmitInteger, MVT::i32, 1, 
/*102390*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102393*/      OPC_EmitInteger, MVT::i32, 0, 
/*102396*/      OPC_EmitInteger, MVT::i32, 0, 
/*102399*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*102418*/    /*Scope*/ 66, /*->102485*/
/*102419*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*102421*/      OPC_EmitInteger, MVT::i32, 1, 
/*102424*/      OPC_EmitInteger, MVT::i32, 0, 
/*102427*/      OPC_EmitInteger, MVT::i32, 0, 
/*102430*/      OPC_EmitInteger, MVT::i32, 0, 
/*102433*/      OPC_EmitInteger, MVT::i32, 0, 
/*102436*/      OPC_EmitInteger, MVT::i32, 0, 
/*102439*/      OPC_EmitInteger, MVT::i32, 0, 
/*102442*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102454*/      OPC_EmitInteger, MVT::i32, 1, 
/*102457*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102460*/      OPC_EmitInteger, MVT::i32, 0, 
/*102463*/      OPC_EmitInteger, MVT::i32, 0, 
/*102466*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*102485*/    /*Scope*/ 38, /*->102524*/
/*102486*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102488*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*102495*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0,  // Results = #2
/*102502*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*102509*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    MVT::i16, 2/*#Ops*/, 1, 3,  // Results = #4
/*102517*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i16 1333788672:i32, (V_RCP_IFLAG_F32_e32:i16 (V_CVT_F32_U32_e32:i16 ?:i32:$src0))))
/*102524*/    /*Scope*/ 50|128,2/*306*/, /*->102832*/
/*102526*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*102528*/      OPC_EmitInteger, MVT::i32, 1, 
/*102531*/      OPC_EmitInteger, MVT::i32, 0, 
/*102534*/      OPC_EmitInteger, MVT::i32, 0, 
/*102537*/      OPC_EmitInteger, MVT::i32, 0, 
/*102540*/      OPC_EmitInteger, MVT::i32, 0, 
/*102543*/      OPC_EmitInteger, MVT::i32, 0, 
/*102546*/      OPC_EmitInteger, MVT::i32, 1, 
/*102549*/      OPC_EmitInteger, MVT::i32, 0, 
/*102552*/      OPC_EmitInteger, MVT::i32, 0, 
/*102555*/      OPC_EmitInteger, MVT::i32, 0, 
/*102558*/      OPC_EmitInteger, MVT::i32, 1, 
/*102561*/      OPC_EmitInteger, MVT::i32, 0, 
/*102564*/      OPC_EmitInteger, MVT::i32, 0, 
/*102567*/      OPC_EmitInteger, MVT::i32, 0, 
/*102570*/      OPC_EmitInteger, MVT::i32, 1, 
/*102573*/      OPC_EmitInteger, MVT::i32, 0, 
/*102576*/      OPC_EmitInteger, MVT::i32, 0, 
/*102579*/      OPC_EmitInteger, MVT::i32, 0, 
/*102582*/      OPC_EmitInteger, MVT::i32, 0, 
/*102585*/      OPC_EmitInteger, MVT::i32, 0, 
/*102588*/      OPC_EmitInteger, MVT::i32, 0, 
/*102591*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102603*/      OPC_EmitInteger, MVT::i32, 1, 
/*102606*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102609*/      OPC_EmitInteger, MVT::i32, 0, 
/*102612*/      OPC_EmitInteger, MVT::i32, 0, 
/*102615*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*102634*/      OPC_EmitInteger, MVT::i32, 0, 
/*102637*/      OPC_EmitInteger, MVT::i32, 0, 
/*102640*/      OPC_EmitInteger, MVT::i32, 0, 
/*102643*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102655*/      OPC_EmitInteger, MVT::i32, 1, 
/*102658*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102661*/      OPC_EmitInteger, MVT::i32, 0, 
/*102664*/      OPC_EmitInteger, MVT::i32, 0, 
/*102667*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*102686*/      OPC_EmitInteger, MVT::i32, 0, 
/*102689*/      OPC_EmitInteger, MVT::i32, 0, 
/*102692*/      OPC_EmitInteger, MVT::i32, 0, 
/*102695*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102707*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*102714*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*102721*/      OPC_EmitInteger, MVT::i32, 0, 
/*102724*/      OPC_EmitInteger, MVT::i32, 0, 
/*102727*/      OPC_EmitInteger, MVT::i32, 0, 
/*102730*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102742*/      OPC_EmitInteger, MVT::i32, 1, 
/*102745*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102748*/      OPC_EmitInteger, MVT::i32, 0, 
/*102751*/      OPC_EmitInteger, MVT::i32, 0, 
/*102754*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*102780*/      OPC_EmitInteger, MVT::i32, 0, 
/*102783*/      OPC_EmitInteger, MVT::i32, 0, 
/*102786*/      OPC_EmitInteger, MVT::i32, 0, 
/*102789*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102801*/      OPC_EmitInteger, MVT::i32, 1, 
/*102804*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102807*/      OPC_EmitInteger, MVT::i32, 0, 
/*102810*/      OPC_EmitInteger, MVT::i32, 0, 
/*102813*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*102832*/    0, /*End of Scope*/
/*102833*/  /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(AMDGPUISD::MULHI_U24),// ->103054
/*102837*/    OPC_RecordChild0, // #0 = $src0
/*102838*/    OPC_RecordChild1, // #1 = $src1
/*102839*/    OPC_CheckType, MVT::i32,
/*102841*/    OPC_Scope, 100, /*->102943*/ // 3 children in Scope
/*102843*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*102845*/      OPC_EmitInteger, MVT::i32, 0, 
/*102848*/      OPC_EmitInteger, MVT::i32, 0, 
/*102851*/      OPC_EmitInteger, MVT::i32, 1, 
/*102854*/      OPC_EmitInteger, MVT::i32, 0, 
/*102857*/      OPC_EmitInteger, MVT::i32, 0, 
/*102860*/      OPC_EmitInteger, MVT::i32, 0, 
/*102863*/      OPC_EmitInteger, MVT::i32, 0, 
/*102866*/      OPC_EmitInteger, MVT::i32, 0, 
/*102869*/      OPC_EmitInteger, MVT::i32, 0, 
/*102872*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102884*/      OPC_EmitInteger, MVT::i32, 0, 
/*102887*/      OPC_EmitInteger, MVT::i32, 0, 
/*102890*/      OPC_EmitInteger, MVT::i32, 0, 
/*102893*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102905*/      OPC_EmitInteger, MVT::i32, 1, 
/*102908*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*102911*/      OPC_EmitInteger, MVT::i32, 0, 
/*102914*/      OPC_EmitInteger, MVT::i32, 0, 
/*102917*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT24_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_u24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT24_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*102943*/    /*Scope*/ 100, /*->103044*/
/*102944*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*102946*/      OPC_EmitInteger, MVT::i32, 0, 
/*102949*/      OPC_EmitInteger, MVT::i32, 0, 
/*102952*/      OPC_EmitInteger, MVT::i32, 1, 
/*102955*/      OPC_EmitInteger, MVT::i32, 0, 
/*102958*/      OPC_EmitInteger, MVT::i32, 0, 
/*102961*/      OPC_EmitInteger, MVT::i32, 0, 
/*102964*/      OPC_EmitInteger, MVT::i32, 0, 
/*102967*/      OPC_EmitInteger, MVT::i32, 0, 
/*102970*/      OPC_EmitInteger, MVT::i32, 0, 
/*102973*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*102985*/      OPC_EmitInteger, MVT::i32, 0, 
/*102988*/      OPC_EmitInteger, MVT::i32, 0, 
/*102991*/      OPC_EmitInteger, MVT::i32, 0, 
/*102994*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103006*/      OPC_EmitInteger, MVT::i32, 1, 
/*103009*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103012*/      OPC_EmitInteger, MVT::i32, 0, 
/*103015*/      OPC_EmitInteger, MVT::i32, 0, 
/*103018*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_cm24), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_u24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*103044*/    /*Scope*/ 8, /*->103053*/
/*103045*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_U32_U24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmulhi_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*103053*/    0, /*End of Scope*/
/*103054*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFE_U32),// ->103175
/*103057*/    OPC_RecordChild0, // #0 = $src0
/*103058*/    OPC_RecordChild1, // #1 = $src1
/*103059*/    OPC_RecordChild2, // #2 = $src2
/*103060*/    OPC_CheckChild2Type, MVT::i32,
/*103062*/    OPC_CheckType, MVT::i32,
/*103064*/    OPC_Scope, 98, /*->103164*/ // 2 children in Scope
/*103066*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103068*/      OPC_EmitInteger, MVT::i32, 0, 
/*103071*/      OPC_EmitInteger, MVT::i32, 0, 
/*103074*/      OPC_EmitInteger, MVT::i32, 0, 
/*103077*/      OPC_EmitInteger, MVT::i32, 0, 
/*103080*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103092*/      OPC_EmitInteger, MVT::i32, 0, 
/*103095*/      OPC_EmitInteger, MVT::i32, 0, 
/*103098*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103110*/      OPC_EmitInteger, MVT::i32, 0, 
/*103113*/      OPC_EmitInteger, MVT::i32, 0, 
/*103116*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103128*/      OPC_EmitInteger, MVT::i32, 1, 
/*103131*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103134*/      OPC_EmitInteger, MVT::i32, 0, 
/*103137*/      OPC_EmitInteger, MVT::i32, 0, 
/*103140*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*103164*/    /*Scope*/ 9, /*->103174*/
/*103165*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*103174*/    0, /*End of Scope*/
/*103175*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFE_I32),// ->103296
/*103178*/    OPC_RecordChild0, // #0 = $src0
/*103179*/    OPC_RecordChild1, // #1 = $src1
/*103180*/    OPC_RecordChild2, // #2 = $src2
/*103181*/    OPC_CheckChild2Type, MVT::i32,
/*103183*/    OPC_CheckType, MVT::i32,
/*103185*/    OPC_Scope, 98, /*->103285*/ // 2 children in Scope
/*103187*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103189*/      OPC_EmitInteger, MVT::i32, 0, 
/*103192*/      OPC_EmitInteger, MVT::i32, 0, 
/*103195*/      OPC_EmitInteger, MVT::i32, 0, 
/*103198*/      OPC_EmitInteger, MVT::i32, 0, 
/*103201*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103213*/      OPC_EmitInteger, MVT::i32, 0, 
/*103216*/      OPC_EmitInteger, MVT::i32, 0, 
/*103219*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103231*/      OPC_EmitInteger, MVT::i32, 0, 
/*103234*/      OPC_EmitInteger, MVT::i32, 0, 
/*103237*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103249*/      OPC_EmitInteger, MVT::i32, 1, 
/*103252*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103255*/      OPC_EmitInteger, MVT::i32, 0, 
/*103258*/      OPC_EmitInteger, MVT::i32, 0, 
/*103261*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*103285*/    /*Scope*/ 9, /*->103295*/
/*103286*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*103295*/    0, /*End of Scope*/
/*103296*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFI),// ->103417
/*103299*/    OPC_RecordChild0, // #0 = $src0
/*103300*/    OPC_RecordChild1, // #1 = $src1
/*103301*/    OPC_RecordChild2, // #2 = $src2
/*103302*/    OPC_CheckChild2Type, MVT::i32,
/*103304*/    OPC_CheckType, MVT::i32,
/*103306*/    OPC_Scope, 98, /*->103406*/ // 2 children in Scope
/*103308*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103310*/      OPC_EmitInteger, MVT::i32, 0, 
/*103313*/      OPC_EmitInteger, MVT::i32, 0, 
/*103316*/      OPC_EmitInteger, MVT::i32, 0, 
/*103319*/      OPC_EmitInteger, MVT::i32, 0, 
/*103322*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103334*/      OPC_EmitInteger, MVT::i32, 0, 
/*103337*/      OPC_EmitInteger, MVT::i32, 0, 
/*103340*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103352*/      OPC_EmitInteger, MVT::i32, 0, 
/*103355*/      OPC_EmitInteger, MVT::i32, 0, 
/*103358*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103370*/      OPC_EmitInteger, MVT::i32, 1, 
/*103373*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103376*/      OPC_EmitInteger, MVT::i32, 0, 
/*103379*/      OPC_EmitInteger, MVT::i32, 0, 
/*103382*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*103406*/    /*Scope*/ 9, /*->103416*/
/*103407*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*103416*/    0, /*End of Scope*/
/*103417*/  /*SwitchOpcode*/ 2|128,4/*514*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->103935
/*103421*/    OPC_RecordChild0, // #0 = $src
/*103422*/    OPC_MoveChild1,
/*103423*/    OPC_Scope, 39|128,1/*167*/, /*->103593*/ // 4 children in Scope
/*103426*/      OPC_CheckValueType, MVT::i1,
/*103428*/      OPC_MoveParent,
/*103429*/      OPC_SwitchType /*3 cases */, 124, MVT::i32,// ->103556
/*103432*/        OPC_Scope, 104, /*->103538*/ // 2 children in Scope
/*103434*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103436*/          OPC_EmitInteger, MVT::i32, 0, 
/*103439*/          OPC_EmitInteger, MVT::i32, 0, 
/*103442*/          OPC_EmitInteger, MVT::i32, 0, 
/*103445*/          OPC_EmitInteger, MVT::i32, 0, 
/*103448*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103460*/          OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*103463*/          OPC_EmitInteger, MVT::i32, 0, 
/*103466*/          OPC_EmitInteger, MVT::i32, 0, 
/*103469*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103481*/          OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*103484*/          OPC_EmitInteger, MVT::i32, 0, 
/*103487*/          OPC_EmitInteger, MVT::i32, 0, 
/*103490*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103502*/          OPC_EmitInteger, MVT::i32, 1, 
/*103505*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103508*/          OPC_EmitInteger, MVT::i32, 0, 
/*103511*/          OPC_EmitInteger, MVT::i32, 0, 
/*103514*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*103538*/        /*Scope*/ 16, /*->103555*/
/*103539*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103541*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*103546*/          OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32:i1 i32:i32:$src, 65536:i32)
/*103555*/        0, /*End of Scope*/
/*103556*/      /*SwitchType*/ 16, MVT::i64,// ->103574
/*103558*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103560*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*103565*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 65536:i32)
/*103574*/      /*SwitchType*/ 16, MVT::i16,// ->103592
/*103576*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103578*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*103583*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i16 i16:i16:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I32:i16:i1 ?:i16:$src, 65536:i32)
/*103592*/      0, // EndSwitchType
/*103593*/    /*Scope*/ 39|128,1/*167*/, /*->103762*/
/*103595*/      OPC_CheckValueType, MVT::i8,
/*103597*/      OPC_MoveParent,
/*103598*/      OPC_SwitchType /*3 cases */, 124, MVT::i32,// ->103725
/*103601*/        OPC_Scope, 9, /*->103612*/ // 2 children in Scope
/*103603*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103605*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*103612*/        /*Scope*/ 111, /*->103724*/
/*103613*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103615*/          OPC_EmitInteger, MVT::i32, 0, 
/*103618*/          OPC_EmitInteger, MVT::i32, 0, 
/*103621*/          OPC_EmitInteger, MVT::i32, 0, 
/*103624*/          OPC_EmitInteger, MVT::i32, 0, 
/*103627*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103639*/          OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*103642*/          OPC_EmitInteger, MVT::i32, 0, 
/*103645*/          OPC_EmitInteger, MVT::i32, 0, 
/*103648*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103660*/          OPC_EmitInteger, MVT::i32, 8, 
/*103663*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*103670*/          OPC_EmitInteger, MVT::i32, 0, 
/*103673*/          OPC_EmitInteger, MVT::i32, 0, 
/*103676*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103688*/          OPC_EmitInteger, MVT::i32, 1, 
/*103691*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103694*/          OPC_EmitInteger, MVT::i32, 0, 
/*103697*/          OPC_EmitInteger, MVT::i32, 0, 
/*103700*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*103724*/        0, /*End of Scope*/
/*103725*/      /*SwitchType*/ 16, MVT::i16,// ->103743
/*103727*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103729*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*103734*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i16 i16:i16:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I32:i16:i1 ?:i16:$src, 524288:i32)
/*103743*/      /*SwitchType*/ 16, MVT::i64,// ->103761
/*103745*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103747*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*103752*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 524288:i32)
/*103761*/      0, // EndSwitchType
/*103762*/    /*Scope*/ 21|128,1/*149*/, /*->103913*/
/*103764*/      OPC_CheckValueType, MVT::i16,
/*103766*/      OPC_MoveParent,
/*103767*/      OPC_SwitchType /*2 cases */, 124, MVT::i32,// ->103894
/*103770*/        OPC_Scope, 9, /*->103781*/ // 2 children in Scope
/*103772*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103774*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*103781*/        /*Scope*/ 111, /*->103893*/
/*103782*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103784*/          OPC_EmitInteger, MVT::i32, 0, 
/*103787*/          OPC_EmitInteger, MVT::i32, 0, 
/*103790*/          OPC_EmitInteger, MVT::i32, 0, 
/*103793*/          OPC_EmitInteger, MVT::i32, 0, 
/*103796*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103808*/          OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*103811*/          OPC_EmitInteger, MVT::i32, 0, 
/*103814*/          OPC_EmitInteger, MVT::i32, 0, 
/*103817*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103829*/          OPC_EmitInteger, MVT::i32, 16, 
/*103832*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*103839*/          OPC_EmitInteger, MVT::i32, 0, 
/*103842*/          OPC_EmitInteger, MVT::i32, 0, 
/*103845*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103857*/          OPC_EmitInteger, MVT::i32, 1, 
/*103860*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103863*/          OPC_EmitInteger, MVT::i32, 0, 
/*103866*/          OPC_EmitInteger, MVT::i32, 0, 
/*103869*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*103893*/        0, /*End of Scope*/
/*103894*/      /*SwitchType*/ 16, MVT::i64,// ->103912
/*103896*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103898*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,64/*1048576*/, 
/*103903*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 1048576:i32)
/*103912*/      0, // EndSwitchType
/*103913*/    /*Scope*/ 20, /*->103934*/
/*103914*/      OPC_CheckValueType, MVT::i32,
/*103916*/      OPC_MoveParent,
/*103917*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103919*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,1/*2097152*/, 
/*103925*/      OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (sext_inreg:i64 i64:i64:$src, i32:Other) - Complexity = 3
                // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 2097152:i32)
/*103934*/    0, /*End of Scope*/
/*103935*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MAD_U24),// ->104056
/*103938*/    OPC_RecordChild0, // #0 = $src0
/*103939*/    OPC_RecordChild1, // #1 = $src1
/*103940*/    OPC_RecordChild2, // #2 = $src2
/*103941*/    OPC_CheckChild2Type, MVT::i32,
/*103943*/    OPC_CheckType, MVT::i32,
/*103945*/    OPC_Scope, 98, /*->104045*/ // 2 children in Scope
/*103947*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*103949*/      OPC_EmitInteger, MVT::i32, 0, 
/*103952*/      OPC_EmitInteger, MVT::i32, 0, 
/*103955*/      OPC_EmitInteger, MVT::i32, 0, 
/*103958*/      OPC_EmitInteger, MVT::i32, 0, 
/*103961*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103973*/      OPC_EmitInteger, MVT::i32, 0, 
/*103976*/      OPC_EmitInteger, MVT::i32, 0, 
/*103979*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103991*/      OPC_EmitInteger, MVT::i32, 0, 
/*103994*/      OPC_EmitInteger, MVT::i32, 0, 
/*103997*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104009*/      OPC_EmitInteger, MVT::i32, 1, 
/*104012*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104015*/      OPC_EmitInteger, MVT::i32, 0, 
/*104018*/      OPC_EmitInteger, MVT::i32, 0, 
/*104021*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*104045*/    /*Scope*/ 9, /*->104055*/
/*104046*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*104055*/    0, /*End of Scope*/
/*104056*/  /*SwitchOpcode*/ 119, TARGET_VAL(ISD::ROTR),// ->104178
/*104059*/    OPC_RecordChild0, // #0 = $src0
/*104060*/    OPC_RecordChild1, // #1 = $src1
/*104061*/    OPC_CheckChild1Type, MVT::i32,
/*104063*/    OPC_CheckType, MVT::i32,
/*104065*/    OPC_Scope, 98, /*->104165*/ // 2 children in Scope
/*104067*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*104069*/      OPC_EmitInteger, MVT::i32, 0, 
/*104072*/      OPC_EmitInteger, MVT::i32, 0, 
/*104075*/      OPC_EmitInteger, MVT::i32, 0, 
/*104078*/      OPC_EmitInteger, MVT::i32, 0, 
/*104081*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104093*/      OPC_EmitInteger, MVT::i32, 0, 
/*104096*/      OPC_EmitInteger, MVT::i32, 0, 
/*104099*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104111*/      OPC_EmitInteger, MVT::i32, 0, 
/*104114*/      OPC_EmitInteger, MVT::i32, 0, 
/*104117*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104129*/      OPC_EmitInteger, MVT::i32, 1, 
/*104132*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104135*/      OPC_EmitInteger, MVT::i32, 0, 
/*104138*/      OPC_EmitInteger, MVT::i32, 0, 
/*104141*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*104165*/    /*Scope*/ 11, /*->104177*/
/*104166*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104168*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 0, 1, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*104177*/    0, /*End of Scope*/
/*104178*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MUL_U24),// ->104297
/*104181*/    OPC_RecordChild0, // #0 = $src0
/*104182*/    OPC_RecordChild1, // #1 = $src1
/*104183*/    OPC_CheckType, MVT::i32,
/*104185*/    OPC_Scope, 100, /*->104287*/ // 2 children in Scope
/*104187*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*104189*/      OPC_EmitInteger, MVT::i32, 0, 
/*104192*/      OPC_EmitInteger, MVT::i32, 0, 
/*104195*/      OPC_EmitInteger, MVT::i32, 1, 
/*104198*/      OPC_EmitInteger, MVT::i32, 0, 
/*104201*/      OPC_EmitInteger, MVT::i32, 0, 
/*104204*/      OPC_EmitInteger, MVT::i32, 0, 
/*104207*/      OPC_EmitInteger, MVT::i32, 0, 
/*104210*/      OPC_EmitInteger, MVT::i32, 0, 
/*104213*/      OPC_EmitInteger, MVT::i32, 0, 
/*104216*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104228*/      OPC_EmitInteger, MVT::i32, 0, 
/*104231*/      OPC_EmitInteger, MVT::i32, 0, 
/*104234*/      OPC_EmitInteger, MVT::i32, 0, 
/*104237*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104249*/      OPC_EmitInteger, MVT::i32, 1, 
/*104252*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104255*/      OPC_EmitInteger, MVT::i32, 0, 
/*104258*/      OPC_EmitInteger, MVT::i32, 0, 
/*104261*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*104287*/    /*Scope*/ 8, /*->104296*/
/*104288*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*104296*/    0, /*End of Scope*/
/*104297*/  /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::CARRY),// ->104404
/*104300*/    OPC_RecordChild0, // #0 = $src0
/*104301*/    OPC_RecordChild1, // #1 = $src1
/*104302*/    OPC_CheckType, MVT::i32,
/*104304*/    OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*104306*/    OPC_EmitInteger, MVT::i32, 0, 
/*104309*/    OPC_EmitInteger, MVT::i32, 0, 
/*104312*/    OPC_EmitInteger, MVT::i32, 1, 
/*104315*/    OPC_EmitInteger, MVT::i32, 0, 
/*104318*/    OPC_EmitInteger, MVT::i32, 0, 
/*104321*/    OPC_EmitInteger, MVT::i32, 0, 
/*104324*/    OPC_EmitInteger, MVT::i32, 0, 
/*104327*/    OPC_EmitInteger, MVT::i32, 0, 
/*104330*/    OPC_EmitInteger, MVT::i32, 0, 
/*104333*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104345*/    OPC_EmitInteger, MVT::i32, 0, 
/*104348*/    OPC_EmitInteger, MVT::i32, 0, 
/*104351*/    OPC_EmitInteger, MVT::i32, 0, 
/*104354*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104366*/    OPC_EmitInteger, MVT::i32, 1, 
/*104369*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104372*/    OPC_EmitInteger, MVT::i32, 0, 
/*104375*/    OPC_EmitInteger, MVT::i32, 0, 
/*104378*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADDC_UINT), 0,
                  MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUcarry:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (ADDC_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*104404*/  /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::BORROW),// ->104511
/*104407*/    OPC_RecordChild0, // #0 = $src0
/*104408*/    OPC_RecordChild1, // #1 = $src1
/*104409*/    OPC_CheckType, MVT::i32,
/*104411*/    OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*104413*/    OPC_EmitInteger, MVT::i32, 0, 
/*104416*/    OPC_EmitInteger, MVT::i32, 0, 
/*104419*/    OPC_EmitInteger, MVT::i32, 1, 
/*104422*/    OPC_EmitInteger, MVT::i32, 0, 
/*104425*/    OPC_EmitInteger, MVT::i32, 0, 
/*104428*/    OPC_EmitInteger, MVT::i32, 0, 
/*104431*/    OPC_EmitInteger, MVT::i32, 0, 
/*104434*/    OPC_EmitInteger, MVT::i32, 0, 
/*104437*/    OPC_EmitInteger, MVT::i32, 0, 
/*104440*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104452*/    OPC_EmitInteger, MVT::i32, 0, 
/*104455*/    OPC_EmitInteger, MVT::i32, 0, 
/*104458*/    OPC_EmitInteger, MVT::i32, 0, 
/*104461*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104473*/    OPC_EmitInteger, MVT::i32, 1, 
/*104476*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104479*/    OPC_EmitInteger, MVT::i32, 0, 
/*104482*/    OPC_EmitInteger, MVT::i32, 0, 
/*104485*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SUBB_UINT), 0,
                  MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUborrow:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (SUBB_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*104511*/  /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::CTPOP),// ->104653
/*104515*/    OPC_RecordChild0, // #0 = $src0
/*104516*/    OPC_SwitchType /*2 cases */, 80, MVT::i32,// ->104599
/*104519*/      OPC_Scope, 66, /*->104587*/ // 2 children in Scope
/*104521*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*104523*/        OPC_EmitInteger, MVT::i32, 1, 
/*104526*/        OPC_EmitInteger, MVT::i32, 0, 
/*104529*/        OPC_EmitInteger, MVT::i32, 0, 
/*104532*/        OPC_EmitInteger, MVT::i32, 0, 
/*104535*/        OPC_EmitInteger, MVT::i32, 0, 
/*104538*/        OPC_EmitInteger, MVT::i32, 0, 
/*104541*/        OPC_EmitInteger, MVT::i32, 0, 
/*104544*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104556*/        OPC_EmitInteger, MVT::i32, 1, 
/*104559*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104562*/        OPC_EmitInteger, MVT::i32, 0, 
/*104565*/        OPC_EmitInteger, MVT::i32, 0, 
/*104568*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*104587*/      /*Scope*/ 10, /*->104598*/
/*104588*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104590*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                      MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                  // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_BCNT1_I32_B32:i32:i1 i32:i32:$src0)
/*104598*/      0, /*End of Scope*/
/*104599*/    /*SwitchType*/ 51, MVT::i64,// ->104652
/*104601*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104603*/      OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*104606*/      OPC_EmitNode2, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                    MVT::i16, MVT::i1, 1/*#Ops*/, 0,  // Results = #2 #3
/*104614*/      OPC_EmitInteger, MVT::i32, AMDGPU::SReg_32RegClassID,
/*104617*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 2, 4,  // Results = #5
/*104625*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104628*/      OPC_EmitInteger, MVT::i32, 0, 
/*104631*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*104638*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104641*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::i64, 5/*#Ops*/, 1, 5, 6, 8, 9, 
                // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (COPY_TO_REGCLASS:i32 (S_BCNT1_I32_B64:i16:i1 ?:i64:$src), SReg_32:i32), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*104652*/    0, // EndSwitchType
/*104653*/  /*SwitchOpcode*/ 82, TARGET_VAL(AMDGPUISD::FFBH_U32),// ->104738
/*104656*/    OPC_RecordChild0, // #0 = $src0
/*104657*/    OPC_CheckType, MVT::i32,
/*104659*/    OPC_Scope, 66, /*->104727*/ // 2 children in Scope
/*104661*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*104663*/      OPC_EmitInteger, MVT::i32, 1, 
/*104666*/      OPC_EmitInteger, MVT::i32, 0, 
/*104669*/      OPC_EmitInteger, MVT::i32, 0, 
/*104672*/      OPC_EmitInteger, MVT::i32, 0, 
/*104675*/      OPC_EmitInteger, MVT::i32, 0, 
/*104678*/      OPC_EmitInteger, MVT::i32, 0, 
/*104681*/      OPC_EmitInteger, MVT::i32, 0, 
/*104684*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104696*/      OPC_EmitInteger, MVT::i32, 1, 
/*104699*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104702*/      OPC_EmitInteger, MVT::i32, 0, 
/*104705*/      OPC_EmitInteger, MVT::i32, 0, 
/*104708*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUffbh_u32:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*104727*/    /*Scope*/ 9, /*->104737*/
/*104728*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104730*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUffbh_u32:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*104737*/    0, /*End of Scope*/
/*104738*/  /*SwitchOpcode*/ 82, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->104823
/*104741*/    OPC_RecordChild0, // #0 = $src0
/*104742*/    OPC_CheckType, MVT::i32,
/*104744*/    OPC_Scope, 66, /*->104812*/ // 2 children in Scope
/*104746*/      OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*104748*/      OPC_EmitInteger, MVT::i32, 1, 
/*104751*/      OPC_EmitInteger, MVT::i32, 0, 
/*104754*/      OPC_EmitInteger, MVT::i32, 0, 
/*104757*/      OPC_EmitInteger, MVT::i32, 0, 
/*104760*/      OPC_EmitInteger, MVT::i32, 0, 
/*104763*/      OPC_EmitInteger, MVT::i32, 0, 
/*104766*/      OPC_EmitInteger, MVT::i32, 0, 
/*104769*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104781*/      OPC_EmitInteger, MVT::i32, 1, 
/*104784*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104787*/      OPC_EmitInteger, MVT::i32, 0, 
/*104790*/      OPC_EmitInteger, MVT::i32, 0, 
/*104793*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*104812*/    /*Scope*/ 9, /*->104822*/
/*104813*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104815*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*104822*/    0, /*End of Scope*/
/*104823*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MAD_I24),// ->104944
/*104826*/    OPC_RecordChild0, // #0 = $src0
/*104827*/    OPC_RecordChild1, // #1 = $src1
/*104828*/    OPC_RecordChild2, // #2 = $src2
/*104829*/    OPC_CheckChild2Type, MVT::i32,
/*104831*/    OPC_CheckType, MVT::i32,
/*104833*/    OPC_Scope, 98, /*->104933*/ // 2 children in Scope
/*104835*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*104837*/      OPC_EmitInteger, MVT::i32, 0, 
/*104840*/      OPC_EmitInteger, MVT::i32, 0, 
/*104843*/      OPC_EmitInteger, MVT::i32, 0, 
/*104846*/      OPC_EmitInteger, MVT::i32, 0, 
/*104849*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104861*/      OPC_EmitInteger, MVT::i32, 0, 
/*104864*/      OPC_EmitInteger, MVT::i32, 0, 
/*104867*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104879*/      OPC_EmitInteger, MVT::i32, 0, 
/*104882*/      OPC_EmitInteger, MVT::i32, 0, 
/*104885*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104897*/      OPC_EmitInteger, MVT::i32, 1, 
/*104900*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104903*/      OPC_EmitInteger, MVT::i32, 0, 
/*104906*/      OPC_EmitInteger, MVT::i32, 0, 
/*104909*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*104933*/    /*Scope*/ 9, /*->104943*/
/*104934*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*104943*/    0, /*End of Scope*/
/*104944*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MUL_I24),// ->105063
/*104947*/    OPC_RecordChild0, // #0 = $src0
/*104948*/    OPC_RecordChild1, // #1 = $src1
/*104949*/    OPC_CheckType, MVT::i32,
/*104951*/    OPC_Scope, 100, /*->105053*/ // 2 children in Scope
/*104953*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*104955*/      OPC_EmitInteger, MVT::i32, 0, 
/*104958*/      OPC_EmitInteger, MVT::i32, 0, 
/*104961*/      OPC_EmitInteger, MVT::i32, 1, 
/*104964*/      OPC_EmitInteger, MVT::i32, 0, 
/*104967*/      OPC_EmitInteger, MVT::i32, 0, 
/*104970*/      OPC_EmitInteger, MVT::i32, 0, 
/*104973*/      OPC_EmitInteger, MVT::i32, 0, 
/*104976*/      OPC_EmitInteger, MVT::i32, 0, 
/*104979*/      OPC_EmitInteger, MVT::i32, 0, 
/*104982*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104994*/      OPC_EmitInteger, MVT::i32, 0, 
/*104997*/      OPC_EmitInteger, MVT::i32, 0, 
/*105000*/      OPC_EmitInteger, MVT::i32, 0, 
/*105003*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105015*/      OPC_EmitInteger, MVT::i32, 1, 
/*105018*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*105021*/      OPC_EmitInteger, MVT::i32, 0, 
/*105024*/      OPC_EmitInteger, MVT::i32, 0, 
/*105027*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*105053*/    /*Scope*/ 8, /*->105062*/
/*105054*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*105062*/    0, /*End of Scope*/
/*105063*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MULHI_I24),// ->105182
/*105066*/    OPC_RecordChild0, // #0 = $src0
/*105067*/    OPC_RecordChild1, // #1 = $src1
/*105068*/    OPC_CheckType, MVT::i32,
/*105070*/    OPC_Scope, 100, /*->105172*/ // 2 children in Scope
/*105072*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*105074*/      OPC_EmitInteger, MVT::i32, 0, 
/*105077*/      OPC_EmitInteger, MVT::i32, 0, 
/*105080*/      OPC_EmitInteger, MVT::i32, 1, 
/*105083*/      OPC_EmitInteger, MVT::i32, 0, 
/*105086*/      OPC_EmitInteger, MVT::i32, 0, 
/*105089*/      OPC_EmitInteger, MVT::i32, 0, 
/*105092*/      OPC_EmitInteger, MVT::i32, 0, 
/*105095*/      OPC_EmitInteger, MVT::i32, 0, 
/*105098*/      OPC_EmitInteger, MVT::i32, 0, 
/*105101*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105113*/      OPC_EmitInteger, MVT::i32, 0, 
/*105116*/      OPC_EmitInteger, MVT::i32, 0, 
/*105119*/      OPC_EmitInteger, MVT::i32, 0, 
/*105122*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*105134*/      OPC_EmitInteger, MVT::i32, 1, 
/*105137*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*105140*/      OPC_EmitInteger, MVT::i32, 0, 
/*105143*/      OPC_EmitInteger, MVT::i32, 0, 
/*105146*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_cm24), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_i24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*105172*/    /*Scope*/ 8, /*->105181*/
/*105173*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_I32_I24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmulhi_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*105181*/    0, /*End of Scope*/
/*105182*/  /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ISD::ANY_EXTEND),// ->105371
/*105186*/    OPC_RecordChild0, // #0 = $src
/*105187*/    OPC_SwitchType /*3 cases */, 34, MVT::i32,// ->105224
/*105190*/      OPC_Scope, 11, /*->105203*/ // 2 children in Scope
/*105192*/        OPC_CheckChild0Type, MVT::i16,
/*105194*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105196*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (anyext:i32 i16:i16:$src) - Complexity = 3
                  // Dst: (COPY:i32 ?:i16:$src)
/*105203*/      /*Scope*/ 19, /*->105223*/
/*105204*/        OPC_CheckChild0Type, MVT::i1,
/*105206*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105208*/        OPC_EmitInteger, MVT::i32, 0, 
/*105211*/        OPC_EmitInteger, MVT::i32, 1, 
/*105214*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*105223*/      0, /*End of Scope*/
/*105224*/    /*SwitchType*/ 17, MVT::i16,// ->105243
/*105226*/      OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*105228*/      OPC_EmitInteger, MVT::i32, 0, 
/*105231*/      OPC_EmitInteger, MVT::i32, 1, 
/*105234*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                // Src: (anyext:i16 i1:i1:$src) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src)
/*105243*/    /*SwitchType*/ 125, MVT::i64,// ->105370
/*105245*/      OPC_Scope, 30, /*->105277*/ // 3 children in Scope
/*105247*/        OPC_CheckChild0Type, MVT::i32,
/*105249*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105251*/        OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*105254*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105257*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::i32, 0/*#Ops*/,  // Results = #3
/*105263*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105266*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (IMPLICIT_DEF:i32), sub1:i32)
/*105277*/      /*Scope*/ 41, /*->105319*/
/*105278*/        OPC_CheckChild0Type, MVT::i16,
/*105280*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105282*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105285*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*105292*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105295*/        OPC_EmitInteger, MVT::i32, 0, 
/*105298*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 4,  // Results = #5
/*105305*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105308*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 2, 3, 5, 6, 
                  // Src: (anyext:i64 i16:i16:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (COPY:i32 ?:i16:$src), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*105319*/      /*Scope*/ 49, /*->105369*/
/*105320*/        OPC_CheckChild0Type, MVT::i1,
/*105322*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105324*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105327*/        OPC_EmitInteger, MVT::i32, 0, 
/*105330*/        OPC_EmitInteger, MVT::i32, 1, 
/*105333*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*105342*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105345*/        OPC_EmitInteger, MVT::i32, 0, 
/*105348*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*105355*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105358*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*105369*/      0, /*End of Scope*/
/*105370*/    0, // EndSwitchType
/*105371*/  /*SwitchOpcode*/ 13, TARGET_VAL(ISD::ADDCARRY),// ->105387
/*105374*/    OPC_RecordChild0, // #0 = $src0
/*105375*/    OPC_RecordChild1, // #1 = $src1
/*105376*/    OPC_RecordChild2, // #2 = $src2
/*105377*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::V_ADDC_U32_e64), 0,
                  MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUadde:i32:i1 i32:i32:$src0, i32:i32:$src1, i1:i1:$src2) - Complexity = 3
              // Dst: (V_ADDC_U32_e64:i32:i1 ?:i32:$src0, ?:i32:$src1, ?:i1:$src2)
/*105387*/  /*SwitchOpcode*/ 13, TARGET_VAL(ISD::SUBCARRY),// ->105403
/*105390*/    OPC_RecordChild0, // #0 = $src0
/*105391*/    OPC_RecordChild1, // #1 = $src1
/*105392*/    OPC_RecordChild2, // #2 = $src2
/*105393*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::V_SUBB_U32_e64), 0,
                  MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsube:i32:i1 i32:i32:$src0, i32:i32:$src1, i1:i1:$src2) - Complexity = 3
              // Dst: (V_SUBB_U32_e64:i32:i1 ?:i32:$src0, ?:i32:$src1, ?:i1:$src2)
/*105403*/  /*SwitchOpcode*/ 12, TARGET_VAL(ISD::BITREVERSE),// ->105418
/*105406*/    OPC_RecordChild0, // #0 = $src0
/*105407*/    OPC_CheckType, MVT::i32,
/*105409*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105411*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (bitreverse:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*105418*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::FFBH_I32),// ->105433
/*105421*/    OPC_RecordChild0, // #0 = $src0
/*105422*/    OPC_CheckType, MVT::i32,
/*105424*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105426*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FLBIT_I32), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUffbh_i32:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_FLBIT_I32:i32 i32:i32:$src0)
/*105433*/  /*SwitchOpcode*/ 14, TARGET_VAL(AMDGPUISD::RET_FLAG),// ->105450
/*105436*/    OPC_RecordNode, // #0 = 'AMDGPUret_flag' chained node
/*105437*/    OPC_CaptureGlueInput,
/*105438*/    OPC_RecordChild1, // #1 = $src0
/*105439*/    OPC_CheckChild1Type, MVT::i64,
/*105441*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105443*/    OPC_EmitMergeInputChains1_0,
/*105444*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SETPC_B64_return), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                  1/*#Ops*/, 1, 
              // Src: (AMDGPUret_flag i64:i64:$src0) - Complexity = 3
              // Dst: (S_SETPC_B64_return i64:i64:$src0)
/*105450*/  /*SwitchOpcode*/ 16, TARGET_VAL(ISD::ADDE),// ->105469
/*105453*/    OPC_CaptureGlueInput,
/*105454*/    OPC_RecordChild0, // #0 = $src0
/*105455*/    OPC_RecordChild1, // #1 = $src1
/*105456*/    OPC_CheckType, MVT::i32,
/*105458*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105460*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
              // Dst: (S_ADDC_U32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*105469*/  /*SwitchOpcode*/ 16, TARGET_VAL(ISD::SUBE),// ->105488
/*105472*/    OPC_CaptureGlueInput,
/*105473*/    OPC_RecordChild0, // #0 = $src0
/*105474*/    OPC_RecordChild1, // #1 = $src1
/*105475*/    OPC_CheckType, MVT::i32,
/*105477*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105479*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (sube:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
              // Dst: (S_SUBB_U32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*105488*/  /*SwitchOpcode*/ 22, TARGET_VAL(AMDGPUISD::ENDPGM),// ->105513
/*105491*/    OPC_RecordNode, // #0 = 'AMDGPUendpgm' chained node
/*105492*/    OPC_CaptureGlueInput,
/*105493*/    OPC_Scope, 8, /*->105503*/ // 2 children in Scope
/*105495*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105497*/      OPC_EmitMergeInputChains1_0,
/*105498*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#Ops*/, 
                // Src: (AMDGPUendpgm) - Complexity = 3
                // Dst: (S_ENDPGM)
/*105503*/    /*Scope*/ 8, /*->105512*/
/*105504*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*105506*/      OPC_EmitMergeInputChains1_0,
/*105507*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#Ops*/, 
                // Src: (AMDGPUendpgm) - Complexity = 3
                // Dst: (RETURN)
/*105512*/    0, /*End of Scope*/
/*105513*/  /*SwitchOpcode*/ 29, TARGET_VAL(ISD::BR),// ->105545
/*105516*/    OPC_RecordNode, // #0 = 'br' chained node
/*105517*/    OPC_RecordChild1, // #1 = $simm16
/*105518*/    OPC_MoveChild1,
/*105519*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*105522*/    OPC_MoveParent,
/*105523*/    OPC_Scope, 9, /*->105534*/ // 2 children in Scope
/*105525*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105527*/      OPC_EmitMergeInputChains1_0,
/*105528*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*105534*/    /*Scope*/ 9, /*->105544*/
/*105535*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*105537*/      OPC_EmitMergeInputChains1_0,
/*105538*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*105544*/    0, /*End of Scope*/
/*105545*/  /*SwitchOpcode*/ 15, TARGET_VAL(ISD::ADDC),// ->105563
/*105548*/    OPC_RecordChild0, // #0 = $src0
/*105549*/    OPC_RecordChild1, // #1 = $src1
/*105550*/    OPC_CheckType, MVT::i32,
/*105552*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105554*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADD_U32), 0|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (S_ADD_U32:i32:i1 ?:i32:$src0, ?:i32:$src1)
/*105563*/  /*SwitchOpcode*/ 25, TARGET_VAL(ISD::READCYCLECOUNTER),// ->105591
/*105566*/    OPC_RecordNode, // #0 = 'readcyclecounter' chained node
/*105567*/    OPC_CheckType, MVT::i64,
/*105569*/    OPC_Scope, 9, /*->105580*/ // 2 children in Scope
/*105571*/      OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*105573*/      OPC_EmitMergeInputChains1_0,
/*105574*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (readcyclecounter:i64) - Complexity = 3
                // Dst: (S_MEMTIME:i64)
/*105580*/    /*Scope*/ 9, /*->105590*/
/*105581*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*105583*/      OPC_EmitMergeInputChains1_0,
/*105584*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMREALTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (readcyclecounter:i64) - Complexity = 3
                // Dst: (S_MEMREALTIME:i64)
/*105590*/    0, /*End of Scope*/
/*105591*/  /*SwitchOpcode*/ 19, TARGET_VAL(AMDGPUISD::IF),// ->105613
/*105594*/    OPC_RecordNode, // #0 = 'AMDGPUif' chained node
/*105595*/    OPC_RecordChild1, // #1 = $vcc
/*105596*/    OPC_RecordChild2, // #2 = $target
/*105597*/    OPC_MoveChild2,
/*105598*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*105601*/    OPC_MoveParent,
/*105602*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105604*/    OPC_EmitMergeInputChains1_0,
/*105605*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                  MVT::i64, 2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUif:i64 i1:i1:$vcc, (bb:Other):$target) - Complexity = 3
              // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*105613*/  /*SwitchOpcode*/ 18, TARGET_VAL(AMDGPUISD::LOOP),// ->105634
/*105616*/    OPC_RecordNode, // #0 = 'AMDGPUloop' chained node
/*105617*/    OPC_RecordChild1, // #1 = $saved
/*105618*/    OPC_RecordChild2, // #2 = $target
/*105619*/    OPC_MoveChild2,
/*105620*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*105623*/    OPC_MoveParent,
/*105624*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105626*/    OPC_EmitMergeInputChains1_0,
/*105627*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUloop i64:i64:$saved, (bb:Other):$target) - Complexity = 3
              // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*105634*/  /*SwitchOpcode*/ 10, TARGET_VAL(AMDGPUISD::RETURN_TO_EPILOG),// ->105647
/*105637*/    OPC_RecordNode, // #0 = 'AMDGPUreturn_to_epilog' chained node
/*105638*/    OPC_CaptureGlueInput,
/*105639*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105641*/    OPC_EmitMergeInputChains1_0,
/*105642*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_RETURN_TO_EPILOG), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#Ops*/, 
              // Src: (AMDGPUreturn_to_epilog) - Complexity = 3
              // Dst: (SI_RETURN_TO_EPILOG)
/*105647*/  /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::ELSE),// ->105673
/*105650*/    OPC_RecordNode, // #0 = 'AMDGPUelse' chained node
/*105651*/    OPC_RecordChild1, // #1 = $src
/*105652*/    OPC_RecordChild2, // #2 = $target
/*105653*/    OPC_MoveChild2,
/*105654*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*105657*/    OPC_MoveParent,
/*105658*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105660*/    OPC_EmitMergeInputChains1_0,
/*105661*/    OPC_EmitInteger, MVT::i1, 0, 
/*105664*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                  MVT::i64, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUelse:i64 i64:i64:$src, (bb:Other):$target) - Complexity = 3
              // Dst: (SI_ELSE:i64 ?:i64:$src, ?:Other:$target, 0:i1)
/*105673*/  /*SwitchOpcode*/ 59, TARGET_VAL(ISD::SELECT),// ->105735
/*105676*/    OPC_RecordChild0, // #0 = $src0
/*105677*/    OPC_CheckChild0Type, MVT::i1,
/*105679*/    OPC_RecordChild1, // #1 = $src1
/*105680*/    OPC_RecordChild2, // #2 = $src2
/*105681*/    OPC_SwitchType /*4 cases */, 11, MVT::i16,// ->105695
/*105684*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105686*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i16 i1:i1:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i16 ?:i16:$src2, ?:i16:$src1, ?:i1:$src0)
/*105695*/    /*SwitchType*/ 11, MVT::i32,// ->105708
/*105697*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105699*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i32 i1:i1:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 ?:i32:$src2, ?:i32:$src1, ?:i1:$src0)
/*105708*/    /*SwitchType*/ 11, MVT::f16,// ->105721
/*105710*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105712*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::f16, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f16 i1:i1:$src0, f16:f16:$src1, f16:f16:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f16 ?:f16:$src2, ?:f16:$src1, ?:i1:$src0)
/*105721*/    /*SwitchType*/ 11, MVT::f32,// ->105734
/*105723*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105725*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f32 i1:i1:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src2, ?:f32:$src1, ?:i1:$src0)
/*105734*/    0, // EndSwitchType
/*105735*/  /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FrameIndex),// ->105753
/*105738*/    OPC_RecordNode, // #0 = $fi
/*105739*/    OPC_CheckType, MVT::i32,
/*105741*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105743*/    OPC_EmitNodeXForm, 7, 0, // frameindex_to_targetframeindex
/*105746*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                  MVT::i32, 1/*#Ops*/, 1, 
              // Src: (frameindex:i32):$fi - Complexity = 3
              // Dst: (V_MOV_B32_e32:i32 (frameindex_to_targetframeindex:i32 ?:i32:$fi))
/*105753*/  /*SwitchOpcode*/ 14, TARGET_VAL(AMDGPUISD::FP16_ZEXT),// ->105770
/*105756*/    OPC_RecordChild0, // #0 = $src
/*105757*/    OPC_CheckChild0Type, MVT::f16,
/*105759*/    OPC_CheckType, MVT::i32,
/*105761*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105763*/    OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUfp16_zext:i32 f16:f16:$src) - Complexity = 3
              // Dst: (COPY:i32 ?:f16:$src)
/*105770*/  /*SwitchOpcode*/ 51, TARGET_VAL(ISD::BSWAP),// ->105824
/*105773*/    OPC_RecordChild0, // #0 = $a
/*105774*/    OPC_CheckType, MVT::i32,
/*105776*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105778*/    OPC_EmitInteger, MVT::i32, 127|128,1|128,124|128,7/*16711935*/, 
/*105784*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                  MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*105791*/    OPC_EmitInteger, MVT::i32, 24, 
/*105794*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  MVT::i16, 3/*#Ops*/, 0, 0, 3,  // Results = #4
/*105803*/    OPC_EmitInteger, MVT::i32, 8, 
/*105806*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  MVT::i16, 3/*#Ops*/, 0, 0, 5,  // Results = #6
/*105815*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                  MVT::i32, 3/*#Ops*/, 2, 4, 6, 
              // Src: (bswap:i32 i32:i32:$a) - Complexity = 3
              // Dst: (V_BFI_B32:i32 (S_MOV_B32:i16 16711935:i32), (V_ALIGNBIT_B32:i16 ?:i32:$a, ?:i32:$a, 24:i32), (V_ALIGNBIT_B32:i16 ?:i32:$a, ?:i32:$a, 8:i32))
/*105824*/  /*SwitchOpcode*/ 36, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->105863
/*105827*/    OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*105828*/    OPC_RecordChild1, // #1 = $target
/*105829*/    OPC_MoveChild1,
/*105830*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*105833*/    OPC_MoveParent,
/*105834*/    OPC_RecordChild2, // #2 = $src0
/*105835*/    OPC_Scope, 12, /*->105849*/ // 2 children in Scope
/*105837*/      OPC_CheckChild2Type, MVT::i32,
/*105839*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*105841*/      OPC_EmitMergeInputChains1_0,
/*105842*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*105849*/    /*Scope*/ 12, /*->105862*/
/*105850*/      OPC_CheckChild2Type, MVT::f32,
/*105852*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*105854*/      OPC_EmitMergeInputChains1_0,
/*105855*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*105862*/    0, /*End of Scope*/
/*105863*/  /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::KILL),// ->105879
/*105866*/    OPC_RecordNode, // #0 = 'AMDGPUkill' chained node
/*105867*/    OPC_RecordChild1, // #1 = $src
/*105868*/    OPC_CheckChild1Type, MVT::i32,
/*105870*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105872*/    OPC_EmitMergeInputChains1_0,
/*105873*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                  1/*#Ops*/, 1, 
              // Src: (AMDGPUkill i32:i32:$src) - Complexity = 3
              // Dst: (SI_KILL i32:i32:$src)
/*105879*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::INIT_EXEC),// ->105899
/*105882*/    OPC_RecordNode, // #0 = 'AMDGPUinit_exec' chained node
/*105883*/    OPC_CaptureGlueInput,
/*105884*/    OPC_RecordChild1, // #1 = $src
/*105885*/    OPC_CheckChild1Type, MVT::i64,
/*105887*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105889*/    OPC_EmitMergeInputChains1_0,
/*105890*/    OPC_EmitNodeXForm, 6, 1, // as_i64imm
/*105893*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_INIT_EXEC), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (AMDGPUinit_exec i64:i64:$src) - Complexity = 3
              // Dst: (SI_INIT_EXEC (as_i64imm:i64 ?:i64:$src))
/*105899*/  /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::INIT_EXEC_FROM_INPUT),// ->105923
/*105902*/    OPC_RecordNode, // #0 = 'AMDGPUinit_exec_from_input' chained node
/*105903*/    OPC_CaptureGlueInput,
/*105904*/    OPC_RecordChild1, // #1 = $input
/*105905*/    OPC_CheckChild1Type, MVT::i32,
/*105907*/    OPC_RecordChild2, // #2 = $shift
/*105908*/    OPC_CheckChild2Type, MVT::i32,
/*105910*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105912*/    OPC_EmitMergeInputChains1_0,
/*105913*/    OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*105916*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_INIT_EXEC_FROM_INPUT), 0|OPFL_Chain|OPFL_GlueInput,
                  2/*#Ops*/, 1, 3, 
              // Src: (AMDGPUinit_exec_from_input i32:i32:$input, i32:i32:$shift) - Complexity = 3
              // Dst: (SI_INIT_EXEC_FROM_INPUT ?:i32:$input, (as_i32imm:i32 ?:i32:$shift))
/*105923*/  /*SwitchOpcode*/ 94, TARGET_VAL(AMDGPUISD::ATOMIC_CMP_SWAP),// ->106020
/*105926*/    OPC_RecordMemRef,
/*105927*/    OPC_RecordNode, // #0 = 'AMDGPUatomic_cmp_swap' chained node
/*105928*/    OPC_RecordChild1, // #1 = $FLATAtomic:vaddr:offset:slc
/*105929*/    OPC_RecordChild2, // #2 = $vdata
/*105930*/    OPC_SwitchType /*2 cases */, 42, MVT::i32,// ->105975
/*105933*/      OPC_CheckChild2Type, MVT::v2i32,
/*105935*/      OPC_Scope, 18, /*->105955*/ // 2 children in Scope
/*105937*/        OPC_CheckPredicate, 33, // Predicate_atomic_cmp_swap_flat
/*105939*/        OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*105941*/        OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*105944*/        OPC_EmitMergeInputChains1_0,
/*105945*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), v2i32:v2i32:$vdata)<<P:Predicate_atomic_cmp_swap_flat>> - Complexity = -3
                  // Dst: (FLAT_ATOMIC_CMPSWAP_RTN:i32 i64:i64:$vaddr, v2i32:v2i32:$vdata, i16:i16:$offset, i1:i1:$slc)
/*105955*/      /*Scope*/ 18, /*->105974*/
/*105956*/        OPC_CheckPredicate, 31, // Predicate_AMDGPUatomic_cmp_swap_global
/*105958*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*105960*/        OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*105963*/        OPC_EmitMergeInputChains1_0,
/*105964*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), v2i32:v2i32:$data)<<P:Predicate_AMDGPUatomic_cmp_swap_global>> - Complexity = -3
                  // Dst: (FLAT_ATOMIC_CMPSWAP_RTN:i32 ?:i64:$vaddr, ?:v2i32:$data, ?:i16:$offset, ?:i1:$slc)
/*105974*/      0, /*End of Scope*/
/*105975*/    /*SwitchType*/ 42, MVT::i64,// ->106019
/*105977*/      OPC_CheckChild2Type, MVT::v2i64,
/*105979*/      OPC_Scope, 18, /*->105999*/ // 2 children in Scope
/*105981*/        OPC_CheckPredicate, 33, // Predicate_atomic_cmp_swap_flat
/*105983*/        OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*105985*/        OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*105988*/        OPC_EmitMergeInputChains1_0,
/*105989*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), v2i64:v2i64:$vdata)<<P:Predicate_atomic_cmp_swap_flat>> - Complexity = -3
                  // Dst: (FLAT_ATOMIC_CMPSWAP_X2_RTN:i64 i64:i64:$vaddr, v2i64:v2i64:$vdata, i16:i16:$offset, i1:i1:$slc)
/*105999*/      /*Scope*/ 18, /*->106018*/
/*106000*/        OPC_CheckPredicate, 31, // Predicate_AMDGPUatomic_cmp_swap_global
/*106002*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*106004*/        OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectFlatAtomic:$ #3 #4 #5
/*106007*/        OPC_EmitMergeInputChains1_0,
/*106008*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i16:i16:$offset, i1:i1:$slc), v2i64:v2i64:$data)<<P:Predicate_AMDGPUatomic_cmp_swap_global>> - Complexity = -3
                  // Dst: (FLAT_ATOMIC_CMPSWAP_X2_RTN:i64 ?:i64:$vaddr, ?:v2i64:$data, ?:i16:$offset, ?:i1:$slc)
/*106018*/      0, /*End of Scope*/
/*106019*/    0, // EndSwitchType
/*106020*/  /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::CVT_PKRTZ_F16_F32),// ->106046
/*106023*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp
/*106024*/    OPC_CheckChild0Type, MVT::f32,
/*106026*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*106027*/    OPC_CheckType, MVT::i32,
/*106029*/    OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*106032*/    OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*106035*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e64), 0,
                  MVT::i32, 5/*#Ops*/, 3, 2, 7, 6, 4, 
              // Src: (AMDGPUpkrtz_f16_f32:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_CVT_PKRTZ_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp)
/*106046*/  /*SwitchOpcode*/ 98, TARGET_VAL(AMDGPUISD::FP_CLASS),// ->106147
/*106049*/    OPC_RecordChild0, // #0 = $VOP3Mods0Clamp0OMod:src0:src0_modifiers
/*106050*/    OPC_CheckType, MVT::i1,
/*106052*/    OPC_Scope, 30, /*->106084*/ // 3 children in Scope
/*106054*/      OPC_CheckChild0Type, MVT::f32,
/*106056*/      OPC_RecordChild1, // #1 = $src1
/*106057*/      OPC_CheckChild1Type, MVT::i32,
/*106059*/      OPC_CheckComplexPat, /*CP*/24, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*106062*/      OPC_Scope, 9, /*->106073*/ // 2 children in Scope
/*106064*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F32_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*106073*/      /*Scope*/ 9, /*->106083*/
/*106074*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F32_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*106083*/      0, /*End of Scope*/
/*106084*/    /*Scope*/ 30, /*->106115*/
/*106085*/      OPC_CheckChild0Type, MVT::f64,
/*106087*/      OPC_RecordChild1, // #1 = $src1
/*106088*/      OPC_CheckChild1Type, MVT::i32,
/*106090*/      OPC_CheckComplexPat, /*CP*/24, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*106093*/      OPC_Scope, 9, /*->106104*/ // 2 children in Scope
/*106095*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*106104*/      /*Scope*/ 9, /*->106114*/
/*106105*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*106114*/      0, /*End of Scope*/
/*106115*/    /*Scope*/ 30, /*->106146*/
/*106116*/      OPC_CheckChild0Type, MVT::f16,
/*106118*/      OPC_RecordChild1, // #1 = $src1
/*106119*/      OPC_CheckChild1Type, MVT::i32,
/*106121*/      OPC_CheckComplexPat, /*CP*/24, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*106124*/      OPC_Scope, 9, /*->106135*/ // 2 children in Scope
/*106126*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F16_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f16 f16:f16:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1)
/*106135*/      /*Scope*/ 9, /*->106145*/
/*106136*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F16_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f16 f16:f16:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1)
/*106145*/      0, /*End of Scope*/
/*106146*/    0, /*End of Scope*/
/*106147*/  /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::SMIN3),// ->106181
/*106150*/    OPC_RecordChild0, // #0 = $src0
/*106151*/    OPC_RecordChild1, // #1 = $src1
/*106152*/    OPC_RecordChild2, // #2 = $src2
/*106153*/    OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->106167
/*106156*/      OPC_CheckChild2Type, MVT::i32,
/*106158*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MIN3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*106167*/    /*SwitchType*/ 11, MVT::i16,// ->106180
/*106169*/      OPC_CheckChild2Type, MVT::i16,
/*106171*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_I16), 0,
                    MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmin3:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = -997
                // Dst: (V_MIN3_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*106180*/    0, // EndSwitchType
/*106181*/  /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::UMIN3),// ->106215
/*106184*/    OPC_RecordChild0, // #0 = $src0
/*106185*/    OPC_RecordChild1, // #1 = $src1
/*106186*/    OPC_RecordChild2, // #2 = $src2
/*106187*/    OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->106201
/*106190*/      OPC_CheckChild2Type, MVT::i32,
/*106192*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MIN3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*106201*/    /*SwitchType*/ 11, MVT::i16,// ->106214
/*106203*/      OPC_CheckChild2Type, MVT::i16,
/*106205*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_U16), 0,
                    MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumin3:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = -997
                // Dst: (V_MIN3_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*106214*/    0, // EndSwitchType
/*106215*/  /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::SMAX3),// ->106249
/*106218*/    OPC_RecordChild0, // #0 = $src0
/*106219*/    OPC_RecordChild1, // #1 = $src1
/*106220*/    OPC_RecordChild2, // #2 = $src2
/*106221*/    OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->106235
/*106224*/      OPC_CheckChild2Type, MVT::i32,
/*106226*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAX3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*106235*/    /*SwitchType*/ 11, MVT::i16,// ->106248
/*106237*/      OPC_CheckChild2Type, MVT::i16,
/*106239*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_I16), 0,
                    MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmax3:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = -997
                // Dst: (V_MAX3_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*106248*/    0, // EndSwitchType
/*106249*/  /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::UMAX3),// ->106283
/*106252*/    OPC_RecordChild0, // #0 = $src0
/*106253*/    OPC_RecordChild1, // #1 = $src1
/*106254*/    OPC_RecordChild2, // #2 = $src2
/*106255*/    OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->106269
/*106258*/      OPC_CheckChild2Type, MVT::i32,
/*106260*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAX3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*106269*/    /*SwitchType*/ 11, MVT::i16,// ->106282
/*106271*/      OPC_CheckChild2Type, MVT::i16,
/*106273*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_U16), 0,
                    MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumax3:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = -997
                // Dst: (V_MAX3_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*106282*/    0, // EndSwitchType
/*106283*/  /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::SMED3),// ->106317
/*106286*/    OPC_RecordChild0, // #0 = $src0
/*106287*/    OPC_RecordChild1, // #1 = $src1
/*106288*/    OPC_RecordChild2, // #2 = $src2
/*106289*/    OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->106303
/*106292*/      OPC_CheckChild2Type, MVT::i32,
/*106294*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmed3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MED3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*106303*/    /*SwitchType*/ 11, MVT::i16,// ->106316
/*106305*/      OPC_CheckChild2Type, MVT::i16,
/*106307*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                    MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmed3:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = -997
                // Dst: (V_MED3_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*106316*/    0, // EndSwitchType
/*106317*/  /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::UMED3),// ->106351
/*106320*/    OPC_RecordChild0, // #0 = $src0
/*106321*/    OPC_RecordChild1, // #1 = $src1
/*106322*/    OPC_RecordChild2, // #2 = $src2
/*106323*/    OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->106337
/*106326*/      OPC_CheckChild2Type, MVT::i32,
/*106328*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumed3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MED3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*106337*/    /*SwitchType*/ 11, MVT::i16,// ->106350
/*106339*/      OPC_CheckChild2Type, MVT::i16,
/*106341*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                    MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumed3:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = -997
                // Dst: (V_MED3_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*106350*/    0, // EndSwitchType
/*106351*/  /*SwitchOpcode*/ 91, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->106445
/*106354*/    OPC_RecordMemRef,
/*106355*/    OPC_RecordChild0, // #0 = $sbase
/*106356*/    OPC_RecordChild1, // #1 = $SMRDBufferImm:offset
/*106357*/    OPC_Scope, 36, /*->106395*/ // 3 children in Scope
/*106359*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106361*/      OPC_Scope, 15, /*->106378*/ // 2 children in Scope
/*106363*/        OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectSMRDBufferImm:$ #2
/*106366*/        OPC_EmitInteger, MVT::i1, 0, 
/*106369*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*106378*/      /*Scope*/ 15, /*->106394*/
/*106379*/        OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectSMRDBufferSgpr:$ #2
/*106382*/        OPC_EmitInteger, MVT::i1, 0, 
/*106385*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferSgpr:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*106394*/      0, /*End of Scope*/
/*106395*/    /*Scope*/ 17, /*->106413*/
/*106396*/      OPC_CheckPatternPredicate, 16, // (Subtarget->getGeneration() >= SISubtarget::SEA_ISLANDS)
/*106398*/      OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectSMRDBufferImm32:$ #2
/*106401*/      OPC_EmitInteger, MVT::i1, 0, 
/*106404*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM_ci), 0|OPFL_MemRefs,
                    MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm32:i32 i32:i32:$offset)) - Complexity = 109
                // Dst: (S_BUFFER_LOAD_DWORD_IMM_ci:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*106413*/    /*Scope*/ 30, /*->106444*/
/*106414*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106416*/      OPC_EmitInteger, MVT::i32, 0, 
/*106419*/      OPC_EmitInteger, MVT::i16, 0, 
/*106422*/      OPC_EmitInteger, MVT::i1, 0, 
/*106425*/      OPC_EmitInteger, MVT::i1, 0, 
/*106428*/      OPC_EmitInteger, MVT::i1, 0, 
/*106431*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    MVT::f32, 7/*#Ops*/, 1, 0, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voff, ?:v4i32:$sbase, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*106444*/    0, /*End of Scope*/
/*106445*/  /*SwitchOpcode*/ 89|128,13/*1753*/, TARGET_VAL(ISD::FMAXNUM),// ->108202
/*106449*/    OPC_Scope, 35|128,11/*1443*/, /*->107895*/ // 2 children in Scope
/*106452*/      OPC_MoveChild0,
/*106453*/      OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*106456*/      OPC_Scope, 49|128,3/*433*/, /*->106892*/ // 5 children in Scope
/*106459*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src0:src0_mods
/*106460*/        OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*106461*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*106463*/        OPC_MoveParent,
/*106464*/        OPC_MoveChild1,
/*106465*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*106468*/        OPC_Scope, 3|128,1/*131*/, /*->106602*/ // 4 children in Scope
/*106471*/          OPC_MoveChild0,
/*106472*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*106475*/          OPC_Scope, 79, /*->106556*/ // 2 children in Scope
/*106477*/            OPC_CheckChild0Same, 0,
/*106479*/            OPC_CheckChild1Same, 1,
/*106481*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*106483*/            OPC_MoveParent,
/*106484*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*106485*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*106487*/            OPC_MoveParent,
/*106488*/            OPC_SwitchType /*2 cases */, 31, MVT::f32,// ->106522
/*106491*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106493*/              OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*106496*/              OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*106499*/              OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*106502*/              OPC_EmitInteger, MVT::i1, 0, 
/*106505*/              OPC_EmitInteger, MVT::i32, 0, 
/*106508*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                            MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*106522*/            /*SwitchType*/ 31, MVT::f16,// ->106555
/*106524*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*106526*/              OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*106529*/              OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*106532*/              OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*106535*/              OPC_EmitInteger, MVT::i1, 0, 
/*106538*/              OPC_EmitInteger, MVT::i32, 0, 
/*106541*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*106555*/            0, // EndSwitchType
/*106556*/          /*Scope*/ 44, /*->106601*/
/*106557*/            OPC_CheckChild0Same, 1,
/*106559*/            OPC_CheckChild1Same, 0,
/*106561*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*106563*/            OPC_MoveParent,
/*106564*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*106565*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*106567*/            OPC_MoveParent,
/*106568*/            OPC_CheckType, MVT::f32,
/*106570*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106572*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*106575*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*106578*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*106581*/            OPC_EmitInteger, MVT::i1, 0, 
/*106584*/            OPC_EmitInteger, MVT::i32, 0, 
/*106587*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*106601*/          0, /*End of Scope*/
/*106602*/        /*Scope*/ 95, /*->106698*/
/*106603*/          OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*106604*/          OPC_MoveChild1,
/*106605*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*106608*/          OPC_Scope, 43, /*->106653*/ // 2 children in Scope
/*106610*/            OPC_CheckChild0Same, 0,
/*106612*/            OPC_CheckChild1Same, 1,
/*106614*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*106616*/            OPC_MoveParent,
/*106617*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*106619*/            OPC_MoveParent,
/*106620*/            OPC_CheckType, MVT::f32,
/*106622*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106624*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*106627*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*106630*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*106633*/            OPC_EmitInteger, MVT::i1, 0, 
/*106636*/            OPC_EmitInteger, MVT::i32, 0, 
/*106639*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*106653*/          /*Scope*/ 43, /*->106697*/
/*106654*/            OPC_CheckChild0Same, 1,
/*106656*/            OPC_CheckChild1Same, 0,
/*106658*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*106660*/            OPC_MoveParent,
/*106661*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*106663*/            OPC_MoveParent,
/*106664*/            OPC_CheckType, MVT::f32,
/*106666*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106668*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*106671*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*106674*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*106677*/            OPC_EmitInteger, MVT::i1, 0, 
/*106680*/            OPC_EmitInteger, MVT::i32, 0, 
/*106683*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*106697*/          0, /*End of Scope*/
/*106698*/        /*Scope*/ 96, /*->106795*/
/*106699*/          OPC_MoveChild0,
/*106700*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*106703*/          OPC_Scope, 44, /*->106749*/ // 2 children in Scope
/*106705*/            OPC_CheckChild0Same, 1,
/*106707*/            OPC_CheckChild1Same, 0,
/*106709*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*106711*/            OPC_MoveParent,
/*106712*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*106713*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*106715*/            OPC_MoveParent,
/*106716*/            OPC_CheckType, MVT::f32,
/*106718*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106720*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*106723*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*106726*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*106729*/            OPC_EmitInteger, MVT::i1, 0, 
/*106732*/            OPC_EmitInteger, MVT::i32, 0, 
/*106735*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*106749*/          /*Scope*/ 44, /*->106794*/
/*106750*/            OPC_CheckChild0Same, 0,
/*106752*/            OPC_CheckChild1Same, 1,
/*106754*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*106756*/            OPC_MoveParent,
/*106757*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*106758*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*106760*/            OPC_MoveParent,
/*106761*/            OPC_CheckType, MVT::f32,
/*106763*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106765*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*106768*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*106771*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*106774*/            OPC_EmitInteger, MVT::i1, 0, 
/*106777*/            OPC_EmitInteger, MVT::i32, 0, 
/*106780*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*106794*/          0, /*End of Scope*/
/*106795*/        /*Scope*/ 95, /*->106891*/
/*106796*/          OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*106797*/          OPC_MoveChild1,
/*106798*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*106801*/          OPC_Scope, 43, /*->106846*/ // 2 children in Scope
/*106803*/            OPC_CheckChild0Same, 1,
/*106805*/            OPC_CheckChild1Same, 0,
/*106807*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*106809*/            OPC_MoveParent,
/*106810*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*106812*/            OPC_MoveParent,
/*106813*/            OPC_CheckType, MVT::f32,
/*106815*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106817*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*106820*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*106823*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*106826*/            OPC_EmitInteger, MVT::i1, 0, 
/*106829*/            OPC_EmitInteger, MVT::i32, 0, 
/*106832*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*106846*/          /*Scope*/ 43, /*->106890*/
/*106847*/            OPC_CheckChild0Same, 0,
/*106849*/            OPC_CheckChild1Same, 1,
/*106851*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*106853*/            OPC_MoveParent,
/*106854*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*106856*/            OPC_MoveParent,
/*106857*/            OPC_CheckType, MVT::f32,
/*106859*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106861*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*106864*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*106867*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*106870*/            OPC_EmitInteger, MVT::i1, 0, 
/*106873*/            OPC_EmitInteger, MVT::i32, 0, 
/*106876*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*106890*/          0, /*End of Scope*/
/*106891*/        0, /*End of Scope*/
/*106892*/      /*Scope*/ 32|128,1/*160*/, /*->107054*/
/*106894*/        OPC_MoveChild0,
/*106895*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*106898*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src0:src0_mods
/*106899*/        OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*106900*/        OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*106902*/        OPC_MoveParent,
/*106903*/        OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*106904*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*106906*/        OPC_MoveParent,
/*106907*/        OPC_MoveChild1,
/*106908*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*106911*/        OPC_Scope, 40, /*->106953*/ // 3 children in Scope
/*106913*/          OPC_CheckChild0Same, 0,
/*106915*/          OPC_CheckChild1Same, 1,
/*106917*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*106919*/          OPC_MoveParent,
/*106920*/          OPC_CheckType, MVT::f32,
/*106922*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106924*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*106927*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*106930*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*106933*/          OPC_EmitInteger, MVT::i1, 0, 
/*106936*/          OPC_EmitInteger, MVT::i32, 0, 
/*106939*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                        MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*106953*/        /*Scope*/ 58, /*->107012*/
/*106954*/          OPC_CheckChild0Same, 1,
/*106956*/          OPC_CheckChild1Same, 0,
/*106958*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*106960*/          OPC_MoveParent,
/*106961*/          OPC_CheckType, MVT::f32,
/*106963*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106965*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*106968*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*106971*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*106974*/          OPC_EmitInteger, MVT::i1, 0, 
/*106977*/          OPC_EmitInteger, MVT::i32, 0, 
/*106980*/          OPC_Scope, 14, /*->106996*/ // 2 children in Scope
/*106982*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*106996*/          /*Scope*/ 14, /*->107011*/
/*106997*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*107011*/          0, /*End of Scope*/
/*107012*/        /*Scope*/ 40, /*->107053*/
/*107013*/          OPC_CheckChild0Same, 0,
/*107015*/          OPC_CheckChild1Same, 1,
/*107017*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107019*/          OPC_MoveParent,
/*107020*/          OPC_CheckType, MVT::f32,
/*107022*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107024*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*107027*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*107030*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*107033*/          OPC_EmitInteger, MVT::i1, 0, 
/*107036*/          OPC_EmitInteger, MVT::i32, 0, 
/*107039*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                        MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*107053*/        0, /*End of Scope*/
/*107054*/      /*Scope*/ 2|128,4/*514*/, /*->107570*/
/*107056*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src2:src2_mods
/*107057*/        OPC_Scope, 31|128,1/*159*/, /*->107219*/ // 2 children in Scope
/*107060*/          OPC_MoveChild1,
/*107061*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*107064*/          OPC_RecordChild0, // #1 = $VOP3Mods_nnan:src0:src0_mods
/*107065*/          OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src1:src1_mods
/*107066*/          OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*107068*/          OPC_MoveParent,
/*107069*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107071*/          OPC_MoveParent,
/*107072*/          OPC_MoveChild1,
/*107073*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*107076*/          OPC_Scope, 40, /*->107118*/ // 3 children in Scope
/*107078*/            OPC_CheckChild0Same, 1,
/*107080*/            OPC_CheckChild1Same, 2,
/*107082*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107084*/            OPC_MoveParent,
/*107085*/            OPC_CheckType, MVT::f32,
/*107087*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107089*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*107092*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*107095*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*107098*/            OPC_EmitInteger, MVT::i1, 0, 
/*107101*/            OPC_EmitInteger, MVT::i32, 0, 
/*107104*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*107118*/          /*Scope*/ 58, /*->107177*/
/*107119*/            OPC_CheckChild0Same, 2,
/*107121*/            OPC_CheckChild1Same, 1,
/*107123*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107125*/            OPC_MoveParent,
/*107126*/            OPC_CheckType, MVT::f32,
/*107128*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107130*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*107133*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*107136*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*107139*/            OPC_EmitInteger, MVT::i1, 0, 
/*107142*/            OPC_EmitInteger, MVT::i32, 0, 
/*107145*/            OPC_Scope, 14, /*->107161*/ // 2 children in Scope
/*107147*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                            MVT::f32, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                        // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*107161*/            /*Scope*/ 14, /*->107176*/
/*107162*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                            MVT::f32, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                        // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*107176*/            0, /*End of Scope*/
/*107177*/          /*Scope*/ 40, /*->107218*/
/*107178*/            OPC_CheckChild0Same, 1,
/*107180*/            OPC_CheckChild1Same, 2,
/*107182*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107184*/            OPC_MoveParent,
/*107185*/            OPC_CheckType, MVT::f32,
/*107187*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107189*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*107192*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*107195*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*107198*/            OPC_EmitInteger, MVT::i1, 0, 
/*107201*/            OPC_EmitInteger, MVT::i32, 0, 
/*107204*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*107218*/          0, /*End of Scope*/
/*107219*/        /*Scope*/ 92|128,2/*348*/, /*->107569*/
/*107221*/          OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*107222*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107224*/          OPC_MoveParent,
/*107225*/          OPC_MoveChild1,
/*107226*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*107229*/          OPC_Scope, 48, /*->107279*/ // 4 children in Scope
/*107231*/            OPC_MoveChild0,
/*107232*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*107235*/            OPC_CheckChild0Same, 1,
/*107237*/            OPC_CheckChild1Same, 0,
/*107239*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*107241*/            OPC_MoveParent,
/*107242*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*107243*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107245*/            OPC_MoveParent,
/*107246*/            OPC_CheckType, MVT::f16,
/*107248*/            OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*107250*/            OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*107253*/            OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*107256*/            OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*107259*/            OPC_EmitInteger, MVT::i1, 0, 
/*107262*/            OPC_EmitInteger, MVT::i32, 0, 
/*107265*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*107279*/          /*Scope*/ 95, /*->107375*/
/*107280*/            OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*107281*/            OPC_MoveChild1,
/*107282*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*107285*/            OPC_Scope, 43, /*->107330*/ // 2 children in Scope
/*107287*/              OPC_CheckChild0Same, 0,
/*107289*/              OPC_CheckChild1Same, 1,
/*107291*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*107293*/              OPC_MoveParent,
/*107294*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107296*/              OPC_MoveParent,
/*107297*/              OPC_CheckType, MVT::f16,
/*107299*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*107301*/              OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*107304*/              OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*107307*/              OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*107310*/              OPC_EmitInteger, MVT::i1, 0, 
/*107313*/              OPC_EmitInteger, MVT::i32, 0, 
/*107316*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*107330*/            /*Scope*/ 43, /*->107374*/
/*107331*/              OPC_CheckChild0Same, 1,
/*107333*/              OPC_CheckChild1Same, 0,
/*107335*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*107337*/              OPC_MoveParent,
/*107338*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107340*/              OPC_MoveParent,
/*107341*/              OPC_CheckType, MVT::f16,
/*107343*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*107345*/              OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*107348*/              OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*107351*/              OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*107354*/              OPC_EmitInteger, MVT::i1, 0, 
/*107357*/              OPC_EmitInteger, MVT::i32, 0, 
/*107360*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*107374*/            0, /*End of Scope*/
/*107375*/          /*Scope*/ 96, /*->107472*/
/*107376*/            OPC_MoveChild0,
/*107377*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*107380*/            OPC_Scope, 44, /*->107426*/ // 2 children in Scope
/*107382*/              OPC_CheckChild0Same, 1,
/*107384*/              OPC_CheckChild1Same, 0,
/*107386*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*107388*/              OPC_MoveParent,
/*107389*/              OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*107390*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107392*/              OPC_MoveParent,
/*107393*/              OPC_CheckType, MVT::f16,
/*107395*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*107397*/              OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*107400*/              OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*107403*/              OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*107406*/              OPC_EmitInteger, MVT::i1, 0, 
/*107409*/              OPC_EmitInteger, MVT::i32, 0, 
/*107412*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*107426*/            /*Scope*/ 44, /*->107471*/
/*107427*/              OPC_CheckChild0Same, 0,
/*107429*/              OPC_CheckChild1Same, 1,
/*107431*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*107433*/              OPC_MoveParent,
/*107434*/              OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*107435*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107437*/              OPC_MoveParent,
/*107438*/              OPC_CheckType, MVT::f16,
/*107440*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*107442*/              OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*107445*/              OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*107448*/              OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*107451*/              OPC_EmitInteger, MVT::i1, 0, 
/*107454*/              OPC_EmitInteger, MVT::i32, 0, 
/*107457*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*107471*/            0, /*End of Scope*/
/*107472*/          /*Scope*/ 95, /*->107568*/
/*107473*/            OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*107474*/            OPC_MoveChild1,
/*107475*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*107478*/            OPC_Scope, 43, /*->107523*/ // 2 children in Scope
/*107480*/              OPC_CheckChild0Same, 1,
/*107482*/              OPC_CheckChild1Same, 0,
/*107484*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*107486*/              OPC_MoveParent,
/*107487*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107489*/              OPC_MoveParent,
/*107490*/              OPC_CheckType, MVT::f16,
/*107492*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*107494*/              OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*107497*/              OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*107500*/              OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*107503*/              OPC_EmitInteger, MVT::i1, 0, 
/*107506*/              OPC_EmitInteger, MVT::i32, 0, 
/*107509*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*107523*/            /*Scope*/ 43, /*->107567*/
/*107524*/              OPC_CheckChild0Same, 0,
/*107526*/              OPC_CheckChild1Same, 1,
/*107528*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*107530*/              OPC_MoveParent,
/*107531*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107533*/              OPC_MoveParent,
/*107534*/              OPC_CheckType, MVT::f16,
/*107536*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*107538*/              OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*107541*/              OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*107544*/              OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*107547*/              OPC_EmitInteger, MVT::i1, 0, 
/*107550*/              OPC_EmitInteger, MVT::i32, 0, 
/*107553*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*107567*/            0, /*End of Scope*/
/*107568*/          0, /*End of Scope*/
/*107569*/        0, /*End of Scope*/
/*107570*/      /*Scope*/ 32|128,1/*160*/, /*->107732*/
/*107572*/        OPC_MoveChild0,
/*107573*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*107576*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src0:src0_mods
/*107577*/        OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*107578*/        OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*107580*/        OPC_MoveParent,
/*107581*/        OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*107582*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107584*/        OPC_MoveParent,
/*107585*/        OPC_MoveChild1,
/*107586*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*107589*/        OPC_Scope, 40, /*->107631*/ // 3 children in Scope
/*107591*/          OPC_CheckChild0Same, 0,
/*107593*/          OPC_CheckChild1Same, 1,
/*107595*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107597*/          OPC_MoveParent,
/*107598*/          OPC_CheckType, MVT::f16,
/*107600*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*107602*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*107605*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*107608*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*107611*/          OPC_EmitInteger, MVT::i1, 0, 
/*107614*/          OPC_EmitInteger, MVT::i32, 0, 
/*107617*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*107631*/        /*Scope*/ 58, /*->107690*/
/*107632*/          OPC_CheckChild0Same, 1,
/*107634*/          OPC_CheckChild1Same, 0,
/*107636*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107638*/          OPC_MoveParent,
/*107639*/          OPC_CheckType, MVT::f16,
/*107641*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*107643*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*107646*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*107649*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*107652*/          OPC_EmitInteger, MVT::i1, 0, 
/*107655*/          OPC_EmitInteger, MVT::i32, 0, 
/*107658*/          OPC_Scope, 14, /*->107674*/ // 2 children in Scope
/*107660*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*107674*/          /*Scope*/ 14, /*->107689*/
/*107675*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*107689*/          0, /*End of Scope*/
/*107690*/        /*Scope*/ 40, /*->107731*/
/*107691*/          OPC_CheckChild0Same, 0,
/*107693*/          OPC_CheckChild1Same, 1,
/*107695*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107697*/          OPC_MoveParent,
/*107698*/          OPC_CheckType, MVT::f16,
/*107700*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*107702*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*107705*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*107708*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*107711*/          OPC_EmitInteger, MVT::i1, 0, 
/*107714*/          OPC_EmitInteger, MVT::i32, 0, 
/*107717*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*107731*/        0, /*End of Scope*/
/*107732*/      /*Scope*/ 32|128,1/*160*/, /*->107894*/
/*107734*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src2:src2_mods
/*107735*/        OPC_MoveChild1,
/*107736*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*107739*/        OPC_RecordChild0, // #1 = $VOP3Mods_nnan:src0:src0_mods
/*107740*/        OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src1:src1_mods
/*107741*/        OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*107743*/        OPC_MoveParent,
/*107744*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107746*/        OPC_MoveParent,
/*107747*/        OPC_MoveChild1,
/*107748*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*107751*/        OPC_Scope, 40, /*->107793*/ // 3 children in Scope
/*107753*/          OPC_CheckChild0Same, 1,
/*107755*/          OPC_CheckChild1Same, 2,
/*107757*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107759*/          OPC_MoveParent,
/*107760*/          OPC_CheckType, MVT::f16,
/*107762*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*107764*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*107767*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*107770*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*107773*/          OPC_EmitInteger, MVT::i1, 0, 
/*107776*/          OPC_EmitInteger, MVT::i32, 0, 
/*107779*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*107793*/        /*Scope*/ 58, /*->107852*/
/*107794*/          OPC_CheckChild0Same, 2,
/*107796*/          OPC_CheckChild1Same, 1,
/*107798*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107800*/          OPC_MoveParent,
/*107801*/          OPC_CheckType, MVT::f16,
/*107803*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*107805*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*107808*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*107811*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*107814*/          OPC_EmitInteger, MVT::i1, 0, 
/*107817*/          OPC_EmitInteger, MVT::i32, 0, 
/*107820*/          OPC_Scope, 14, /*->107836*/ // 2 children in Scope
/*107822*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*107836*/          /*Scope*/ 14, /*->107851*/
/*107837*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*107851*/          0, /*End of Scope*/
/*107852*/        /*Scope*/ 40, /*->107893*/
/*107853*/          OPC_CheckChild0Same, 1,
/*107855*/          OPC_CheckChild1Same, 2,
/*107857*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*107859*/          OPC_MoveParent,
/*107860*/          OPC_CheckType, MVT::f16,
/*107862*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*107864*/          OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*107867*/          OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*107870*/          OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*107873*/          OPC_EmitInteger, MVT::i1, 0, 
/*107876*/          OPC_EmitInteger, MVT::i32, 0, 
/*107879*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*107893*/        0, /*End of Scope*/
/*107894*/      0, /*End of Scope*/
/*107895*/    /*Scope*/ 48|128,2/*304*/, /*->108201*/
/*107897*/      OPC_RecordChild0, // #0 = $src0
/*107898*/      OPC_RecordChild1, // #1 = $src1
/*107899*/      OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->108044
/*107903*/        OPC_Scope, 100, /*->108005*/ // 3 children in Scope
/*107905*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*107907*/          OPC_EmitInteger, MVT::i32, 0, 
/*107910*/          OPC_EmitInteger, MVT::i32, 0, 
/*107913*/          OPC_EmitInteger, MVT::i32, 1, 
/*107916*/          OPC_EmitInteger, MVT::i32, 0, 
/*107919*/          OPC_EmitInteger, MVT::i32, 0, 
/*107922*/          OPC_EmitInteger, MVT::i32, 0, 
/*107925*/          OPC_EmitInteger, MVT::i32, 0, 
/*107928*/          OPC_EmitInteger, MVT::i32, 0, 
/*107931*/          OPC_EmitInteger, MVT::i32, 0, 
/*107934*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107946*/          OPC_EmitInteger, MVT::i32, 0, 
/*107949*/          OPC_EmitInteger, MVT::i32, 0, 
/*107952*/          OPC_EmitInteger, MVT::i32, 0, 
/*107955*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107967*/          OPC_EmitInteger, MVT::i32, 1, 
/*107970*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107973*/          OPC_EmitInteger, MVT::i32, 0, 
/*107976*/          OPC_EmitInteger, MVT::i32, 0, 
/*107979*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_DX10), 0,
                        MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fmaxnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (MAX_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*108005*/        /*Scope*/ 18, /*->108024*/
/*108006*/          OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108009*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108012*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmaxnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108024*/        /*Scope*/ 18, /*->108043*/
/*108025*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*108028*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*108031*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmaxnum:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108043*/        0, /*End of Scope*/
/*108044*/      /*SwitchType*/ 40, MVT::f16,// ->108086
/*108046*/        OPC_Scope, 18, /*->108066*/ // 2 children in Scope
/*108048*/          OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108051*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108054*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmaxnum:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108066*/        /*Scope*/ 18, /*->108085*/
/*108067*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*108070*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*108073*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmaxnum:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108085*/        0, /*End of Scope*/
/*108086*/      /*SwitchType*/ 40, MVT::f64,// ->108128
/*108088*/        OPC_Scope, 18, /*->108108*/ // 2 children in Scope
/*108090*/          OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108093*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108096*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                        MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmaxnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108108*/        /*Scope*/ 18, /*->108127*/
/*108109*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*108112*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*108115*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                        MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmaxnum:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108127*/        0, /*End of Scope*/
/*108128*/      /*SwitchType*/ 70, MVT::v2f16,// ->108200
/*108130*/        OPC_Scope, 33, /*->108165*/ // 2 children in Scope
/*108132*/          OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*108135*/          OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*108138*/          OPC_EmitInteger, MVT::i32, 0, 
/*108141*/          OPC_EmitInteger, MVT::i32, 0, 
/*108144*/          OPC_EmitInteger, MVT::i32, 0, 
/*108147*/          OPC_EmitInteger, MVT::i32, 0, 
/*108150*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (fmaxnum:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_MAX_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*108165*/        /*Scope*/ 33, /*->108199*/
/*108166*/          OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*108169*/          OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*108172*/          OPC_EmitInteger, MVT::i32, 0, 
/*108175*/          OPC_EmitInteger, MVT::i32, 0, 
/*108178*/          OPC_EmitInteger, MVT::i32, 0, 
/*108181*/          OPC_EmitInteger, MVT::i32, 0, 
/*108184*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (fmaxnum:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_MAX_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*108199*/        0, /*End of Scope*/
/*108200*/      0, // EndSwitchType
/*108201*/    0, /*End of Scope*/
/*108202*/  /*SwitchOpcode*/ 36, TARGET_VAL(AMDGPUISD::FMAD_FTZ),// ->108241
/*108205*/    OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_mod
/*108206*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_mod
/*108207*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_mod
/*108208*/    OPC_CheckType, MVT::f32,
/*108210*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108212*/    OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #3 #4
/*108215*/    OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #5 #6
/*108218*/    OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #7 #8
/*108221*/    OPC_EmitInteger, MVT::i1, 0, 
/*108224*/    OPC_EmitInteger, MVT::i32, 0, 
/*108227*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
              // Src: (AMDGPUfmad_ftz:f32 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_mod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_mod), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_mod)) - Complexity = 30
              // Dst: (V_MAD_F32:f32 ?:i32:$src0_mod, ?:f32:$src0, ?:i32:$src1_mod, ?:f32:$src1, ?:i32:$src2_mod, ?:f32:$src2, 0:i1, 0:i32)
/*108241*/  /*SwitchOpcode*/ 126|128,2/*382*/, TARGET_VAL(ISD::FADD),// ->108627
/*108245*/    OPC_Scope, 36, /*->108283*/ // 3 children in Scope
/*108247*/      OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*108248*/      OPC_MoveChild1,
/*108249*/      OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*108252*/      OPC_MoveChild0,
/*108253*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*108256*/      OPC_CheckChild0Same, 0,
/*108258*/      OPC_MoveParent,
/*108259*/      OPC_MoveParent,
/*108260*/      OPC_CheckType, MVT::f64,
/*108262*/      OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*108264*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*108267*/      OPC_EmitInteger, MVT::i1, 0, 
/*108270*/      OPC_EmitInteger, MVT::i32, 0, 
/*108273*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*108283*/    /*Scope*/ 36, /*->108320*/
/*108284*/      OPC_MoveChild0,
/*108285*/      OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*108288*/      OPC_MoveChild0,
/*108289*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*108292*/      OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*108293*/      OPC_MoveParent,
/*108294*/      OPC_MoveParent,
/*108295*/      OPC_CheckChild1Same, 0,
/*108297*/      OPC_CheckType, MVT::f64,
/*108299*/      OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*108301*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*108304*/      OPC_EmitInteger, MVT::i1, 0, 
/*108307*/      OPC_EmitInteger, MVT::i32, 0, 
/*108310*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*108320*/    /*Scope*/ 48|128,2/*304*/, /*->108626*/
/*108322*/      OPC_RecordChild0, // #0 = $src0
/*108323*/      OPC_RecordChild1, // #1 = $src1
/*108324*/      OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->108469
/*108328*/        OPC_Scope, 100, /*->108430*/ // 3 children in Scope
/*108330*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*108332*/          OPC_EmitInteger, MVT::i32, 0, 
/*108335*/          OPC_EmitInteger, MVT::i32, 0, 
/*108338*/          OPC_EmitInteger, MVT::i32, 1, 
/*108341*/          OPC_EmitInteger, MVT::i32, 0, 
/*108344*/          OPC_EmitInteger, MVT::i32, 0, 
/*108347*/          OPC_EmitInteger, MVT::i32, 0, 
/*108350*/          OPC_EmitInteger, MVT::i32, 0, 
/*108353*/          OPC_EmitInteger, MVT::i32, 0, 
/*108356*/          OPC_EmitInteger, MVT::i32, 0, 
/*108359*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108371*/          OPC_EmitInteger, MVT::i32, 0, 
/*108374*/          OPC_EmitInteger, MVT::i32, 0, 
/*108377*/          OPC_EmitInteger, MVT::i32, 0, 
/*108380*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108392*/          OPC_EmitInteger, MVT::i32, 1, 
/*108395*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*108398*/          OPC_EmitInteger, MVT::i32, 0, 
/*108401*/          OPC_EmitInteger, MVT::i32, 0, 
/*108404*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADD), 0,
                        MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*108430*/        /*Scope*/ 18, /*->108449*/
/*108431*/          OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108434*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108437*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108449*/        /*Scope*/ 18, /*->108468*/
/*108450*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*108453*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*108456*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108468*/        0, /*End of Scope*/
/*108469*/      /*SwitchType*/ 40, MVT::f16,// ->108511
/*108471*/        OPC_Scope, 18, /*->108491*/ // 2 children in Scope
/*108473*/          OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108476*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108479*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108491*/        /*Scope*/ 18, /*->108510*/
/*108492*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*108495*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*108498*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108510*/        0, /*End of Scope*/
/*108511*/      /*SwitchType*/ 40, MVT::f64,// ->108553
/*108513*/        OPC_Scope, 18, /*->108533*/ // 2 children in Scope
/*108515*/          OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108518*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108521*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108533*/        /*Scope*/ 18, /*->108552*/
/*108534*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*108537*/          OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*108540*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108552*/        0, /*End of Scope*/
/*108553*/      /*SwitchType*/ 70, MVT::v2f16,// ->108625
/*108555*/        OPC_Scope, 33, /*->108590*/ // 2 children in Scope
/*108557*/          OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*108560*/          OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*108563*/          OPC_EmitInteger, MVT::i32, 0, 
/*108566*/          OPC_EmitInteger, MVT::i32, 0, 
/*108569*/          OPC_EmitInteger, MVT::i32, 0, 
/*108572*/          OPC_EmitInteger, MVT::i32, 0, 
/*108575*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (fadd:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_ADD_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*108590*/        /*Scope*/ 33, /*->108624*/
/*108591*/          OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*108594*/          OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*108597*/          OPC_EmitInteger, MVT::i32, 0, 
/*108600*/          OPC_EmitInteger, MVT::i32, 0, 
/*108603*/          OPC_EmitInteger, MVT::i32, 0, 
/*108606*/          OPC_EmitInteger, MVT::i32, 0, 
/*108609*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (fadd:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_ADD_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*108624*/        0, /*End of Scope*/
/*108625*/      0, // EndSwitchType
/*108626*/    0, /*End of Scope*/
/*108627*/  /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::BUFFER_LOAD_FORMAT),// ->109157
/*108631*/    OPC_RecordMemRef,
/*108632*/    OPC_RecordNode, // #0 = 'SIbuffer_load_format' chained node
/*108633*/    OPC_RecordChild1, // #1 = $rsrc
/*108634*/    OPC_Scope, 80, /*->108716*/ // 4 children in Scope
/*108636*/      OPC_CheckChild2Integer, 0, 
/*108638*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*108639*/      OPC_RecordChild4, // #3 = $glc
/*108640*/      OPC_MoveChild4,
/*108641*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*108644*/      OPC_MoveParent,
/*108645*/      OPC_RecordChild5, // #4 = $slc
/*108646*/      OPC_MoveChild5,
/*108647*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*108650*/      OPC_MoveParent,
/*108651*/      OPC_CheckType, MVT::f32,
/*108653*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108655*/      OPC_Scope, 29, /*->108686*/ // 2 children in Scope
/*108657*/        OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*108660*/        OPC_EmitMergeInputChains1_0,
/*108661*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*108664*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*108667*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*108670*/        OPC_EmitInteger, MVT::i1, 0, 
/*108673*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                  // Dst: (BUFFER_LOAD_FORMAT_X_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*108686*/      /*Scope*/ 28, /*->108715*/
/*108687*/        OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*108690*/        OPC_EmitMergeInputChains1_0,
/*108691*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*108694*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*108697*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*108700*/        OPC_EmitInteger, MVT::i1, 0, 
/*108703*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (BUFFER_LOAD_FORMAT_X_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*108715*/      0, /*End of Scope*/
/*108716*/    /*Scope*/ 100, /*->108817*/
/*108717*/      OPC_RecordChild2, // #2 = $vindex
/*108718*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*108719*/      OPC_RecordChild4, // #4 = $glc
/*108720*/      OPC_MoveChild4,
/*108721*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*108724*/      OPC_MoveParent,
/*108725*/      OPC_RecordChild5, // #5 = $slc
/*108726*/      OPC_MoveChild5,
/*108727*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*108730*/      OPC_MoveParent,
/*108731*/      OPC_CheckType, MVT::f32,
/*108733*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108735*/      OPC_Scope, 49, /*->108786*/ // 2 children in Scope
/*108737*/        OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*108740*/        OPC_EmitMergeInputChains1_0,
/*108741*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*108744*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*108747*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*108750*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*108761*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*108764*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*108767*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*108770*/        OPC_EmitInteger, MVT::i1, 0, 
/*108773*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                  // Dst: (BUFFER_LOAD_FORMAT_X_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*108786*/      /*Scope*/ 29, /*->108816*/
/*108787*/        OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*108790*/        OPC_EmitMergeInputChains1_0,
/*108791*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*108794*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*108797*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*108800*/        OPC_EmitInteger, MVT::i1, 0, 
/*108803*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                  // Dst: (BUFFER_LOAD_FORMAT_X_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*108816*/      0, /*End of Scope*/
/*108817*/    /*Scope*/ 19|128,1/*147*/, /*->108966*/
/*108819*/      OPC_CheckChild2Integer, 0, 
/*108821*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*108822*/      OPC_RecordChild4, // #3 = $glc
/*108823*/      OPC_MoveChild4,
/*108824*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*108827*/      OPC_MoveParent,
/*108828*/      OPC_RecordChild5, // #4 = $slc
/*108829*/      OPC_MoveChild5,
/*108830*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*108833*/      OPC_MoveParent,
/*108834*/      OPC_SwitchType /*2 cases */, 63, MVT::v2f32,// ->108900
/*108837*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108839*/        OPC_Scope, 29, /*->108870*/ // 2 children in Scope
/*108841*/          OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*108844*/          OPC_EmitMergeInputChains1_0,
/*108845*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*108848*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*108851*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*108854*/          OPC_EmitInteger, MVT::i1, 0, 
/*108857*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_FORMAT_XY_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*108870*/        /*Scope*/ 28, /*->108899*/
/*108871*/          OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*108874*/          OPC_EmitMergeInputChains1_0,
/*108875*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*108878*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*108881*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*108884*/          OPC_EmitInteger, MVT::i1, 0, 
/*108887*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_FORMAT_XY_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*108899*/        0, /*End of Scope*/
/*108900*/      /*SwitchType*/ 63, MVT::v4f32,// ->108965
/*108902*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108904*/        OPC_Scope, 29, /*->108935*/ // 2 children in Scope
/*108906*/          OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*108909*/          OPC_EmitMergeInputChains1_0,
/*108910*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*108913*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*108916*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*108919*/          OPC_EmitInteger, MVT::i1, 0, 
/*108922*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*108935*/        /*Scope*/ 28, /*->108964*/
/*108936*/          OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*108939*/          OPC_EmitMergeInputChains1_0,
/*108940*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*108943*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*108946*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*108949*/          OPC_EmitInteger, MVT::i1, 0, 
/*108952*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*108964*/        0, /*End of Scope*/
/*108965*/      0, // EndSwitchType
/*108966*/    /*Scope*/ 60|128,1/*188*/, /*->109156*/
/*108968*/      OPC_RecordChild2, // #2 = $vindex
/*108969*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*108970*/      OPC_RecordChild4, // #4 = $glc
/*108971*/      OPC_MoveChild4,
/*108972*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*108975*/      OPC_MoveParent,
/*108976*/      OPC_RecordChild5, // #5 = $slc
/*108977*/      OPC_MoveChild5,
/*108978*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*108981*/      OPC_MoveParent,
/*108982*/      OPC_SwitchType /*2 cases */, 84, MVT::v2f32,// ->109069
/*108985*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108987*/        OPC_Scope, 49, /*->109038*/ // 2 children in Scope
/*108989*/          OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*108992*/          OPC_EmitMergeInputChains1_0,
/*108993*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*108996*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*108999*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*109002*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*109013*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*109016*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*109019*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*109022*/          OPC_EmitInteger, MVT::i1, 0, 
/*109025*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_FORMAT_XY_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*109038*/        /*Scope*/ 29, /*->109068*/
/*109039*/          OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*109042*/          OPC_EmitMergeInputChains1_0,
/*109043*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*109046*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*109049*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*109052*/          OPC_EmitInteger, MVT::i1, 0, 
/*109055*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_FORMAT_XY_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*109068*/        0, /*End of Scope*/
/*109069*/      /*SwitchType*/ 84, MVT::v4f32,// ->109155
/*109071*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109073*/        OPC_Scope, 49, /*->109124*/ // 2 children in Scope
/*109075*/          OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*109078*/          OPC_EmitMergeInputChains1_0,
/*109079*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*109082*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*109085*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*109088*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*109099*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*109102*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*109105*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*109108*/          OPC_EmitInteger, MVT::i1, 0, 
/*109111*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*109124*/        /*Scope*/ 29, /*->109154*/
/*109125*/          OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*109128*/          OPC_EmitMergeInputChains1_0,
/*109129*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*109132*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*109135*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*109138*/          OPC_EmitInteger, MVT::i1, 0, 
/*109141*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*109154*/        0, /*End of Scope*/
/*109155*/      0, // EndSwitchType
/*109156*/    0, /*End of Scope*/
/*109157*/  /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::BUFFER_LOAD),// ->109687
/*109161*/    OPC_RecordMemRef,
/*109162*/    OPC_RecordNode, // #0 = 'SIbuffer_load' chained node
/*109163*/    OPC_RecordChild1, // #1 = $rsrc
/*109164*/    OPC_Scope, 80, /*->109246*/ // 4 children in Scope
/*109166*/      OPC_CheckChild2Integer, 0, 
/*109168*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*109169*/      OPC_RecordChild4, // #3 = $glc
/*109170*/      OPC_MoveChild4,
/*109171*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*109174*/      OPC_MoveParent,
/*109175*/      OPC_RecordChild5, // #4 = $slc
/*109176*/      OPC_MoveChild5,
/*109177*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*109180*/      OPC_MoveParent,
/*109181*/      OPC_CheckType, MVT::f32,
/*109183*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109185*/      OPC_Scope, 29, /*->109216*/ // 2 children in Scope
/*109187*/        OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*109190*/        OPC_EmitMergeInputChains1_0,
/*109191*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*109194*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*109197*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*109200*/        OPC_EmitInteger, MVT::i1, 0, 
/*109203*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*109216*/      /*Scope*/ 28, /*->109245*/
/*109217*/        OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*109220*/        OPC_EmitMergeInputChains1_0,
/*109221*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*109224*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*109227*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*109230*/        OPC_EmitInteger, MVT::i1, 0, 
/*109233*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*109245*/      0, /*End of Scope*/
/*109246*/    /*Scope*/ 100, /*->109347*/
/*109247*/      OPC_RecordChild2, // #2 = $vindex
/*109248*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*109249*/      OPC_RecordChild4, // #4 = $glc
/*109250*/      OPC_MoveChild4,
/*109251*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*109254*/      OPC_MoveParent,
/*109255*/      OPC_RecordChild5, // #5 = $slc
/*109256*/      OPC_MoveChild5,
/*109257*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*109260*/      OPC_MoveParent,
/*109261*/      OPC_CheckType, MVT::f32,
/*109263*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109265*/      OPC_Scope, 49, /*->109316*/ // 2 children in Scope
/*109267*/        OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*109270*/        OPC_EmitMergeInputChains1_0,
/*109271*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*109274*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*109277*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*109280*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*109291*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*109294*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*109297*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*109300*/        OPC_EmitInteger, MVT::i1, 0, 
/*109303*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                  // Dst: (BUFFER_LOAD_DWORD_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*109316*/      /*Scope*/ 29, /*->109346*/
/*109317*/        OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*109320*/        OPC_EmitMergeInputChains1_0,
/*109321*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*109324*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*109327*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*109330*/        OPC_EmitInteger, MVT::i1, 0, 
/*109333*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                  // Dst: (BUFFER_LOAD_DWORD_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*109346*/      0, /*End of Scope*/
/*109347*/    /*Scope*/ 19|128,1/*147*/, /*->109496*/
/*109349*/      OPC_CheckChild2Integer, 0, 
/*109351*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*109352*/      OPC_RecordChild4, // #3 = $glc
/*109353*/      OPC_MoveChild4,
/*109354*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*109357*/      OPC_MoveParent,
/*109358*/      OPC_RecordChild5, // #4 = $slc
/*109359*/      OPC_MoveChild5,
/*109360*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*109363*/      OPC_MoveParent,
/*109364*/      OPC_SwitchType /*2 cases */, 63, MVT::v2f32,// ->109430
/*109367*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109369*/        OPC_Scope, 29, /*->109400*/ // 2 children in Scope
/*109371*/          OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*109374*/          OPC_EmitMergeInputChains1_0,
/*109375*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*109378*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*109381*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*109384*/          OPC_EmitInteger, MVT::i1, 0, 
/*109387*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*109400*/        /*Scope*/ 28, /*->109429*/
/*109401*/          OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*109404*/          OPC_EmitMergeInputChains1_0,
/*109405*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*109408*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*109411*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*109414*/          OPC_EmitInteger, MVT::i1, 0, 
/*109417*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*109429*/        0, /*End of Scope*/
/*109430*/      /*SwitchType*/ 63, MVT::v4f32,// ->109495
/*109432*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109434*/        OPC_Scope, 29, /*->109465*/ // 2 children in Scope
/*109436*/          OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*109439*/          OPC_EmitMergeInputChains1_0,
/*109440*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*109443*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*109446*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*109449*/          OPC_EmitInteger, MVT::i1, 0, 
/*109452*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*109465*/        /*Scope*/ 28, /*->109494*/
/*109466*/          OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*109469*/          OPC_EmitMergeInputChains1_0,
/*109470*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*109473*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*109476*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*109479*/          OPC_EmitInteger, MVT::i1, 0, 
/*109482*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*109494*/        0, /*End of Scope*/
/*109495*/      0, // EndSwitchType
/*109496*/    /*Scope*/ 60|128,1/*188*/, /*->109686*/
/*109498*/      OPC_RecordChild2, // #2 = $vindex
/*109499*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*109500*/      OPC_RecordChild4, // #4 = $glc
/*109501*/      OPC_MoveChild4,
/*109502*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*109505*/      OPC_MoveParent,
/*109506*/      OPC_RecordChild5, // #5 = $slc
/*109507*/      OPC_MoveChild5,
/*109508*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*109511*/      OPC_MoveParent,
/*109512*/      OPC_SwitchType /*2 cases */, 84, MVT::v2f32,// ->109599
/*109515*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109517*/        OPC_Scope, 49, /*->109568*/ // 2 children in Scope
/*109519*/          OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*109522*/          OPC_EmitMergeInputChains1_0,
/*109523*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*109526*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*109529*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*109532*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*109543*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*109546*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*109549*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*109552*/          OPC_EmitInteger, MVT::i1, 0, 
/*109555*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*109568*/        /*Scope*/ 29, /*->109598*/
/*109569*/          OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*109572*/          OPC_EmitMergeInputChains1_0,
/*109573*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*109576*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*109579*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*109582*/          OPC_EmitInteger, MVT::i1, 0, 
/*109585*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*109598*/        0, /*End of Scope*/
/*109599*/      /*SwitchType*/ 84, MVT::v4f32,// ->109685
/*109601*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109603*/        OPC_Scope, 49, /*->109654*/ // 2 children in Scope
/*109605*/          OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*109608*/          OPC_EmitMergeInputChains1_0,
/*109609*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*109612*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*109615*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*109618*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*109629*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*109632*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*109635*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*109638*/          OPC_EmitInteger, MVT::i1, 0, 
/*109641*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*109654*/        /*Scope*/ 29, /*->109684*/
/*109655*/          OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*109658*/          OPC_EmitMergeInputChains1_0,
/*109659*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*109662*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*109665*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*109668*/          OPC_EmitInteger, MVT::i1, 0, 
/*109671*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*109684*/        0, /*End of Scope*/
/*109685*/      0, // EndSwitchType
/*109686*/    0, /*End of Scope*/
/*109687*/  /*SwitchOpcode*/ 78, TARGET_VAL(ISD::FSUB),// ->109768
/*109690*/    OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*109691*/    OPC_Scope, 30, /*->109723*/ // 2 children in Scope
/*109693*/      OPC_MoveChild1,
/*109694*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*109697*/      OPC_CheckChild0Same, 0,
/*109699*/      OPC_MoveParent,
/*109700*/      OPC_CheckType, MVT::f32,
/*109702*/      OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*109704*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*109707*/      OPC_EmitInteger, MVT::i1, 0, 
/*109710*/      OPC_EmitInteger, MVT::i32, 0, 
/*109713*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsub:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods), (ffloor:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods))) - Complexity = 24
                // Dst: (V_FRACT_F32_e64:f32 ?:i32:$mods, ?:f32:$x, 0:i1, 0:i32)
/*109723*/    /*Scope*/ 43, /*->109767*/
/*109724*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*109725*/      OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->109746
/*109728*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109731*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109734*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fsub:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_SUB_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109746*/      /*SwitchType*/ 18, MVT::f16,// ->109766
/*109748*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109751*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109754*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fsub:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_SUB_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109766*/      0, // EndSwitchType
/*109767*/    0, /*End of Scope*/
/*109768*/  /*SwitchOpcode*/ 86|128,2/*342*/, TARGET_VAL(ISD::FMAD),// ->110114
/*109772*/    OPC_RecordChild0, // #0 = $VOP3NoMods:src0
/*109773*/    OPC_RecordChild1, // #1 = $VOP3NoMods:src1
/*109774*/    OPC_RecordChild2, // #2 = $VOP3NoMods:src2
/*109775*/    OPC_SwitchType /*2 cases */, 67, MVT::f16,// ->109845
/*109778*/      OPC_Scope, 40, /*->109820*/ // 2 children in Scope
/*109780*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109782*/        OPC_CheckComplexPat, /*CP*/29, /*#*/0, // SelectVOP3NoMods:$ #3
/*109785*/        OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectVOP3NoMods:$ #4
/*109788*/        OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectVOP3NoMods:$ #5
/*109791*/        OPC_EmitInteger, MVT::i32, 0, 
/*109794*/        OPC_EmitInteger, MVT::i32, 0, 
/*109797*/        OPC_EmitInteger, MVT::i32, 0, 
/*109800*/        OPC_EmitInteger, MVT::i1, 0, 
/*109803*/        OPC_EmitInteger, MVT::i32, 0, 
/*109806*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAC_F16_e64), 0,
                      MVT::f16, 8/*#Ops*/, 6, 3, 7, 4, 8, 5, 9, 10, 
                  // Src: (fmad:f16 (VOP3NoMods:f16 f16:f16:$src0), (VOP3NoMods:f16 f16:f16:$src1), (VOP3NoMods:f16 f16:f16:$src2)) - Complexity = 21
                  // Dst: (V_MAC_F16_e64:f16 0:i32, ?:f16:$src0, 0:i32, ?:f16:$src1, 0:i32, ?:f16:$src2, 0:i1, 0:i32)
/*109820*/      /*Scope*/ 23, /*->109844*/
/*109821*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*109824*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*109827*/        OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*109830*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F16), 0,
                      MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_MAD_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*109844*/      0, /*End of Scope*/
/*109845*/    /*SwitchType*/ 9|128,2/*265*/, MVT::f32,// ->110113
/*109848*/      OPC_Scope, 40, /*->109890*/ // 4 children in Scope
/*109850*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*109852*/        OPC_CheckComplexPat, /*CP*/29, /*#*/0, // SelectVOP3NoMods:$ #3
/*109855*/        OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectVOP3NoMods:$ #4
/*109858*/        OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectVOP3NoMods:$ #5
/*109861*/        OPC_EmitInteger, MVT::i32, 0, 
/*109864*/        OPC_EmitInteger, MVT::i32, 0, 
/*109867*/        OPC_EmitInteger, MVT::i32, 0, 
/*109870*/        OPC_EmitInteger, MVT::i1, 0, 
/*109873*/        OPC_EmitInteger, MVT::i32, 0, 
/*109876*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAC_F32_e64), 0,
                      MVT::f32, 8/*#Ops*/, 6, 3, 7, 4, 8, 5, 9, 10, 
                  // Src: (fmad:f32 (VOP3NoMods:f32 f32:f32:$src0), (VOP3NoMods:f32 f32:f32:$src1), (VOP3NoMods:f32 f32:f32:$src2)) - Complexity = 21
                  // Dst: (V_MAC_F32_e64:f32 0:i32, ?:f32:$src0, 0:i32, ?:f32:$src1, 0:i32, ?:f32:$src2, 0:i1, 0:i32)
/*109890*/      /*Scope*/ 98, /*->109989*/
/*109891*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*109893*/        OPC_EmitInteger, MVT::i32, 0, 
/*109896*/        OPC_EmitInteger, MVT::i32, 0, 
/*109899*/        OPC_EmitInteger, MVT::i32, 0, 
/*109902*/        OPC_EmitInteger, MVT::i32, 0, 
/*109905*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109917*/        OPC_EmitInteger, MVT::i32, 0, 
/*109920*/        OPC_EmitInteger, MVT::i32, 0, 
/*109923*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109935*/        OPC_EmitInteger, MVT::i32, 0, 
/*109938*/        OPC_EmitInteger, MVT::i32, 0, 
/*109941*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109953*/        OPC_EmitInteger, MVT::i32, 1, 
/*109956*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*109959*/        OPC_EmitInteger, MVT::i32, 0, 
/*109962*/        OPC_EmitInteger, MVT::i32, 0, 
/*109965*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*109989*/      /*Scope*/ 98, /*->110088*/
/*109990*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*109992*/        OPC_EmitInteger, MVT::i32, 0, 
/*109995*/        OPC_EmitInteger, MVT::i32, 0, 
/*109998*/        OPC_EmitInteger, MVT::i32, 0, 
/*110001*/        OPC_EmitInteger, MVT::i32, 0, 
/*110004*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110016*/        OPC_EmitInteger, MVT::i32, 0, 
/*110019*/        OPC_EmitInteger, MVT::i32, 0, 
/*110022*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110034*/        OPC_EmitInteger, MVT::i32, 0, 
/*110037*/        OPC_EmitInteger, MVT::i32, 0, 
/*110040*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110052*/        OPC_EmitInteger, MVT::i32, 1, 
/*110055*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110058*/        OPC_EmitInteger, MVT::i32, 0, 
/*110061*/        OPC_EmitInteger, MVT::i32, 0, 
/*110064*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*110088*/      /*Scope*/ 23, /*->110112*/
/*110089*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*110092*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*110095*/        OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*110098*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*110112*/      0, /*End of Scope*/
/*110113*/    0, // EndSwitchType
/*110114*/  /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::INTERP_MOV),// ->110161
/*110117*/    OPC_CaptureGlueInput,
/*110118*/    OPC_RecordChild0, // #0 = $vsrc
/*110119*/    OPC_MoveChild0,
/*110120*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*110123*/    OPC_CheckType, MVT::i32,
/*110125*/    OPC_MoveParent,
/*110126*/    OPC_RecordChild1, // #1 = $attrchan
/*110127*/    OPC_MoveChild1,
/*110128*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*110131*/    OPC_CheckType, MVT::i32,
/*110133*/    OPC_MoveParent,
/*110134*/    OPC_RecordChild2, // #2 = $attr
/*110135*/    OPC_MoveChild2,
/*110136*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*110139*/    OPC_CheckType, MVT::i32,
/*110141*/    OPC_MoveParent,
/*110142*/    OPC_CheckType, MVT::f32,
/*110144*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110146*/    OPC_EmitConvertToTarget, 0,
/*110148*/    OPC_EmitConvertToTarget, 2,
/*110150*/    OPC_EmitConvertToTarget, 1,
/*110152*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0|OPFL_GlueInput,
                  MVT::f32, 3/*#Ops*/, 3, 4, 5, 
              // Src: (AMDGPUinterp_mov:f32 (imm:i32):$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 12
              // Dst: (V_INTERP_MOV_F32:f32 (imm:i32):$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*110161*/  /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::FP16_TO_FP),// ->110391
/*110165*/    OPC_Scope, 111, /*->110278*/ // 2 children in Scope
/*110167*/      OPC_MoveChild0,
/*110168*/      OPC_SwitchOpcode /*3 cases */, 33, TARGET_VAL(ISD::AND),// ->110205
/*110172*/        OPC_RecordChild0, // #0 = $src0
/*110173*/        OPC_CheckChild1Integer, 127|128,127|128,1/*32767*/, 
/*110177*/        OPC_CheckPredicate, 30, // Predicate_and_oneuse
/*110179*/        OPC_CheckType, MVT::i32,
/*110181*/        OPC_MoveParent,
/*110182*/        OPC_CheckType, MVT::f32,
/*110184*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110186*/        OPC_EmitInteger, MVT::i32, 2, 
/*110189*/        OPC_EmitInteger, MVT::i1, 0, 
/*110192*/        OPC_EmitInteger, MVT::i32, 0, 
/*110195*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                      MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (f16_to_fp:f32 (and:i32 i32:i32:$src0, 32767:i32)<<P:Predicate_and_oneuse>>) - Complexity = 12
                  // Dst: (V_CVT_F32_F16_e64:f32 2:i32, ?:i32:$src0, 0:i1, 0:i32)
/*110205*/      /*SwitchOpcode*/ 33, TARGET_VAL(ISD::OR),// ->110241
/*110208*/        OPC_RecordChild0, // #0 = $src0
/*110209*/        OPC_CheckChild1Integer, 0|128,0|128,2/*32768*/, 
/*110213*/        OPC_CheckPredicate, 30, // Predicate_or_oneuse
/*110215*/        OPC_CheckType, MVT::i32,
/*110217*/        OPC_MoveParent,
/*110218*/        OPC_CheckType, MVT::f32,
/*110220*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110222*/        OPC_EmitInteger, MVT::i32, 3, 
/*110225*/        OPC_EmitInteger, MVT::i1, 0, 
/*110228*/        OPC_EmitInteger, MVT::i32, 0, 
/*110231*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                      MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (f16_to_fp:f32 (or:i32 i32:i32:$src0, 32768:i32)<<P:Predicate_or_oneuse>>) - Complexity = 12
                  // Dst: (V_CVT_F32_F16_e64:f32 3:i32, ?:i32:$src0, 0:i1, 0:i32)
/*110241*/      /*SwitchOpcode*/ 33, TARGET_VAL(ISD::XOR),// ->110277
/*110244*/        OPC_RecordChild0, // #0 = $src0
/*110245*/        OPC_CheckChild1Integer, 0|128,0|128,2/*32768*/, 
/*110249*/        OPC_CheckPredicate, 30, // Predicate_xor_oneuse
/*110251*/        OPC_CheckType, MVT::i32,
/*110253*/        OPC_MoveParent,
/*110254*/        OPC_CheckType, MVT::f32,
/*110256*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110258*/        OPC_EmitInteger, MVT::i32, 1, 
/*110261*/        OPC_EmitInteger, MVT::i1, 0, 
/*110264*/        OPC_EmitInteger, MVT::i32, 0, 
/*110267*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                      MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (f16_to_fp:f32 (xor:i32 i32:i32:$src0, 32768:i32)<<P:Predicate_xor_oneuse>>) - Complexity = 12
                  // Dst: (V_CVT_F32_F16_e64:f32 1:i32, ?:i32:$src0, 0:i1, 0:i32)
/*110277*/      0, // EndSwitchOpcode
/*110278*/    /*Scope*/ 111, /*->110390*/
/*110279*/      OPC_RecordChild0, // #0 = $src0
/*110280*/      OPC_CheckType, MVT::f32,
/*110282*/      OPC_Scope, 93, /*->110377*/ // 2 children in Scope
/*110284*/        OPC_CheckChild0Type, MVT::i32,
/*110286*/        OPC_Scope, 66, /*->110354*/ // 2 children in Scope
/*110288*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*110290*/          OPC_EmitInteger, MVT::i32, 1, 
/*110293*/          OPC_EmitInteger, MVT::i32, 0, 
/*110296*/          OPC_EmitInteger, MVT::i32, 0, 
/*110299*/          OPC_EmitInteger, MVT::i32, 0, 
/*110302*/          OPC_EmitInteger, MVT::i32, 0, 
/*110305*/          OPC_EmitInteger, MVT::i32, 0, 
/*110308*/          OPC_EmitInteger, MVT::i32, 0, 
/*110311*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110323*/          OPC_EmitInteger, MVT::i32, 1, 
/*110326*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110329*/          OPC_EmitInteger, MVT::i32, 0, 
/*110332*/          OPC_EmitInteger, MVT::i32, 0, 
/*110335*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT16_TO_FLT32), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (f16_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (FLT16_TO_FLT32:f32 R600_Reg32:i32:$src0)
/*110354*/        /*Scope*/ 21, /*->110376*/
/*110355*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110357*/          OPC_EmitInteger, MVT::i32, 0, 
/*110360*/          OPC_EmitInteger, MVT::i1, 0, 
/*110363*/          OPC_EmitInteger, MVT::i32, 0, 
/*110366*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                        MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = 3
                    // Dst: (V_CVT_F32_F16_e64:f32 0:i32, ?:i32:$src0, 0:i1, 0:i32)
/*110376*/        0, /*End of Scope*/
/*110377*/      /*Scope*/ 11, /*->110389*/
/*110378*/        OPC_CheckChild0Type, MVT::i16,
/*110380*/        OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*110382*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (f16_to_fp:f32 i16:i16:$src) - Complexity = 3
                  // Dst: (V_CVT_F32_F16_e32:f32 ?:i16:$src)
/*110389*/      0, /*End of Scope*/
/*110390*/    0, /*End of Scope*/
/*110391*/  /*SwitchOpcode*/ 91, TARGET_VAL(AMDGPUISD::CLAMP),// ->110485
/*110394*/    OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*110395*/    OPC_SwitchType /*3 cases */, 36, MVT::f32,// ->110434
/*110398*/      OPC_Scope, 23, /*->110423*/ // 2 children in Scope
/*110400*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110402*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*110405*/        OPC_EmitInteger, MVT::i1, 1, 
/*110408*/        OPC_EmitInteger, MVT::i32, 0, 
/*110411*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 2, 1, 2, 1, 3, 4, 
                  // Src: (AMDGPUclamp:f32 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src0_modifiers, f32:f32:$src0, 1:i1, 0:i32)
/*110423*/      /*Scope*/ 9, /*->110433*/
/*110424*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*110426*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUclamp:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*110433*/      0, /*End of Scope*/
/*110434*/    /*SwitchType*/ 23, MVT::f64,// ->110459
/*110436*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110438*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*110441*/      OPC_EmitInteger, MVT::i1, 1, 
/*110444*/      OPC_EmitInteger, MVT::i32, 0, 
/*110447*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                    MVT::f64, 6/*#Ops*/, 2, 1, 2, 1, 3, 4, 
                // Src: (AMDGPUclamp:f64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src0_modifiers, f64:f64:$src0, 1:i1, 0:i32)
/*110459*/    /*SwitchType*/ 23, MVT::f16,// ->110484
/*110461*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110463*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*110466*/      OPC_EmitInteger, MVT::i1, 1, 
/*110469*/      OPC_EmitInteger, MVT::i32, 0, 
/*110472*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 2, 1, 2, 1, 3, 4, 
                // Src: (AMDGPUclamp:f16 (VOP3Mods:f16 f16:f16:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src0_modifiers, f16:f16:$src0, 1:i1, 0:i32)
/*110484*/    0, // EndSwitchType
/*110485*/  /*SwitchOpcode*/ 28|128,1/*156*/, TARGET_VAL(ISD::FCANONICALIZE),// ->110645
/*110489*/    OPC_RecordChild0, // #0 = $VOP3Mods:src:src_mods
/*110490*/    OPC_SwitchType /*4 cases */, 30, MVT::f16,// ->110523
/*110493*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110495*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*110498*/      OPC_EmitInteger, MVT::i32, 0, 
/*110501*/      OPC_EmitInteger, MVT::i32, 0|128,120/*15360*/, 
/*110505*/      OPC_EmitInteger, MVT::i1, 0, 
/*110508*/      OPC_EmitInteger, MVT::i32, 0, 
/*110511*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                // Src: (fcanonicalize:f16 (VOP3Mods:f16 f16:f16:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_MUL_F16_e64:f16 0:i32, 15360:i32, ?:i32:$src_mods, ?:f16:$src, 0:i1, 0:i32)
/*110523*/    /*SwitchType*/ 33, MVT::f32,// ->110558
/*110525*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110527*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*110530*/      OPC_EmitInteger, MVT::i32, 0, 
/*110533*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*110540*/      OPC_EmitInteger, MVT::i1, 0, 
/*110543*/      OPC_EmitInteger, MVT::i32, 0, 
/*110546*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                // Src: (fcanonicalize:f32 (VOP3Mods:f32 f32:f32:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_MUL_F32_e64:f32 0:i32, 1065353216:i32, ?:i32:$src_mods, ?:f32:$src, 0:i1, 0:i32)
/*110558*/    /*SwitchType*/ 37, MVT::f64,// ->110597
/*110560*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110562*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*110565*/      OPC_EmitInteger, MVT::i32, 0, 
/*110568*/      OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63/*4607182418800017408*/, 
/*110579*/      OPC_EmitInteger, MVT::i1, 0, 
/*110582*/      OPC_EmitInteger, MVT::i32, 0, 
/*110585*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                    MVT::f64, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                // Src: (fcanonicalize:f64 (VOP3Mods:f64 f64:f64:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_MUL_F64:f64 0:i32, 4607182418800017408:i64, ?:i32:$src_mods, ?:f64:$src, 0:i1, 0:i32)
/*110597*/    /*SwitchType*/ 45, MVT::v2f16,// ->110644
/*110599*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110601*/      OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #1 #2
/*110604*/      OPC_EmitInteger, MVT::i32, 8, 
/*110607*/      OPC_EmitInteger, MVT::i32, 0|128,120|128,0|128,96|128,3/*1006648320*/, 
/*110614*/      OPC_EmitInteger, MVT::i1, 0, 
/*110617*/      OPC_EmitInteger, MVT::i32, 0, 
/*110620*/      OPC_EmitInteger, MVT::i32, 0, 
/*110623*/      OPC_EmitInteger, MVT::i32, 0, 
/*110626*/      OPC_EmitInteger, MVT::i32, 0, 
/*110629*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_F16), 0,
                    MVT::v2f16, 9/*#Ops*/, 3, 4, 2, 1, 5, 6, 7, 8, 9, 
                // Src: (fcanonicalize:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_PK_MUL_F16:v2f16 8:i32, 1006648320:i32, ?:i32:$src_mods, ?:v2f16:$src, 0:i1)
/*110644*/    0, // EndSwitchType
/*110645*/  /*SwitchOpcode*/ 102|128,1/*230*/, TARGET_VAL(ISD::FFLOOR),// ->110879
/*110649*/    OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*110650*/    OPC_SwitchType /*3 cases */, 125, MVT::f64,// ->110778
/*110653*/      OPC_Scope, 108, /*->110763*/ // 2 children in Scope
/*110655*/        OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS)
/*110657*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*110660*/        OPC_EmitInteger, MVT::i32, 1, 
/*110663*/        OPC_EmitInteger, MVT::i32, 0, 
/*110666*/        OPC_EmitInteger, MVT::i1, 0, 
/*110669*/        OPC_EmitInteger, MVT::i32, 0, 
/*110672*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                      MVT::i64, 4/*#Ops*/, 2, 1, 5, 6,  // Results = #7
/*110682*/        OPC_EmitInteger, MVT::i32, 0, 
/*110685*/        OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*110696*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                      MVT::i64, 1/*#Ops*/, 9,  // Results = #10
/*110703*/        OPC_EmitInteger, MVT::i1, 0, 
/*110706*/        OPC_EmitInteger, MVT::i32, 0, 
/*110709*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::i64, 6/*#Ops*/, 4, 7, 8, 10, 11, 12,  // Results = #13
/*110721*/        OPC_EmitInteger, MVT::i32, 0, 
/*110724*/        OPC_EmitInteger, MVT::i32, 3, 
/*110727*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 14, 1, 15,  // Results = #16
/*110736*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                      MVT::i64, 3/*#Ops*/, 13, 1, 16,  // Results = #17
/*110745*/        OPC_EmitInteger, MVT::i1, 0, 
/*110748*/        OPC_EmitInteger, MVT::i32, 0, 
/*110751*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                      MVT::f64, 6/*#Ops*/, 2, 1, 3, 17, 18, 19, 
                  // Src: (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 12
                  // Dst: (V_ADD_F64:f64 ?:i32:$mods, ?:f64:$x, 1:i32, (V_CNDMASK_B64_PSEUDO:i64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32)), 0:i1, 0:i32)
/*110763*/      /*Scope*/ 13, /*->110777*/
/*110764*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110767*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110777*/      0, /*End of Scope*/
/*110778*/    /*SwitchType*/ 83, MVT::f32,// ->110863
/*110780*/      OPC_Scope, 66, /*->110848*/ // 2 children in Scope
/*110782*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*110784*/        OPC_EmitInteger, MVT::i32, 1, 
/*110787*/        OPC_EmitInteger, MVT::i32, 0, 
/*110790*/        OPC_EmitInteger, MVT::i32, 0, 
/*110793*/        OPC_EmitInteger, MVT::i32, 0, 
/*110796*/        OPC_EmitInteger, MVT::i32, 0, 
/*110799*/        OPC_EmitInteger, MVT::i32, 0, 
/*110802*/        OPC_EmitInteger, MVT::i32, 0, 
/*110805*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110817*/        OPC_EmitInteger, MVT::i32, 1, 
/*110820*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110823*/        OPC_EmitInteger, MVT::i32, 0, 
/*110826*/        OPC_EmitInteger, MVT::i32, 0, 
/*110829*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLOOR), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*110848*/      /*Scope*/ 13, /*->110862*/
/*110849*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110852*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110862*/      0, /*End of Scope*/
/*110863*/    /*SwitchType*/ 13, MVT::f16,// ->110878
/*110865*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110868*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ffloor:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FLOOR_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110878*/    0, // EndSwitchType
/*110879*/  /*SwitchOpcode*/ 56, TARGET_VAL(AMDGPUISD::INTERP_P1),// ->110938
/*110882*/    OPC_CaptureGlueInput,
/*110883*/    OPC_RecordChild0, // #0 = $vsrc
/*110884*/    OPC_CheckChild0Type, MVT::f32,
/*110886*/    OPC_RecordChild1, // #1 = $attrchan
/*110887*/    OPC_MoveChild1,
/*110888*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*110891*/    OPC_CheckType, MVT::i32,
/*110893*/    OPC_MoveParent,
/*110894*/    OPC_RecordChild2, // #2 = $attr
/*110895*/    OPC_MoveChild2,
/*110896*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*110899*/    OPC_CheckType, MVT::i32,
/*110901*/    OPC_MoveParent,
/*110902*/    OPC_CheckType, MVT::f32,
/*110904*/    OPC_Scope, 15, /*->110921*/ // 2 children in Scope
/*110906*/      OPC_CheckPatternPredicate, 19, // (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110908*/      OPC_EmitConvertToTarget, 2,
/*110910*/      OPC_EmitConvertToTarget, 1,
/*110912*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32:f32 f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*110921*/    /*Scope*/ 15, /*->110937*/
/*110922*/      OPC_CheckPatternPredicate, 20, // (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110924*/      OPC_EmitConvertToTarget, 2,
/*110926*/      OPC_EmitConvertToTarget, 1,
/*110928*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P1_F32_16bank), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32_16bank:f32 f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*110937*/    0, /*End of Scope*/
/*110938*/  /*SwitchOpcode*/ 41, TARGET_VAL(AMDGPUISD::INTERP_P2),// ->110982
/*110941*/    OPC_CaptureGlueInput,
/*110942*/    OPC_RecordChild0, // #0 = $src0
/*110943*/    OPC_CheckChild0Type, MVT::f32,
/*110945*/    OPC_RecordChild1, // #1 = $vsrc
/*110946*/    OPC_CheckChild1Type, MVT::f32,
/*110948*/    OPC_RecordChild2, // #2 = $attrchan
/*110949*/    OPC_MoveChild2,
/*110950*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*110953*/    OPC_CheckType, MVT::i32,
/*110955*/    OPC_MoveParent,
/*110956*/    OPC_RecordChild3, // #3 = $attr
/*110957*/    OPC_MoveChild3,
/*110958*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*110961*/    OPC_CheckType, MVT::i32,
/*110963*/    OPC_MoveParent,
/*110964*/    OPC_CheckType, MVT::f32,
/*110966*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*110968*/    OPC_EmitConvertToTarget, 3,
/*110970*/    OPC_EmitConvertToTarget, 2,
/*110972*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0|OPFL_GlueInput,
                  MVT::f32, 4/*#Ops*/, 0, 1, 4, 5, 
              // Src: (AMDGPUinterp_p2:f32 f32:f32:$src0, f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
              // Dst: (V_INTERP_P2_F32:f32 f32:f32:$src0, f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*110982*/  /*SwitchOpcode*/ 83|128,5/*723*/, TARGET_VAL(ISD::FDIV),// ->111709
/*110986*/    OPC_Scope, 85|128,1/*213*/, /*->111202*/ // 2 children in Scope
/*110989*/      OPC_MoveChild0,
/*110990*/      OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*110993*/      OPC_CheckPredicate, 55, // Predicate_FP_ONE
/*110995*/      OPC_MoveParent,
/*110996*/      OPC_RecordChild1, // #0 = $src
/*110997*/      OPC_CheckType, MVT::f32,
/*110999*/      OPC_Scope, 66, /*->111067*/ // 3 children in Scope
/*111001*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*111003*/        OPC_EmitInteger, MVT::i32, 1, 
/*111006*/        OPC_EmitInteger, MVT::i32, 0, 
/*111009*/        OPC_EmitInteger, MVT::i32, 0, 
/*111012*/        OPC_EmitInteger, MVT::i32, 0, 
/*111015*/        OPC_EmitInteger, MVT::i32, 0, 
/*111018*/        OPC_EmitInteger, MVT::i32, 0, 
/*111021*/        OPC_EmitInteger, MVT::i32, 0, 
/*111024*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111036*/        OPC_EmitInteger, MVT::i32, 1, 
/*111039*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111042*/        OPC_EmitInteger, MVT::i32, 0, 
/*111045*/        OPC_EmitInteger, MVT::i32, 0, 
/*111048*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*111067*/      /*Scope*/ 66, /*->111134*/
/*111068*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*111070*/        OPC_EmitInteger, MVT::i32, 1, 
/*111073*/        OPC_EmitInteger, MVT::i32, 0, 
/*111076*/        OPC_EmitInteger, MVT::i32, 0, 
/*111079*/        OPC_EmitInteger, MVT::i32, 0, 
/*111082*/        OPC_EmitInteger, MVT::i32, 0, 
/*111085*/        OPC_EmitInteger, MVT::i32, 0, 
/*111088*/        OPC_EmitInteger, MVT::i32, 0, 
/*111091*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111103*/        OPC_EmitInteger, MVT::i32, 1, 
/*111106*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111109*/        OPC_EmitInteger, MVT::i32, 0, 
/*111112*/        OPC_EmitInteger, MVT::i32, 0, 
/*111115*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*111134*/      /*Scope*/ 66, /*->111201*/
/*111135*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*111137*/        OPC_EmitInteger, MVT::i32, 1, 
/*111140*/        OPC_EmitInteger, MVT::i32, 0, 
/*111143*/        OPC_EmitInteger, MVT::i32, 0, 
/*111146*/        OPC_EmitInteger, MVT::i32, 0, 
/*111149*/        OPC_EmitInteger, MVT::i32, 0, 
/*111152*/        OPC_EmitInteger, MVT::i32, 0, 
/*111155*/        OPC_EmitInteger, MVT::i32, 0, 
/*111158*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111170*/        OPC_EmitInteger, MVT::i32, 1, 
/*111173*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111176*/        OPC_EmitInteger, MVT::i32, 0, 
/*111179*/        OPC_EmitInteger, MVT::i32, 0, 
/*111182*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*111201*/      0, /*End of Scope*/
/*111202*/    /*Scope*/ 120|128,3/*504*/, /*->111708*/
/*111204*/      OPC_RecordChild0, // #0 = $src0
/*111205*/      OPC_RecordChild1, // #1 = $src1
/*111206*/      OPC_CheckType, MVT::f32,
/*111208*/      OPC_Scope, 36|128,1/*164*/, /*->111375*/ // 3 children in Scope
/*111211*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*111213*/        OPC_EmitInteger, MVT::i32, 0, 
/*111216*/        OPC_EmitInteger, MVT::i32, 0, 
/*111219*/        OPC_EmitInteger, MVT::i32, 1, 
/*111222*/        OPC_EmitInteger, MVT::i32, 0, 
/*111225*/        OPC_EmitInteger, MVT::i32, 0, 
/*111228*/        OPC_EmitInteger, MVT::i32, 0, 
/*111231*/        OPC_EmitInteger, MVT::i32, 0, 
/*111234*/        OPC_EmitInteger, MVT::i32, 0, 
/*111237*/        OPC_EmitInteger, MVT::i32, 0, 
/*111240*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111252*/        OPC_EmitInteger, MVT::i32, 1, 
/*111255*/        OPC_EmitInteger, MVT::i32, 0, 
/*111258*/        OPC_EmitInteger, MVT::i32, 0, 
/*111261*/        OPC_EmitInteger, MVT::i32, 0, 
/*111264*/        OPC_EmitInteger, MVT::i32, 0, 
/*111267*/        OPC_EmitInteger, MVT::i32, 0, 
/*111270*/        OPC_EmitInteger, MVT::i32, 0, 
/*111273*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111285*/        OPC_EmitInteger, MVT::i32, 1, 
/*111288*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111291*/        OPC_EmitInteger, MVT::i32, 0, 
/*111294*/        OPC_EmitInteger, MVT::i32, 0, 
/*111297*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*111316*/        OPC_EmitInteger, MVT::i32, 0, 
/*111319*/        OPC_EmitInteger, MVT::i32, 0, 
/*111322*/        OPC_EmitInteger, MVT::i32, 0, 
/*111325*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111337*/        OPC_EmitInteger, MVT::i32, 1, 
/*111340*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111343*/        OPC_EmitInteger, MVT::i32, 0, 
/*111346*/        OPC_EmitInteger, MVT::i32, 0, 
/*111349*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*111375*/      /*Scope*/ 36|128,1/*164*/, /*->111541*/
/*111377*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*111379*/        OPC_EmitInteger, MVT::i32, 0, 
/*111382*/        OPC_EmitInteger, MVT::i32, 0, 
/*111385*/        OPC_EmitInteger, MVT::i32, 1, 
/*111388*/        OPC_EmitInteger, MVT::i32, 0, 
/*111391*/        OPC_EmitInteger, MVT::i32, 0, 
/*111394*/        OPC_EmitInteger, MVT::i32, 0, 
/*111397*/        OPC_EmitInteger, MVT::i32, 0, 
/*111400*/        OPC_EmitInteger, MVT::i32, 0, 
/*111403*/        OPC_EmitInteger, MVT::i32, 0, 
/*111406*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111418*/        OPC_EmitInteger, MVT::i32, 1, 
/*111421*/        OPC_EmitInteger, MVT::i32, 0, 
/*111424*/        OPC_EmitInteger, MVT::i32, 0, 
/*111427*/        OPC_EmitInteger, MVT::i32, 0, 
/*111430*/        OPC_EmitInteger, MVT::i32, 0, 
/*111433*/        OPC_EmitInteger, MVT::i32, 0, 
/*111436*/        OPC_EmitInteger, MVT::i32, 0, 
/*111439*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111451*/        OPC_EmitInteger, MVT::i32, 1, 
/*111454*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111457*/        OPC_EmitInteger, MVT::i32, 0, 
/*111460*/        OPC_EmitInteger, MVT::i32, 0, 
/*111463*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*111482*/        OPC_EmitInteger, MVT::i32, 0, 
/*111485*/        OPC_EmitInteger, MVT::i32, 0, 
/*111488*/        OPC_EmitInteger, MVT::i32, 0, 
/*111491*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111503*/        OPC_EmitInteger, MVT::i32, 1, 
/*111506*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111509*/        OPC_EmitInteger, MVT::i32, 0, 
/*111512*/        OPC_EmitInteger, MVT::i32, 0, 
/*111515*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*111541*/      /*Scope*/ 36|128,1/*164*/, /*->111707*/
/*111543*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*111545*/        OPC_EmitInteger, MVT::i32, 0, 
/*111548*/        OPC_EmitInteger, MVT::i32, 0, 
/*111551*/        OPC_EmitInteger, MVT::i32, 1, 
/*111554*/        OPC_EmitInteger, MVT::i32, 0, 
/*111557*/        OPC_EmitInteger, MVT::i32, 0, 
/*111560*/        OPC_EmitInteger, MVT::i32, 0, 
/*111563*/        OPC_EmitInteger, MVT::i32, 0, 
/*111566*/        OPC_EmitInteger, MVT::i32, 0, 
/*111569*/        OPC_EmitInteger, MVT::i32, 0, 
/*111572*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111584*/        OPC_EmitInteger, MVT::i32, 1, 
/*111587*/        OPC_EmitInteger, MVT::i32, 0, 
/*111590*/        OPC_EmitInteger, MVT::i32, 0, 
/*111593*/        OPC_EmitInteger, MVT::i32, 0, 
/*111596*/        OPC_EmitInteger, MVT::i32, 0, 
/*111599*/        OPC_EmitInteger, MVT::i32, 0, 
/*111602*/        OPC_EmitInteger, MVT::i32, 0, 
/*111605*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111617*/        OPC_EmitInteger, MVT::i32, 1, 
/*111620*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111623*/        OPC_EmitInteger, MVT::i32, 0, 
/*111626*/        OPC_EmitInteger, MVT::i32, 0, 
/*111629*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*111648*/        OPC_EmitInteger, MVT::i32, 0, 
/*111651*/        OPC_EmitInteger, MVT::i32, 0, 
/*111654*/        OPC_EmitInteger, MVT::i32, 0, 
/*111657*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111669*/        OPC_EmitInteger, MVT::i32, 1, 
/*111672*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111675*/        OPC_EmitInteger, MVT::i32, 0, 
/*111678*/        OPC_EmitInteger, MVT::i32, 0, 
/*111681*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*111707*/      0, /*End of Scope*/
/*111708*/    0, /*End of Scope*/
/*111709*/  /*SwitchOpcode*/ 110|128,3/*494*/, TARGET_VAL(AMDGPUISD::RCP),// ->112207
/*111713*/    OPC_Scope, 107|128,1/*235*/, /*->111951*/ // 2 children in Scope
/*111716*/      OPC_MoveChild0,
/*111717*/      OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*111720*/      OPC_RecordChild0, // #0 = $src
/*111721*/      OPC_MoveParent,
/*111722*/      OPC_SwitchType /*2 cases */, 85|128,1/*213*/, MVT::f32,// ->111939
/*111726*/        OPC_Scope, 66, /*->111794*/ // 4 children in Scope
/*111728*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*111730*/          OPC_EmitInteger, MVT::i32, 1, 
/*111733*/          OPC_EmitInteger, MVT::i32, 0, 
/*111736*/          OPC_EmitInteger, MVT::i32, 0, 
/*111739*/          OPC_EmitInteger, MVT::i32, 0, 
/*111742*/          OPC_EmitInteger, MVT::i32, 0, 
/*111745*/          OPC_EmitInteger, MVT::i32, 0, 
/*111748*/          OPC_EmitInteger, MVT::i32, 0, 
/*111751*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111763*/          OPC_EmitInteger, MVT::i32, 1, 
/*111766*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111769*/          OPC_EmitInteger, MVT::i32, 0, 
/*111772*/          OPC_EmitInteger, MVT::i32, 0, 
/*111775*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*111794*/        /*Scope*/ 66, /*->111861*/
/*111795*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*111797*/          OPC_EmitInteger, MVT::i32, 1, 
/*111800*/          OPC_EmitInteger, MVT::i32, 0, 
/*111803*/          OPC_EmitInteger, MVT::i32, 0, 
/*111806*/          OPC_EmitInteger, MVT::i32, 0, 
/*111809*/          OPC_EmitInteger, MVT::i32, 0, 
/*111812*/          OPC_EmitInteger, MVT::i32, 0, 
/*111815*/          OPC_EmitInteger, MVT::i32, 0, 
/*111818*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111830*/          OPC_EmitInteger, MVT::i32, 1, 
/*111833*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111836*/          OPC_EmitInteger, MVT::i32, 0, 
/*111839*/          OPC_EmitInteger, MVT::i32, 0, 
/*111842*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*111861*/        /*Scope*/ 66, /*->111928*/
/*111862*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*111864*/          OPC_EmitInteger, MVT::i32, 1, 
/*111867*/          OPC_EmitInteger, MVT::i32, 0, 
/*111870*/          OPC_EmitInteger, MVT::i32, 0, 
/*111873*/          OPC_EmitInteger, MVT::i32, 0, 
/*111876*/          OPC_EmitInteger, MVT::i32, 0, 
/*111879*/          OPC_EmitInteger, MVT::i32, 0, 
/*111882*/          OPC_EmitInteger, MVT::i32, 0, 
/*111885*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111897*/          OPC_EmitInteger, MVT::i32, 1, 
/*111900*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111903*/          OPC_EmitInteger, MVT::i32, 0, 
/*111906*/          OPC_EmitInteger, MVT::i32, 0, 
/*111909*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*111928*/        /*Scope*/ 9, /*->111938*/
/*111929*/          OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*111931*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*111938*/        0, /*End of Scope*/
/*111939*/      /*SwitchType*/ 9, MVT::f64,// ->111950
/*111941*/        OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*111943*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*111950*/      0, // EndSwitchType
/*111951*/    /*Scope*/ 125|128,1/*253*/, /*->112206*/
/*111953*/      OPC_RecordChild0, // #0 = $src0
/*111954*/      OPC_SwitchType /*3 cases */, 89|128,1/*217*/, MVT::f32,// ->112175
/*111958*/        OPC_Scope, 66, /*->112026*/ // 4 children in Scope
/*111960*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*111962*/          OPC_EmitInteger, MVT::i32, 1, 
/*111965*/          OPC_EmitInteger, MVT::i32, 0, 
/*111968*/          OPC_EmitInteger, MVT::i32, 0, 
/*111971*/          OPC_EmitInteger, MVT::i32, 0, 
/*111974*/          OPC_EmitInteger, MVT::i32, 0, 
/*111977*/          OPC_EmitInteger, MVT::i32, 0, 
/*111980*/          OPC_EmitInteger, MVT::i32, 0, 
/*111983*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111995*/          OPC_EmitInteger, MVT::i32, 1, 
/*111998*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112001*/          OPC_EmitInteger, MVT::i32, 0, 
/*112004*/          OPC_EmitInteger, MVT::i32, 0, 
/*112007*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*112026*/        /*Scope*/ 66, /*->112093*/
/*112027*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*112029*/          OPC_EmitInteger, MVT::i32, 1, 
/*112032*/          OPC_EmitInteger, MVT::i32, 0, 
/*112035*/          OPC_EmitInteger, MVT::i32, 0, 
/*112038*/          OPC_EmitInteger, MVT::i32, 0, 
/*112041*/          OPC_EmitInteger, MVT::i32, 0, 
/*112044*/          OPC_EmitInteger, MVT::i32, 0, 
/*112047*/          OPC_EmitInteger, MVT::i32, 0, 
/*112050*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112062*/          OPC_EmitInteger, MVT::i32, 1, 
/*112065*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112068*/          OPC_EmitInteger, MVT::i32, 0, 
/*112071*/          OPC_EmitInteger, MVT::i32, 0, 
/*112074*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*112093*/        /*Scope*/ 66, /*->112160*/
/*112094*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*112096*/          OPC_EmitInteger, MVT::i32, 1, 
/*112099*/          OPC_EmitInteger, MVT::i32, 0, 
/*112102*/          OPC_EmitInteger, MVT::i32, 0, 
/*112105*/          OPC_EmitInteger, MVT::i32, 0, 
/*112108*/          OPC_EmitInteger, MVT::i32, 0, 
/*112111*/          OPC_EmitInteger, MVT::i32, 0, 
/*112114*/          OPC_EmitInteger, MVT::i32, 0, 
/*112117*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112129*/          OPC_EmitInteger, MVT::i32, 1, 
/*112132*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112135*/          OPC_EmitInteger, MVT::i32, 0, 
/*112138*/          OPC_EmitInteger, MVT::i32, 0, 
/*112141*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*112160*/        /*Scope*/ 13, /*->112174*/
/*112161*/          OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*112164*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F32_e64), 0,
                        MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (AMDGPUrcp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_RCP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*112174*/        0, /*End of Scope*/
/*112175*/      /*SwitchType*/ 13, MVT::f64,// ->112190
/*112177*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*112180*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*112190*/      /*SwitchType*/ 13, MVT::f16,// ->112205
/*112192*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*112195*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F16_e64), 0,
                      MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*112205*/      0, // EndSwitchType
/*112206*/    0, /*End of Scope*/
/*112207*/  /*SwitchOpcode*/ 89|128,2/*345*/, TARGET_VAL(ISD::FNEG),// ->112556
/*112211*/    OPC_Scope, 0|128,1/*128*/, /*->112342*/ // 4 children in Scope
/*112214*/      OPC_MoveChild0,
/*112215*/      OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*112218*/      OPC_RecordChild0, // #0 = $src
/*112219*/      OPC_MoveParent,
/*112220*/      OPC_SwitchType /*3 cases */, 25, MVT::f32,// ->112248
/*112223*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112225*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*112232*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*112239*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                      MVT::f32, MVT::i1, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                  // Dst: (S_OR_B32:f32:i1 ?:f32:$src, (S_MOV_B32:i16 2147483648:i32))
/*112248*/      /*SwitchType*/ 23, MVT::f16,// ->112273
/*112250*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112252*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*112257*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*112264*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                      MVT::f16, MVT::i1, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f16 (fabs:f16 f16:f16:$src)) - Complexity = 6
                  // Dst: (S_OR_B32:f16:i1 ?:f16:$src, (S_MOV_B32:i16 32768:i32))
/*112273*/      /*SwitchType*/ 66, MVT::f64,// ->112341
/*112275*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112277*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*112280*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*112283*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*112291*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*112294*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*112297*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*112305*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*112312*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*112319*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*112327*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*112330*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 (fabs:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_OR_B32_e32:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i16 2147483648:i32)), sub1:i32)
/*112341*/      0, // EndSwitchType
/*112342*/    /*Scope*/ 6|128,1/*134*/, /*->112478*/
/*112344*/      OPC_RecordChild0, // #0 = $src
/*112345*/      OPC_SwitchType /*3 cases */, 37, MVT::f32,// ->112385
/*112348*/        OPC_Scope, 24, /*->112374*/ // 2 children in Scope
/*112350*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112352*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*112359*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*112366*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        MVT::f32, 2/*#Ops*/, 0, 2, 
                    // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                    // Dst: (V_XOR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i16 2147483648:i32))
/*112374*/        /*Scope*/ 9, /*->112384*/
/*112375*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*112377*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*112384*/        0, /*End of Scope*/
/*112385*/      /*SwitchType*/ 22, MVT::f16,// ->112409
/*112387*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112389*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*112394*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*112401*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      MVT::f16, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f16 f16:f16:$src) - Complexity = 3
                  // Dst: (V_XOR_B32_e32:f16 ?:f16:$src, (V_MOV_B32_e32:i16 32768:i32))
/*112409*/      /*SwitchType*/ 66, MVT::f64,// ->112477
/*112411*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112413*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*112416*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*112419*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*112427*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*112430*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*112433*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*112441*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*112448*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*112455*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*112463*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*112466*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 f64:f64:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_XOR_B32_e32:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*112477*/      0, // EndSwitchType
/*112478*/    /*Scope*/ 48, /*->112527*/
/*112479*/      OPC_MoveChild0,
/*112480*/      OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*112483*/      OPC_MoveChild0,
/*112484*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*112487*/      OPC_RecordChild0, // #0 = $src
/*112488*/      OPC_CheckChild1Integer, 127|128,127|128,125|128,127|128,7/*2147450879*/, 
/*112494*/      OPC_CheckPredicate, 30, // Predicate_and_oneuse
/*112496*/      OPC_CheckType, MVT::i32,
/*112498*/      OPC_MoveParent,
/*112499*/      OPC_MoveParent,
/*112500*/      OPC_CheckType, MVT::v2f16,
/*112502*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112504*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,2|128,0|128,8/*2147516416*/, 
/*112511*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*112518*/      OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                    MVT::v2f16, MVT::i1, 2/*#Ops*/, 2, 0, 
                // Src: (fneg:v2f16 (bitconvert:v2f16 (and:i32 i32:i32:$src, 2147450879:i32)<<P:Predicate_and_oneuse>>)) - Complexity = 15
                // Dst: (S_OR_B32:v2f16:i1 (S_MOV_B32:i16 2147516416:i32), ?:i32:$src)
/*112527*/    /*Scope*/ 27, /*->112555*/
/*112528*/      OPC_RecordChild0, // #0 = $src
/*112529*/      OPC_CheckType, MVT::v2f16,
/*112531*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112533*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,2|128,0|128,8/*2147516416*/, 
/*112540*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*112547*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                    MVT::v2f16, 2/*#Ops*/, 2, 0, 
                // Src: (fneg:v2f16 v2f16:v2f16:$src) - Complexity = 3
                // Dst: (V_XOR_B32_e64:v2f16 (S_MOV_B32:i16 2147516416:i32), ?:v2f16:$src)
/*112555*/    0, /*End of Scope*/
/*112556*/  /*SwitchOpcode*/ 97, TARGET_VAL(ISD::ConstantFP),// ->112656
/*112559*/    OPC_RecordNode, // #0 = $imm
/*112560*/    OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->112605
/*112563*/      OPC_Scope, 14, /*->112579*/ // 3 children in Scope
/*112565*/        OPC_CheckPredicate, 71, // Predicate_anonymous_1663
/*112567*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112569*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*112572*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32)<<P:Predicate_anonymous_1663>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*112579*/      /*Scope*/ 12, /*->112592*/
/*112580*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112582*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*112585*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*112592*/      /*Scope*/ 11, /*->112604*/
/*112593*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*112595*/        OPC_EmitConvertToTarget, 0,
/*112597*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$val - Complexity = 3
                  // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*112604*/      0, /*End of Scope*/
/*112605*/    /*SwitchType*/ 30, MVT::f16,// ->112637
/*112607*/      OPC_Scope, 14, /*->112623*/ // 2 children in Scope
/*112609*/        OPC_CheckPredicate, 71, // Predicate_anonymous_1666
/*112611*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112613*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*112616*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f16)<<P:Predicate_anonymous_1666>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:f16 (bitcast_fpimm_to_i32:f16 ?:f16:$imm))
/*112623*/      /*Scope*/ 12, /*->112636*/
/*112624*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112626*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*112629*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f16):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:f16 (bitcast_fpimm_to_i32:i32 ?:f16:$imm))
/*112636*/      0, /*End of Scope*/
/*112637*/    /*SwitchType*/ 16, MVT::f64,// ->112655
/*112639*/      OPC_CheckPredicate, 72, // Predicate_anonymous_1675
/*112641*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112643*/      OPC_EmitConvertToTarget, 0,
/*112645*/      OPC_EmitNodeXForm, 9, 1, // bitcast_fpimm_to_i64
/*112648*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_anonymous_1675>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:f64 (bitcast_fpimm_to_i64:f64 (fpimm:f64)<<P:Predicate_anonymous_1676>>:$imm))
/*112655*/    0, // EndSwitchType
/*112656*/  /*SwitchOpcode*/ 48|128,2/*304*/, TARGET_VAL(ISD::FMUL),// ->112964
/*112660*/    OPC_RecordChild0, // #0 = $src0
/*112661*/    OPC_RecordChild1, // #1 = $src1
/*112662*/    OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->112807
/*112666*/      OPC_Scope, 100, /*->112768*/ // 3 children in Scope
/*112668*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*112670*/        OPC_EmitInteger, MVT::i32, 0, 
/*112673*/        OPC_EmitInteger, MVT::i32, 0, 
/*112676*/        OPC_EmitInteger, MVT::i32, 1, 
/*112679*/        OPC_EmitInteger, MVT::i32, 0, 
/*112682*/        OPC_EmitInteger, MVT::i32, 0, 
/*112685*/        OPC_EmitInteger, MVT::i32, 0, 
/*112688*/        OPC_EmitInteger, MVT::i32, 0, 
/*112691*/        OPC_EmitInteger, MVT::i32, 0, 
/*112694*/        OPC_EmitInteger, MVT::i32, 0, 
/*112697*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112709*/        OPC_EmitInteger, MVT::i32, 0, 
/*112712*/        OPC_EmitInteger, MVT::i32, 0, 
/*112715*/        OPC_EmitInteger, MVT::i32, 0, 
/*112718*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112730*/        OPC_EmitInteger, MVT::i32, 1, 
/*112733*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112736*/        OPC_EmitInteger, MVT::i32, 0, 
/*112739*/        OPC_EmitInteger, MVT::i32, 0, 
/*112742*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*112768*/      /*Scope*/ 18, /*->112787*/
/*112769*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112772*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112775*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112787*/      /*Scope*/ 18, /*->112806*/
/*112788*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*112791*/        OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*112794*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112806*/      0, /*End of Scope*/
/*112807*/    /*SwitchType*/ 40, MVT::f16,// ->112849
/*112809*/      OPC_Scope, 18, /*->112829*/ // 2 children in Scope
/*112811*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112814*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112817*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112829*/      /*Scope*/ 18, /*->112848*/
/*112830*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*112833*/        OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*112836*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112848*/      0, /*End of Scope*/
/*112849*/    /*SwitchType*/ 40, MVT::f64,// ->112891
/*112851*/      OPC_Scope, 18, /*->112871*/ // 2 children in Scope
/*112853*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*112856*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*112859*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112871*/      /*Scope*/ 18, /*->112890*/
/*112872*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*112875*/        OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*112878*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*112890*/      0, /*End of Scope*/
/*112891*/    /*SwitchType*/ 70, MVT::v2f16,// ->112963
/*112893*/      OPC_Scope, 33, /*->112928*/ // 2 children in Scope
/*112895*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*112898*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*112901*/        OPC_EmitInteger, MVT::i32, 0, 
/*112904*/        OPC_EmitInteger, MVT::i32, 0, 
/*112907*/        OPC_EmitInteger, MVT::i32, 0, 
/*112910*/        OPC_EmitInteger, MVT::i32, 0, 
/*112913*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (fmul:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MUL_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*112928*/      /*Scope*/ 33, /*->112962*/
/*112929*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*112932*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*112935*/        OPC_EmitInteger, MVT::i32, 0, 
/*112938*/        OPC_EmitInteger, MVT::i32, 0, 
/*112941*/        OPC_EmitInteger, MVT::i32, 0, 
/*112944*/        OPC_EmitInteger, MVT::i32, 0, 
/*112947*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (fmul:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MUL_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*112962*/      0, /*End of Scope*/
/*112963*/    0, // EndSwitchType
/*112964*/  /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::FMAX_LEGACY),// ->113093
/*112967*/    OPC_RecordChild0, // #0 = $src0
/*112968*/    OPC_RecordChild1, // #1 = $src1
/*112969*/    OPC_CheckType, MVT::f32,
/*112971*/    OPC_Scope, 100, /*->113073*/ // 2 children in Scope
/*112973*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*112975*/      OPC_EmitInteger, MVT::i32, 0, 
/*112978*/      OPC_EmitInteger, MVT::i32, 0, 
/*112981*/      OPC_EmitInteger, MVT::i32, 1, 
/*112984*/      OPC_EmitInteger, MVT::i32, 0, 
/*112987*/      OPC_EmitInteger, MVT::i32, 0, 
/*112990*/      OPC_EmitInteger, MVT::i32, 0, 
/*112993*/      OPC_EmitInteger, MVT::i32, 0, 
/*112996*/      OPC_EmitInteger, MVT::i32, 0, 
/*112999*/      OPC_EmitInteger, MVT::i32, 0, 
/*113002*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113014*/      OPC_EmitInteger, MVT::i32, 0, 
/*113017*/      OPC_EmitInteger, MVT::i32, 0, 
/*113020*/      OPC_EmitInteger, MVT::i32, 0, 
/*113023*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113035*/      OPC_EmitInteger, MVT::i32, 1, 
/*113038*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113041*/      OPC_EmitInteger, MVT::i32, 0, 
/*113044*/      OPC_EmitInteger, MVT::i32, 0, 
/*113047*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX), 0,
                    MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*113073*/    /*Scope*/ 18, /*->113092*/
/*113074*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*113077*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*113080*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmax_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*113092*/    0, /*End of Scope*/
/*113093*/  /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::FMIN_LEGACY),// ->113222
/*113096*/    OPC_RecordChild0, // #0 = $src0
/*113097*/    OPC_RecordChild1, // #1 = $src1
/*113098*/    OPC_CheckType, MVT::f32,
/*113100*/    OPC_Scope, 100, /*->113202*/ // 2 children in Scope
/*113102*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113104*/      OPC_EmitInteger, MVT::i32, 0, 
/*113107*/      OPC_EmitInteger, MVT::i32, 0, 
/*113110*/      OPC_EmitInteger, MVT::i32, 1, 
/*113113*/      OPC_EmitInteger, MVT::i32, 0, 
/*113116*/      OPC_EmitInteger, MVT::i32, 0, 
/*113119*/      OPC_EmitInteger, MVT::i32, 0, 
/*113122*/      OPC_EmitInteger, MVT::i32, 0, 
/*113125*/      OPC_EmitInteger, MVT::i32, 0, 
/*113128*/      OPC_EmitInteger, MVT::i32, 0, 
/*113131*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113143*/      OPC_EmitInteger, MVT::i32, 0, 
/*113146*/      OPC_EmitInteger, MVT::i32, 0, 
/*113149*/      OPC_EmitInteger, MVT::i32, 0, 
/*113152*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113164*/      OPC_EmitInteger, MVT::i32, 1, 
/*113167*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113170*/      OPC_EmitInteger, MVT::i32, 0, 
/*113173*/      OPC_EmitInteger, MVT::i32, 0, 
/*113176*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN), 0,
                    MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*113202*/    /*Scope*/ 18, /*->113221*/
/*113203*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*113206*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*113209*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmin_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*113221*/    0, /*End of Scope*/
/*113222*/  /*SwitchOpcode*/ 48|128,2/*304*/, TARGET_VAL(ISD::FMINNUM),// ->113530
/*113226*/    OPC_RecordChild0, // #0 = $src0
/*113227*/    OPC_RecordChild1, // #1 = $src1
/*113228*/    OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->113373
/*113232*/      OPC_Scope, 100, /*->113334*/ // 3 children in Scope
/*113234*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113236*/        OPC_EmitInteger, MVT::i32, 0, 
/*113239*/        OPC_EmitInteger, MVT::i32, 0, 
/*113242*/        OPC_EmitInteger, MVT::i32, 1, 
/*113245*/        OPC_EmitInteger, MVT::i32, 0, 
/*113248*/        OPC_EmitInteger, MVT::i32, 0, 
/*113251*/        OPC_EmitInteger, MVT::i32, 0, 
/*113254*/        OPC_EmitInteger, MVT::i32, 0, 
/*113257*/        OPC_EmitInteger, MVT::i32, 0, 
/*113260*/        OPC_EmitInteger, MVT::i32, 0, 
/*113263*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113275*/        OPC_EmitInteger, MVT::i32, 0, 
/*113278*/        OPC_EmitInteger, MVT::i32, 0, 
/*113281*/        OPC_EmitInteger, MVT::i32, 0, 
/*113284*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113296*/        OPC_EmitInteger, MVT::i32, 1, 
/*113299*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113302*/        OPC_EmitInteger, MVT::i32, 0, 
/*113305*/        OPC_EmitInteger, MVT::i32, 0, 
/*113308*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_DX10), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fminnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MIN_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*113334*/      /*Scope*/ 18, /*->113353*/
/*113335*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*113338*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*113341*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*113353*/      /*Scope*/ 18, /*->113372*/
/*113354*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*113357*/        OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*113360*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*113372*/      0, /*End of Scope*/
/*113373*/    /*SwitchType*/ 40, MVT::f16,// ->113415
/*113375*/      OPC_Scope, 18, /*->113395*/ // 2 children in Scope
/*113377*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*113380*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*113383*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*113395*/      /*Scope*/ 18, /*->113414*/
/*113396*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*113399*/        OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*113402*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*113414*/      0, /*End of Scope*/
/*113415*/    /*SwitchType*/ 40, MVT::f64,// ->113457
/*113417*/      OPC_Scope, 18, /*->113437*/ // 2 children in Scope
/*113419*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*113422*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*113425*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*113437*/      /*Scope*/ 18, /*->113456*/
/*113438*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*113441*/        OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*113444*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*113456*/      0, /*End of Scope*/
/*113457*/    /*SwitchType*/ 70, MVT::v2f16,// ->113529
/*113459*/      OPC_Scope, 33, /*->113494*/ // 2 children in Scope
/*113461*/        OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*113464*/        OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*113467*/        OPC_EmitInteger, MVT::i32, 0, 
/*113470*/        OPC_EmitInteger, MVT::i32, 0, 
/*113473*/        OPC_EmitInteger, MVT::i32, 0, 
/*113476*/        OPC_EmitInteger, MVT::i32, 0, 
/*113479*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (fminnum:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MIN_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*113494*/      /*Scope*/ 33, /*->113528*/
/*113495*/        OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*113498*/        OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*113501*/        OPC_EmitInteger, MVT::i32, 0, 
/*113504*/        OPC_EmitInteger, MVT::i32, 0, 
/*113507*/        OPC_EmitInteger, MVT::i32, 0, 
/*113510*/        OPC_EmitInteger, MVT::i32, 0, 
/*113513*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (fminnum:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MIN_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*113528*/      0, /*End of Scope*/
/*113529*/    0, // EndSwitchType
/*113530*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::FRACT),// ->113651
/*113533*/    OPC_RecordChild0, // #0 = $src0
/*113534*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->113620
/*113537*/      OPC_Scope, 66, /*->113605*/ // 2 children in Scope
/*113539*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113541*/        OPC_EmitInteger, MVT::i32, 1, 
/*113544*/        OPC_EmitInteger, MVT::i32, 0, 
/*113547*/        OPC_EmitInteger, MVT::i32, 0, 
/*113550*/        OPC_EmitInteger, MVT::i32, 0, 
/*113553*/        OPC_EmitInteger, MVT::i32, 0, 
/*113556*/        OPC_EmitInteger, MVT::i32, 0, 
/*113559*/        OPC_EmitInteger, MVT::i32, 0, 
/*113562*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113574*/        OPC_EmitInteger, MVT::i32, 1, 
/*113577*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113580*/        OPC_EmitInteger, MVT::i32, 0, 
/*113583*/        OPC_EmitInteger, MVT::i32, 0, 
/*113586*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FRACT), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*113605*/      /*Scope*/ 13, /*->113619*/
/*113606*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113609*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUfract:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FRACT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113619*/      0, /*End of Scope*/
/*113620*/    /*SwitchType*/ 13, MVT::f64,// ->113635
/*113622*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113625*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113635*/    /*SwitchType*/ 13, MVT::f16,// ->113650
/*113637*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113640*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113650*/    0, // EndSwitchType
/*113651*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FTRUNC),// ->113772
/*113654*/    OPC_RecordChild0, // #0 = $src0
/*113655*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->113741
/*113658*/      OPC_Scope, 66, /*->113726*/ // 2 children in Scope
/*113660*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113662*/        OPC_EmitInteger, MVT::i32, 1, 
/*113665*/        OPC_EmitInteger, MVT::i32, 0, 
/*113668*/        OPC_EmitInteger, MVT::i32, 0, 
/*113671*/        OPC_EmitInteger, MVT::i32, 0, 
/*113674*/        OPC_EmitInteger, MVT::i32, 0, 
/*113677*/        OPC_EmitInteger, MVT::i32, 0, 
/*113680*/        OPC_EmitInteger, MVT::i32, 0, 
/*113683*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113695*/        OPC_EmitInteger, MVT::i32, 1, 
/*113698*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113701*/        OPC_EmitInteger, MVT::i32, 0, 
/*113704*/        OPC_EmitInteger, MVT::i32, 0, 
/*113707*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TRUNC), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*113726*/      /*Scope*/ 13, /*->113740*/
/*113727*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113730*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ftrunc:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_TRUNC_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113740*/      0, /*End of Scope*/
/*113741*/    /*SwitchType*/ 13, MVT::f64,// ->113756
/*113743*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113746*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113756*/    /*SwitchType*/ 13, MVT::f16,// ->113771
/*113758*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113761*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113771*/    0, // EndSwitchType
/*113772*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FCEIL),// ->113893
/*113775*/    OPC_RecordChild0, // #0 = $src0
/*113776*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->113862
/*113779*/      OPC_Scope, 66, /*->113847*/ // 2 children in Scope
/*113781*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113783*/        OPC_EmitInteger, MVT::i32, 1, 
/*113786*/        OPC_EmitInteger, MVT::i32, 0, 
/*113789*/        OPC_EmitInteger, MVT::i32, 0, 
/*113792*/        OPC_EmitInteger, MVT::i32, 0, 
/*113795*/        OPC_EmitInteger, MVT::i32, 0, 
/*113798*/        OPC_EmitInteger, MVT::i32, 0, 
/*113801*/        OPC_EmitInteger, MVT::i32, 0, 
/*113804*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113816*/        OPC_EmitInteger, MVT::i32, 1, 
/*113819*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113822*/        OPC_EmitInteger, MVT::i32, 0, 
/*113825*/        OPC_EmitInteger, MVT::i32, 0, 
/*113828*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CEIL), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*113847*/      /*Scope*/ 13, /*->113861*/
/*113848*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113851*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fceil:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CEIL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113861*/      0, /*End of Scope*/
/*113862*/    /*SwitchType*/ 13, MVT::f64,// ->113877
/*113864*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113867*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113877*/    /*SwitchType*/ 13, MVT::f16,// ->113892
/*113879*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113882*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113892*/    0, // EndSwitchType
/*113893*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FRINT),// ->114014
/*113896*/    OPC_RecordChild0, // #0 = $src0
/*113897*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->113983
/*113900*/      OPC_Scope, 66, /*->113968*/ // 2 children in Scope
/*113902*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113904*/        OPC_EmitInteger, MVT::i32, 1, 
/*113907*/        OPC_EmitInteger, MVT::i32, 0, 
/*113910*/        OPC_EmitInteger, MVT::i32, 0, 
/*113913*/        OPC_EmitInteger, MVT::i32, 0, 
/*113916*/        OPC_EmitInteger, MVT::i32, 0, 
/*113919*/        OPC_EmitInteger, MVT::i32, 0, 
/*113922*/        OPC_EmitInteger, MVT::i32, 0, 
/*113925*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113937*/        OPC_EmitInteger, MVT::i32, 1, 
/*113940*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113943*/        OPC_EmitInteger, MVT::i32, 0, 
/*113946*/        OPC_EmitInteger, MVT::i32, 0, 
/*113949*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RNDNE), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*113968*/      /*Scope*/ 13, /*->113982*/
/*113969*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113972*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (frint:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RNDNE_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113982*/      0, /*End of Scope*/
/*113983*/    /*SwitchType*/ 13, MVT::f64,// ->113998
/*113985*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*113988*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*113998*/    /*SwitchType*/ 13, MVT::f16,// ->114013
/*114000*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*114003*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*114013*/    0, // EndSwitchType
/*114014*/  /*SwitchOpcode*/ 90|128,2/*346*/, TARGET_VAL(AMDGPUISD::DOT4),// ->114364
/*114018*/    OPC_RecordChild0, // #0 = $src0_X
/*114019*/    OPC_RecordChild1, // #1 = $src1_X
/*114020*/    OPC_RecordChild2, // #2 = $src0_Y
/*114021*/    OPC_RecordChild3, // #3 = $src1_Y
/*114022*/    OPC_RecordChild4, // #4 = $src0_Z
/*114023*/    OPC_RecordChild5, // #5 = $src1_Z
/*114024*/    OPC_RecordChild6, // #6 = $src0_W
/*114025*/    OPC_RecordChild7, // #7 = $src1_W
/*114026*/    OPC_CheckType, MVT::f32,
/*114028*/    OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*114030*/    OPC_EmitInteger, MVT::i32, 0, 
/*114033*/    OPC_EmitInteger, MVT::i32, 0, 
/*114036*/    OPC_EmitInteger, MVT::i32, 1, 
/*114039*/    OPC_EmitInteger, MVT::i32, 0, 
/*114042*/    OPC_EmitInteger, MVT::i32, 0, 
/*114045*/    OPC_EmitInteger, MVT::i32, 0, 
/*114048*/    OPC_EmitInteger, MVT::i32, 0, 
/*114051*/    OPC_EmitInteger, MVT::i32, 0, 
/*114054*/    OPC_EmitInteger, MVT::i32, 0, 
/*114057*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114069*/    OPC_EmitInteger, MVT::i32, 0, 
/*114072*/    OPC_EmitInteger, MVT::i32, 0, 
/*114075*/    OPC_EmitInteger, MVT::i32, 0, 
/*114078*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114090*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114093*/    OPC_EmitInteger, MVT::i32, 0, 
/*114096*/    OPC_EmitInteger, MVT::i32, 0, 
/*114099*/    OPC_EmitInteger, MVT::i32, 1, 
/*114102*/    OPC_EmitInteger, MVT::i32, 0, 
/*114105*/    OPC_EmitInteger, MVT::i32, 0, 
/*114108*/    OPC_EmitInteger, MVT::i32, 0, 
/*114111*/    OPC_EmitInteger, MVT::i32, 0, 
/*114114*/    OPC_EmitInteger, MVT::i32, 0, 
/*114117*/    OPC_EmitInteger, MVT::i32, 0, 
/*114120*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114132*/    OPC_EmitInteger, MVT::i32, 0, 
/*114135*/    OPC_EmitInteger, MVT::i32, 0, 
/*114138*/    OPC_EmitInteger, MVT::i32, 0, 
/*114141*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114153*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114156*/    OPC_EmitInteger, MVT::i32, 0, 
/*114159*/    OPC_EmitInteger, MVT::i32, 0, 
/*114162*/    OPC_EmitInteger, MVT::i32, 1, 
/*114165*/    OPC_EmitInteger, MVT::i32, 0, 
/*114168*/    OPC_EmitInteger, MVT::i32, 0, 
/*114171*/    OPC_EmitInteger, MVT::i32, 0, 
/*114174*/    OPC_EmitInteger, MVT::i32, 0, 
/*114177*/    OPC_EmitInteger, MVT::i32, 0, 
/*114180*/    OPC_EmitInteger, MVT::i32, 0, 
/*114183*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114195*/    OPC_EmitInteger, MVT::i32, 0, 
/*114198*/    OPC_EmitInteger, MVT::i32, 0, 
/*114201*/    OPC_EmitInteger, MVT::i32, 0, 
/*114204*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114216*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114219*/    OPC_EmitInteger, MVT::i32, 0, 
/*114222*/    OPC_EmitInteger, MVT::i32, 0, 
/*114225*/    OPC_EmitInteger, MVT::i32, 1, 
/*114228*/    OPC_EmitInteger, MVT::i32, 0, 
/*114231*/    OPC_EmitInteger, MVT::i32, 0, 
/*114234*/    OPC_EmitInteger, MVT::i32, 0, 
/*114237*/    OPC_EmitInteger, MVT::i32, 0, 
/*114240*/    OPC_EmitInteger, MVT::i32, 0, 
/*114243*/    OPC_EmitInteger, MVT::i32, 0, 
/*114246*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114258*/    OPC_EmitInteger, MVT::i32, 0, 
/*114261*/    OPC_EmitInteger, MVT::i32, 0, 
/*114264*/    OPC_EmitInteger, MVT::i32, 0, 
/*114267*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114279*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114282*/    OPC_EmitInteger, MVT::i32, 0, 
/*114285*/    OPC_EmitInteger, MVT::i32, 0, 
/*114288*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DOT_4), 0,
                  MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*114364*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(ISD::FEXP2),// ->114606
/*114368*/    OPC_RecordChild0, // #0 = $src0
/*114369*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->114590
/*114373*/      OPC_Scope, 66, /*->114441*/ // 4 children in Scope
/*114375*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*114377*/        OPC_EmitInteger, MVT::i32, 1, 
/*114380*/        OPC_EmitInteger, MVT::i32, 0, 
/*114383*/        OPC_EmitInteger, MVT::i32, 0, 
/*114386*/        OPC_EmitInteger, MVT::i32, 0, 
/*114389*/        OPC_EmitInteger, MVT::i32, 0, 
/*114392*/        OPC_EmitInteger, MVT::i32, 0, 
/*114395*/        OPC_EmitInteger, MVT::i32, 0, 
/*114398*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114410*/        OPC_EmitInteger, MVT::i32, 1, 
/*114413*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114416*/        OPC_EmitInteger, MVT::i32, 0, 
/*114419*/        OPC_EmitInteger, MVT::i32, 0, 
/*114422*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*114441*/      /*Scope*/ 66, /*->114508*/
/*114442*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*114444*/        OPC_EmitInteger, MVT::i32, 1, 
/*114447*/        OPC_EmitInteger, MVT::i32, 0, 
/*114450*/        OPC_EmitInteger, MVT::i32, 0, 
/*114453*/        OPC_EmitInteger, MVT::i32, 0, 
/*114456*/        OPC_EmitInteger, MVT::i32, 0, 
/*114459*/        OPC_EmitInteger, MVT::i32, 0, 
/*114462*/        OPC_EmitInteger, MVT::i32, 0, 
/*114465*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114477*/        OPC_EmitInteger, MVT::i32, 1, 
/*114480*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114483*/        OPC_EmitInteger, MVT::i32, 0, 
/*114486*/        OPC_EmitInteger, MVT::i32, 0, 
/*114489*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*114508*/      /*Scope*/ 66, /*->114575*/
/*114509*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*114511*/        OPC_EmitInteger, MVT::i32, 1, 
/*114514*/        OPC_EmitInteger, MVT::i32, 0, 
/*114517*/        OPC_EmitInteger, MVT::i32, 0, 
/*114520*/        OPC_EmitInteger, MVT::i32, 0, 
/*114523*/        OPC_EmitInteger, MVT::i32, 0, 
/*114526*/        OPC_EmitInteger, MVT::i32, 0, 
/*114529*/        OPC_EmitInteger, MVT::i32, 0, 
/*114532*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114544*/        OPC_EmitInteger, MVT::i32, 1, 
/*114547*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114550*/        OPC_EmitInteger, MVT::i32, 0, 
/*114553*/        OPC_EmitInteger, MVT::i32, 0, 
/*114556*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*114575*/      /*Scope*/ 13, /*->114589*/
/*114576*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*114579*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fexp2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_EXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*114589*/      0, /*End of Scope*/
/*114590*/    /*SwitchType*/ 13, MVT::f16,// ->114605
/*114592*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*114595*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fexp2:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_EXP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*114605*/    0, // EndSwitchType
/*114606*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(ISD::FLOG2),// ->114848
/*114610*/    OPC_RecordChild0, // #0 = $src0
/*114611*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->114832
/*114615*/      OPC_Scope, 66, /*->114683*/ // 4 children in Scope
/*114617*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*114619*/        OPC_EmitInteger, MVT::i32, 1, 
/*114622*/        OPC_EmitInteger, MVT::i32, 0, 
/*114625*/        OPC_EmitInteger, MVT::i32, 0, 
/*114628*/        OPC_EmitInteger, MVT::i32, 0, 
/*114631*/        OPC_EmitInteger, MVT::i32, 0, 
/*114634*/        OPC_EmitInteger, MVT::i32, 0, 
/*114637*/        OPC_EmitInteger, MVT::i32, 0, 
/*114640*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114652*/        OPC_EmitInteger, MVT::i32, 1, 
/*114655*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114658*/        OPC_EmitInteger, MVT::i32, 0, 
/*114661*/        OPC_EmitInteger, MVT::i32, 0, 
/*114664*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*114683*/      /*Scope*/ 66, /*->114750*/
/*114684*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*114686*/        OPC_EmitInteger, MVT::i32, 1, 
/*114689*/        OPC_EmitInteger, MVT::i32, 0, 
/*114692*/        OPC_EmitInteger, MVT::i32, 0, 
/*114695*/        OPC_EmitInteger, MVT::i32, 0, 
/*114698*/        OPC_EmitInteger, MVT::i32, 0, 
/*114701*/        OPC_EmitInteger, MVT::i32, 0, 
/*114704*/        OPC_EmitInteger, MVT::i32, 0, 
/*114707*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114719*/        OPC_EmitInteger, MVT::i32, 1, 
/*114722*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114725*/        OPC_EmitInteger, MVT::i32, 0, 
/*114728*/        OPC_EmitInteger, MVT::i32, 0, 
/*114731*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*114750*/      /*Scope*/ 66, /*->114817*/
/*114751*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*114753*/        OPC_EmitInteger, MVT::i32, 1, 
/*114756*/        OPC_EmitInteger, MVT::i32, 0, 
/*114759*/        OPC_EmitInteger, MVT::i32, 0, 
/*114762*/        OPC_EmitInteger, MVT::i32, 0, 
/*114765*/        OPC_EmitInteger, MVT::i32, 0, 
/*114768*/        OPC_EmitInteger, MVT::i32, 0, 
/*114771*/        OPC_EmitInteger, MVT::i32, 0, 
/*114774*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114786*/        OPC_EmitInteger, MVT::i32, 1, 
/*114789*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114792*/        OPC_EmitInteger, MVT::i32, 0, 
/*114795*/        OPC_EmitInteger, MVT::i32, 0, 
/*114798*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*114817*/      /*Scope*/ 13, /*->114831*/
/*114818*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*114821*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (flog2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_LOG_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*114831*/      0, /*End of Scope*/
/*114832*/    /*SwitchType*/ 13, MVT::f16,// ->114847
/*114834*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*114837*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (flog2:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_LOG_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*114847*/    0, // EndSwitchType
/*114848*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMP),// ->115090
/*114852*/    OPC_RecordChild0, // #0 = $src0
/*114853*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->115074
/*114857*/      OPC_Scope, 66, /*->114925*/ // 4 children in Scope
/*114859*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*114861*/        OPC_EmitInteger, MVT::i32, 1, 
/*114864*/        OPC_EmitInteger, MVT::i32, 0, 
/*114867*/        OPC_EmitInteger, MVT::i32, 0, 
/*114870*/        OPC_EmitInteger, MVT::i32, 0, 
/*114873*/        OPC_EmitInteger, MVT::i32, 0, 
/*114876*/        OPC_EmitInteger, MVT::i32, 0, 
/*114879*/        OPC_EmitInteger, MVT::i32, 0, 
/*114882*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114894*/        OPC_EmitInteger, MVT::i32, 1, 
/*114897*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114900*/        OPC_EmitInteger, MVT::i32, 0, 
/*114903*/        OPC_EmitInteger, MVT::i32, 0, 
/*114906*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*114925*/      /*Scope*/ 66, /*->114992*/
/*114926*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*114928*/        OPC_EmitInteger, MVT::i32, 1, 
/*114931*/        OPC_EmitInteger, MVT::i32, 0, 
/*114934*/        OPC_EmitInteger, MVT::i32, 0, 
/*114937*/        OPC_EmitInteger, MVT::i32, 0, 
/*114940*/        OPC_EmitInteger, MVT::i32, 0, 
/*114943*/        OPC_EmitInteger, MVT::i32, 0, 
/*114946*/        OPC_EmitInteger, MVT::i32, 0, 
/*114949*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114961*/        OPC_EmitInteger, MVT::i32, 1, 
/*114964*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114967*/        OPC_EmitInteger, MVT::i32, 0, 
/*114970*/        OPC_EmitInteger, MVT::i32, 0, 
/*114973*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*114992*/      /*Scope*/ 66, /*->115059*/
/*114993*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*114995*/        OPC_EmitInteger, MVT::i32, 1, 
/*114998*/        OPC_EmitInteger, MVT::i32, 0, 
/*115001*/        OPC_EmitInteger, MVT::i32, 0, 
/*115004*/        OPC_EmitInteger, MVT::i32, 0, 
/*115007*/        OPC_EmitInteger, MVT::i32, 0, 
/*115010*/        OPC_EmitInteger, MVT::i32, 0, 
/*115013*/        OPC_EmitInteger, MVT::i32, 0, 
/*115016*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115028*/        OPC_EmitInteger, MVT::i32, 1, 
/*115031*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115034*/        OPC_EmitInteger, MVT::i32, 0, 
/*115037*/        OPC_EmitInteger, MVT::i32, 0, 
/*115040*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*115059*/      /*Scope*/ 13, /*->115073*/
/*115060*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*115063*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq_clamp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115073*/      0, /*End of Scope*/
/*115074*/    /*SwitchType*/ 13, MVT::f64,// ->115089
/*115076*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*115079*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_clamp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_CLAMP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115089*/    0, // EndSwitchType
/*115090*/  /*SwitchOpcode*/ 125|128,1/*253*/, TARGET_VAL(AMDGPUISD::RSQ),// ->115347
/*115094*/    OPC_RecordChild0, // #0 = $src0
/*115095*/    OPC_SwitchType /*3 cases */, 89|128,1/*217*/, MVT::f32,// ->115316
/*115099*/      OPC_Scope, 66, /*->115167*/ // 4 children in Scope
/*115101*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*115103*/        OPC_EmitInteger, MVT::i32, 1, 
/*115106*/        OPC_EmitInteger, MVT::i32, 0, 
/*115109*/        OPC_EmitInteger, MVT::i32, 0, 
/*115112*/        OPC_EmitInteger, MVT::i32, 0, 
/*115115*/        OPC_EmitInteger, MVT::i32, 0, 
/*115118*/        OPC_EmitInteger, MVT::i32, 0, 
/*115121*/        OPC_EmitInteger, MVT::i32, 0, 
/*115124*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115136*/        OPC_EmitInteger, MVT::i32, 1, 
/*115139*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115142*/        OPC_EmitInteger, MVT::i32, 0, 
/*115145*/        OPC_EmitInteger, MVT::i32, 0, 
/*115148*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*115167*/      /*Scope*/ 66, /*->115234*/
/*115168*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*115170*/        OPC_EmitInteger, MVT::i32, 1, 
/*115173*/        OPC_EmitInteger, MVT::i32, 0, 
/*115176*/        OPC_EmitInteger, MVT::i32, 0, 
/*115179*/        OPC_EmitInteger, MVT::i32, 0, 
/*115182*/        OPC_EmitInteger, MVT::i32, 0, 
/*115185*/        OPC_EmitInteger, MVT::i32, 0, 
/*115188*/        OPC_EmitInteger, MVT::i32, 0, 
/*115191*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115203*/        OPC_EmitInteger, MVT::i32, 1, 
/*115206*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115209*/        OPC_EmitInteger, MVT::i32, 0, 
/*115212*/        OPC_EmitInteger, MVT::i32, 0, 
/*115215*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*115234*/      /*Scope*/ 66, /*->115301*/
/*115235*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*115237*/        OPC_EmitInteger, MVT::i32, 1, 
/*115240*/        OPC_EmitInteger, MVT::i32, 0, 
/*115243*/        OPC_EmitInteger, MVT::i32, 0, 
/*115246*/        OPC_EmitInteger, MVT::i32, 0, 
/*115249*/        OPC_EmitInteger, MVT::i32, 0, 
/*115252*/        OPC_EmitInteger, MVT::i32, 0, 
/*115255*/        OPC_EmitInteger, MVT::i32, 0, 
/*115258*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115270*/        OPC_EmitInteger, MVT::i32, 1, 
/*115273*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115276*/        OPC_EmitInteger, MVT::i32, 0, 
/*115279*/        OPC_EmitInteger, MVT::i32, 0, 
/*115282*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*115301*/      /*Scope*/ 13, /*->115315*/
/*115302*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*115305*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115315*/      0, /*End of Scope*/
/*115316*/    /*SwitchType*/ 13, MVT::f64,// ->115331
/*115318*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*115321*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115331*/    /*SwitchType*/ 13, MVT::f16,// ->115346
/*115333*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*115336*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115346*/    0, // EndSwitchType
/*115347*/  /*SwitchOpcode*/ 17|128,2/*273*/, TARGET_VAL(ISD::SINT_TO_FP),// ->115624
/*115351*/    OPC_RecordChild0, // #0 = $src0
/*115352*/    OPC_Scope, 60|128,1/*188*/, /*->115543*/ // 3 children in Scope
/*115355*/      OPC_CheckChild0Type, MVT::i32,
/*115357*/      OPC_SwitchType /*3 cases */, 21|128,1/*149*/, MVT::f32,// ->115510
/*115361*/        OPC_Scope, 66, /*->115429*/ // 3 children in Scope
/*115363*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*115365*/          OPC_EmitInteger, MVT::i32, 1, 
/*115368*/          OPC_EmitInteger, MVT::i32, 0, 
/*115371*/          OPC_EmitInteger, MVT::i32, 0, 
/*115374*/          OPC_EmitInteger, MVT::i32, 0, 
/*115377*/          OPC_EmitInteger, MVT::i32, 0, 
/*115380*/          OPC_EmitInteger, MVT::i32, 0, 
/*115383*/          OPC_EmitInteger, MVT::i32, 0, 
/*115386*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115398*/          OPC_EmitInteger, MVT::i32, 1, 
/*115401*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115404*/          OPC_EmitInteger, MVT::i32, 0, 
/*115407*/          OPC_EmitInteger, MVT::i32, 0, 
/*115410*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*115429*/        /*Scope*/ 66, /*->115496*/
/*115430*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*115432*/          OPC_EmitInteger, MVT::i32, 1, 
/*115435*/          OPC_EmitInteger, MVT::i32, 0, 
/*115438*/          OPC_EmitInteger, MVT::i32, 0, 
/*115441*/          OPC_EmitInteger, MVT::i32, 0, 
/*115444*/          OPC_EmitInteger, MVT::i32, 0, 
/*115447*/          OPC_EmitInteger, MVT::i32, 0, 
/*115450*/          OPC_EmitInteger, MVT::i32, 0, 
/*115453*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115465*/          OPC_EmitInteger, MVT::i32, 1, 
/*115468*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115471*/          OPC_EmitInteger, MVT::i32, 0, 
/*115474*/          OPC_EmitInteger, MVT::i32, 0, 
/*115477*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*115496*/        /*Scope*/ 12, /*->115509*/
/*115497*/          OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*115500*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e64), 0,
                        MVT::f32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (sint_to_fp:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                    // Dst: (V_CVT_F32_I32_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115509*/        0, /*End of Scope*/
/*115510*/      /*SwitchType*/ 16, MVT::f16,// ->115528
/*115512*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115514*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*115521*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (sint_to_fp:f16 i32:i32:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 (V_CVT_F32_I32_e32:i16 ?:i32:$src))
/*115528*/      /*SwitchType*/ 12, MVT::f64,// ->115542
/*115530*/        OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*115533*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e64), 0,
                      MVT::f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (sint_to_fp:f64 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                  // Dst: (V_CVT_F64_I32_e64:f64 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115542*/      0, // EndSwitchType
/*115543*/    /*Scope*/ 62, /*->115606*/
/*115544*/      OPC_CheckChild0Type, MVT::i1,
/*115546*/      OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->115570
/*115549*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115551*/        OPC_EmitInteger, MVT::i32, 0, 
/*115554*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*115561*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*115570*/      /*SwitchType*/ 33, MVT::f64,// ->115605
/*115572*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115574*/        OPC_EmitInteger, MVT::i32, 0, 
/*115577*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115589*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*115598*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src))
/*115605*/      0, // EndSwitchType
/*115606*/    /*Scope*/ 16, /*->115623*/
/*115607*/      OPC_CheckChild0Type, MVT::i16,
/*115609*/      OPC_CheckType, MVT::f16,
/*115611*/      OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*115614*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_I16_e64), 0,
                    MVT::f16, 3/*#Ops*/, 1, 2, 3, 
                // Src: (sint_to_fp:f16 (VOP3OMods:i16 i16:i16:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                // Dst: (V_CVT_F16_I16_e64:f16 i16:i16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115623*/    0, /*End of Scope*/
/*115624*/  /*SwitchOpcode*/ 8|128,2/*264*/, TARGET_VAL(ISD::UINT_TO_FP),// ->115892
/*115628*/    OPC_RecordChild0, // #0 = $src0
/*115629*/    OPC_Scope, 60|128,1/*188*/, /*->115820*/ // 3 children in Scope
/*115632*/      OPC_CheckChild0Type, MVT::i32,
/*115634*/      OPC_SwitchType /*3 cases */, 21|128,1/*149*/, MVT::f32,// ->115787
/*115638*/        OPC_Scope, 66, /*->115706*/ // 3 children in Scope
/*115640*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*115642*/          OPC_EmitInteger, MVT::i32, 1, 
/*115645*/          OPC_EmitInteger, MVT::i32, 0, 
/*115648*/          OPC_EmitInteger, MVT::i32, 0, 
/*115651*/          OPC_EmitInteger, MVT::i32, 0, 
/*115654*/          OPC_EmitInteger, MVT::i32, 0, 
/*115657*/          OPC_EmitInteger, MVT::i32, 0, 
/*115660*/          OPC_EmitInteger, MVT::i32, 0, 
/*115663*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115675*/          OPC_EmitInteger, MVT::i32, 1, 
/*115678*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115681*/          OPC_EmitInteger, MVT::i32, 0, 
/*115684*/          OPC_EmitInteger, MVT::i32, 0, 
/*115687*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*115706*/        /*Scope*/ 66, /*->115773*/
/*115707*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*115709*/          OPC_EmitInteger, MVT::i32, 1, 
/*115712*/          OPC_EmitInteger, MVT::i32, 0, 
/*115715*/          OPC_EmitInteger, MVT::i32, 0, 
/*115718*/          OPC_EmitInteger, MVT::i32, 0, 
/*115721*/          OPC_EmitInteger, MVT::i32, 0, 
/*115724*/          OPC_EmitInteger, MVT::i32, 0, 
/*115727*/          OPC_EmitInteger, MVT::i32, 0, 
/*115730*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115742*/          OPC_EmitInteger, MVT::i32, 1, 
/*115745*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115748*/          OPC_EmitInteger, MVT::i32, 0, 
/*115751*/          OPC_EmitInteger, MVT::i32, 0, 
/*115754*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*115773*/        /*Scope*/ 12, /*->115786*/
/*115774*/          OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*115777*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e64), 0,
                        MVT::f32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (uint_to_fp:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                    // Dst: (V_CVT_F32_U32_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115786*/        0, /*End of Scope*/
/*115787*/      /*SwitchType*/ 16, MVT::f16,// ->115805
/*115789*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115791*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*115798*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (uint_to_fp:f16 i32:i32:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 (V_CVT_F32_U32_e32:i16 ?:i32:$src))
/*115805*/      /*SwitchType*/ 12, MVT::f64,// ->115819
/*115807*/        OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*115810*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e64), 0,
                      MVT::f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (uint_to_fp:f64 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                  // Dst: (V_CVT_F64_U32_e64:f64 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115819*/      0, // EndSwitchType
/*115820*/    /*Scope*/ 53, /*->115874*/
/*115821*/      OPC_CheckChild0Type, MVT::i1,
/*115823*/      OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->115847
/*115826*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115828*/        OPC_EmitInteger, MVT::i32, 0, 
/*115831*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*115838*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*115847*/      /*SwitchType*/ 24, MVT::f64,// ->115873
/*115849*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115851*/        OPC_EmitInteger, MVT::i32, 0, 
/*115854*/        OPC_EmitInteger, MVT::i32, 1, 
/*115857*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*115866*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src))
/*115873*/      0, // EndSwitchType
/*115874*/    /*Scope*/ 16, /*->115891*/
/*115875*/      OPC_CheckChild0Type, MVT::i16,
/*115877*/      OPC_CheckType, MVT::f16,
/*115879*/      OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*115882*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_U16_e64), 0,
                    MVT::f16, 3/*#Ops*/, 1, 2, 3, 
                // Src: (uint_to_fp:f16 (VOP3OMods:i16 i16:i16:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                // Dst: (V_CVT_F16_U16_e64:f16 i16:i16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115891*/    0, /*End of Scope*/
/*115892*/  /*SwitchOpcode*/ 55|128,2/*311*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->116207
/*115896*/    OPC_RecordChild0, // #0 = $src0
/*115897*/    OPC_SwitchType /*2 cases */, 34|128,2/*290*/, MVT::f32,// ->116191
/*115901*/      OPC_Scope, 16|128,2/*272*/, /*->116176*/ // 2 children in Scope
/*115904*/        OPC_CheckChild0Type, MVT::f32,
/*115906*/        OPC_Scope, 66, /*->115974*/ // 4 children in Scope
/*115908*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*115910*/          OPC_EmitInteger, MVT::i32, 1, 
/*115913*/          OPC_EmitInteger, MVT::i32, 0, 
/*115916*/          OPC_EmitInteger, MVT::i32, 0, 
/*115919*/          OPC_EmitInteger, MVT::i32, 0, 
/*115922*/          OPC_EmitInteger, MVT::i32, 0, 
/*115925*/          OPC_EmitInteger, MVT::i32, 0, 
/*115928*/          OPC_EmitInteger, MVT::i32, 0, 
/*115931*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*115943*/          OPC_EmitInteger, MVT::i32, 1, 
/*115946*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*115949*/          OPC_EmitInteger, MVT::i32, 0, 
/*115952*/          OPC_EmitInteger, MVT::i32, 0, 
/*115955*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_r600:f32 f32:f32:$src0)
/*115974*/        /*Scope*/ 66, /*->116041*/
/*115975*/          OPC_CheckPatternPredicate, 21, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*115977*/          OPC_EmitInteger, MVT::i32, 1, 
/*115980*/          OPC_EmitInteger, MVT::i32, 0, 
/*115983*/          OPC_EmitInteger, MVT::i32, 0, 
/*115986*/          OPC_EmitInteger, MVT::i32, 0, 
/*115989*/          OPC_EmitInteger, MVT::i32, 0, 
/*115992*/          OPC_EmitInteger, MVT::i32, 0, 
/*115995*/          OPC_EmitInteger, MVT::i32, 0, 
/*115998*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116010*/          OPC_EmitInteger, MVT::i32, 1, 
/*116013*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116016*/          OPC_EmitInteger, MVT::i32, 0, 
/*116019*/          OPC_EmitInteger, MVT::i32, 0, 
/*116022*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_r700), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_r700:f32 f32:f32:$src0)
/*116041*/        /*Scope*/ 66, /*->116108*/
/*116042*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*116044*/          OPC_EmitInteger, MVT::i32, 1, 
/*116047*/          OPC_EmitInteger, MVT::i32, 0, 
/*116050*/          OPC_EmitInteger, MVT::i32, 0, 
/*116053*/          OPC_EmitInteger, MVT::i32, 0, 
/*116056*/          OPC_EmitInteger, MVT::i32, 0, 
/*116059*/          OPC_EmitInteger, MVT::i32, 0, 
/*116062*/          OPC_EmitInteger, MVT::i32, 0, 
/*116065*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116077*/          OPC_EmitInteger, MVT::i32, 1, 
/*116080*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116083*/          OPC_EmitInteger, MVT::i32, 0, 
/*116086*/          OPC_EmitInteger, MVT::i32, 0, 
/*116089*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_eg:f32 f32:f32:$src0)
/*116108*/        /*Scope*/ 66, /*->116175*/
/*116109*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*116111*/          OPC_EmitInteger, MVT::i32, 1, 
/*116114*/          OPC_EmitInteger, MVT::i32, 0, 
/*116117*/          OPC_EmitInteger, MVT::i32, 0, 
/*116120*/          OPC_EmitInteger, MVT::i32, 0, 
/*116123*/          OPC_EmitInteger, MVT::i32, 0, 
/*116126*/          OPC_EmitInteger, MVT::i32, 0, 
/*116129*/          OPC_EmitInteger, MVT::i32, 0, 
/*116132*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116144*/          OPC_EmitInteger, MVT::i32, 1, 
/*116147*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116150*/          OPC_EmitInteger, MVT::i32, 0, 
/*116153*/          OPC_EmitInteger, MVT::i32, 0, 
/*116156*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_cm:f32 f32:f32:$src0)
/*116175*/        0, /*End of Scope*/
/*116176*/      /*Scope*/ 13, /*->116190*/
/*116177*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116180*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SIN_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUsin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116190*/      0, /*End of Scope*/
/*116191*/    /*SwitchType*/ 13, MVT::f16,// ->116206
/*116193*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116196*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SIN_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUsin:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116206*/    0, // EndSwitchType
/*116207*/  /*SwitchOpcode*/ 55|128,2/*311*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->116522
/*116211*/    OPC_RecordChild0, // #0 = $src0
/*116212*/    OPC_SwitchType /*2 cases */, 34|128,2/*290*/, MVT::f32,// ->116506
/*116216*/      OPC_Scope, 16|128,2/*272*/, /*->116491*/ // 2 children in Scope
/*116219*/        OPC_CheckChild0Type, MVT::f32,
/*116221*/        OPC_Scope, 66, /*->116289*/ // 4 children in Scope
/*116223*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*116225*/          OPC_EmitInteger, MVT::i32, 1, 
/*116228*/          OPC_EmitInteger, MVT::i32, 0, 
/*116231*/          OPC_EmitInteger, MVT::i32, 0, 
/*116234*/          OPC_EmitInteger, MVT::i32, 0, 
/*116237*/          OPC_EmitInteger, MVT::i32, 0, 
/*116240*/          OPC_EmitInteger, MVT::i32, 0, 
/*116243*/          OPC_EmitInteger, MVT::i32, 0, 
/*116246*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116258*/          OPC_EmitInteger, MVT::i32, 1, 
/*116261*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116264*/          OPC_EmitInteger, MVT::i32, 0, 
/*116267*/          OPC_EmitInteger, MVT::i32, 0, 
/*116270*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_r600:f32 f32:f32:$src0)
/*116289*/        /*Scope*/ 66, /*->116356*/
/*116290*/          OPC_CheckPatternPredicate, 21, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*116292*/          OPC_EmitInteger, MVT::i32, 1, 
/*116295*/          OPC_EmitInteger, MVT::i32, 0, 
/*116298*/          OPC_EmitInteger, MVT::i32, 0, 
/*116301*/          OPC_EmitInteger, MVT::i32, 0, 
/*116304*/          OPC_EmitInteger, MVT::i32, 0, 
/*116307*/          OPC_EmitInteger, MVT::i32, 0, 
/*116310*/          OPC_EmitInteger, MVT::i32, 0, 
/*116313*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116325*/          OPC_EmitInteger, MVT::i32, 1, 
/*116328*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116331*/          OPC_EmitInteger, MVT::i32, 0, 
/*116334*/          OPC_EmitInteger, MVT::i32, 0, 
/*116337*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_r700), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_r700:f32 f32:f32:$src0)
/*116356*/        /*Scope*/ 66, /*->116423*/
/*116357*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*116359*/          OPC_EmitInteger, MVT::i32, 1, 
/*116362*/          OPC_EmitInteger, MVT::i32, 0, 
/*116365*/          OPC_EmitInteger, MVT::i32, 0, 
/*116368*/          OPC_EmitInteger, MVT::i32, 0, 
/*116371*/          OPC_EmitInteger, MVT::i32, 0, 
/*116374*/          OPC_EmitInteger, MVT::i32, 0, 
/*116377*/          OPC_EmitInteger, MVT::i32, 0, 
/*116380*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116392*/          OPC_EmitInteger, MVT::i32, 1, 
/*116395*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116398*/          OPC_EmitInteger, MVT::i32, 0, 
/*116401*/          OPC_EmitInteger, MVT::i32, 0, 
/*116404*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_eg:f32 f32:f32:$src0)
/*116423*/        /*Scope*/ 66, /*->116490*/
/*116424*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*116426*/          OPC_EmitInteger, MVT::i32, 1, 
/*116429*/          OPC_EmitInteger, MVT::i32, 0, 
/*116432*/          OPC_EmitInteger, MVT::i32, 0, 
/*116435*/          OPC_EmitInteger, MVT::i32, 0, 
/*116438*/          OPC_EmitInteger, MVT::i32, 0, 
/*116441*/          OPC_EmitInteger, MVT::i32, 0, 
/*116444*/          OPC_EmitInteger, MVT::i32, 0, 
/*116447*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116459*/          OPC_EmitInteger, MVT::i32, 1, 
/*116462*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116465*/          OPC_EmitInteger, MVT::i32, 0, 
/*116468*/          OPC_EmitInteger, MVT::i32, 0, 
/*116471*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_cm:f32 f32:f32:$src0)
/*116490*/        0, /*End of Scope*/
/*116491*/      /*Scope*/ 13, /*->116505*/
/*116492*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116495*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_COS_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUcos:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_COS_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116505*/      0, /*End of Scope*/
/*116506*/    /*SwitchType*/ 13, MVT::f16,// ->116521
/*116508*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*116511*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_COS_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUcos:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_COS_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*116521*/    0, // EndSwitchType
/*116522*/  /*SwitchOpcode*/ 94|128,1/*222*/, TARGET_VAL(ISD::FMA),// ->116748
/*116526*/    OPC_RecordChild0, // #0 = $src0
/*116527*/    OPC_RecordChild1, // #1 = $src1
/*116528*/    OPC_RecordChild2, // #2 = $src2
/*116529*/    OPC_SwitchType /*4 cases */, 125, MVT::f32,// ->116657
/*116532*/      OPC_Scope, 98, /*->116632*/ // 2 children in Scope
/*116534*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*116536*/        OPC_EmitInteger, MVT::i32, 0, 
/*116539*/        OPC_EmitInteger, MVT::i32, 0, 
/*116542*/        OPC_EmitInteger, MVT::i32, 0, 
/*116545*/        OPC_EmitInteger, MVT::i32, 0, 
/*116548*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116560*/        OPC_EmitInteger, MVT::i32, 0, 
/*116563*/        OPC_EmitInteger, MVT::i32, 0, 
/*116566*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116578*/        OPC_EmitInteger, MVT::i32, 0, 
/*116581*/        OPC_EmitInteger, MVT::i32, 0, 
/*116584*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116596*/        OPC_EmitInteger, MVT::i32, 1, 
/*116599*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116602*/        OPC_EmitInteger, MVT::i32, 0, 
/*116605*/        OPC_EmitInteger, MVT::i32, 0, 
/*116608*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*116632*/      /*Scope*/ 23, /*->116656*/
/*116633*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*116636*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*116639*/        OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*116642*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fma:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_FMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*116656*/      0, /*End of Scope*/
/*116657*/    /*SwitchType*/ 23, MVT::f64,// ->116682
/*116659*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*116662*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*116665*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*116668*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*116682*/    /*SwitchType*/ 23, MVT::f16,// ->116707
/*116684*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*116687*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*116690*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*116693*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*116707*/    /*SwitchType*/ 38, MVT::v2f16,// ->116747
/*116709*/      OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3PMods0:$ #3 #4 #5
/*116712*/      OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3PMods:$ #6 #7
/*116715*/      OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3PMods:$ #8 #9
/*116718*/      OPC_EmitInteger, MVT::i32, 0, 
/*116721*/      OPC_EmitInteger, MVT::i32, 0, 
/*116724*/      OPC_EmitInteger, MVT::i32, 0, 
/*116727*/      OPC_EmitInteger, MVT::i32, 0, 
/*116730*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_FMA_F16), 0,
                    MVT::v2f16, 11/*#Ops*/, 4, 3, 7, 6, 9, 8, 5, 10, 11, 12, 13, 
                // Src: (fma:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods:v2f16 v2f16:v2f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -967
                // Dst: (V_PK_FMA_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i32:i32:$src2_modifiers, v2f16:v2f16:$src2, i1:i1:$clamp)
/*116747*/    0, // EndSwitchType
/*116748*/  /*SwitchOpcode*/ 38|128,4/*550*/, TARGET_VAL(ISD::FSQRT),// ->117302
/*116752*/    OPC_RecordChild0, // #0 = $src
/*116753*/    OPC_SwitchType /*3 cases */, 2|128,4/*514*/, MVT::f32,// ->117271
/*116757*/      OPC_Scope, 36|128,1/*164*/, /*->116924*/ // 4 children in Scope
/*116760*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*116762*/        OPC_EmitInteger, MVT::i32, 0, 
/*116765*/        OPC_EmitInteger, MVT::i32, 0, 
/*116768*/        OPC_EmitInteger, MVT::i32, 1, 
/*116771*/        OPC_EmitInteger, MVT::i32, 0, 
/*116774*/        OPC_EmitInteger, MVT::i32, 0, 
/*116777*/        OPC_EmitInteger, MVT::i32, 0, 
/*116780*/        OPC_EmitInteger, MVT::i32, 0, 
/*116783*/        OPC_EmitInteger, MVT::i32, 0, 
/*116786*/        OPC_EmitInteger, MVT::i32, 0, 
/*116789*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116801*/        OPC_EmitInteger, MVT::i32, 1, 
/*116804*/        OPC_EmitInteger, MVT::i32, 0, 
/*116807*/        OPC_EmitInteger, MVT::i32, 0, 
/*116810*/        OPC_EmitInteger, MVT::i32, 0, 
/*116813*/        OPC_EmitInteger, MVT::i32, 0, 
/*116816*/        OPC_EmitInteger, MVT::i32, 0, 
/*116819*/        OPC_EmitInteger, MVT::i32, 0, 
/*116822*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116834*/        OPC_EmitInteger, MVT::i32, 1, 
/*116837*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116840*/        OPC_EmitInteger, MVT::i32, 0, 
/*116843*/        OPC_EmitInteger, MVT::i32, 0, 
/*116846*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*116865*/        OPC_EmitInteger, MVT::i32, 0, 
/*116868*/        OPC_EmitInteger, MVT::i32, 0, 
/*116871*/        OPC_EmitInteger, MVT::i32, 0, 
/*116874*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116886*/        OPC_EmitInteger, MVT::i32, 1, 
/*116889*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*116892*/        OPC_EmitInteger, MVT::i32, 0, 
/*116895*/        OPC_EmitInteger, MVT::i32, 0, 
/*116898*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*116924*/      /*Scope*/ 36|128,1/*164*/, /*->117090*/
/*116926*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*116928*/        OPC_EmitInteger, MVT::i32, 0, 
/*116931*/        OPC_EmitInteger, MVT::i32, 0, 
/*116934*/        OPC_EmitInteger, MVT::i32, 1, 
/*116937*/        OPC_EmitInteger, MVT::i32, 0, 
/*116940*/        OPC_EmitInteger, MVT::i32, 0, 
/*116943*/        OPC_EmitInteger, MVT::i32, 0, 
/*116946*/        OPC_EmitInteger, MVT::i32, 0, 
/*116949*/        OPC_EmitInteger, MVT::i32, 0, 
/*116952*/        OPC_EmitInteger, MVT::i32, 0, 
/*116955*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*116967*/        OPC_EmitInteger, MVT::i32, 1, 
/*116970*/        OPC_EmitInteger, MVT::i32, 0, 
/*116973*/        OPC_EmitInteger, MVT::i32, 0, 
/*116976*/        OPC_EmitInteger, MVT::i32, 0, 
/*116979*/        OPC_EmitInteger, MVT::i32, 0, 
/*116982*/        OPC_EmitInteger, MVT::i32, 0, 
/*116985*/        OPC_EmitInteger, MVT::i32, 0, 
/*116988*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117000*/        OPC_EmitInteger, MVT::i32, 1, 
/*117003*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117006*/        OPC_EmitInteger, MVT::i32, 0, 
/*117009*/        OPC_EmitInteger, MVT::i32, 0, 
/*117012*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*117031*/        OPC_EmitInteger, MVT::i32, 0, 
/*117034*/        OPC_EmitInteger, MVT::i32, 0, 
/*117037*/        OPC_EmitInteger, MVT::i32, 0, 
/*117040*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117052*/        OPC_EmitInteger, MVT::i32, 1, 
/*117055*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117058*/        OPC_EmitInteger, MVT::i32, 0, 
/*117061*/        OPC_EmitInteger, MVT::i32, 0, 
/*117064*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*117090*/      /*Scope*/ 36|128,1/*164*/, /*->117256*/
/*117092*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*117094*/        OPC_EmitInteger, MVT::i32, 0, 
/*117097*/        OPC_EmitInteger, MVT::i32, 0, 
/*117100*/        OPC_EmitInteger, MVT::i32, 1, 
/*117103*/        OPC_EmitInteger, MVT::i32, 0, 
/*117106*/        OPC_EmitInteger, MVT::i32, 0, 
/*117109*/        OPC_EmitInteger, MVT::i32, 0, 
/*117112*/        OPC_EmitInteger, MVT::i32, 0, 
/*117115*/        OPC_EmitInteger, MVT::i32, 0, 
/*117118*/        OPC_EmitInteger, MVT::i32, 0, 
/*117121*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117133*/        OPC_EmitInteger, MVT::i32, 1, 
/*117136*/        OPC_EmitInteger, MVT::i32, 0, 
/*117139*/        OPC_EmitInteger, MVT::i32, 0, 
/*117142*/        OPC_EmitInteger, MVT::i32, 0, 
/*117145*/        OPC_EmitInteger, MVT::i32, 0, 
/*117148*/        OPC_EmitInteger, MVT::i32, 0, 
/*117151*/        OPC_EmitInteger, MVT::i32, 0, 
/*117154*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117166*/        OPC_EmitInteger, MVT::i32, 1, 
/*117169*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117172*/        OPC_EmitInteger, MVT::i32, 0, 
/*117175*/        OPC_EmitInteger, MVT::i32, 0, 
/*117178*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*117197*/        OPC_EmitInteger, MVT::i32, 0, 
/*117200*/        OPC_EmitInteger, MVT::i32, 0, 
/*117203*/        OPC_EmitInteger, MVT::i32, 0, 
/*117206*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117218*/        OPC_EmitInteger, MVT::i32, 1, 
/*117221*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117224*/        OPC_EmitInteger, MVT::i32, 0, 
/*117227*/        OPC_EmitInteger, MVT::i32, 0, 
/*117230*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*117256*/      /*Scope*/ 13, /*->117270*/
/*117257*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*117260*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fsqrt:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SQRT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*117270*/      0, /*End of Scope*/
/*117271*/    /*SwitchType*/ 13, MVT::f64,// ->117286
/*117273*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*117276*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*117286*/    /*SwitchType*/ 13, MVT::f16,// ->117301
/*117288*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*117291*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*117301*/    0, // EndSwitchType
/*117302*/  /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FP_EXTEND),// ->117362
/*117305*/    OPC_RecordChild0, // #0 = $src
/*117306*/    OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->117346
/*117309*/      OPC_Scope, 18, /*->117329*/ // 2 children in Scope
/*117311*/        OPC_CheckChild0Type, MVT::f16,
/*117313*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117315*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*117322*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 1, 
                  // Src: (fpextend:f64 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_F32_e32:f64 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*117329*/      /*Scope*/ 15, /*->117345*/
/*117330*/        OPC_CheckChild0Type, MVT::f32,
/*117332*/        OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*117335*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fpextend:f64 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_F64_F32_e64:f64 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*117345*/      0, /*End of Scope*/
/*117346*/    /*SwitchType*/ 13, MVT::f32,// ->117361
/*117348*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*117351*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fpextend:f32 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F32_F16_e64:f32 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*117361*/    0, // EndSwitchType
/*117362*/  /*SwitchOpcode*/ 32|128,1/*160*/, TARGET_VAL(ISD::FABS),// ->117526
/*117366*/    OPC_RecordChild0, // #0 = $src
/*117367*/    OPC_SwitchType /*4 cases */, 37, MVT::f32,// ->117407
/*117370*/      OPC_Scope, 24, /*->117396*/ // 2 children in Scope
/*117372*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117374*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*117381*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*117388*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (V_AND_B32_e64:f32 ?:f32:$src, (V_MOV_B32_e32:i16 2147483647:i32))
/*117396*/      /*Scope*/ 9, /*->117406*/
/*117397*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117399*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FABS_R600), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FABS_R600:f32 f32:f32:$src0)
/*117406*/      0, /*End of Scope*/
/*117407*/    /*SwitchType*/ 22, MVT::f16,// ->117431
/*117409*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117411*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*117416*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*117423*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::f16, 2/*#Ops*/, 0, 2, 
                // Src: (fabs:f16 f16:f16:$src) - Complexity = 3
                // Dst: (V_AND_B32_e64:f16 ?:f16:$src, (V_MOV_B32_e32:i16 32767:i32))
/*117431*/    /*SwitchType*/ 66, MVT::f64,// ->117499
/*117433*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117435*/      OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*117438*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117441*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*117449*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117452*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117455*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*117463*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*117470*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*117477*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*117485*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117488*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                // Src: (fabs:f64 f64:f64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_AND_B32_e64:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i16 2147483647:i32)), sub1:i32)
/*117499*/    /*SwitchType*/ 24, MVT::v2f16,// ->117525
/*117501*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117503*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,125|128,127|128,7/*2147450879*/, 
/*117510*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*117517*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::v2f16, 2/*#Ops*/, 2, 0, 
                // Src: (fabs:v2f16 v2f16:v2f16:$src) - Complexity = 3
                // Dst: (V_AND_B32_e64:v2f16 (S_MOV_B32:i16 2147450879:i32), ?:v2f16:$src)
/*117525*/    0, // EndSwitchType
/*117526*/  /*SwitchOpcode*/ 14|128,8/*1038*/, TARGET_VAL(ISD::FCOPYSIGN),// ->118568
/*117530*/    OPC_RecordChild0, // #0 = $src0
/*117531*/    OPC_RecordChild1, // #1 = $src1
/*117532*/    OPC_Scope, 19|128,1/*147*/, /*->117682*/ // 3 children in Scope
/*117535*/      OPC_CheckChild1Type, MVT::f16,
/*117537*/      OPC_SwitchType /*3 cases */, 23, MVT::f16,// ->117563
/*117540*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117542*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*117547*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*117554*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f16, 3/*#Ops*/, 3, 0, 1, 
                  // Src: (fcopysign:f16 f16:f16:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f16 (S_MOV_B32:i16 32767:i32), ?:f16:$src0, ?:f16:$src1)
/*117563*/      /*SwitchType*/ 36, MVT::f32,// ->117601
/*117565*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117567*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*117574*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*117581*/        OPC_EmitInteger, MVT::i32, 16, 
/*117584*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHLREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 4, 1,  // Results = #5
/*117592*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f32, 3/*#Ops*/, 3, 0, 5, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f32 (S_MOV_B32:i16 2147483647:i32), ?:f32:$src0, (V_LSHLREV_B32_e64:i16 16:i32, ?:f16:$src1))
/*117601*/      /*SwitchType*/ 78, MVT::f64,// ->117681
/*117603*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117605*/        OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*117608*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117611*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*117619*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117622*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*117629*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*117636*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117639*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*117647*/        OPC_EmitInteger, MVT::i32, 16, 
/*117650*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHLREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 10, 1,  // Results = #11
/*117658*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::i16, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*117667*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117670*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (V_LSHLREV_B32_e64:i16 16:i32, ?:f16:$src1)), sub1:i32)
/*117681*/      0, // EndSwitchType
/*117682*/    /*Scope*/ 29|128,3/*413*/, /*->118097*/
/*117684*/      OPC_CheckChild1Type, MVT::f32,
/*117686*/      OPC_SwitchType /*3 cases */, 13|128,1/*141*/, MVT::f32,// ->117831
/*117690*/        OPC_Scope, 25, /*->117717*/ // 2 children in Scope
/*117692*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117694*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*117701*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*117708*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::f32, 3/*#Ops*/, 3, 0, 1, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (V_BFI_B32:f32 (S_MOV_B32:i16 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*117717*/        /*Scope*/ 112, /*->117830*/
/*117718*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*117720*/          OPC_EmitInteger, MVT::i32, 0, 
/*117723*/          OPC_EmitInteger, MVT::i32, 0, 
/*117726*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*117733*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*117740*/          OPC_EmitInteger, MVT::i32, 0, 
/*117743*/          OPC_EmitInteger, MVT::i32, 0, 
/*117746*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117758*/          OPC_EmitInteger, MVT::i32, 0, 
/*117761*/          OPC_EmitInteger, MVT::i32, 0, 
/*117764*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117776*/          OPC_EmitInteger, MVT::i32, 0, 
/*117779*/          OPC_EmitInteger, MVT::i32, 0, 
/*117782*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117794*/          OPC_EmitInteger, MVT::i32, 1, 
/*117797*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*117800*/          OPC_EmitInteger, MVT::i32, 0, 
/*117803*/          OPC_EmitInteger, MVT::i32, 0, 
/*117806*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*117830*/        0, /*End of Scope*/
/*117831*/      /*SwitchType*/ 34, MVT::f16,// ->117867
/*117833*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117835*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*117840*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*117847*/        OPC_EmitInteger, MVT::i32, 16, 
/*117850*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHRREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 4, 1,  // Results = #5
/*117858*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f16, 3/*#Ops*/, 3, 0, 5, 
                  // Src: (fcopysign:f16 f16:f16:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f16 (S_MOV_B32:i16 32767:i32), ?:f16:$src0, (V_LSHRREV_B32_e64:i16 16:i32, ?:f32:$src1))
/*117867*/      /*SwitchType*/ 98|128,1/*226*/, MVT::f64,// ->118096
/*117870*/        OPC_Scope, 67, /*->117939*/ // 2 children in Scope
/*117872*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117874*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*117877*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117880*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*117888*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117891*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*117898*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*117905*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117908*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*117916*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i16, 3/*#Ops*/, 7, 9, 1,  // Results = #10
/*117925*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*117928*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 10, 11, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), ?:f32:$src1), sub1:i32)
/*117939*/        /*Scope*/ 26|128,1/*154*/, /*->118095*/
/*117941*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*117943*/          OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*117946*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117949*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*117957*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*117960*/          OPC_EmitInteger, MVT::i32, 0, 
/*117963*/          OPC_EmitInteger, MVT::i32, 0, 
/*117966*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*117973*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*117980*/          OPC_EmitInteger, MVT::i32, 0, 
/*117983*/          OPC_EmitInteger, MVT::i32, 0, 
/*117986*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*117998*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*118001*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*118009*/          OPC_EmitInteger, MVT::i32, 0, 
/*118012*/          OPC_EmitInteger, MVT::i32, 0, 
/*118015*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118027*/          OPC_EmitInteger, MVT::i32, 0, 
/*118030*/          OPC_EmitInteger, MVT::i32, 0, 
/*118033*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118045*/          OPC_EmitInteger, MVT::i32, 1, 
/*118048*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118051*/          OPC_EmitInteger, MVT::i32, 0, 
/*118054*/          OPC_EmitInteger, MVT::i32, 0, 
/*118057*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24,  // Results = #25
/*118081*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*118084*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 25, 26, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), ?:f32:$src1), sub1:i32)
/*118095*/        0, /*End of Scope*/
/*118096*/      0, // EndSwitchType
/*118097*/    /*Scope*/ 84|128,3/*468*/, /*->118567*/
/*118099*/      OPC_CheckChild1Type, MVT::f64,
/*118101*/      OPC_SwitchType /*3 cases */, 35|128,1/*163*/, MVT::f32,// ->118268
/*118105*/        OPC_Scope, 36, /*->118143*/ // 2 children in Scope
/*118107*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118109*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*118116*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*118123*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*118126*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*118134*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::f32, 3/*#Ops*/, 3, 0, 5, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (V_BFI_B32:f32 (S_MOV_B32:i16 2147483647:i32), ?:f32:$src0, (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32))
/*118143*/        /*Scope*/ 123, /*->118267*/
/*118144*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*118146*/          OPC_EmitInteger, MVT::i32, 0, 
/*118149*/          OPC_EmitInteger, MVT::i32, 0, 
/*118152*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*118159*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*118166*/          OPC_EmitInteger, MVT::i32, 0, 
/*118169*/          OPC_EmitInteger, MVT::i32, 0, 
/*118172*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118184*/          OPC_EmitInteger, MVT::i32, 0, 
/*118187*/          OPC_EmitInteger, MVT::i32, 0, 
/*118190*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118202*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*118205*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 12,  // Results = #13
/*118213*/          OPC_EmitInteger, MVT::i32, 0, 
/*118216*/          OPC_EmitInteger, MVT::i32, 0, 
/*118219*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118231*/          OPC_EmitInteger, MVT::i32, 1, 
/*118234*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118237*/          OPC_EmitInteger, MVT::i32, 0, 
/*118240*/          OPC_EmitInteger, MVT::i32, 0, 
/*118243*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32))
/*118267*/        0, /*End of Scope*/
/*118268*/      /*SwitchType*/ 45, MVT::f16,// ->118315
/*118270*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118272*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*118277*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*118284*/        OPC_EmitInteger, MVT::i32, 16, 
/*118287*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*118290*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*118298*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHRREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 4, 6,  // Results = #7
/*118306*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f16, 3/*#Ops*/, 3, 0, 7, 
                  // Src: (fcopysign:f16 f16:f16:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f16 (S_MOV_B32:i16 32767:i32), ?:f16:$src0, (V_LSHRREV_B32_e64:i16 16:i32, (EXTRACT_SUBREG:i16 ?:f64:$src1, sub1:i32)))
/*118315*/      /*SwitchType*/ 120|128,1/*248*/, MVT::f64,// ->118566
/*118318*/        OPC_Scope, 78, /*->118398*/ // 2 children in Scope
/*118320*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*118322*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*118325*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*118328*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*118336*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*118339*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*118346*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*118353*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*118356*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*118364*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*118367*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 10,  // Results = #11
/*118375*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i16, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*118384*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*118387*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*118398*/        /*Scope*/ 37|128,1/*165*/, /*->118565*/
/*118400*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*118402*/          OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*118405*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*118408*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*118416*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*118419*/          OPC_EmitInteger, MVT::i32, 0, 
/*118422*/          OPC_EmitInteger, MVT::i32, 0, 
/*118425*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*118432*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*118439*/          OPC_EmitInteger, MVT::i32, 0, 
/*118442*/          OPC_EmitInteger, MVT::i32, 0, 
/*118445*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118457*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*118460*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*118468*/          OPC_EmitInteger, MVT::i32, 0, 
/*118471*/          OPC_EmitInteger, MVT::i32, 0, 
/*118474*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118486*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*118489*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 18,  // Results = #19
/*118497*/          OPC_EmitInteger, MVT::i32, 0, 
/*118500*/          OPC_EmitInteger, MVT::i32, 0, 
/*118503*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118515*/          OPC_EmitInteger, MVT::i32, 1, 
/*118518*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118521*/          OPC_EmitInteger, MVT::i32, 0, 
/*118524*/          OPC_EmitInteger, MVT::i32, 0, 
/*118527*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*118551*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*118554*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 27, 28, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*118565*/        0, /*End of Scope*/
/*118566*/      0, // EndSwitchType
/*118567*/    0, /*End of Scope*/
/*118568*/  /*SwitchOpcode*/ 81|128,5/*721*/, TARGET_VAL(ISD::FPOW),// ->119293
/*118572*/    OPC_RecordChild0, // #0 = $src0
/*118573*/    OPC_RecordChild1, // #1 = $src1
/*118574*/    OPC_CheckType, MVT::f32,
/*118576*/    OPC_Scope, 100|128,1/*228*/, /*->118807*/ // 4 children in Scope
/*118579*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*118581*/      OPC_EmitInteger, MVT::i32, 1, 
/*118584*/      OPC_EmitInteger, MVT::i32, 0, 
/*118587*/      OPC_EmitInteger, MVT::i32, 0, 
/*118590*/      OPC_EmitInteger, MVT::i32, 0, 
/*118593*/      OPC_EmitInteger, MVT::i32, 0, 
/*118596*/      OPC_EmitInteger, MVT::i32, 0, 
/*118599*/      OPC_EmitInteger, MVT::i32, 1, 
/*118602*/      OPC_EmitInteger, MVT::i32, 0, 
/*118605*/      OPC_EmitInteger, MVT::i32, 0, 
/*118608*/      OPC_EmitInteger, MVT::i32, 0, 
/*118611*/      OPC_EmitInteger, MVT::i32, 0, 
/*118614*/      OPC_EmitInteger, MVT::i32, 0, 
/*118617*/      OPC_EmitInteger, MVT::i32, 0, 
/*118620*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118632*/      OPC_EmitInteger, MVT::i32, 1, 
/*118635*/      OPC_EmitInteger, MVT::i32, 0, 
/*118638*/      OPC_EmitInteger, MVT::i32, 0, 
/*118641*/      OPC_EmitInteger, MVT::i32, 0, 
/*118644*/      OPC_EmitInteger, MVT::i32, 0, 
/*118647*/      OPC_EmitInteger, MVT::i32, 0, 
/*118650*/      OPC_EmitInteger, MVT::i32, 0, 
/*118653*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118665*/      OPC_EmitInteger, MVT::i32, 1, 
/*118668*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118671*/      OPC_EmitInteger, MVT::i32, 0, 
/*118674*/      OPC_EmitInteger, MVT::i32, 0, 
/*118677*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*118696*/      OPC_EmitInteger, MVT::i32, 0, 
/*118699*/      OPC_EmitInteger, MVT::i32, 0, 
/*118702*/      OPC_EmitInteger, MVT::i32, 0, 
/*118705*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118717*/      OPC_EmitInteger, MVT::i32, 1, 
/*118720*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118723*/      OPC_EmitInteger, MVT::i32, 0, 
/*118726*/      OPC_EmitInteger, MVT::i32, 0, 
/*118729*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*118755*/      OPC_EmitInteger, MVT::i32, 0, 
/*118758*/      OPC_EmitInteger, MVT::i32, 0, 
/*118761*/      OPC_EmitInteger, MVT::i32, 0, 
/*118764*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118776*/      OPC_EmitInteger, MVT::i32, 1, 
/*118779*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118782*/      OPC_EmitInteger, MVT::i32, 0, 
/*118785*/      OPC_EmitInteger, MVT::i32, 0, 
/*118788*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*118807*/    /*Scope*/ 100|128,1/*228*/, /*->119037*/
/*118809*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*118811*/      OPC_EmitInteger, MVT::i32, 1, 
/*118814*/      OPC_EmitInteger, MVT::i32, 0, 
/*118817*/      OPC_EmitInteger, MVT::i32, 0, 
/*118820*/      OPC_EmitInteger, MVT::i32, 0, 
/*118823*/      OPC_EmitInteger, MVT::i32, 0, 
/*118826*/      OPC_EmitInteger, MVT::i32, 0, 
/*118829*/      OPC_EmitInteger, MVT::i32, 1, 
/*118832*/      OPC_EmitInteger, MVT::i32, 0, 
/*118835*/      OPC_EmitInteger, MVT::i32, 0, 
/*118838*/      OPC_EmitInteger, MVT::i32, 0, 
/*118841*/      OPC_EmitInteger, MVT::i32, 0, 
/*118844*/      OPC_EmitInteger, MVT::i32, 0, 
/*118847*/      OPC_EmitInteger, MVT::i32, 0, 
/*118850*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118862*/      OPC_EmitInteger, MVT::i32, 1, 
/*118865*/      OPC_EmitInteger, MVT::i32, 0, 
/*118868*/      OPC_EmitInteger, MVT::i32, 0, 
/*118871*/      OPC_EmitInteger, MVT::i32, 0, 
/*118874*/      OPC_EmitInteger, MVT::i32, 0, 
/*118877*/      OPC_EmitInteger, MVT::i32, 0, 
/*118880*/      OPC_EmitInteger, MVT::i32, 0, 
/*118883*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118895*/      OPC_EmitInteger, MVT::i32, 1, 
/*118898*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118901*/      OPC_EmitInteger, MVT::i32, 0, 
/*118904*/      OPC_EmitInteger, MVT::i32, 0, 
/*118907*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*118926*/      OPC_EmitInteger, MVT::i32, 0, 
/*118929*/      OPC_EmitInteger, MVT::i32, 0, 
/*118932*/      OPC_EmitInteger, MVT::i32, 0, 
/*118935*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*118947*/      OPC_EmitInteger, MVT::i32, 1, 
/*118950*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*118953*/      OPC_EmitInteger, MVT::i32, 0, 
/*118956*/      OPC_EmitInteger, MVT::i32, 0, 
/*118959*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*118985*/      OPC_EmitInteger, MVT::i32, 0, 
/*118988*/      OPC_EmitInteger, MVT::i32, 0, 
/*118991*/      OPC_EmitInteger, MVT::i32, 0, 
/*118994*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119006*/      OPC_EmitInteger, MVT::i32, 1, 
/*119009*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119012*/      OPC_EmitInteger, MVT::i32, 0, 
/*119015*/      OPC_EmitInteger, MVT::i32, 0, 
/*119018*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*119037*/    /*Scope*/ 100|128,1/*228*/, /*->119267*/
/*119039*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*119041*/      OPC_EmitInteger, MVT::i32, 1, 
/*119044*/      OPC_EmitInteger, MVT::i32, 0, 
/*119047*/      OPC_EmitInteger, MVT::i32, 0, 
/*119050*/      OPC_EmitInteger, MVT::i32, 0, 
/*119053*/      OPC_EmitInteger, MVT::i32, 0, 
/*119056*/      OPC_EmitInteger, MVT::i32, 0, 
/*119059*/      OPC_EmitInteger, MVT::i32, 1, 
/*119062*/      OPC_EmitInteger, MVT::i32, 0, 
/*119065*/      OPC_EmitInteger, MVT::i32, 0, 
/*119068*/      OPC_EmitInteger, MVT::i32, 0, 
/*119071*/      OPC_EmitInteger, MVT::i32, 0, 
/*119074*/      OPC_EmitInteger, MVT::i32, 0, 
/*119077*/      OPC_EmitInteger, MVT::i32, 0, 
/*119080*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119092*/      OPC_EmitInteger, MVT::i32, 1, 
/*119095*/      OPC_EmitInteger, MVT::i32, 0, 
/*119098*/      OPC_EmitInteger, MVT::i32, 0, 
/*119101*/      OPC_EmitInteger, MVT::i32, 0, 
/*119104*/      OPC_EmitInteger, MVT::i32, 0, 
/*119107*/      OPC_EmitInteger, MVT::i32, 0, 
/*119110*/      OPC_EmitInteger, MVT::i32, 0, 
/*119113*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119125*/      OPC_EmitInteger, MVT::i32, 1, 
/*119128*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119131*/      OPC_EmitInteger, MVT::i32, 0, 
/*119134*/      OPC_EmitInteger, MVT::i32, 0, 
/*119137*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*119156*/      OPC_EmitInteger, MVT::i32, 0, 
/*119159*/      OPC_EmitInteger, MVT::i32, 0, 
/*119162*/      OPC_EmitInteger, MVT::i32, 0, 
/*119165*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119177*/      OPC_EmitInteger, MVT::i32, 1, 
/*119180*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119183*/      OPC_EmitInteger, MVT::i32, 0, 
/*119186*/      OPC_EmitInteger, MVT::i32, 0, 
/*119189*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*119215*/      OPC_EmitInteger, MVT::i32, 0, 
/*119218*/      OPC_EmitInteger, MVT::i32, 0, 
/*119221*/      OPC_EmitInteger, MVT::i32, 0, 
/*119224*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*119236*/      OPC_EmitInteger, MVT::i32, 1, 
/*119239*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*119242*/      OPC_EmitInteger, MVT::i32, 0, 
/*119245*/      OPC_EmitInteger, MVT::i32, 0, 
/*119248*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*119267*/    /*Scope*/ 24, /*->119292*/
/*119268*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119270*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0,  // Results = #2
/*119277*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*119285*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i16 f32:f32:$src1, (V_LOG_F32_e32:i16 f32:f32:$src0)))
/*119292*/    0, /*End of Scope*/
/*119293*/  /*SwitchOpcode*/ 64, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->119360
/*119296*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*119297*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*119298*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*119299*/    OPC_RecordChild3, // #3 = physreg input VCC
/*119300*/    OPC_CheckChild3Type, MVT::i1,
/*119302*/    OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->119331
/*119305*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*119308*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*119311*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*119314*/      OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*119317*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0|OPFL_GlueInput,
                    MVT::f32, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*119331*/    /*SwitchType*/ 26, MVT::f64,// ->119359
/*119333*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*119336*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*119339*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*119342*/      OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*119345*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0|OPFL_GlueInput,
                    MVT::f64, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*119359*/    0, // EndSwitchType
/*119360*/  /*SwitchOpcode*/ 55, TARGET_VAL(AMDGPUISD::FMIN3),// ->119418
/*119363*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*119364*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*119365*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*119366*/    OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->119392
/*119369*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*119372*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*119375*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*119378*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmin3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MIN3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*119392*/    /*SwitchType*/ 23, MVT::f16,// ->119417
/*119394*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*119397*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*119400*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*119403*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmin3:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MIN3_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*119417*/    0, // EndSwitchType
/*119418*/  /*SwitchOpcode*/ 55, TARGET_VAL(AMDGPUISD::FMAX3),// ->119476
/*119421*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*119422*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*119423*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*119424*/    OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->119450
/*119427*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*119430*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*119433*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*119436*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmax3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MAX3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*119450*/    /*SwitchType*/ 23, MVT::f16,// ->119475
/*119452*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*119455*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*119458*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*119461*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmax3:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MAX3_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*119475*/    0, // EndSwitchType
/*119476*/  /*SwitchOpcode*/ 55, TARGET_VAL(AMDGPUISD::FMED3),// ->119534
/*119479*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*119480*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*119481*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*119482*/    OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->119508
/*119485*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*119488*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*119491*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*119494*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmed3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MED3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*119508*/    /*SwitchType*/ 23, MVT::f16,// ->119533
/*119510*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*119513*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*119516*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*119519*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmed3:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MED3_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*119533*/    0, // EndSwitchType
/*119534*/  /*SwitchOpcode*/ 80, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->119617
/*119537*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*119538*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*119539*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*119540*/    OPC_SwitchType /*3 cases */, 23, MVT::f32,// ->119566
/*119543*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*119546*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*119549*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*119552*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*119566*/    /*SwitchType*/ 23, MVT::f64,// ->119591
/*119568*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*119571*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*119574*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*119577*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*119591*/    /*SwitchType*/ 23, MVT::f16,// ->119616
/*119593*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*119596*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*119599*/      OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*119602*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*119616*/    0, // EndSwitchType
/*119617*/  /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::FMUL_LEGACY),// ->119664
/*119620*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*119621*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*119622*/    OPC_CheckType, MVT::f32,
/*119624*/    OPC_Scope, 18, /*->119644*/ // 2 children in Scope
/*119626*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*119629*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*119632*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmul_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*119644*/    /*Scope*/ 18, /*->119663*/
/*119645*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*119648*/      OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*119651*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                // Src: (AMDGPUfmul_legacy:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*119663*/    0, /*End of Scope*/
/*119664*/  /*SwitchOpcode*/ 66, TARGET_VAL(AMDGPUISD::LDEXP),// ->119733
/*119667*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*119668*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*119669*/    OPC_CheckChild1Type, MVT::i32,
/*119671*/    OPC_SwitchType /*3 cases */, 18, MVT::f32,// ->119692
/*119674*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*119677*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*119680*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*119692*/    /*SwitchType*/ 18, MVT::f16,// ->119712
/*119694*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*119697*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*119700*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*119712*/    /*SwitchType*/ 18, MVT::f64,// ->119732
/*119714*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*119717*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*119720*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F64), 0,
                    MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*119732*/    0, // EndSwitchType
/*119733*/  /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->119760
/*119736*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*119737*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*119738*/    OPC_CheckChild1Type, MVT::i32,
/*119740*/    OPC_CheckType, MVT::f64,
/*119742*/    OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*119745*/    OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*119748*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUtrig_preop:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_TRIG_PREOP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*119760*/  /*SwitchOpcode*/ 35, TARGET_VAL(ISD::FP_ROUND),// ->119798
/*119763*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*119764*/    OPC_SwitchType /*2 cases */, 15, MVT::f16,// ->119782
/*119767*/      OPC_CheckChild0Type, MVT::f32,
/*119769*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*119772*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fpround:f16 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F16_F32_e64:f16 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119782*/    /*SwitchType*/ 13, MVT::f32,// ->119797
/*119784*/      OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*119787*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fpround:f32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F32_F64_e64:f32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119797*/    0, // EndSwitchType
/*119798*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::RCP_LEGACY),// ->119817
/*119801*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*119802*/    OPC_CheckType, MVT::f32,
/*119804*/    OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*119807*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_LEGACY_F32_e64), 0,
                  MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (AMDGPUrcp_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_RCP_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119817*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->119836
/*119820*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*119821*/    OPC_CheckType, MVT::f32,
/*119823*/    OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*119826*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e64), 0,
                  MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (AMDGPUrsq_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_RSQ_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119836*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->119856
/*119839*/    OPC_RecordChild0, // #0 = $VOP3OMods:src0:clamp:omod
/*119840*/    OPC_CheckChild0Type, MVT::i32,
/*119842*/    OPC_CheckType, MVT::f32,
/*119844*/    OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*119847*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e64), 0,
                  MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
              // Dst: (V_CVT_F32_UBYTE0_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119856*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->119876
/*119859*/    OPC_RecordChild0, // #0 = $VOP3OMods:src0:clamp:omod
/*119860*/    OPC_CheckChild0Type, MVT::i32,
/*119862*/    OPC_CheckType, MVT::f32,
/*119864*/    OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*119867*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e64), 0,
                  MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
              // Dst: (V_CVT_F32_UBYTE1_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119876*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->119896
/*119879*/    OPC_RecordChild0, // #0 = $VOP3OMods:src0:clamp:omod
/*119880*/    OPC_CheckChild0Type, MVT::i32,
/*119882*/    OPC_CheckType, MVT::f32,
/*119884*/    OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*119887*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e64), 0,
                  MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
              // Dst: (V_CVT_F32_UBYTE2_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119896*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->119916
/*119899*/    OPC_RecordChild0, // #0 = $VOP3OMods:src0:clamp:omod
/*119900*/    OPC_CheckChild0Type, MVT::i32,
/*119902*/    OPC_CheckType, MVT::f32,
/*119904*/    OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*119907*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e64), 0,
                  MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
              // Dst: (V_CVT_F32_UBYTE3_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*119916*/  /*SwitchOpcode*/ 6|128,1/*134*/, TARGET_VAL(ISD::BUILD_VECTOR),// ->120054
/*119920*/    OPC_Scope, 54, /*->119976*/ // 2 children in Scope
/*119922*/      OPC_MoveChild0,
/*119923*/      OPC_CheckOpcode, TARGET_VAL(ISD::TRUNCATE),
/*119926*/      OPC_MoveChild0,
/*119927*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*119930*/      OPC_RecordChild0, // #0 = $src0
/*119931*/      OPC_CheckChild1Integer, 16, 
/*119933*/      OPC_CheckChild1Type, MVT::i32,
/*119935*/      OPC_CheckPredicate, 30, // Predicate_srl_oneuse
/*119937*/      OPC_CheckType, MVT::i32,
/*119939*/      OPC_MoveParent,
/*119940*/      OPC_CheckType, MVT::i16,
/*119942*/      OPC_MoveParent,
/*119943*/      OPC_MoveChild1,
/*119944*/      OPC_CheckOpcode, TARGET_VAL(ISD::TRUNCATE),
/*119947*/      OPC_MoveChild0,
/*119948*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*119951*/      OPC_RecordChild0, // #1 = $src1
/*119952*/      OPC_CheckChild1Integer, 16, 
/*119954*/      OPC_CheckChild1Type, MVT::i32,
/*119956*/      OPC_CheckPredicate, 30, // Predicate_srl_oneuse
/*119958*/      OPC_CheckType, MVT::i32,
/*119960*/      OPC_MoveParent,
/*119961*/      OPC_CheckType, MVT::i16,
/*119963*/      OPC_MoveParent,
/*119964*/      OPC_CheckType, MVT::v2i16,
/*119966*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*119968*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_HH_B32_B16), 0,
                    MVT::v2i16, 2/*#Ops*/, 0, 1, 
                // Src: (build_vector:v2i16 (trunc:i16 (srl:i32 i32:i32:$src0, 16:i32)<<P:Predicate_srl_oneuse>>), (trunc:i16 (srl:i32 i32:i32:$src1, 16:i32)<<P:Predicate_srl_oneuse>>)) - Complexity = 27
                // Dst: (S_PACK_HH_B32_B16:v2i16 ?:i32:$src0, ?:i32:$src1)
/*119976*/    /*Scope*/ 76, /*->120053*/
/*119977*/      OPC_RecordChild0, // #0 = $src0
/*119978*/      OPC_Scope, 54, /*->120034*/ // 2 children in Scope
/*119980*/        OPC_CheckChild0Type, MVT::i16,
/*119982*/        OPC_Scope, 33, /*->120017*/ // 2 children in Scope
/*119984*/          OPC_MoveChild1,
/*119985*/          OPC_CheckOpcode, TARGET_VAL(ISD::TRUNCATE),
/*119988*/          OPC_MoveChild0,
/*119989*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*119992*/          OPC_RecordChild0, // #1 = $src1
/*119993*/          OPC_CheckChild1Integer, 16, 
/*119995*/          OPC_CheckChild1Type, MVT::i32,
/*119997*/          OPC_CheckPredicate, 30, // Predicate_srl_oneuse
/*119999*/          OPC_CheckType, MVT::i32,
/*120001*/          OPC_MoveParent,
/*120002*/          OPC_CheckType, MVT::i16,
/*120004*/          OPC_MoveParent,
/*120005*/          OPC_CheckType, MVT::v2i16,
/*120007*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120009*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_LH_B32_B16), 0,
                        MVT::v2i16, 2/*#Ops*/, 0, 1, 
                    // Src: (build_vector:v2i16 i16:i16:$src0, (trunc:i16 (srl:i32 i32:i32:$src1, 16:i32)<<P:Predicate_srl_oneuse>>)) - Complexity = 15
                    // Dst: (S_PACK_LH_B32_B16:v2i16 i16:i16:$src0, i32:i32:$src1)
/*120017*/        /*Scope*/ 15, /*->120033*/
/*120018*/          OPC_RecordChild1, // #1 = $src1
/*120019*/          OPC_CheckChild1Type, MVT::i16,
/*120021*/          OPC_CheckType, MVT::v2i16,
/*120023*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120025*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_LL_B32_B16), 0,
                        MVT::v2i16, 2/*#Ops*/, 0, 1, 
                    // Src: (build_vector:v2i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (S_PACK_LL_B32_B16:v2i16 ?:i16:$src0, ?:i16:$src1)
/*120033*/        0, /*End of Scope*/
/*120034*/      /*Scope*/ 17, /*->120052*/
/*120035*/        OPC_CheckChild0Type, MVT::f16,
/*120037*/        OPC_RecordChild1, // #1 = $src1
/*120038*/        OPC_CheckChild1Type, MVT::f16,
/*120040*/        OPC_CheckType, MVT::v2f16,
/*120042*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120044*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_LL_B32_B16), 0,
                      MVT::v2f16, 2/*#Ops*/, 0, 1, 
                  // Src: (build_vector:v2f16 f16:f16:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (S_PACK_LL_B32_B16:v2f16 ?:f16:$src0, ?:f16:$src1)
/*120052*/      0, /*End of Scope*/
/*120053*/    0, /*End of Scope*/
/*120054*/  /*SwitchOpcode*/ 15|128,12/*1551*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->121609
/*120058*/    OPC_RecordChild0, // #0 = $src
/*120059*/    OPC_RecordChild1, // #1 = $val
/*120060*/    OPC_Scope, 71, /*->120133*/ // 35 children in Scope
/*120062*/      OPC_RecordChild2, // #2 = $MOVRELOffset:idx:offset
/*120063*/      OPC_SwitchType /*4 cases */, 15, MVT::v2i32,// ->120081
/*120066*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120068*/        OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*120071*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V2:v2i32 ?:v2i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*120081*/      /*SwitchType*/ 15, MVT::v4i32,// ->120098
/*120083*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120085*/        OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*120088*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V4:v4i32 ?:v4i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*120098*/      /*SwitchType*/ 15, MVT::v8i32,// ->120115
/*120100*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120102*/        OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*120105*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      MVT::v8i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V8:v8i32 ?:v8i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*120115*/      /*SwitchType*/ 15, MVT::v16i32,// ->120132
/*120117*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120119*/        OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*120122*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      MVT::v16i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V16:v16i32 ?:v16i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*120132*/      0, // EndSwitchType
/*120133*/    /*Scope*/ 104, /*->120238*/
/*120134*/      OPC_CheckChild2Integer, 0, 
/*120136*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->120171
/*120139*/        OPC_Scope, 14, /*->120155*/ // 2 children in Scope
/*120141*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120143*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120146*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*120155*/        /*Scope*/ 14, /*->120170*/
/*120156*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120158*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120161*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*120170*/        0, /*End of Scope*/
/*120171*/      /*SwitchType*/ 32, MVT::v2i32,// ->120205
/*120173*/        OPC_Scope, 14, /*->120189*/ // 2 children in Scope
/*120175*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120177*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120180*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*120189*/        /*Scope*/ 14, /*->120204*/
/*120190*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120192*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120195*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*120204*/        0, /*End of Scope*/
/*120205*/      /*SwitchType*/ 14, MVT::v8i32,// ->120221
/*120207*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120209*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120212*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*120221*/      /*SwitchType*/ 14, MVT::v16i32,// ->120237
/*120223*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120225*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120228*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*120237*/      0, // EndSwitchType
/*120238*/    /*Scope*/ 104, /*->120343*/
/*120239*/      OPC_CheckChild2Integer, 1, 
/*120241*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->120276
/*120244*/        OPC_Scope, 14, /*->120260*/ // 2 children in Scope
/*120246*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120248*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120251*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*120260*/        /*Scope*/ 14, /*->120275*/
/*120261*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120263*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120266*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*120275*/        0, /*End of Scope*/
/*120276*/      /*SwitchType*/ 32, MVT::v2i32,// ->120310
/*120278*/        OPC_Scope, 14, /*->120294*/ // 2 children in Scope
/*120280*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120282*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120285*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*120294*/        /*Scope*/ 14, /*->120309*/
/*120295*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120297*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120300*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*120309*/        0, /*End of Scope*/
/*120310*/      /*SwitchType*/ 14, MVT::v8i32,// ->120326
/*120312*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120314*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120317*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*120326*/      /*SwitchType*/ 14, MVT::v16i32,// ->120342
/*120328*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120330*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*120333*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*120342*/      0, // EndSwitchType
/*120343*/    /*Scope*/ 86, /*->120430*/
/*120344*/      OPC_CheckChild2Integer, 2, 
/*120346*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->120381
/*120349*/        OPC_Scope, 14, /*->120365*/ // 2 children in Scope
/*120351*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120353*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*120356*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*120365*/        /*Scope*/ 14, /*->120380*/
/*120366*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120368*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*120371*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*120380*/        0, /*End of Scope*/
/*120381*/      /*SwitchType*/ 14, MVT::v2i32,// ->120397
/*120383*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120385*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*120388*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*120397*/      /*SwitchType*/ 14, MVT::v8i32,// ->120413
/*120399*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120401*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*120404*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*120413*/      /*SwitchType*/ 14, MVT::v16i32,// ->120429
/*120415*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120417*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*120420*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*120429*/      0, // EndSwitchType
/*120430*/    /*Scope*/ 70, /*->120501*/
/*120431*/      OPC_CheckChild2Integer, 3, 
/*120433*/      OPC_SwitchType /*3 cases */, 32, MVT::v4i32,// ->120468
/*120436*/        OPC_Scope, 14, /*->120452*/ // 2 children in Scope
/*120438*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120440*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*120443*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*120452*/        /*Scope*/ 14, /*->120467*/
/*120453*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120455*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*120458*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*120467*/        0, /*End of Scope*/
/*120468*/      /*SwitchType*/ 14, MVT::v8i32,// ->120484
/*120470*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120472*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*120475*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*120484*/      /*SwitchType*/ 14, MVT::v16i32,// ->120500
/*120486*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120488*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*120491*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*120500*/      0, // EndSwitchType
/*120501*/    /*Scope*/ 36, /*->120538*/
/*120502*/      OPC_CheckChild2Integer, 4, 
/*120504*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->120521
/*120507*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120509*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*120512*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*120521*/      /*SwitchType*/ 14, MVT::v16i32,// ->120537
/*120523*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120525*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*120528*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*120537*/      0, // EndSwitchType
/*120538*/    /*Scope*/ 36, /*->120575*/
/*120539*/      OPC_CheckChild2Integer, 5, 
/*120541*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->120558
/*120544*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120546*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*120549*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*120558*/      /*SwitchType*/ 14, MVT::v16i32,// ->120574
/*120560*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120562*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*120565*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*120574*/      0, // EndSwitchType
/*120575*/    /*Scope*/ 36, /*->120612*/
/*120576*/      OPC_CheckChild2Integer, 6, 
/*120578*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->120595
/*120581*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120583*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*120586*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*120595*/      /*SwitchType*/ 14, MVT::v16i32,// ->120611
/*120597*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120599*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*120602*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*120611*/      0, // EndSwitchType
/*120612*/    /*Scope*/ 36, /*->120649*/
/*120613*/      OPC_CheckChild2Integer, 7, 
/*120615*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->120632
/*120618*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120620*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*120623*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*120632*/      /*SwitchType*/ 14, MVT::v16i32,// ->120648
/*120634*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120636*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*120639*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*120648*/      0, // EndSwitchType
/*120649*/    /*Scope*/ 18, /*->120668*/
/*120650*/      OPC_CheckChild2Integer, 8, 
/*120652*/      OPC_CheckType, MVT::v16i32,
/*120654*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120656*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*120659*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*120668*/    /*Scope*/ 18, /*->120687*/
/*120669*/      OPC_CheckChild2Integer, 9, 
/*120671*/      OPC_CheckType, MVT::v16i32,
/*120673*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120675*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*120678*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*120687*/    /*Scope*/ 18, /*->120706*/
/*120688*/      OPC_CheckChild2Integer, 10, 
/*120690*/      OPC_CheckType, MVT::v16i32,
/*120692*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120694*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*120697*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*120706*/    /*Scope*/ 18, /*->120725*/
/*120707*/      OPC_CheckChild2Integer, 11, 
/*120709*/      OPC_CheckType, MVT::v16i32,
/*120711*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120713*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*120716*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*120725*/    /*Scope*/ 18, /*->120744*/
/*120726*/      OPC_CheckChild2Integer, 12, 
/*120728*/      OPC_CheckType, MVT::v16i32,
/*120730*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120732*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*120735*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*120744*/    /*Scope*/ 18, /*->120763*/
/*120745*/      OPC_CheckChild2Integer, 13, 
/*120747*/      OPC_CheckType, MVT::v16i32,
/*120749*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120751*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*120754*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*120763*/    /*Scope*/ 18, /*->120782*/
/*120764*/      OPC_CheckChild2Integer, 14, 
/*120766*/      OPC_CheckType, MVT::v16i32,
/*120768*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120770*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*120773*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*120782*/    /*Scope*/ 18, /*->120801*/
/*120783*/      OPC_CheckChild2Integer, 15, 
/*120785*/      OPC_CheckType, MVT::v16i32,
/*120787*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120789*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*120792*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*120801*/    /*Scope*/ 106, /*->120908*/
/*120802*/      OPC_RecordChild2, // #2 = $index
/*120803*/      OPC_Scope, 30, /*->120835*/ // 5 children in Scope
/*120805*/        OPC_CheckChild2Type, MVT::i32,
/*120807*/        OPC_SwitchType /*2 cases */, 11, MVT::v2i32,// ->120821
/*120810*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120812*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*120821*/        /*SwitchType*/ 11, MVT::v4i32,// ->120834
/*120823*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120825*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*120834*/        0, // EndSwitchType
/*120835*/      /*Scope*/ 17, /*->120853*/
/*120836*/        OPC_CheckType, MVT::v2f32,
/*120838*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120840*/        OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*120843*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V2:v2f32 ?:v2f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*120853*/      /*Scope*/ 17, /*->120871*/
/*120854*/        OPC_CheckType, MVT::v4f32,
/*120856*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120858*/        OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*120861*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V4:v4f32 ?:v4f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*120871*/      /*Scope*/ 17, /*->120889*/
/*120872*/        OPC_CheckType, MVT::v8f32,
/*120874*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120876*/        OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*120879*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      MVT::v8f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V8:v8f32 ?:v8f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*120889*/      /*Scope*/ 17, /*->120907*/
/*120890*/        OPC_CheckType, MVT::v16f32,
/*120892*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120894*/        OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*120897*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      MVT::v16f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V16:v16f32 ?:v16f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*120907*/      0, /*End of Scope*/
/*120908*/    /*Scope*/ 104, /*->121013*/
/*120909*/      OPC_CheckChild2Integer, 0, 
/*120911*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->120946
/*120914*/        OPC_Scope, 14, /*->120930*/ // 2 children in Scope
/*120916*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120918*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120921*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*120930*/        /*Scope*/ 14, /*->120945*/
/*120931*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120933*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120936*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*120945*/        0, /*End of Scope*/
/*120946*/      /*SwitchType*/ 32, MVT::v2f32,// ->120980
/*120948*/        OPC_Scope, 14, /*->120964*/ // 2 children in Scope
/*120950*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*120952*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120955*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*120964*/        /*Scope*/ 14, /*->120979*/
/*120965*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120967*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120970*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*120979*/        0, /*End of Scope*/
/*120980*/      /*SwitchType*/ 14, MVT::v8f32,// ->120996
/*120982*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120984*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*120987*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*120996*/      /*SwitchType*/ 14, MVT::v16f32,// ->121012
/*120998*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121000*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*121003*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*121012*/      0, // EndSwitchType
/*121013*/    /*Scope*/ 104, /*->121118*/
/*121014*/      OPC_CheckChild2Integer, 1, 
/*121016*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->121051
/*121019*/        OPC_Scope, 14, /*->121035*/ // 2 children in Scope
/*121021*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*121023*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*121026*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*121035*/        /*Scope*/ 14, /*->121050*/
/*121036*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121038*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*121041*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*121050*/        0, /*End of Scope*/
/*121051*/      /*SwitchType*/ 32, MVT::v2f32,// ->121085
/*121053*/        OPC_Scope, 14, /*->121069*/ // 2 children in Scope
/*121055*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*121057*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*121060*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*121069*/        /*Scope*/ 14, /*->121084*/
/*121070*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121072*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*121075*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*121084*/        0, /*End of Scope*/
/*121085*/      /*SwitchType*/ 14, MVT::v8f32,// ->121101
/*121087*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121089*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*121092*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*121101*/      /*SwitchType*/ 14, MVT::v16f32,// ->121117
/*121103*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121105*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*121108*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*121117*/      0, // EndSwitchType
/*121118*/    /*Scope*/ 86, /*->121205*/
/*121119*/      OPC_CheckChild2Integer, 2, 
/*121121*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->121156
/*121124*/        OPC_Scope, 14, /*->121140*/ // 2 children in Scope
/*121126*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*121128*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*121131*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*121140*/        /*Scope*/ 14, /*->121155*/
/*121141*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121143*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*121146*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*121155*/        0, /*End of Scope*/
/*121156*/      /*SwitchType*/ 14, MVT::v2f32,// ->121172
/*121158*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121160*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*121163*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*121172*/      /*SwitchType*/ 14, MVT::v8f32,// ->121188
/*121174*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121176*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*121179*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*121188*/      /*SwitchType*/ 14, MVT::v16f32,// ->121204
/*121190*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121192*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*121195*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*121204*/      0, // EndSwitchType
/*121205*/    /*Scope*/ 70, /*->121276*/
/*121206*/      OPC_CheckChild2Integer, 3, 
/*121208*/      OPC_SwitchType /*3 cases */, 32, MVT::v4f32,// ->121243
/*121211*/        OPC_Scope, 14, /*->121227*/ // 2 children in Scope
/*121213*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*121215*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*121218*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*121227*/        /*Scope*/ 14, /*->121242*/
/*121228*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121230*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*121233*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*121242*/        0, /*End of Scope*/
/*121243*/      /*SwitchType*/ 14, MVT::v8f32,// ->121259
/*121245*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121247*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*121250*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*121259*/      /*SwitchType*/ 14, MVT::v16f32,// ->121275
/*121261*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121263*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*121266*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*121275*/      0, // EndSwitchType
/*121276*/    /*Scope*/ 36, /*->121313*/
/*121277*/      OPC_CheckChild2Integer, 4, 
/*121279*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->121296
/*121282*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121284*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*121287*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*121296*/      /*SwitchType*/ 14, MVT::v16f32,// ->121312
/*121298*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121300*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*121303*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*121312*/      0, // EndSwitchType
/*121313*/    /*Scope*/ 36, /*->121350*/
/*121314*/      OPC_CheckChild2Integer, 5, 
/*121316*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->121333
/*121319*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121321*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*121324*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*121333*/      /*SwitchType*/ 14, MVT::v16f32,// ->121349
/*121335*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121337*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*121340*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*121349*/      0, // EndSwitchType
/*121350*/    /*Scope*/ 36, /*->121387*/
/*121351*/      OPC_CheckChild2Integer, 6, 
/*121353*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->121370
/*121356*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121358*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*121361*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*121370*/      /*SwitchType*/ 14, MVT::v16f32,// ->121386
/*121372*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121374*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*121377*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*121386*/      0, // EndSwitchType
/*121387*/    /*Scope*/ 36, /*->121424*/
/*121388*/      OPC_CheckChild2Integer, 7, 
/*121390*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->121407
/*121393*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121395*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*121398*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*121407*/      /*SwitchType*/ 14, MVT::v16f32,// ->121423
/*121409*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121411*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*121414*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*121423*/      0, // EndSwitchType
/*121424*/    /*Scope*/ 18, /*->121443*/
/*121425*/      OPC_CheckChild2Integer, 8, 
/*121427*/      OPC_CheckType, MVT::v16f32,
/*121429*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121431*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*121434*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*121443*/    /*Scope*/ 18, /*->121462*/
/*121444*/      OPC_CheckChild2Integer, 9, 
/*121446*/      OPC_CheckType, MVT::v16f32,
/*121448*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121450*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*121453*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*121462*/    /*Scope*/ 18, /*->121481*/
/*121463*/      OPC_CheckChild2Integer, 10, 
/*121465*/      OPC_CheckType, MVT::v16f32,
/*121467*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121469*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*121472*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*121481*/    /*Scope*/ 18, /*->121500*/
/*121482*/      OPC_CheckChild2Integer, 11, 
/*121484*/      OPC_CheckType, MVT::v16f32,
/*121486*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121488*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*121491*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*121500*/    /*Scope*/ 18, /*->121519*/
/*121501*/      OPC_CheckChild2Integer, 12, 
/*121503*/      OPC_CheckType, MVT::v16f32,
/*121505*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121507*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*121510*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*121519*/    /*Scope*/ 18, /*->121538*/
/*121520*/      OPC_CheckChild2Integer, 13, 
/*121522*/      OPC_CheckType, MVT::v16f32,
/*121524*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121526*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*121529*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*121538*/    /*Scope*/ 18, /*->121557*/
/*121539*/      OPC_CheckChild2Integer, 14, 
/*121541*/      OPC_CheckType, MVT::v16f32,
/*121543*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121545*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*121548*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*121557*/    /*Scope*/ 18, /*->121576*/
/*121558*/      OPC_CheckChild2Integer, 15, 
/*121560*/      OPC_CheckType, MVT::v16f32,
/*121562*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*121564*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*121567*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*121576*/    /*Scope*/ 31, /*->121608*/
/*121577*/      OPC_RecordChild2, // #2 = $index
/*121578*/      OPC_CheckChild2Type, MVT::i32,
/*121580*/      OPC_SwitchType /*2 cases */, 11, MVT::v2f32,// ->121594
/*121583*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*121585*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*121594*/      /*SwitchType*/ 11, MVT::v4f32,// ->121607
/*121596*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*121598*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*121607*/      0, // EndSwitchType
/*121608*/    0, /*End of Scope*/
/*121609*/  /*SwitchOpcode*/ 96|128,18/*2400*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->124013
/*121613*/    OPC_Scope, 88|128,1/*216*/, /*->121832*/ // 11 children in Scope
/*121616*/      OPC_CheckChild0Integer, 0, 
/*121618*/      OPC_CheckChild0Type, MVT::i32,
/*121620*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*121621*/      OPC_CheckChild1Type, MVT::v4f32,
/*121623*/      OPC_RecordChild2, // #1 = $srcx
/*121624*/      OPC_MoveChild2,
/*121625*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121628*/      OPC_CheckType, MVT::i32,
/*121630*/      OPC_MoveParent,
/*121631*/      OPC_RecordChild3, // #2 = $srcy
/*121632*/      OPC_MoveChild3,
/*121633*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121636*/      OPC_CheckType, MVT::i32,
/*121638*/      OPC_MoveParent,
/*121639*/      OPC_RecordChild4, // #3 = $srcz
/*121640*/      OPC_MoveChild4,
/*121641*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121644*/      OPC_CheckType, MVT::i32,
/*121646*/      OPC_MoveParent,
/*121647*/      OPC_RecordChild5, // #4 = $srcw
/*121648*/      OPC_MoveChild5,
/*121649*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121652*/      OPC_CheckType, MVT::i32,
/*121654*/      OPC_MoveParent,
/*121655*/      OPC_RecordChild6, // #5 = $offsetx
/*121656*/      OPC_MoveChild6,
/*121657*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121660*/      OPC_CheckType, MVT::i32,
/*121662*/      OPC_MoveParent,
/*121663*/      OPC_RecordChild7, // #6 = $offsety
/*121664*/      OPC_MoveChild7,
/*121665*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121668*/      OPC_CheckType, MVT::i32,
/*121670*/      OPC_MoveParent,
/*121671*/      OPC_MoveChild, 8,
/*121673*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121676*/      OPC_RecordNode, // #7 = $offsetz
/*121677*/      OPC_CheckType, MVT::i32,
/*121679*/      OPC_MoveParent,
/*121680*/      OPC_MoveChild, 9,
/*121682*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121685*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*121686*/      OPC_CheckType, MVT::i32,
/*121688*/      OPC_MoveParent,
/*121689*/      OPC_MoveChild, 10,
/*121691*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121694*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*121695*/      OPC_CheckType, MVT::i32,
/*121697*/      OPC_MoveParent,
/*121698*/      OPC_MoveChild, 11,
/*121700*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121703*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*121704*/      OPC_CheckType, MVT::i32,
/*121706*/      OPC_MoveParent,
/*121707*/      OPC_MoveChild, 12,
/*121709*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121712*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*121713*/      OPC_CheckType, MVT::i32,
/*121715*/      OPC_MoveParent,
/*121716*/      OPC_MoveChild, 13,
/*121718*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121721*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*121722*/      OPC_CheckType, MVT::i32,
/*121724*/      OPC_MoveParent,
/*121725*/      OPC_MoveChild, 14,
/*121727*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121730*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*121731*/      OPC_CheckType, MVT::i32,
/*121733*/      OPC_MoveParent,
/*121734*/      OPC_MoveChild, 15,
/*121736*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121739*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*121740*/      OPC_CheckType, MVT::i32,
/*121742*/      OPC_MoveParent,
/*121743*/      OPC_MoveChild, 16,
/*121745*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121748*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*121749*/      OPC_CheckType, MVT::i32,
/*121751*/      OPC_MoveParent,
/*121752*/      OPC_MoveChild, 17,
/*121754*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121757*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*121758*/      OPC_CheckType, MVT::i32,
/*121760*/      OPC_MoveParent,
/*121761*/      OPC_MoveChild, 18,
/*121763*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121766*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*121767*/      OPC_CheckType, MVT::i32,
/*121769*/      OPC_MoveParent,
/*121770*/      OPC_CheckType, MVT::v4f32,
/*121772*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*121774*/      OPC_EmitConvertToTarget, 1,
/*121776*/      OPC_EmitConvertToTarget, 2,
/*121778*/      OPC_EmitConvertToTarget, 3,
/*121780*/      OPC_EmitConvertToTarget, 4,
/*121782*/      OPC_EmitConvertToTarget, 5,
/*121784*/      OPC_EmitConvertToTarget, 6,
/*121786*/      OPC_EmitConvertToTarget, 7,
/*121788*/      OPC_EmitConvertToTarget, 8,
/*121790*/      OPC_EmitConvertToTarget, 9,
/*121792*/      OPC_EmitConvertToTarget, 10,
/*121794*/      OPC_EmitConvertToTarget, 11,
/*121796*/      OPC_EmitConvertToTarget, 12,
/*121798*/      OPC_EmitConvertToTarget, 13,
/*121800*/      OPC_EmitConvertToTarget, 14,
/*121802*/      OPC_EmitConvertToTarget, 15,
/*121804*/      OPC_EmitConvertToTarget, 16,
/*121806*/      OPC_EmitConvertToTarget, 17,
/*121808*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*121832*/    /*Scope*/ 88|128,1/*216*/, /*->122050*/
/*121834*/      OPC_CheckChild0Integer, 1, 
/*121836*/      OPC_CheckChild0Type, MVT::i32,
/*121838*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*121839*/      OPC_CheckChild1Type, MVT::v4f32,
/*121841*/      OPC_RecordChild2, // #1 = $srcx
/*121842*/      OPC_MoveChild2,
/*121843*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121846*/      OPC_CheckType, MVT::i32,
/*121848*/      OPC_MoveParent,
/*121849*/      OPC_RecordChild3, // #2 = $srcy
/*121850*/      OPC_MoveChild3,
/*121851*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121854*/      OPC_CheckType, MVT::i32,
/*121856*/      OPC_MoveParent,
/*121857*/      OPC_RecordChild4, // #3 = $srcz
/*121858*/      OPC_MoveChild4,
/*121859*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121862*/      OPC_CheckType, MVT::i32,
/*121864*/      OPC_MoveParent,
/*121865*/      OPC_RecordChild5, // #4 = $srcw
/*121866*/      OPC_MoveChild5,
/*121867*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121870*/      OPC_CheckType, MVT::i32,
/*121872*/      OPC_MoveParent,
/*121873*/      OPC_RecordChild6, // #5 = $offsetx
/*121874*/      OPC_MoveChild6,
/*121875*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121878*/      OPC_CheckType, MVT::i32,
/*121880*/      OPC_MoveParent,
/*121881*/      OPC_RecordChild7, // #6 = $offsety
/*121882*/      OPC_MoveChild7,
/*121883*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121886*/      OPC_CheckType, MVT::i32,
/*121888*/      OPC_MoveParent,
/*121889*/      OPC_MoveChild, 8,
/*121891*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121894*/      OPC_RecordNode, // #7 = $offsetz
/*121895*/      OPC_CheckType, MVT::i32,
/*121897*/      OPC_MoveParent,
/*121898*/      OPC_MoveChild, 9,
/*121900*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121903*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*121904*/      OPC_CheckType, MVT::i32,
/*121906*/      OPC_MoveParent,
/*121907*/      OPC_MoveChild, 10,
/*121909*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121912*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*121913*/      OPC_CheckType, MVT::i32,
/*121915*/      OPC_MoveParent,
/*121916*/      OPC_MoveChild, 11,
/*121918*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121921*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*121922*/      OPC_CheckType, MVT::i32,
/*121924*/      OPC_MoveParent,
/*121925*/      OPC_MoveChild, 12,
/*121927*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121930*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*121931*/      OPC_CheckType, MVT::i32,
/*121933*/      OPC_MoveParent,
/*121934*/      OPC_MoveChild, 13,
/*121936*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121939*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*121940*/      OPC_CheckType, MVT::i32,
/*121942*/      OPC_MoveParent,
/*121943*/      OPC_MoveChild, 14,
/*121945*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121948*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*121949*/      OPC_CheckType, MVT::i32,
/*121951*/      OPC_MoveParent,
/*121952*/      OPC_MoveChild, 15,
/*121954*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121957*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*121958*/      OPC_CheckType, MVT::i32,
/*121960*/      OPC_MoveParent,
/*121961*/      OPC_MoveChild, 16,
/*121963*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121966*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*121967*/      OPC_CheckType, MVT::i32,
/*121969*/      OPC_MoveParent,
/*121970*/      OPC_MoveChild, 17,
/*121972*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121975*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*121976*/      OPC_CheckType, MVT::i32,
/*121978*/      OPC_MoveParent,
/*121979*/      OPC_MoveChild, 18,
/*121981*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121984*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*121985*/      OPC_CheckType, MVT::i32,
/*121987*/      OPC_MoveParent,
/*121988*/      OPC_CheckType, MVT::v4f32,
/*121990*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*121992*/      OPC_EmitConvertToTarget, 1,
/*121994*/      OPC_EmitConvertToTarget, 2,
/*121996*/      OPC_EmitConvertToTarget, 3,
/*121998*/      OPC_EmitConvertToTarget, 4,
/*122000*/      OPC_EmitConvertToTarget, 5,
/*122002*/      OPC_EmitConvertToTarget, 6,
/*122004*/      OPC_EmitConvertToTarget, 7,
/*122006*/      OPC_EmitConvertToTarget, 8,
/*122008*/      OPC_EmitConvertToTarget, 9,
/*122010*/      OPC_EmitConvertToTarget, 10,
/*122012*/      OPC_EmitConvertToTarget, 11,
/*122014*/      OPC_EmitConvertToTarget, 12,
/*122016*/      OPC_EmitConvertToTarget, 13,
/*122018*/      OPC_EmitConvertToTarget, 14,
/*122020*/      OPC_EmitConvertToTarget, 15,
/*122022*/      OPC_EmitConvertToTarget, 16,
/*122024*/      OPC_EmitConvertToTarget, 17,
/*122026*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*122050*/    /*Scope*/ 88|128,1/*216*/, /*->122268*/
/*122052*/      OPC_CheckChild0Integer, 2, 
/*122054*/      OPC_CheckChild0Type, MVT::i32,
/*122056*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*122057*/      OPC_CheckChild1Type, MVT::v4f32,
/*122059*/      OPC_RecordChild2, // #1 = $srcx
/*122060*/      OPC_MoveChild2,
/*122061*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122064*/      OPC_CheckType, MVT::i32,
/*122066*/      OPC_MoveParent,
/*122067*/      OPC_RecordChild3, // #2 = $srcy
/*122068*/      OPC_MoveChild3,
/*122069*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122072*/      OPC_CheckType, MVT::i32,
/*122074*/      OPC_MoveParent,
/*122075*/      OPC_RecordChild4, // #3 = $srcz
/*122076*/      OPC_MoveChild4,
/*122077*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122080*/      OPC_CheckType, MVT::i32,
/*122082*/      OPC_MoveParent,
/*122083*/      OPC_RecordChild5, // #4 = $srcw
/*122084*/      OPC_MoveChild5,
/*122085*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122088*/      OPC_CheckType, MVT::i32,
/*122090*/      OPC_MoveParent,
/*122091*/      OPC_RecordChild6, // #5 = $offsetx
/*122092*/      OPC_MoveChild6,
/*122093*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122096*/      OPC_CheckType, MVT::i32,
/*122098*/      OPC_MoveParent,
/*122099*/      OPC_RecordChild7, // #6 = $offsety
/*122100*/      OPC_MoveChild7,
/*122101*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122104*/      OPC_CheckType, MVT::i32,
/*122106*/      OPC_MoveParent,
/*122107*/      OPC_MoveChild, 8,
/*122109*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122112*/      OPC_RecordNode, // #7 = $offsetz
/*122113*/      OPC_CheckType, MVT::i32,
/*122115*/      OPC_MoveParent,
/*122116*/      OPC_MoveChild, 9,
/*122118*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122121*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*122122*/      OPC_CheckType, MVT::i32,
/*122124*/      OPC_MoveParent,
/*122125*/      OPC_MoveChild, 10,
/*122127*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122130*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*122131*/      OPC_CheckType, MVT::i32,
/*122133*/      OPC_MoveParent,
/*122134*/      OPC_MoveChild, 11,
/*122136*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122139*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*122140*/      OPC_CheckType, MVT::i32,
/*122142*/      OPC_MoveParent,
/*122143*/      OPC_MoveChild, 12,
/*122145*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122148*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*122149*/      OPC_CheckType, MVT::i32,
/*122151*/      OPC_MoveParent,
/*122152*/      OPC_MoveChild, 13,
/*122154*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122157*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*122158*/      OPC_CheckType, MVT::i32,
/*122160*/      OPC_MoveParent,
/*122161*/      OPC_MoveChild, 14,
/*122163*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122166*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*122167*/      OPC_CheckType, MVT::i32,
/*122169*/      OPC_MoveParent,
/*122170*/      OPC_MoveChild, 15,
/*122172*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122175*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*122176*/      OPC_CheckType, MVT::i32,
/*122178*/      OPC_MoveParent,
/*122179*/      OPC_MoveChild, 16,
/*122181*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122184*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*122185*/      OPC_CheckType, MVT::i32,
/*122187*/      OPC_MoveParent,
/*122188*/      OPC_MoveChild, 17,
/*122190*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122193*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*122194*/      OPC_CheckType, MVT::i32,
/*122196*/      OPC_MoveParent,
/*122197*/      OPC_MoveChild, 18,
/*122199*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122202*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*122203*/      OPC_CheckType, MVT::i32,
/*122205*/      OPC_MoveParent,
/*122206*/      OPC_CheckType, MVT::v4f32,
/*122208*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*122210*/      OPC_EmitConvertToTarget, 1,
/*122212*/      OPC_EmitConvertToTarget, 2,
/*122214*/      OPC_EmitConvertToTarget, 3,
/*122216*/      OPC_EmitConvertToTarget, 4,
/*122218*/      OPC_EmitConvertToTarget, 5,
/*122220*/      OPC_EmitConvertToTarget, 6,
/*122222*/      OPC_EmitConvertToTarget, 7,
/*122224*/      OPC_EmitConvertToTarget, 8,
/*122226*/      OPC_EmitConvertToTarget, 9,
/*122228*/      OPC_EmitConvertToTarget, 10,
/*122230*/      OPC_EmitConvertToTarget, 11,
/*122232*/      OPC_EmitConvertToTarget, 12,
/*122234*/      OPC_EmitConvertToTarget, 13,
/*122236*/      OPC_EmitConvertToTarget, 14,
/*122238*/      OPC_EmitConvertToTarget, 15,
/*122240*/      OPC_EmitConvertToTarget, 16,
/*122242*/      OPC_EmitConvertToTarget, 17,
/*122244*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*122268*/    /*Scope*/ 88|128,1/*216*/, /*->122486*/
/*122270*/      OPC_CheckChild0Integer, 3, 
/*122272*/      OPC_CheckChild0Type, MVT::i32,
/*122274*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*122275*/      OPC_CheckChild1Type, MVT::v4f32,
/*122277*/      OPC_RecordChild2, // #1 = $srcx
/*122278*/      OPC_MoveChild2,
/*122279*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122282*/      OPC_CheckType, MVT::i32,
/*122284*/      OPC_MoveParent,
/*122285*/      OPC_RecordChild3, // #2 = $srcy
/*122286*/      OPC_MoveChild3,
/*122287*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122290*/      OPC_CheckType, MVT::i32,
/*122292*/      OPC_MoveParent,
/*122293*/      OPC_RecordChild4, // #3 = $srcz
/*122294*/      OPC_MoveChild4,
/*122295*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122298*/      OPC_CheckType, MVT::i32,
/*122300*/      OPC_MoveParent,
/*122301*/      OPC_RecordChild5, // #4 = $srcw
/*122302*/      OPC_MoveChild5,
/*122303*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122306*/      OPC_CheckType, MVT::i32,
/*122308*/      OPC_MoveParent,
/*122309*/      OPC_RecordChild6, // #5 = $offsetx
/*122310*/      OPC_MoveChild6,
/*122311*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122314*/      OPC_CheckType, MVT::i32,
/*122316*/      OPC_MoveParent,
/*122317*/      OPC_RecordChild7, // #6 = $offsety
/*122318*/      OPC_MoveChild7,
/*122319*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122322*/      OPC_CheckType, MVT::i32,
/*122324*/      OPC_MoveParent,
/*122325*/      OPC_MoveChild, 8,
/*122327*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122330*/      OPC_RecordNode, // #7 = $offsetz
/*122331*/      OPC_CheckType, MVT::i32,
/*122333*/      OPC_MoveParent,
/*122334*/      OPC_MoveChild, 9,
/*122336*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122339*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*122340*/      OPC_CheckType, MVT::i32,
/*122342*/      OPC_MoveParent,
/*122343*/      OPC_MoveChild, 10,
/*122345*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122348*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*122349*/      OPC_CheckType, MVT::i32,
/*122351*/      OPC_MoveParent,
/*122352*/      OPC_MoveChild, 11,
/*122354*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122357*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*122358*/      OPC_CheckType, MVT::i32,
/*122360*/      OPC_MoveParent,
/*122361*/      OPC_MoveChild, 12,
/*122363*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122366*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*122367*/      OPC_CheckType, MVT::i32,
/*122369*/      OPC_MoveParent,
/*122370*/      OPC_MoveChild, 13,
/*122372*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122375*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*122376*/      OPC_CheckType, MVT::i32,
/*122378*/      OPC_MoveParent,
/*122379*/      OPC_MoveChild, 14,
/*122381*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122384*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*122385*/      OPC_CheckType, MVT::i32,
/*122387*/      OPC_MoveParent,
/*122388*/      OPC_MoveChild, 15,
/*122390*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122393*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*122394*/      OPC_CheckType, MVT::i32,
/*122396*/      OPC_MoveParent,
/*122397*/      OPC_MoveChild, 16,
/*122399*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122402*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*122403*/      OPC_CheckType, MVT::i32,
/*122405*/      OPC_MoveParent,
/*122406*/      OPC_MoveChild, 17,
/*122408*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122411*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*122412*/      OPC_CheckType, MVT::i32,
/*122414*/      OPC_MoveParent,
/*122415*/      OPC_MoveChild, 18,
/*122417*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122420*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*122421*/      OPC_CheckType, MVT::i32,
/*122423*/      OPC_MoveParent,
/*122424*/      OPC_CheckType, MVT::v4f32,
/*122426*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*122428*/      OPC_EmitConvertToTarget, 1,
/*122430*/      OPC_EmitConvertToTarget, 2,
/*122432*/      OPC_EmitConvertToTarget, 3,
/*122434*/      OPC_EmitConvertToTarget, 4,
/*122436*/      OPC_EmitConvertToTarget, 5,
/*122438*/      OPC_EmitConvertToTarget, 6,
/*122440*/      OPC_EmitConvertToTarget, 7,
/*122442*/      OPC_EmitConvertToTarget, 8,
/*122444*/      OPC_EmitConvertToTarget, 9,
/*122446*/      OPC_EmitConvertToTarget, 10,
/*122448*/      OPC_EmitConvertToTarget, 11,
/*122450*/      OPC_EmitConvertToTarget, 12,
/*122452*/      OPC_EmitConvertToTarget, 13,
/*122454*/      OPC_EmitConvertToTarget, 14,
/*122456*/      OPC_EmitConvertToTarget, 15,
/*122458*/      OPC_EmitConvertToTarget, 16,
/*122460*/      OPC_EmitConvertToTarget, 17,
/*122462*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*122486*/    /*Scope*/ 88|128,1/*216*/, /*->122704*/
/*122488*/      OPC_CheckChild0Integer, 4, 
/*122490*/      OPC_CheckChild0Type, MVT::i32,
/*122492*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*122493*/      OPC_CheckChild1Type, MVT::v4f32,
/*122495*/      OPC_RecordChild2, // #1 = $srcx
/*122496*/      OPC_MoveChild2,
/*122497*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122500*/      OPC_CheckType, MVT::i32,
/*122502*/      OPC_MoveParent,
/*122503*/      OPC_RecordChild3, // #2 = $srcy
/*122504*/      OPC_MoveChild3,
/*122505*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122508*/      OPC_CheckType, MVT::i32,
/*122510*/      OPC_MoveParent,
/*122511*/      OPC_RecordChild4, // #3 = $srcz
/*122512*/      OPC_MoveChild4,
/*122513*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122516*/      OPC_CheckType, MVT::i32,
/*122518*/      OPC_MoveParent,
/*122519*/      OPC_RecordChild5, // #4 = $srcw
/*122520*/      OPC_MoveChild5,
/*122521*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122524*/      OPC_CheckType, MVT::i32,
/*122526*/      OPC_MoveParent,
/*122527*/      OPC_RecordChild6, // #5 = $offsetx
/*122528*/      OPC_MoveChild6,
/*122529*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122532*/      OPC_CheckType, MVT::i32,
/*122534*/      OPC_MoveParent,
/*122535*/      OPC_RecordChild7, // #6 = $offsety
/*122536*/      OPC_MoveChild7,
/*122537*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122540*/      OPC_CheckType, MVT::i32,
/*122542*/      OPC_MoveParent,
/*122543*/      OPC_MoveChild, 8,
/*122545*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122548*/      OPC_RecordNode, // #7 = $offsetz
/*122549*/      OPC_CheckType, MVT::i32,
/*122551*/      OPC_MoveParent,
/*122552*/      OPC_MoveChild, 9,
/*122554*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122557*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*122558*/      OPC_CheckType, MVT::i32,
/*122560*/      OPC_MoveParent,
/*122561*/      OPC_MoveChild, 10,
/*122563*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122566*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*122567*/      OPC_CheckType, MVT::i32,
/*122569*/      OPC_MoveParent,
/*122570*/      OPC_MoveChild, 11,
/*122572*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122575*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*122576*/      OPC_CheckType, MVT::i32,
/*122578*/      OPC_MoveParent,
/*122579*/      OPC_MoveChild, 12,
/*122581*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122584*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*122585*/      OPC_CheckType, MVT::i32,
/*122587*/      OPC_MoveParent,
/*122588*/      OPC_MoveChild, 13,
/*122590*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122593*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*122594*/      OPC_CheckType, MVT::i32,
/*122596*/      OPC_MoveParent,
/*122597*/      OPC_MoveChild, 14,
/*122599*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122602*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*122603*/      OPC_CheckType, MVT::i32,
/*122605*/      OPC_MoveParent,
/*122606*/      OPC_MoveChild, 15,
/*122608*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122611*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*122612*/      OPC_CheckType, MVT::i32,
/*122614*/      OPC_MoveParent,
/*122615*/      OPC_MoveChild, 16,
/*122617*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122620*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*122621*/      OPC_CheckType, MVT::i32,
/*122623*/      OPC_MoveParent,
/*122624*/      OPC_MoveChild, 17,
/*122626*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122629*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*122630*/      OPC_CheckType, MVT::i32,
/*122632*/      OPC_MoveParent,
/*122633*/      OPC_MoveChild, 18,
/*122635*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122638*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*122639*/      OPC_CheckType, MVT::i32,
/*122641*/      OPC_MoveParent,
/*122642*/      OPC_CheckType, MVT::v4f32,
/*122644*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*122646*/      OPC_EmitConvertToTarget, 1,
/*122648*/      OPC_EmitConvertToTarget, 2,
/*122650*/      OPC_EmitConvertToTarget, 3,
/*122652*/      OPC_EmitConvertToTarget, 4,
/*122654*/      OPC_EmitConvertToTarget, 5,
/*122656*/      OPC_EmitConvertToTarget, 6,
/*122658*/      OPC_EmitConvertToTarget, 7,
/*122660*/      OPC_EmitConvertToTarget, 8,
/*122662*/      OPC_EmitConvertToTarget, 9,
/*122664*/      OPC_EmitConvertToTarget, 10,
/*122666*/      OPC_EmitConvertToTarget, 11,
/*122668*/      OPC_EmitConvertToTarget, 12,
/*122670*/      OPC_EmitConvertToTarget, 13,
/*122672*/      OPC_EmitConvertToTarget, 14,
/*122674*/      OPC_EmitConvertToTarget, 15,
/*122676*/      OPC_EmitConvertToTarget, 16,
/*122678*/      OPC_EmitConvertToTarget, 17,
/*122680*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*122704*/    /*Scope*/ 88|128,1/*216*/, /*->122922*/
/*122706*/      OPC_CheckChild0Integer, 5, 
/*122708*/      OPC_CheckChild0Type, MVT::i32,
/*122710*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*122711*/      OPC_CheckChild1Type, MVT::v4f32,
/*122713*/      OPC_RecordChild2, // #1 = $srcx
/*122714*/      OPC_MoveChild2,
/*122715*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122718*/      OPC_CheckType, MVT::i32,
/*122720*/      OPC_MoveParent,
/*122721*/      OPC_RecordChild3, // #2 = $srcy
/*122722*/      OPC_MoveChild3,
/*122723*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122726*/      OPC_CheckType, MVT::i32,
/*122728*/      OPC_MoveParent,
/*122729*/      OPC_RecordChild4, // #3 = $srcz
/*122730*/      OPC_MoveChild4,
/*122731*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122734*/      OPC_CheckType, MVT::i32,
/*122736*/      OPC_MoveParent,
/*122737*/      OPC_RecordChild5, // #4 = $srcw
/*122738*/      OPC_MoveChild5,
/*122739*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122742*/      OPC_CheckType, MVT::i32,
/*122744*/      OPC_MoveParent,
/*122745*/      OPC_RecordChild6, // #5 = $offsetx
/*122746*/      OPC_MoveChild6,
/*122747*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122750*/      OPC_CheckType, MVT::i32,
/*122752*/      OPC_MoveParent,
/*122753*/      OPC_RecordChild7, // #6 = $offsety
/*122754*/      OPC_MoveChild7,
/*122755*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122758*/      OPC_CheckType, MVT::i32,
/*122760*/      OPC_MoveParent,
/*122761*/      OPC_MoveChild, 8,
/*122763*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122766*/      OPC_RecordNode, // #7 = $offsetz
/*122767*/      OPC_CheckType, MVT::i32,
/*122769*/      OPC_MoveParent,
/*122770*/      OPC_MoveChild, 9,
/*122772*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122775*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*122776*/      OPC_CheckType, MVT::i32,
/*122778*/      OPC_MoveParent,
/*122779*/      OPC_MoveChild, 10,
/*122781*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122784*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*122785*/      OPC_CheckType, MVT::i32,
/*122787*/      OPC_MoveParent,
/*122788*/      OPC_MoveChild, 11,
/*122790*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122793*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*122794*/      OPC_CheckType, MVT::i32,
/*122796*/      OPC_MoveParent,
/*122797*/      OPC_MoveChild, 12,
/*122799*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122802*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*122803*/      OPC_CheckType, MVT::i32,
/*122805*/      OPC_MoveParent,
/*122806*/      OPC_MoveChild, 13,
/*122808*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122811*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*122812*/      OPC_CheckType, MVT::i32,
/*122814*/      OPC_MoveParent,
/*122815*/      OPC_MoveChild, 14,
/*122817*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122820*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*122821*/      OPC_CheckType, MVT::i32,
/*122823*/      OPC_MoveParent,
/*122824*/      OPC_MoveChild, 15,
/*122826*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122829*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*122830*/      OPC_CheckType, MVT::i32,
/*122832*/      OPC_MoveParent,
/*122833*/      OPC_MoveChild, 16,
/*122835*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122838*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*122839*/      OPC_CheckType, MVT::i32,
/*122841*/      OPC_MoveParent,
/*122842*/      OPC_MoveChild, 17,
/*122844*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122847*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*122848*/      OPC_CheckType, MVT::i32,
/*122850*/      OPC_MoveParent,
/*122851*/      OPC_MoveChild, 18,
/*122853*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122856*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*122857*/      OPC_CheckType, MVT::i32,
/*122859*/      OPC_MoveParent,
/*122860*/      OPC_CheckType, MVT::v4f32,
/*122862*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*122864*/      OPC_EmitConvertToTarget, 1,
/*122866*/      OPC_EmitConvertToTarget, 2,
/*122868*/      OPC_EmitConvertToTarget, 3,
/*122870*/      OPC_EmitConvertToTarget, 4,
/*122872*/      OPC_EmitConvertToTarget, 5,
/*122874*/      OPC_EmitConvertToTarget, 6,
/*122876*/      OPC_EmitConvertToTarget, 7,
/*122878*/      OPC_EmitConvertToTarget, 8,
/*122880*/      OPC_EmitConvertToTarget, 9,
/*122882*/      OPC_EmitConvertToTarget, 10,
/*122884*/      OPC_EmitConvertToTarget, 11,
/*122886*/      OPC_EmitConvertToTarget, 12,
/*122888*/      OPC_EmitConvertToTarget, 13,
/*122890*/      OPC_EmitConvertToTarget, 14,
/*122892*/      OPC_EmitConvertToTarget, 15,
/*122894*/      OPC_EmitConvertToTarget, 16,
/*122896*/      OPC_EmitConvertToTarget, 17,
/*122898*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*122922*/    /*Scope*/ 88|128,1/*216*/, /*->123140*/
/*122924*/      OPC_CheckChild0Integer, 6, 
/*122926*/      OPC_CheckChild0Type, MVT::i32,
/*122928*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*122929*/      OPC_CheckChild1Type, MVT::v4i32,
/*122931*/      OPC_RecordChild2, // #1 = $srcx
/*122932*/      OPC_MoveChild2,
/*122933*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122936*/      OPC_CheckType, MVT::i32,
/*122938*/      OPC_MoveParent,
/*122939*/      OPC_RecordChild3, // #2 = $srcy
/*122940*/      OPC_MoveChild3,
/*122941*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122944*/      OPC_CheckType, MVT::i32,
/*122946*/      OPC_MoveParent,
/*122947*/      OPC_RecordChild4, // #3 = $srcz
/*122948*/      OPC_MoveChild4,
/*122949*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122952*/      OPC_CheckType, MVT::i32,
/*122954*/      OPC_MoveParent,
/*122955*/      OPC_RecordChild5, // #4 = $srcw
/*122956*/      OPC_MoveChild5,
/*122957*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122960*/      OPC_CheckType, MVT::i32,
/*122962*/      OPC_MoveParent,
/*122963*/      OPC_RecordChild6, // #5 = $offsetx
/*122964*/      OPC_MoveChild6,
/*122965*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122968*/      OPC_CheckType, MVT::i32,
/*122970*/      OPC_MoveParent,
/*122971*/      OPC_RecordChild7, // #6 = $offsety
/*122972*/      OPC_MoveChild7,
/*122973*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122976*/      OPC_CheckType, MVT::i32,
/*122978*/      OPC_MoveParent,
/*122979*/      OPC_MoveChild, 8,
/*122981*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122984*/      OPC_RecordNode, // #7 = $offsetz
/*122985*/      OPC_CheckType, MVT::i32,
/*122987*/      OPC_MoveParent,
/*122988*/      OPC_MoveChild, 9,
/*122990*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122993*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*122994*/      OPC_CheckType, MVT::i32,
/*122996*/      OPC_MoveParent,
/*122997*/      OPC_MoveChild, 10,
/*122999*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123002*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*123003*/      OPC_CheckType, MVT::i32,
/*123005*/      OPC_MoveParent,
/*123006*/      OPC_MoveChild, 11,
/*123008*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123011*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*123012*/      OPC_CheckType, MVT::i32,
/*123014*/      OPC_MoveParent,
/*123015*/      OPC_MoveChild, 12,
/*123017*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123020*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*123021*/      OPC_CheckType, MVT::i32,
/*123023*/      OPC_MoveParent,
/*123024*/      OPC_MoveChild, 13,
/*123026*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123029*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*123030*/      OPC_CheckType, MVT::i32,
/*123032*/      OPC_MoveParent,
/*123033*/      OPC_MoveChild, 14,
/*123035*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123038*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*123039*/      OPC_CheckType, MVT::i32,
/*123041*/      OPC_MoveParent,
/*123042*/      OPC_MoveChild, 15,
/*123044*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123047*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*123048*/      OPC_CheckType, MVT::i32,
/*123050*/      OPC_MoveParent,
/*123051*/      OPC_MoveChild, 16,
/*123053*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123056*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*123057*/      OPC_CheckType, MVT::i32,
/*123059*/      OPC_MoveParent,
/*123060*/      OPC_MoveChild, 17,
/*123062*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123065*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*123066*/      OPC_CheckType, MVT::i32,
/*123068*/      OPC_MoveParent,
/*123069*/      OPC_MoveChild, 18,
/*123071*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123074*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*123075*/      OPC_CheckType, MVT::i32,
/*123077*/      OPC_MoveParent,
/*123078*/      OPC_CheckType, MVT::v4f32,
/*123080*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*123082*/      OPC_EmitConvertToTarget, 1,
/*123084*/      OPC_EmitConvertToTarget, 2,
/*123086*/      OPC_EmitConvertToTarget, 3,
/*123088*/      OPC_EmitConvertToTarget, 4,
/*123090*/      OPC_EmitConvertToTarget, 5,
/*123092*/      OPC_EmitConvertToTarget, 6,
/*123094*/      OPC_EmitConvertToTarget, 7,
/*123096*/      OPC_EmitConvertToTarget, 8,
/*123098*/      OPC_EmitConvertToTarget, 9,
/*123100*/      OPC_EmitConvertToTarget, 10,
/*123102*/      OPC_EmitConvertToTarget, 11,
/*123104*/      OPC_EmitConvertToTarget, 12,
/*123106*/      OPC_EmitConvertToTarget, 13,
/*123108*/      OPC_EmitConvertToTarget, 14,
/*123110*/      OPC_EmitConvertToTarget, 15,
/*123112*/      OPC_EmitConvertToTarget, 16,
/*123114*/      OPC_EmitConvertToTarget, 17,
/*123116*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*123140*/    /*Scope*/ 88|128,1/*216*/, /*->123358*/
/*123142*/      OPC_CheckChild0Integer, 7, 
/*123144*/      OPC_CheckChild0Type, MVT::i32,
/*123146*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*123147*/      OPC_CheckChild1Type, MVT::v4i32,
/*123149*/      OPC_RecordChild2, // #1 = $srcx
/*123150*/      OPC_MoveChild2,
/*123151*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123154*/      OPC_CheckType, MVT::i32,
/*123156*/      OPC_MoveParent,
/*123157*/      OPC_RecordChild3, // #2 = $srcy
/*123158*/      OPC_MoveChild3,
/*123159*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123162*/      OPC_CheckType, MVT::i32,
/*123164*/      OPC_MoveParent,
/*123165*/      OPC_RecordChild4, // #3 = $srcz
/*123166*/      OPC_MoveChild4,
/*123167*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123170*/      OPC_CheckType, MVT::i32,
/*123172*/      OPC_MoveParent,
/*123173*/      OPC_RecordChild5, // #4 = $srcw
/*123174*/      OPC_MoveChild5,
/*123175*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123178*/      OPC_CheckType, MVT::i32,
/*123180*/      OPC_MoveParent,
/*123181*/      OPC_RecordChild6, // #5 = $offsetx
/*123182*/      OPC_MoveChild6,
/*123183*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123186*/      OPC_CheckType, MVT::i32,
/*123188*/      OPC_MoveParent,
/*123189*/      OPC_RecordChild7, // #6 = $offsety
/*123190*/      OPC_MoveChild7,
/*123191*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123194*/      OPC_CheckType, MVT::i32,
/*123196*/      OPC_MoveParent,
/*123197*/      OPC_MoveChild, 8,
/*123199*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123202*/      OPC_RecordNode, // #7 = $offsetz
/*123203*/      OPC_CheckType, MVT::i32,
/*123205*/      OPC_MoveParent,
/*123206*/      OPC_MoveChild, 9,
/*123208*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123211*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*123212*/      OPC_CheckType, MVT::i32,
/*123214*/      OPC_MoveParent,
/*123215*/      OPC_MoveChild, 10,
/*123217*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123220*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*123221*/      OPC_CheckType, MVT::i32,
/*123223*/      OPC_MoveParent,
/*123224*/      OPC_MoveChild, 11,
/*123226*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123229*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*123230*/      OPC_CheckType, MVT::i32,
/*123232*/      OPC_MoveParent,
/*123233*/      OPC_MoveChild, 12,
/*123235*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123238*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*123239*/      OPC_CheckType, MVT::i32,
/*123241*/      OPC_MoveParent,
/*123242*/      OPC_MoveChild, 13,
/*123244*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123247*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*123248*/      OPC_CheckType, MVT::i32,
/*123250*/      OPC_MoveParent,
/*123251*/      OPC_MoveChild, 14,
/*123253*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123256*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*123257*/      OPC_CheckType, MVT::i32,
/*123259*/      OPC_MoveParent,
/*123260*/      OPC_MoveChild, 15,
/*123262*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123265*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*123266*/      OPC_CheckType, MVT::i32,
/*123268*/      OPC_MoveParent,
/*123269*/      OPC_MoveChild, 16,
/*123271*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123274*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*123275*/      OPC_CheckType, MVT::i32,
/*123277*/      OPC_MoveParent,
/*123278*/      OPC_MoveChild, 17,
/*123280*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123283*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*123284*/      OPC_CheckType, MVT::i32,
/*123286*/      OPC_MoveParent,
/*123287*/      OPC_MoveChild, 18,
/*123289*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123292*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*123293*/      OPC_CheckType, MVT::i32,
/*123295*/      OPC_MoveParent,
/*123296*/      OPC_CheckType, MVT::v4f32,
/*123298*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*123300*/      OPC_EmitConvertToTarget, 1,
/*123302*/      OPC_EmitConvertToTarget, 2,
/*123304*/      OPC_EmitConvertToTarget, 3,
/*123306*/      OPC_EmitConvertToTarget, 4,
/*123308*/      OPC_EmitConvertToTarget, 5,
/*123310*/      OPC_EmitConvertToTarget, 6,
/*123312*/      OPC_EmitConvertToTarget, 7,
/*123314*/      OPC_EmitConvertToTarget, 8,
/*123316*/      OPC_EmitConvertToTarget, 9,
/*123318*/      OPC_EmitConvertToTarget, 10,
/*123320*/      OPC_EmitConvertToTarget, 11,
/*123322*/      OPC_EmitConvertToTarget, 12,
/*123324*/      OPC_EmitConvertToTarget, 13,
/*123326*/      OPC_EmitConvertToTarget, 14,
/*123328*/      OPC_EmitConvertToTarget, 15,
/*123330*/      OPC_EmitConvertToTarget, 16,
/*123332*/      OPC_EmitConvertToTarget, 17,
/*123334*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*123358*/    /*Scope*/ 88|128,1/*216*/, /*->123576*/
/*123360*/      OPC_CheckChild0Integer, 8, 
/*123362*/      OPC_CheckChild0Type, MVT::i32,
/*123364*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*123365*/      OPC_CheckChild1Type, MVT::v4f32,
/*123367*/      OPC_RecordChild2, // #1 = $srcx
/*123368*/      OPC_MoveChild2,
/*123369*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123372*/      OPC_CheckType, MVT::i32,
/*123374*/      OPC_MoveParent,
/*123375*/      OPC_RecordChild3, // #2 = $srcy
/*123376*/      OPC_MoveChild3,
/*123377*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123380*/      OPC_CheckType, MVT::i32,
/*123382*/      OPC_MoveParent,
/*123383*/      OPC_RecordChild4, // #3 = $srcz
/*123384*/      OPC_MoveChild4,
/*123385*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123388*/      OPC_CheckType, MVT::i32,
/*123390*/      OPC_MoveParent,
/*123391*/      OPC_RecordChild5, // #4 = $srcw
/*123392*/      OPC_MoveChild5,
/*123393*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123396*/      OPC_CheckType, MVT::i32,
/*123398*/      OPC_MoveParent,
/*123399*/      OPC_RecordChild6, // #5 = $offsetx
/*123400*/      OPC_MoveChild6,
/*123401*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123404*/      OPC_CheckType, MVT::i32,
/*123406*/      OPC_MoveParent,
/*123407*/      OPC_RecordChild7, // #6 = $offsety
/*123408*/      OPC_MoveChild7,
/*123409*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123412*/      OPC_CheckType, MVT::i32,
/*123414*/      OPC_MoveParent,
/*123415*/      OPC_MoveChild, 8,
/*123417*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123420*/      OPC_RecordNode, // #7 = $offsetz
/*123421*/      OPC_CheckType, MVT::i32,
/*123423*/      OPC_MoveParent,
/*123424*/      OPC_MoveChild, 9,
/*123426*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123429*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*123430*/      OPC_CheckType, MVT::i32,
/*123432*/      OPC_MoveParent,
/*123433*/      OPC_MoveChild, 10,
/*123435*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123438*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*123439*/      OPC_CheckType, MVT::i32,
/*123441*/      OPC_MoveParent,
/*123442*/      OPC_MoveChild, 11,
/*123444*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123447*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*123448*/      OPC_CheckType, MVT::i32,
/*123450*/      OPC_MoveParent,
/*123451*/      OPC_MoveChild, 12,
/*123453*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123456*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*123457*/      OPC_CheckType, MVT::i32,
/*123459*/      OPC_MoveParent,
/*123460*/      OPC_MoveChild, 13,
/*123462*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123465*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*123466*/      OPC_CheckType, MVT::i32,
/*123468*/      OPC_MoveParent,
/*123469*/      OPC_MoveChild, 14,
/*123471*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123474*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*123475*/      OPC_CheckType, MVT::i32,
/*123477*/      OPC_MoveParent,
/*123478*/      OPC_MoveChild, 15,
/*123480*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123483*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*123484*/      OPC_CheckType, MVT::i32,
/*123486*/      OPC_MoveParent,
/*123487*/      OPC_MoveChild, 16,
/*123489*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123492*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*123493*/      OPC_CheckType, MVT::i32,
/*123495*/      OPC_MoveParent,
/*123496*/      OPC_MoveChild, 17,
/*123498*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123501*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*123502*/      OPC_CheckType, MVT::i32,
/*123504*/      OPC_MoveParent,
/*123505*/      OPC_MoveChild, 18,
/*123507*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123510*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*123511*/      OPC_CheckType, MVT::i32,
/*123513*/      OPC_MoveParent,
/*123514*/      OPC_CheckType, MVT::v4f32,
/*123516*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*123518*/      OPC_EmitConvertToTarget, 1,
/*123520*/      OPC_EmitConvertToTarget, 2,
/*123522*/      OPC_EmitConvertToTarget, 3,
/*123524*/      OPC_EmitConvertToTarget, 4,
/*123526*/      OPC_EmitConvertToTarget, 5,
/*123528*/      OPC_EmitConvertToTarget, 6,
/*123530*/      OPC_EmitConvertToTarget, 7,
/*123532*/      OPC_EmitConvertToTarget, 8,
/*123534*/      OPC_EmitConvertToTarget, 9,
/*123536*/      OPC_EmitConvertToTarget, 10,
/*123538*/      OPC_EmitConvertToTarget, 11,
/*123540*/      OPC_EmitConvertToTarget, 12,
/*123542*/      OPC_EmitConvertToTarget, 13,
/*123544*/      OPC_EmitConvertToTarget, 14,
/*123546*/      OPC_EmitConvertToTarget, 15,
/*123548*/      OPC_EmitConvertToTarget, 16,
/*123550*/      OPC_EmitConvertToTarget, 17,
/*123552*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*123576*/    /*Scope*/ 88|128,1/*216*/, /*->123794*/
/*123578*/      OPC_CheckChild0Integer, 9, 
/*123580*/      OPC_CheckChild0Type, MVT::i32,
/*123582*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*123583*/      OPC_CheckChild1Type, MVT::v4f32,
/*123585*/      OPC_RecordChild2, // #1 = $srcx
/*123586*/      OPC_MoveChild2,
/*123587*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123590*/      OPC_CheckType, MVT::i32,
/*123592*/      OPC_MoveParent,
/*123593*/      OPC_RecordChild3, // #2 = $srcy
/*123594*/      OPC_MoveChild3,
/*123595*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123598*/      OPC_CheckType, MVT::i32,
/*123600*/      OPC_MoveParent,
/*123601*/      OPC_RecordChild4, // #3 = $srcz
/*123602*/      OPC_MoveChild4,
/*123603*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123606*/      OPC_CheckType, MVT::i32,
/*123608*/      OPC_MoveParent,
/*123609*/      OPC_RecordChild5, // #4 = $srcw
/*123610*/      OPC_MoveChild5,
/*123611*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123614*/      OPC_CheckType, MVT::i32,
/*123616*/      OPC_MoveParent,
/*123617*/      OPC_RecordChild6, // #5 = $offsetx
/*123618*/      OPC_MoveChild6,
/*123619*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123622*/      OPC_CheckType, MVT::i32,
/*123624*/      OPC_MoveParent,
/*123625*/      OPC_RecordChild7, // #6 = $offsety
/*123626*/      OPC_MoveChild7,
/*123627*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123630*/      OPC_CheckType, MVT::i32,
/*123632*/      OPC_MoveParent,
/*123633*/      OPC_MoveChild, 8,
/*123635*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123638*/      OPC_RecordNode, // #7 = $offsetz
/*123639*/      OPC_CheckType, MVT::i32,
/*123641*/      OPC_MoveParent,
/*123642*/      OPC_MoveChild, 9,
/*123644*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123647*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*123648*/      OPC_CheckType, MVT::i32,
/*123650*/      OPC_MoveParent,
/*123651*/      OPC_MoveChild, 10,
/*123653*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123656*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*123657*/      OPC_CheckType, MVT::i32,
/*123659*/      OPC_MoveParent,
/*123660*/      OPC_MoveChild, 11,
/*123662*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123665*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*123666*/      OPC_CheckType, MVT::i32,
/*123668*/      OPC_MoveParent,
/*123669*/      OPC_MoveChild, 12,
/*123671*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123674*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*123675*/      OPC_CheckType, MVT::i32,
/*123677*/      OPC_MoveParent,
/*123678*/      OPC_MoveChild, 13,
/*123680*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123683*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*123684*/      OPC_CheckType, MVT::i32,
/*123686*/      OPC_MoveParent,
/*123687*/      OPC_MoveChild, 14,
/*123689*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123692*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*123693*/      OPC_CheckType, MVT::i32,
/*123695*/      OPC_MoveParent,
/*123696*/      OPC_MoveChild, 15,
/*123698*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123701*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*123702*/      OPC_CheckType, MVT::i32,
/*123704*/      OPC_MoveParent,
/*123705*/      OPC_MoveChild, 16,
/*123707*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123710*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*123711*/      OPC_CheckType, MVT::i32,
/*123713*/      OPC_MoveParent,
/*123714*/      OPC_MoveChild, 17,
/*123716*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123719*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*123720*/      OPC_CheckType, MVT::i32,
/*123722*/      OPC_MoveParent,
/*123723*/      OPC_MoveChild, 18,
/*123725*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123728*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*123729*/      OPC_CheckType, MVT::i32,
/*123731*/      OPC_MoveParent,
/*123732*/      OPC_CheckType, MVT::v4f32,
/*123734*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*123736*/      OPC_EmitConvertToTarget, 1,
/*123738*/      OPC_EmitConvertToTarget, 2,
/*123740*/      OPC_EmitConvertToTarget, 3,
/*123742*/      OPC_EmitConvertToTarget, 4,
/*123744*/      OPC_EmitConvertToTarget, 5,
/*123746*/      OPC_EmitConvertToTarget, 6,
/*123748*/      OPC_EmitConvertToTarget, 7,
/*123750*/      OPC_EmitConvertToTarget, 8,
/*123752*/      OPC_EmitConvertToTarget, 9,
/*123754*/      OPC_EmitConvertToTarget, 10,
/*123756*/      OPC_EmitConvertToTarget, 11,
/*123758*/      OPC_EmitConvertToTarget, 12,
/*123760*/      OPC_EmitConvertToTarget, 13,
/*123762*/      OPC_EmitConvertToTarget, 14,
/*123764*/      OPC_EmitConvertToTarget, 15,
/*123766*/      OPC_EmitConvertToTarget, 16,
/*123768*/      OPC_EmitConvertToTarget, 17,
/*123770*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*123794*/    /*Scope*/ 88|128,1/*216*/, /*->124012*/
/*123796*/      OPC_CheckChild0Integer, 10, 
/*123798*/      OPC_CheckChild0Type, MVT::i32,
/*123800*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*123801*/      OPC_CheckChild1Type, MVT::v4i32,
/*123803*/      OPC_RecordChild2, // #1 = $srcx
/*123804*/      OPC_MoveChild2,
/*123805*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123808*/      OPC_CheckType, MVT::i32,
/*123810*/      OPC_MoveParent,
/*123811*/      OPC_RecordChild3, // #2 = $srcy
/*123812*/      OPC_MoveChild3,
/*123813*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123816*/      OPC_CheckType, MVT::i32,
/*123818*/      OPC_MoveParent,
/*123819*/      OPC_RecordChild4, // #3 = $srcz
/*123820*/      OPC_MoveChild4,
/*123821*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123824*/      OPC_CheckType, MVT::i32,
/*123826*/      OPC_MoveParent,
/*123827*/      OPC_RecordChild5, // #4 = $srcw
/*123828*/      OPC_MoveChild5,
/*123829*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123832*/      OPC_CheckType, MVT::i32,
/*123834*/      OPC_MoveParent,
/*123835*/      OPC_RecordChild6, // #5 = $offsetx
/*123836*/      OPC_MoveChild6,
/*123837*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123840*/      OPC_CheckType, MVT::i32,
/*123842*/      OPC_MoveParent,
/*123843*/      OPC_RecordChild7, // #6 = $offsety
/*123844*/      OPC_MoveChild7,
/*123845*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123848*/      OPC_CheckType, MVT::i32,
/*123850*/      OPC_MoveParent,
/*123851*/      OPC_MoveChild, 8,
/*123853*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123856*/      OPC_RecordNode, // #7 = $offsetz
/*123857*/      OPC_CheckType, MVT::i32,
/*123859*/      OPC_MoveParent,
/*123860*/      OPC_MoveChild, 9,
/*123862*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123865*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*123866*/      OPC_CheckType, MVT::i32,
/*123868*/      OPC_MoveParent,
/*123869*/      OPC_MoveChild, 10,
/*123871*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123874*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*123875*/      OPC_CheckType, MVT::i32,
/*123877*/      OPC_MoveParent,
/*123878*/      OPC_MoveChild, 11,
/*123880*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123883*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*123884*/      OPC_CheckType, MVT::i32,
/*123886*/      OPC_MoveParent,
/*123887*/      OPC_MoveChild, 12,
/*123889*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123892*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*123893*/      OPC_CheckType, MVT::i32,
/*123895*/      OPC_MoveParent,
/*123896*/      OPC_MoveChild, 13,
/*123898*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123901*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*123902*/      OPC_CheckType, MVT::i32,
/*123904*/      OPC_MoveParent,
/*123905*/      OPC_MoveChild, 14,
/*123907*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123910*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*123911*/      OPC_CheckType, MVT::i32,
/*123913*/      OPC_MoveParent,
/*123914*/      OPC_MoveChild, 15,
/*123916*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123919*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*123920*/      OPC_CheckType, MVT::i32,
/*123922*/      OPC_MoveParent,
/*123923*/      OPC_MoveChild, 16,
/*123925*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123928*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*123929*/      OPC_CheckType, MVT::i32,
/*123931*/      OPC_MoveParent,
/*123932*/      OPC_MoveChild, 17,
/*123934*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123937*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*123938*/      OPC_CheckType, MVT::i32,
/*123940*/      OPC_MoveParent,
/*123941*/      OPC_MoveChild, 18,
/*123943*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*123946*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*123947*/      OPC_CheckType, MVT::i32,
/*123949*/      OPC_MoveParent,
/*123950*/      OPC_CheckType, MVT::v4f32,
/*123952*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*123954*/      OPC_EmitConvertToTarget, 1,
/*123956*/      OPC_EmitConvertToTarget, 2,
/*123958*/      OPC_EmitConvertToTarget, 3,
/*123960*/      OPC_EmitConvertToTarget, 4,
/*123962*/      OPC_EmitConvertToTarget, 5,
/*123964*/      OPC_EmitConvertToTarget, 6,
/*123966*/      OPC_EmitConvertToTarget, 7,
/*123968*/      OPC_EmitConvertToTarget, 8,
/*123970*/      OPC_EmitConvertToTarget, 9,
/*123972*/      OPC_EmitConvertToTarget, 10,
/*123974*/      OPC_EmitConvertToTarget, 11,
/*123976*/      OPC_EmitConvertToTarget, 12,
/*123978*/      OPC_EmitConvertToTarget, 13,
/*123980*/      OPC_EmitConvertToTarget, 14,
/*123982*/      OPC_EmitConvertToTarget, 15,
/*123984*/      OPC_EmitConvertToTarget, 16,
/*123986*/      OPC_EmitConvertToTarget, 17,
/*123988*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*124012*/    0, /*End of Scope*/
/*124013*/  /*SwitchOpcode*/ 98|128,7/*994*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->125011
/*124017*/    OPC_RecordChild0, // #0 = $addr
/*124018*/    OPC_Scope, 105|128,1/*233*/, /*->124254*/ // 5 children in Scope
/*124021*/      OPC_CheckChild0Type, MVT::v2i32,
/*124023*/      OPC_RecordChild1, // #1 = $rsrc
/*124024*/      OPC_RecordChild2, // #2 = $sampler
/*124025*/      OPC_MoveChild3,
/*124026*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124029*/      OPC_Scope, 44, /*->124075*/ // 5 children in Scope
/*124031*/        OPC_CheckPredicate, 73, // Predicate_TEX_RECT
/*124033*/        OPC_MoveParent,
/*124034*/        OPC_EmitInteger, MVT::i16, 15, 
/*124037*/        OPC_EmitInteger, MVT::i1, 1, 
/*124040*/        OPC_EmitInteger, MVT::i1, 0, 
/*124043*/        OPC_EmitInteger, MVT::i1, 0, 
/*124046*/        OPC_EmitInteger, MVT::i1, 0, 
/*124049*/        OPC_EmitInteger, MVT::i1, 0, 
/*124052*/        OPC_EmitInteger, MVT::i1, 0, 
/*124055*/        OPC_EmitInteger, MVT::i1, 0, 
/*124058*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*124075*/      /*Scope*/ 44, /*->124120*/
/*124076*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*124078*/        OPC_MoveParent,
/*124079*/        OPC_EmitInteger, MVT::i16, 15, 
/*124082*/        OPC_EmitInteger, MVT::i1, 0, 
/*124085*/        OPC_EmitInteger, MVT::i1, 0, 
/*124088*/        OPC_EmitInteger, MVT::i1, 0, 
/*124091*/        OPC_EmitInteger, MVT::i1, 0, 
/*124094*/        OPC_EmitInteger, MVT::i1, 0, 
/*124097*/        OPC_EmitInteger, MVT::i1, 0, 
/*124100*/        OPC_EmitInteger, MVT::i1, 1, 
/*124103*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*124120*/      /*Scope*/ 44, /*->124165*/
/*124121*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*124123*/        OPC_MoveParent,
/*124124*/        OPC_EmitInteger, MVT::i16, 15, 
/*124127*/        OPC_EmitInteger, MVT::i1, 0, 
/*124130*/        OPC_EmitInteger, MVT::i1, 0, 
/*124133*/        OPC_EmitInteger, MVT::i1, 0, 
/*124136*/        OPC_EmitInteger, MVT::i1, 0, 
/*124139*/        OPC_EmitInteger, MVT::i1, 0, 
/*124142*/        OPC_EmitInteger, MVT::i1, 0, 
/*124145*/        OPC_EmitInteger, MVT::i1, 0, 
/*124148*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*124165*/      /*Scope*/ 44, /*->124210*/
/*124166*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*124168*/        OPC_MoveParent,
/*124169*/        OPC_EmitInteger, MVT::i16, 15, 
/*124172*/        OPC_EmitInteger, MVT::i1, 0, 
/*124175*/        OPC_EmitInteger, MVT::i1, 0, 
/*124178*/        OPC_EmitInteger, MVT::i1, 0, 
/*124181*/        OPC_EmitInteger, MVT::i1, 0, 
/*124184*/        OPC_EmitInteger, MVT::i1, 0, 
/*124187*/        OPC_EmitInteger, MVT::i1, 0, 
/*124190*/        OPC_EmitInteger, MVT::i1, 1, 
/*124193*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*124210*/      /*Scope*/ 42, /*->124253*/
/*124211*/        OPC_MoveParent,
/*124212*/        OPC_EmitInteger, MVT::i16, 15, 
/*124215*/        OPC_EmitInteger, MVT::i1, 0, 
/*124218*/        OPC_EmitInteger, MVT::i1, 0, 
/*124221*/        OPC_EmitInteger, MVT::i1, 0, 
/*124224*/        OPC_EmitInteger, MVT::i1, 0, 
/*124227*/        OPC_EmitInteger, MVT::i1, 0, 
/*124230*/        OPC_EmitInteger, MVT::i1, 0, 
/*124233*/        OPC_EmitInteger, MVT::i1, 0, 
/*124236*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*124253*/      0, /*End of Scope*/
/*124254*/    /*Scope*/ 105|128,1/*233*/, /*->124489*/
/*124256*/      OPC_CheckChild0Type, MVT::v4i32,
/*124258*/      OPC_RecordChild1, // #1 = $rsrc
/*124259*/      OPC_RecordChild2, // #2 = $sampler
/*124260*/      OPC_MoveChild3,
/*124261*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124264*/      OPC_Scope, 44, /*->124310*/ // 5 children in Scope
/*124266*/        OPC_CheckPredicate, 73, // Predicate_TEX_RECT
/*124268*/        OPC_MoveParent,
/*124269*/        OPC_EmitInteger, MVT::i16, 15, 
/*124272*/        OPC_EmitInteger, MVT::i1, 1, 
/*124275*/        OPC_EmitInteger, MVT::i1, 0, 
/*124278*/        OPC_EmitInteger, MVT::i1, 0, 
/*124281*/        OPC_EmitInteger, MVT::i1, 0, 
/*124284*/        OPC_EmitInteger, MVT::i1, 0, 
/*124287*/        OPC_EmitInteger, MVT::i1, 0, 
/*124290*/        OPC_EmitInteger, MVT::i1, 0, 
/*124293*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*124310*/      /*Scope*/ 44, /*->124355*/
/*124311*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*124313*/        OPC_MoveParent,
/*124314*/        OPC_EmitInteger, MVT::i16, 15, 
/*124317*/        OPC_EmitInteger, MVT::i1, 0, 
/*124320*/        OPC_EmitInteger, MVT::i1, 0, 
/*124323*/        OPC_EmitInteger, MVT::i1, 0, 
/*124326*/        OPC_EmitInteger, MVT::i1, 0, 
/*124329*/        OPC_EmitInteger, MVT::i1, 0, 
/*124332*/        OPC_EmitInteger, MVT::i1, 0, 
/*124335*/        OPC_EmitInteger, MVT::i1, 1, 
/*124338*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*124355*/      /*Scope*/ 44, /*->124400*/
/*124356*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*124358*/        OPC_MoveParent,
/*124359*/        OPC_EmitInteger, MVT::i16, 15, 
/*124362*/        OPC_EmitInteger, MVT::i1, 0, 
/*124365*/        OPC_EmitInteger, MVT::i1, 0, 
/*124368*/        OPC_EmitInteger, MVT::i1, 0, 
/*124371*/        OPC_EmitInteger, MVT::i1, 0, 
/*124374*/        OPC_EmitInteger, MVT::i1, 0, 
/*124377*/        OPC_EmitInteger, MVT::i1, 0, 
/*124380*/        OPC_EmitInteger, MVT::i1, 0, 
/*124383*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*124400*/      /*Scope*/ 44, /*->124445*/
/*124401*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*124403*/        OPC_MoveParent,
/*124404*/        OPC_EmitInteger, MVT::i16, 15, 
/*124407*/        OPC_EmitInteger, MVT::i1, 0, 
/*124410*/        OPC_EmitInteger, MVT::i1, 0, 
/*124413*/        OPC_EmitInteger, MVT::i1, 0, 
/*124416*/        OPC_EmitInteger, MVT::i1, 0, 
/*124419*/        OPC_EmitInteger, MVT::i1, 0, 
/*124422*/        OPC_EmitInteger, MVT::i1, 0, 
/*124425*/        OPC_EmitInteger, MVT::i1, 1, 
/*124428*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*124445*/      /*Scope*/ 42, /*->124488*/
/*124446*/        OPC_MoveParent,
/*124447*/        OPC_EmitInteger, MVT::i16, 15, 
/*124450*/        OPC_EmitInteger, MVT::i1, 0, 
/*124453*/        OPC_EmitInteger, MVT::i1, 0, 
/*124456*/        OPC_EmitInteger, MVT::i1, 0, 
/*124459*/        OPC_EmitInteger, MVT::i1, 0, 
/*124462*/        OPC_EmitInteger, MVT::i1, 0, 
/*124465*/        OPC_EmitInteger, MVT::i1, 0, 
/*124468*/        OPC_EmitInteger, MVT::i1, 0, 
/*124471*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*124488*/      0, /*End of Scope*/
/*124489*/    /*Scope*/ 105|128,1/*233*/, /*->124724*/
/*124491*/      OPC_CheckChild0Type, MVT::v8i32,
/*124493*/      OPC_RecordChild1, // #1 = $rsrc
/*124494*/      OPC_RecordChild2, // #2 = $sampler
/*124495*/      OPC_MoveChild3,
/*124496*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124499*/      OPC_Scope, 44, /*->124545*/ // 5 children in Scope
/*124501*/        OPC_CheckPredicate, 73, // Predicate_TEX_RECT
/*124503*/        OPC_MoveParent,
/*124504*/        OPC_EmitInteger, MVT::i16, 15, 
/*124507*/        OPC_EmitInteger, MVT::i1, 1, 
/*124510*/        OPC_EmitInteger, MVT::i1, 0, 
/*124513*/        OPC_EmitInteger, MVT::i1, 0, 
/*124516*/        OPC_EmitInteger, MVT::i1, 0, 
/*124519*/        OPC_EmitInteger, MVT::i1, 0, 
/*124522*/        OPC_EmitInteger, MVT::i1, 0, 
/*124525*/        OPC_EmitInteger, MVT::i1, 0, 
/*124528*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*124545*/      /*Scope*/ 44, /*->124590*/
/*124546*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*124548*/        OPC_MoveParent,
/*124549*/        OPC_EmitInteger, MVT::i16, 15, 
/*124552*/        OPC_EmitInteger, MVT::i1, 0, 
/*124555*/        OPC_EmitInteger, MVT::i1, 0, 
/*124558*/        OPC_EmitInteger, MVT::i1, 0, 
/*124561*/        OPC_EmitInteger, MVT::i1, 0, 
/*124564*/        OPC_EmitInteger, MVT::i1, 0, 
/*124567*/        OPC_EmitInteger, MVT::i1, 0, 
/*124570*/        OPC_EmitInteger, MVT::i1, 1, 
/*124573*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*124590*/      /*Scope*/ 44, /*->124635*/
/*124591*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*124593*/        OPC_MoveParent,
/*124594*/        OPC_EmitInteger, MVT::i16, 15, 
/*124597*/        OPC_EmitInteger, MVT::i1, 0, 
/*124600*/        OPC_EmitInteger, MVT::i1, 0, 
/*124603*/        OPC_EmitInteger, MVT::i1, 0, 
/*124606*/        OPC_EmitInteger, MVT::i1, 0, 
/*124609*/        OPC_EmitInteger, MVT::i1, 0, 
/*124612*/        OPC_EmitInteger, MVT::i1, 0, 
/*124615*/        OPC_EmitInteger, MVT::i1, 0, 
/*124618*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*124635*/      /*Scope*/ 44, /*->124680*/
/*124636*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*124638*/        OPC_MoveParent,
/*124639*/        OPC_EmitInteger, MVT::i16, 15, 
/*124642*/        OPC_EmitInteger, MVT::i1, 0, 
/*124645*/        OPC_EmitInteger, MVT::i1, 0, 
/*124648*/        OPC_EmitInteger, MVT::i1, 0, 
/*124651*/        OPC_EmitInteger, MVT::i1, 0, 
/*124654*/        OPC_EmitInteger, MVT::i1, 0, 
/*124657*/        OPC_EmitInteger, MVT::i1, 0, 
/*124660*/        OPC_EmitInteger, MVT::i1, 1, 
/*124663*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*124680*/      /*Scope*/ 42, /*->124723*/
/*124681*/        OPC_MoveParent,
/*124682*/        OPC_EmitInteger, MVT::i16, 15, 
/*124685*/        OPC_EmitInteger, MVT::i1, 0, 
/*124688*/        OPC_EmitInteger, MVT::i1, 0, 
/*124691*/        OPC_EmitInteger, MVT::i1, 0, 
/*124694*/        OPC_EmitInteger, MVT::i1, 0, 
/*124697*/        OPC_EmitInteger, MVT::i1, 0, 
/*124700*/        OPC_EmitInteger, MVT::i1, 0, 
/*124703*/        OPC_EmitInteger, MVT::i1, 0, 
/*124706*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*124723*/      0, /*End of Scope*/
/*124724*/    /*Scope*/ 105|128,1/*233*/, /*->124959*/
/*124726*/      OPC_CheckChild0Type, MVT::v16i32,
/*124728*/      OPC_RecordChild1, // #1 = $rsrc
/*124729*/      OPC_RecordChild2, // #2 = $sampler
/*124730*/      OPC_MoveChild3,
/*124731*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124734*/      OPC_Scope, 44, /*->124780*/ // 5 children in Scope
/*124736*/        OPC_CheckPredicate, 73, // Predicate_TEX_RECT
/*124738*/        OPC_MoveParent,
/*124739*/        OPC_EmitInteger, MVT::i16, 15, 
/*124742*/        OPC_EmitInteger, MVT::i1, 1, 
/*124745*/        OPC_EmitInteger, MVT::i1, 0, 
/*124748*/        OPC_EmitInteger, MVT::i1, 0, 
/*124751*/        OPC_EmitInteger, MVT::i1, 0, 
/*124754*/        OPC_EmitInteger, MVT::i1, 0, 
/*124757*/        OPC_EmitInteger, MVT::i1, 0, 
/*124760*/        OPC_EmitInteger, MVT::i1, 0, 
/*124763*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*124780*/      /*Scope*/ 44, /*->124825*/
/*124781*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*124783*/        OPC_MoveParent,
/*124784*/        OPC_EmitInteger, MVT::i16, 15, 
/*124787*/        OPC_EmitInteger, MVT::i1, 0, 
/*124790*/        OPC_EmitInteger, MVT::i1, 0, 
/*124793*/        OPC_EmitInteger, MVT::i1, 0, 
/*124796*/        OPC_EmitInteger, MVT::i1, 0, 
/*124799*/        OPC_EmitInteger, MVT::i1, 0, 
/*124802*/        OPC_EmitInteger, MVT::i1, 0, 
/*124805*/        OPC_EmitInteger, MVT::i1, 1, 
/*124808*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*124825*/      /*Scope*/ 44, /*->124870*/
/*124826*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*124828*/        OPC_MoveParent,
/*124829*/        OPC_EmitInteger, MVT::i16, 15, 
/*124832*/        OPC_EmitInteger, MVT::i1, 0, 
/*124835*/        OPC_EmitInteger, MVT::i1, 0, 
/*124838*/        OPC_EmitInteger, MVT::i1, 0, 
/*124841*/        OPC_EmitInteger, MVT::i1, 0, 
/*124844*/        OPC_EmitInteger, MVT::i1, 0, 
/*124847*/        OPC_EmitInteger, MVT::i1, 0, 
/*124850*/        OPC_EmitInteger, MVT::i1, 0, 
/*124853*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*124870*/      /*Scope*/ 44, /*->124915*/
/*124871*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*124873*/        OPC_MoveParent,
/*124874*/        OPC_EmitInteger, MVT::i16, 15, 
/*124877*/        OPC_EmitInteger, MVT::i1, 0, 
/*124880*/        OPC_EmitInteger, MVT::i1, 0, 
/*124883*/        OPC_EmitInteger, MVT::i1, 0, 
/*124886*/        OPC_EmitInteger, MVT::i1, 0, 
/*124889*/        OPC_EmitInteger, MVT::i1, 0, 
/*124892*/        OPC_EmitInteger, MVT::i1, 0, 
/*124895*/        OPC_EmitInteger, MVT::i1, 1, 
/*124898*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*124915*/      /*Scope*/ 42, /*->124958*/
/*124916*/        OPC_MoveParent,
/*124917*/        OPC_EmitInteger, MVT::i16, 15, 
/*124920*/        OPC_EmitInteger, MVT::i1, 0, 
/*124923*/        OPC_EmitInteger, MVT::i1, 0, 
/*124926*/        OPC_EmitInteger, MVT::i1, 0, 
/*124929*/        OPC_EmitInteger, MVT::i1, 0, 
/*124932*/        OPC_EmitInteger, MVT::i1, 0, 
/*124935*/        OPC_EmitInteger, MVT::i1, 0, 
/*124938*/        OPC_EmitInteger, MVT::i1, 0, 
/*124941*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*124958*/      0, /*End of Scope*/
/*124959*/    /*Scope*/ 50, /*->125010*/
/*124960*/      OPC_CheckChild0Type, MVT::i32,
/*124962*/      OPC_RecordChild1, // #1 = $rsrc
/*124963*/      OPC_RecordChild2, // #2 = $sampler
/*124964*/      OPC_MoveChild3,
/*124965*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*124968*/      OPC_MoveParent,
/*124969*/      OPC_EmitInteger, MVT::i16, 15, 
/*124972*/      OPC_EmitInteger, MVT::i1, 0, 
/*124975*/      OPC_EmitInteger, MVT::i1, 0, 
/*124978*/      OPC_EmitInteger, MVT::i1, 0, 
/*124981*/      OPC_EmitInteger, MVT::i1, 0, 
/*124984*/      OPC_EmitInteger, MVT::i1, 0, 
/*124987*/      OPC_EmitInteger, MVT::i1, 0, 
/*124990*/      OPC_EmitInteger, MVT::i1, 0, 
/*124993*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*125010*/    0, /*End of Scope*/
/*125011*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->125778
/*125015*/    OPC_RecordChild0, // #0 = $addr
/*125016*/    OPC_Scope, 60|128,1/*188*/, /*->125207*/ // 4 children in Scope
/*125019*/      OPC_CheckChild0Type, MVT::v2i32,
/*125021*/      OPC_RecordChild1, // #1 = $rsrc
/*125022*/      OPC_RecordChild2, // #2 = $sampler
/*125023*/      OPC_MoveChild3,
/*125024*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125027*/      OPC_Scope, 44, /*->125073*/ // 4 children in Scope
/*125029*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*125031*/        OPC_MoveParent,
/*125032*/        OPC_EmitInteger, MVT::i16, 15, 
/*125035*/        OPC_EmitInteger, MVT::i1, 0, 
/*125038*/        OPC_EmitInteger, MVT::i1, 0, 
/*125041*/        OPC_EmitInteger, MVT::i1, 0, 
/*125044*/        OPC_EmitInteger, MVT::i1, 0, 
/*125047*/        OPC_EmitInteger, MVT::i1, 0, 
/*125050*/        OPC_EmitInteger, MVT::i1, 0, 
/*125053*/        OPC_EmitInteger, MVT::i1, 1, 
/*125056*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*125073*/      /*Scope*/ 44, /*->125118*/
/*125074*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*125076*/        OPC_MoveParent,
/*125077*/        OPC_EmitInteger, MVT::i16, 15, 
/*125080*/        OPC_EmitInteger, MVT::i1, 0, 
/*125083*/        OPC_EmitInteger, MVT::i1, 0, 
/*125086*/        OPC_EmitInteger, MVT::i1, 0, 
/*125089*/        OPC_EmitInteger, MVT::i1, 0, 
/*125092*/        OPC_EmitInteger, MVT::i1, 0, 
/*125095*/        OPC_EmitInteger, MVT::i1, 0, 
/*125098*/        OPC_EmitInteger, MVT::i1, 0, 
/*125101*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*125118*/      /*Scope*/ 44, /*->125163*/
/*125119*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*125121*/        OPC_MoveParent,
/*125122*/        OPC_EmitInteger, MVT::i16, 15, 
/*125125*/        OPC_EmitInteger, MVT::i1, 0, 
/*125128*/        OPC_EmitInteger, MVT::i1, 0, 
/*125131*/        OPC_EmitInteger, MVT::i1, 0, 
/*125134*/        OPC_EmitInteger, MVT::i1, 0, 
/*125137*/        OPC_EmitInteger, MVT::i1, 0, 
/*125140*/        OPC_EmitInteger, MVT::i1, 0, 
/*125143*/        OPC_EmitInteger, MVT::i1, 1, 
/*125146*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*125163*/      /*Scope*/ 42, /*->125206*/
/*125164*/        OPC_MoveParent,
/*125165*/        OPC_EmitInteger, MVT::i16, 15, 
/*125168*/        OPC_EmitInteger, MVT::i1, 0, 
/*125171*/        OPC_EmitInteger, MVT::i1, 0, 
/*125174*/        OPC_EmitInteger, MVT::i1, 0, 
/*125177*/        OPC_EmitInteger, MVT::i1, 0, 
/*125180*/        OPC_EmitInteger, MVT::i1, 0, 
/*125183*/        OPC_EmitInteger, MVT::i1, 0, 
/*125186*/        OPC_EmitInteger, MVT::i1, 0, 
/*125189*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*125206*/      0, /*End of Scope*/
/*125207*/    /*Scope*/ 60|128,1/*188*/, /*->125397*/
/*125209*/      OPC_CheckChild0Type, MVT::v4i32,
/*125211*/      OPC_RecordChild1, // #1 = $rsrc
/*125212*/      OPC_RecordChild2, // #2 = $sampler
/*125213*/      OPC_MoveChild3,
/*125214*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125217*/      OPC_Scope, 44, /*->125263*/ // 4 children in Scope
/*125219*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*125221*/        OPC_MoveParent,
/*125222*/        OPC_EmitInteger, MVT::i16, 15, 
/*125225*/        OPC_EmitInteger, MVT::i1, 0, 
/*125228*/        OPC_EmitInteger, MVT::i1, 0, 
/*125231*/        OPC_EmitInteger, MVT::i1, 0, 
/*125234*/        OPC_EmitInteger, MVT::i1, 0, 
/*125237*/        OPC_EmitInteger, MVT::i1, 0, 
/*125240*/        OPC_EmitInteger, MVT::i1, 0, 
/*125243*/        OPC_EmitInteger, MVT::i1, 1, 
/*125246*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*125263*/      /*Scope*/ 44, /*->125308*/
/*125264*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*125266*/        OPC_MoveParent,
/*125267*/        OPC_EmitInteger, MVT::i16, 15, 
/*125270*/        OPC_EmitInteger, MVT::i1, 0, 
/*125273*/        OPC_EmitInteger, MVT::i1, 0, 
/*125276*/        OPC_EmitInteger, MVT::i1, 0, 
/*125279*/        OPC_EmitInteger, MVT::i1, 0, 
/*125282*/        OPC_EmitInteger, MVT::i1, 0, 
/*125285*/        OPC_EmitInteger, MVT::i1, 0, 
/*125288*/        OPC_EmitInteger, MVT::i1, 0, 
/*125291*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*125308*/      /*Scope*/ 44, /*->125353*/
/*125309*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*125311*/        OPC_MoveParent,
/*125312*/        OPC_EmitInteger, MVT::i16, 15, 
/*125315*/        OPC_EmitInteger, MVT::i1, 0, 
/*125318*/        OPC_EmitInteger, MVT::i1, 0, 
/*125321*/        OPC_EmitInteger, MVT::i1, 0, 
/*125324*/        OPC_EmitInteger, MVT::i1, 0, 
/*125327*/        OPC_EmitInteger, MVT::i1, 0, 
/*125330*/        OPC_EmitInteger, MVT::i1, 0, 
/*125333*/        OPC_EmitInteger, MVT::i1, 1, 
/*125336*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*125353*/      /*Scope*/ 42, /*->125396*/
/*125354*/        OPC_MoveParent,
/*125355*/        OPC_EmitInteger, MVT::i16, 15, 
/*125358*/        OPC_EmitInteger, MVT::i1, 0, 
/*125361*/        OPC_EmitInteger, MVT::i1, 0, 
/*125364*/        OPC_EmitInteger, MVT::i1, 0, 
/*125367*/        OPC_EmitInteger, MVT::i1, 0, 
/*125370*/        OPC_EmitInteger, MVT::i1, 0, 
/*125373*/        OPC_EmitInteger, MVT::i1, 0, 
/*125376*/        OPC_EmitInteger, MVT::i1, 0, 
/*125379*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*125396*/      0, /*End of Scope*/
/*125397*/    /*Scope*/ 60|128,1/*188*/, /*->125587*/
/*125399*/      OPC_CheckChild0Type, MVT::v8i32,
/*125401*/      OPC_RecordChild1, // #1 = $rsrc
/*125402*/      OPC_RecordChild2, // #2 = $sampler
/*125403*/      OPC_MoveChild3,
/*125404*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125407*/      OPC_Scope, 44, /*->125453*/ // 4 children in Scope
/*125409*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*125411*/        OPC_MoveParent,
/*125412*/        OPC_EmitInteger, MVT::i16, 15, 
/*125415*/        OPC_EmitInteger, MVT::i1, 0, 
/*125418*/        OPC_EmitInteger, MVT::i1, 0, 
/*125421*/        OPC_EmitInteger, MVT::i1, 0, 
/*125424*/        OPC_EmitInteger, MVT::i1, 0, 
/*125427*/        OPC_EmitInteger, MVT::i1, 0, 
/*125430*/        OPC_EmitInteger, MVT::i1, 0, 
/*125433*/        OPC_EmitInteger, MVT::i1, 1, 
/*125436*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*125453*/      /*Scope*/ 44, /*->125498*/
/*125454*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*125456*/        OPC_MoveParent,
/*125457*/        OPC_EmitInteger, MVT::i16, 15, 
/*125460*/        OPC_EmitInteger, MVT::i1, 0, 
/*125463*/        OPC_EmitInteger, MVT::i1, 0, 
/*125466*/        OPC_EmitInteger, MVT::i1, 0, 
/*125469*/        OPC_EmitInteger, MVT::i1, 0, 
/*125472*/        OPC_EmitInteger, MVT::i1, 0, 
/*125475*/        OPC_EmitInteger, MVT::i1, 0, 
/*125478*/        OPC_EmitInteger, MVT::i1, 0, 
/*125481*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*125498*/      /*Scope*/ 44, /*->125543*/
/*125499*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*125501*/        OPC_MoveParent,
/*125502*/        OPC_EmitInteger, MVT::i16, 15, 
/*125505*/        OPC_EmitInteger, MVT::i1, 0, 
/*125508*/        OPC_EmitInteger, MVT::i1, 0, 
/*125511*/        OPC_EmitInteger, MVT::i1, 0, 
/*125514*/        OPC_EmitInteger, MVT::i1, 0, 
/*125517*/        OPC_EmitInteger, MVT::i1, 0, 
/*125520*/        OPC_EmitInteger, MVT::i1, 0, 
/*125523*/        OPC_EmitInteger, MVT::i1, 1, 
/*125526*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*125543*/      /*Scope*/ 42, /*->125586*/
/*125544*/        OPC_MoveParent,
/*125545*/        OPC_EmitInteger, MVT::i16, 15, 
/*125548*/        OPC_EmitInteger, MVT::i1, 0, 
/*125551*/        OPC_EmitInteger, MVT::i1, 0, 
/*125554*/        OPC_EmitInteger, MVT::i1, 0, 
/*125557*/        OPC_EmitInteger, MVT::i1, 0, 
/*125560*/        OPC_EmitInteger, MVT::i1, 0, 
/*125563*/        OPC_EmitInteger, MVT::i1, 0, 
/*125566*/        OPC_EmitInteger, MVT::i1, 0, 
/*125569*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*125586*/      0, /*End of Scope*/
/*125587*/    /*Scope*/ 60|128,1/*188*/, /*->125777*/
/*125589*/      OPC_CheckChild0Type, MVT::v16i32,
/*125591*/      OPC_RecordChild1, // #1 = $rsrc
/*125592*/      OPC_RecordChild2, // #2 = $sampler
/*125593*/      OPC_MoveChild3,
/*125594*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125597*/      OPC_Scope, 44, /*->125643*/ // 4 children in Scope
/*125599*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*125601*/        OPC_MoveParent,
/*125602*/        OPC_EmitInteger, MVT::i16, 15, 
/*125605*/        OPC_EmitInteger, MVT::i1, 0, 
/*125608*/        OPC_EmitInteger, MVT::i1, 0, 
/*125611*/        OPC_EmitInteger, MVT::i1, 0, 
/*125614*/        OPC_EmitInteger, MVT::i1, 0, 
/*125617*/        OPC_EmitInteger, MVT::i1, 0, 
/*125620*/        OPC_EmitInteger, MVT::i1, 0, 
/*125623*/        OPC_EmitInteger, MVT::i1, 1, 
/*125626*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*125643*/      /*Scope*/ 44, /*->125688*/
/*125644*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*125646*/        OPC_MoveParent,
/*125647*/        OPC_EmitInteger, MVT::i16, 15, 
/*125650*/        OPC_EmitInteger, MVT::i1, 0, 
/*125653*/        OPC_EmitInteger, MVT::i1, 0, 
/*125656*/        OPC_EmitInteger, MVT::i1, 0, 
/*125659*/        OPC_EmitInteger, MVT::i1, 0, 
/*125662*/        OPC_EmitInteger, MVT::i1, 0, 
/*125665*/        OPC_EmitInteger, MVT::i1, 0, 
/*125668*/        OPC_EmitInteger, MVT::i1, 0, 
/*125671*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*125688*/      /*Scope*/ 44, /*->125733*/
/*125689*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*125691*/        OPC_MoveParent,
/*125692*/        OPC_EmitInteger, MVT::i16, 15, 
/*125695*/        OPC_EmitInteger, MVT::i1, 0, 
/*125698*/        OPC_EmitInteger, MVT::i1, 0, 
/*125701*/        OPC_EmitInteger, MVT::i1, 0, 
/*125704*/        OPC_EmitInteger, MVT::i1, 0, 
/*125707*/        OPC_EmitInteger, MVT::i1, 0, 
/*125710*/        OPC_EmitInteger, MVT::i1, 0, 
/*125713*/        OPC_EmitInteger, MVT::i1, 1, 
/*125716*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*125733*/      /*Scope*/ 42, /*->125776*/
/*125734*/        OPC_MoveParent,
/*125735*/        OPC_EmitInteger, MVT::i16, 15, 
/*125738*/        OPC_EmitInteger, MVT::i1, 0, 
/*125741*/        OPC_EmitInteger, MVT::i1, 0, 
/*125744*/        OPC_EmitInteger, MVT::i1, 0, 
/*125747*/        OPC_EmitInteger, MVT::i1, 0, 
/*125750*/        OPC_EmitInteger, MVT::i1, 0, 
/*125753*/        OPC_EmitInteger, MVT::i1, 0, 
/*125756*/        OPC_EmitInteger, MVT::i1, 0, 
/*125759*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*125776*/      0, /*End of Scope*/
/*125777*/    0, /*End of Scope*/
/*125778*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->126545
/*125782*/    OPC_RecordChild0, // #0 = $addr
/*125783*/    OPC_Scope, 60|128,1/*188*/, /*->125974*/ // 4 children in Scope
/*125786*/      OPC_CheckChild0Type, MVT::v2i32,
/*125788*/      OPC_RecordChild1, // #1 = $rsrc
/*125789*/      OPC_RecordChild2, // #2 = $sampler
/*125790*/      OPC_MoveChild3,
/*125791*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125794*/      OPC_Scope, 44, /*->125840*/ // 4 children in Scope
/*125796*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*125798*/        OPC_MoveParent,
/*125799*/        OPC_EmitInteger, MVT::i16, 15, 
/*125802*/        OPC_EmitInteger, MVT::i1, 0, 
/*125805*/        OPC_EmitInteger, MVT::i1, 0, 
/*125808*/        OPC_EmitInteger, MVT::i1, 0, 
/*125811*/        OPC_EmitInteger, MVT::i1, 0, 
/*125814*/        OPC_EmitInteger, MVT::i1, 0, 
/*125817*/        OPC_EmitInteger, MVT::i1, 0, 
/*125820*/        OPC_EmitInteger, MVT::i1, 1, 
/*125823*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*125840*/      /*Scope*/ 44, /*->125885*/
/*125841*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*125843*/        OPC_MoveParent,
/*125844*/        OPC_EmitInteger, MVT::i16, 15, 
/*125847*/        OPC_EmitInteger, MVT::i1, 0, 
/*125850*/        OPC_EmitInteger, MVT::i1, 0, 
/*125853*/        OPC_EmitInteger, MVT::i1, 0, 
/*125856*/        OPC_EmitInteger, MVT::i1, 0, 
/*125859*/        OPC_EmitInteger, MVT::i1, 0, 
/*125862*/        OPC_EmitInteger, MVT::i1, 0, 
/*125865*/        OPC_EmitInteger, MVT::i1, 0, 
/*125868*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*125885*/      /*Scope*/ 44, /*->125930*/
/*125886*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*125888*/        OPC_MoveParent,
/*125889*/        OPC_EmitInteger, MVT::i16, 15, 
/*125892*/        OPC_EmitInteger, MVT::i1, 0, 
/*125895*/        OPC_EmitInteger, MVT::i1, 0, 
/*125898*/        OPC_EmitInteger, MVT::i1, 0, 
/*125901*/        OPC_EmitInteger, MVT::i1, 0, 
/*125904*/        OPC_EmitInteger, MVT::i1, 0, 
/*125907*/        OPC_EmitInteger, MVT::i1, 0, 
/*125910*/        OPC_EmitInteger, MVT::i1, 1, 
/*125913*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*125930*/      /*Scope*/ 42, /*->125973*/
/*125931*/        OPC_MoveParent,
/*125932*/        OPC_EmitInteger, MVT::i16, 15, 
/*125935*/        OPC_EmitInteger, MVT::i1, 0, 
/*125938*/        OPC_EmitInteger, MVT::i1, 0, 
/*125941*/        OPC_EmitInteger, MVT::i1, 0, 
/*125944*/        OPC_EmitInteger, MVT::i1, 0, 
/*125947*/        OPC_EmitInteger, MVT::i1, 0, 
/*125950*/        OPC_EmitInteger, MVT::i1, 0, 
/*125953*/        OPC_EmitInteger, MVT::i1, 0, 
/*125956*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*125973*/      0, /*End of Scope*/
/*125974*/    /*Scope*/ 60|128,1/*188*/, /*->126164*/
/*125976*/      OPC_CheckChild0Type, MVT::v4i32,
/*125978*/      OPC_RecordChild1, // #1 = $rsrc
/*125979*/      OPC_RecordChild2, // #2 = $sampler
/*125980*/      OPC_MoveChild3,
/*125981*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*125984*/      OPC_Scope, 44, /*->126030*/ // 4 children in Scope
/*125986*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*125988*/        OPC_MoveParent,
/*125989*/        OPC_EmitInteger, MVT::i16, 15, 
/*125992*/        OPC_EmitInteger, MVT::i1, 0, 
/*125995*/        OPC_EmitInteger, MVT::i1, 0, 
/*125998*/        OPC_EmitInteger, MVT::i1, 0, 
/*126001*/        OPC_EmitInteger, MVT::i1, 0, 
/*126004*/        OPC_EmitInteger, MVT::i1, 0, 
/*126007*/        OPC_EmitInteger, MVT::i1, 0, 
/*126010*/        OPC_EmitInteger, MVT::i1, 1, 
/*126013*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*126030*/      /*Scope*/ 44, /*->126075*/
/*126031*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*126033*/        OPC_MoveParent,
/*126034*/        OPC_EmitInteger, MVT::i16, 15, 
/*126037*/        OPC_EmitInteger, MVT::i1, 0, 
/*126040*/        OPC_EmitInteger, MVT::i1, 0, 
/*126043*/        OPC_EmitInteger, MVT::i1, 0, 
/*126046*/        OPC_EmitInteger, MVT::i1, 0, 
/*126049*/        OPC_EmitInteger, MVT::i1, 0, 
/*126052*/        OPC_EmitInteger, MVT::i1, 0, 
/*126055*/        OPC_EmitInteger, MVT::i1, 0, 
/*126058*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*126075*/      /*Scope*/ 44, /*->126120*/
/*126076*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*126078*/        OPC_MoveParent,
/*126079*/        OPC_EmitInteger, MVT::i16, 15, 
/*126082*/        OPC_EmitInteger, MVT::i1, 0, 
/*126085*/        OPC_EmitInteger, MVT::i1, 0, 
/*126088*/        OPC_EmitInteger, MVT::i1, 0, 
/*126091*/        OPC_EmitInteger, MVT::i1, 0, 
/*126094*/        OPC_EmitInteger, MVT::i1, 0, 
/*126097*/        OPC_EmitInteger, MVT::i1, 0, 
/*126100*/        OPC_EmitInteger, MVT::i1, 1, 
/*126103*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*126120*/      /*Scope*/ 42, /*->126163*/
/*126121*/        OPC_MoveParent,
/*126122*/        OPC_EmitInteger, MVT::i16, 15, 
/*126125*/        OPC_EmitInteger, MVT::i1, 0, 
/*126128*/        OPC_EmitInteger, MVT::i1, 0, 
/*126131*/        OPC_EmitInteger, MVT::i1, 0, 
/*126134*/        OPC_EmitInteger, MVT::i1, 0, 
/*126137*/        OPC_EmitInteger, MVT::i1, 0, 
/*126140*/        OPC_EmitInteger, MVT::i1, 0, 
/*126143*/        OPC_EmitInteger, MVT::i1, 0, 
/*126146*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*126163*/      0, /*End of Scope*/
/*126164*/    /*Scope*/ 60|128,1/*188*/, /*->126354*/
/*126166*/      OPC_CheckChild0Type, MVT::v8i32,
/*126168*/      OPC_RecordChild1, // #1 = $rsrc
/*126169*/      OPC_RecordChild2, // #2 = $sampler
/*126170*/      OPC_MoveChild3,
/*126171*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126174*/      OPC_Scope, 44, /*->126220*/ // 4 children in Scope
/*126176*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*126178*/        OPC_MoveParent,
/*126179*/        OPC_EmitInteger, MVT::i16, 15, 
/*126182*/        OPC_EmitInteger, MVT::i1, 0, 
/*126185*/        OPC_EmitInteger, MVT::i1, 0, 
/*126188*/        OPC_EmitInteger, MVT::i1, 0, 
/*126191*/        OPC_EmitInteger, MVT::i1, 0, 
/*126194*/        OPC_EmitInteger, MVT::i1, 0, 
/*126197*/        OPC_EmitInteger, MVT::i1, 0, 
/*126200*/        OPC_EmitInteger, MVT::i1, 1, 
/*126203*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*126220*/      /*Scope*/ 44, /*->126265*/
/*126221*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*126223*/        OPC_MoveParent,
/*126224*/        OPC_EmitInteger, MVT::i16, 15, 
/*126227*/        OPC_EmitInteger, MVT::i1, 0, 
/*126230*/        OPC_EmitInteger, MVT::i1, 0, 
/*126233*/        OPC_EmitInteger, MVT::i1, 0, 
/*126236*/        OPC_EmitInteger, MVT::i1, 0, 
/*126239*/        OPC_EmitInteger, MVT::i1, 0, 
/*126242*/        OPC_EmitInteger, MVT::i1, 0, 
/*126245*/        OPC_EmitInteger, MVT::i1, 0, 
/*126248*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*126265*/      /*Scope*/ 44, /*->126310*/
/*126266*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*126268*/        OPC_MoveParent,
/*126269*/        OPC_EmitInteger, MVT::i16, 15, 
/*126272*/        OPC_EmitInteger, MVT::i1, 0, 
/*126275*/        OPC_EmitInteger, MVT::i1, 0, 
/*126278*/        OPC_EmitInteger, MVT::i1, 0, 
/*126281*/        OPC_EmitInteger, MVT::i1, 0, 
/*126284*/        OPC_EmitInteger, MVT::i1, 0, 
/*126287*/        OPC_EmitInteger, MVT::i1, 0, 
/*126290*/        OPC_EmitInteger, MVT::i1, 1, 
/*126293*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*126310*/      /*Scope*/ 42, /*->126353*/
/*126311*/        OPC_MoveParent,
/*126312*/        OPC_EmitInteger, MVT::i16, 15, 
/*126315*/        OPC_EmitInteger, MVT::i1, 0, 
/*126318*/        OPC_EmitInteger, MVT::i1, 0, 
/*126321*/        OPC_EmitInteger, MVT::i1, 0, 
/*126324*/        OPC_EmitInteger, MVT::i1, 0, 
/*126327*/        OPC_EmitInteger, MVT::i1, 0, 
/*126330*/        OPC_EmitInteger, MVT::i1, 0, 
/*126333*/        OPC_EmitInteger, MVT::i1, 0, 
/*126336*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*126353*/      0, /*End of Scope*/
/*126354*/    /*Scope*/ 60|128,1/*188*/, /*->126544*/
/*126356*/      OPC_CheckChild0Type, MVT::v16i32,
/*126358*/      OPC_RecordChild1, // #1 = $rsrc
/*126359*/      OPC_RecordChild2, // #2 = $sampler
/*126360*/      OPC_MoveChild3,
/*126361*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126364*/      OPC_Scope, 44, /*->126410*/ // 4 children in Scope
/*126366*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*126368*/        OPC_MoveParent,
/*126369*/        OPC_EmitInteger, MVT::i16, 15, 
/*126372*/        OPC_EmitInteger, MVT::i1, 0, 
/*126375*/        OPC_EmitInteger, MVT::i1, 0, 
/*126378*/        OPC_EmitInteger, MVT::i1, 0, 
/*126381*/        OPC_EmitInteger, MVT::i1, 0, 
/*126384*/        OPC_EmitInteger, MVT::i1, 0, 
/*126387*/        OPC_EmitInteger, MVT::i1, 0, 
/*126390*/        OPC_EmitInteger, MVT::i1, 1, 
/*126393*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*126410*/      /*Scope*/ 44, /*->126455*/
/*126411*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*126413*/        OPC_MoveParent,
/*126414*/        OPC_EmitInteger, MVT::i16, 15, 
/*126417*/        OPC_EmitInteger, MVT::i1, 0, 
/*126420*/        OPC_EmitInteger, MVT::i1, 0, 
/*126423*/        OPC_EmitInteger, MVT::i1, 0, 
/*126426*/        OPC_EmitInteger, MVT::i1, 0, 
/*126429*/        OPC_EmitInteger, MVT::i1, 0, 
/*126432*/        OPC_EmitInteger, MVT::i1, 0, 
/*126435*/        OPC_EmitInteger, MVT::i1, 0, 
/*126438*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*126455*/      /*Scope*/ 44, /*->126500*/
/*126456*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*126458*/        OPC_MoveParent,
/*126459*/        OPC_EmitInteger, MVT::i16, 15, 
/*126462*/        OPC_EmitInteger, MVT::i1, 0, 
/*126465*/        OPC_EmitInteger, MVT::i1, 0, 
/*126468*/        OPC_EmitInteger, MVT::i1, 0, 
/*126471*/        OPC_EmitInteger, MVT::i1, 0, 
/*126474*/        OPC_EmitInteger, MVT::i1, 0, 
/*126477*/        OPC_EmitInteger, MVT::i1, 0, 
/*126480*/        OPC_EmitInteger, MVT::i1, 1, 
/*126483*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*126500*/      /*Scope*/ 42, /*->126543*/
/*126501*/        OPC_MoveParent,
/*126502*/        OPC_EmitInteger, MVT::i16, 15, 
/*126505*/        OPC_EmitInteger, MVT::i1, 0, 
/*126508*/        OPC_EmitInteger, MVT::i1, 0, 
/*126511*/        OPC_EmitInteger, MVT::i1, 0, 
/*126514*/        OPC_EmitInteger, MVT::i1, 0, 
/*126517*/        OPC_EmitInteger, MVT::i1, 0, 
/*126520*/        OPC_EmitInteger, MVT::i1, 0, 
/*126523*/        OPC_EmitInteger, MVT::i1, 0, 
/*126526*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*126543*/      0, /*End of Scope*/
/*126544*/    0, /*End of Scope*/
/*126545*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->127312
/*126549*/    OPC_RecordChild0, // #0 = $addr
/*126550*/    OPC_Scope, 60|128,1/*188*/, /*->126741*/ // 4 children in Scope
/*126553*/      OPC_CheckChild0Type, MVT::v2i32,
/*126555*/      OPC_RecordChild1, // #1 = $rsrc
/*126556*/      OPC_RecordChild2, // #2 = $sampler
/*126557*/      OPC_MoveChild3,
/*126558*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126561*/      OPC_Scope, 44, /*->126607*/ // 4 children in Scope
/*126563*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*126565*/        OPC_MoveParent,
/*126566*/        OPC_EmitInteger, MVT::i16, 15, 
/*126569*/        OPC_EmitInteger, MVT::i1, 0, 
/*126572*/        OPC_EmitInteger, MVT::i1, 0, 
/*126575*/        OPC_EmitInteger, MVT::i1, 0, 
/*126578*/        OPC_EmitInteger, MVT::i1, 0, 
/*126581*/        OPC_EmitInteger, MVT::i1, 0, 
/*126584*/        OPC_EmitInteger, MVT::i1, 0, 
/*126587*/        OPC_EmitInteger, MVT::i1, 1, 
/*126590*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*126607*/      /*Scope*/ 44, /*->126652*/
/*126608*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*126610*/        OPC_MoveParent,
/*126611*/        OPC_EmitInteger, MVT::i16, 15, 
/*126614*/        OPC_EmitInteger, MVT::i1, 0, 
/*126617*/        OPC_EmitInteger, MVT::i1, 0, 
/*126620*/        OPC_EmitInteger, MVT::i1, 0, 
/*126623*/        OPC_EmitInteger, MVT::i1, 0, 
/*126626*/        OPC_EmitInteger, MVT::i1, 0, 
/*126629*/        OPC_EmitInteger, MVT::i1, 0, 
/*126632*/        OPC_EmitInteger, MVT::i1, 0, 
/*126635*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*126652*/      /*Scope*/ 44, /*->126697*/
/*126653*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*126655*/        OPC_MoveParent,
/*126656*/        OPC_EmitInteger, MVT::i16, 15, 
/*126659*/        OPC_EmitInteger, MVT::i1, 0, 
/*126662*/        OPC_EmitInteger, MVT::i1, 0, 
/*126665*/        OPC_EmitInteger, MVT::i1, 0, 
/*126668*/        OPC_EmitInteger, MVT::i1, 0, 
/*126671*/        OPC_EmitInteger, MVT::i1, 0, 
/*126674*/        OPC_EmitInteger, MVT::i1, 0, 
/*126677*/        OPC_EmitInteger, MVT::i1, 1, 
/*126680*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*126697*/      /*Scope*/ 42, /*->126740*/
/*126698*/        OPC_MoveParent,
/*126699*/        OPC_EmitInteger, MVT::i16, 15, 
/*126702*/        OPC_EmitInteger, MVT::i1, 0, 
/*126705*/        OPC_EmitInteger, MVT::i1, 0, 
/*126708*/        OPC_EmitInteger, MVT::i1, 0, 
/*126711*/        OPC_EmitInteger, MVT::i1, 0, 
/*126714*/        OPC_EmitInteger, MVT::i1, 0, 
/*126717*/        OPC_EmitInteger, MVT::i1, 0, 
/*126720*/        OPC_EmitInteger, MVT::i1, 0, 
/*126723*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*126740*/      0, /*End of Scope*/
/*126741*/    /*Scope*/ 60|128,1/*188*/, /*->126931*/
/*126743*/      OPC_CheckChild0Type, MVT::v4i32,
/*126745*/      OPC_RecordChild1, // #1 = $rsrc
/*126746*/      OPC_RecordChild2, // #2 = $sampler
/*126747*/      OPC_MoveChild3,
/*126748*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126751*/      OPC_Scope, 44, /*->126797*/ // 4 children in Scope
/*126753*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*126755*/        OPC_MoveParent,
/*126756*/        OPC_EmitInteger, MVT::i16, 15, 
/*126759*/        OPC_EmitInteger, MVT::i1, 0, 
/*126762*/        OPC_EmitInteger, MVT::i1, 0, 
/*126765*/        OPC_EmitInteger, MVT::i1, 0, 
/*126768*/        OPC_EmitInteger, MVT::i1, 0, 
/*126771*/        OPC_EmitInteger, MVT::i1, 0, 
/*126774*/        OPC_EmitInteger, MVT::i1, 0, 
/*126777*/        OPC_EmitInteger, MVT::i1, 1, 
/*126780*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*126797*/      /*Scope*/ 44, /*->126842*/
/*126798*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*126800*/        OPC_MoveParent,
/*126801*/        OPC_EmitInteger, MVT::i16, 15, 
/*126804*/        OPC_EmitInteger, MVT::i1, 0, 
/*126807*/        OPC_EmitInteger, MVT::i1, 0, 
/*126810*/        OPC_EmitInteger, MVT::i1, 0, 
/*126813*/        OPC_EmitInteger, MVT::i1, 0, 
/*126816*/        OPC_EmitInteger, MVT::i1, 0, 
/*126819*/        OPC_EmitInteger, MVT::i1, 0, 
/*126822*/        OPC_EmitInteger, MVT::i1, 0, 
/*126825*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*126842*/      /*Scope*/ 44, /*->126887*/
/*126843*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*126845*/        OPC_MoveParent,
/*126846*/        OPC_EmitInteger, MVT::i16, 15, 
/*126849*/        OPC_EmitInteger, MVT::i1, 0, 
/*126852*/        OPC_EmitInteger, MVT::i1, 0, 
/*126855*/        OPC_EmitInteger, MVT::i1, 0, 
/*126858*/        OPC_EmitInteger, MVT::i1, 0, 
/*126861*/        OPC_EmitInteger, MVT::i1, 0, 
/*126864*/        OPC_EmitInteger, MVT::i1, 0, 
/*126867*/        OPC_EmitInteger, MVT::i1, 1, 
/*126870*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*126887*/      /*Scope*/ 42, /*->126930*/
/*126888*/        OPC_MoveParent,
/*126889*/        OPC_EmitInteger, MVT::i16, 15, 
/*126892*/        OPC_EmitInteger, MVT::i1, 0, 
/*126895*/        OPC_EmitInteger, MVT::i1, 0, 
/*126898*/        OPC_EmitInteger, MVT::i1, 0, 
/*126901*/        OPC_EmitInteger, MVT::i1, 0, 
/*126904*/        OPC_EmitInteger, MVT::i1, 0, 
/*126907*/        OPC_EmitInteger, MVT::i1, 0, 
/*126910*/        OPC_EmitInteger, MVT::i1, 0, 
/*126913*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*126930*/      0, /*End of Scope*/
/*126931*/    /*Scope*/ 60|128,1/*188*/, /*->127121*/
/*126933*/      OPC_CheckChild0Type, MVT::v8i32,
/*126935*/      OPC_RecordChild1, // #1 = $rsrc
/*126936*/      OPC_RecordChild2, // #2 = $sampler
/*126937*/      OPC_MoveChild3,
/*126938*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*126941*/      OPC_Scope, 44, /*->126987*/ // 4 children in Scope
/*126943*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*126945*/        OPC_MoveParent,
/*126946*/        OPC_EmitInteger, MVT::i16, 15, 
/*126949*/        OPC_EmitInteger, MVT::i1, 0, 
/*126952*/        OPC_EmitInteger, MVT::i1, 0, 
/*126955*/        OPC_EmitInteger, MVT::i1, 0, 
/*126958*/        OPC_EmitInteger, MVT::i1, 0, 
/*126961*/        OPC_EmitInteger, MVT::i1, 0, 
/*126964*/        OPC_EmitInteger, MVT::i1, 0, 
/*126967*/        OPC_EmitInteger, MVT::i1, 1, 
/*126970*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*126987*/      /*Scope*/ 44, /*->127032*/
/*126988*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*126990*/        OPC_MoveParent,
/*126991*/        OPC_EmitInteger, MVT::i16, 15, 
/*126994*/        OPC_EmitInteger, MVT::i1, 0, 
/*126997*/        OPC_EmitInteger, MVT::i1, 0, 
/*127000*/        OPC_EmitInteger, MVT::i1, 0, 
/*127003*/        OPC_EmitInteger, MVT::i1, 0, 
/*127006*/        OPC_EmitInteger, MVT::i1, 0, 
/*127009*/        OPC_EmitInteger, MVT::i1, 0, 
/*127012*/        OPC_EmitInteger, MVT::i1, 0, 
/*127015*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*127032*/      /*Scope*/ 44, /*->127077*/
/*127033*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*127035*/        OPC_MoveParent,
/*127036*/        OPC_EmitInteger, MVT::i16, 15, 
/*127039*/        OPC_EmitInteger, MVT::i1, 0, 
/*127042*/        OPC_EmitInteger, MVT::i1, 0, 
/*127045*/        OPC_EmitInteger, MVT::i1, 0, 
/*127048*/        OPC_EmitInteger, MVT::i1, 0, 
/*127051*/        OPC_EmitInteger, MVT::i1, 0, 
/*127054*/        OPC_EmitInteger, MVT::i1, 0, 
/*127057*/        OPC_EmitInteger, MVT::i1, 1, 
/*127060*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*127077*/      /*Scope*/ 42, /*->127120*/
/*127078*/        OPC_MoveParent,
/*127079*/        OPC_EmitInteger, MVT::i16, 15, 
/*127082*/        OPC_EmitInteger, MVT::i1, 0, 
/*127085*/        OPC_EmitInteger, MVT::i1, 0, 
/*127088*/        OPC_EmitInteger, MVT::i1, 0, 
/*127091*/        OPC_EmitInteger, MVT::i1, 0, 
/*127094*/        OPC_EmitInteger, MVT::i1, 0, 
/*127097*/        OPC_EmitInteger, MVT::i1, 0, 
/*127100*/        OPC_EmitInteger, MVT::i1, 0, 
/*127103*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*127120*/      0, /*End of Scope*/
/*127121*/    /*Scope*/ 60|128,1/*188*/, /*->127311*/
/*127123*/      OPC_CheckChild0Type, MVT::v16i32,
/*127125*/      OPC_RecordChild1, // #1 = $rsrc
/*127126*/      OPC_RecordChild2, // #2 = $sampler
/*127127*/      OPC_MoveChild3,
/*127128*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*127131*/      OPC_Scope, 44, /*->127177*/ // 4 children in Scope
/*127133*/        OPC_CheckPredicate, 74, // Predicate_TEX_ARRAY
/*127135*/        OPC_MoveParent,
/*127136*/        OPC_EmitInteger, MVT::i16, 15, 
/*127139*/        OPC_EmitInteger, MVT::i1, 0, 
/*127142*/        OPC_EmitInteger, MVT::i1, 0, 
/*127145*/        OPC_EmitInteger, MVT::i1, 0, 
/*127148*/        OPC_EmitInteger, MVT::i1, 0, 
/*127151*/        OPC_EmitInteger, MVT::i1, 0, 
/*127154*/        OPC_EmitInteger, MVT::i1, 0, 
/*127157*/        OPC_EmitInteger, MVT::i1, 1, 
/*127160*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*127177*/      /*Scope*/ 44, /*->127222*/
/*127178*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW
/*127180*/        OPC_MoveParent,
/*127181*/        OPC_EmitInteger, MVT::i16, 15, 
/*127184*/        OPC_EmitInteger, MVT::i1, 0, 
/*127187*/        OPC_EmitInteger, MVT::i1, 0, 
/*127190*/        OPC_EmitInteger, MVT::i1, 0, 
/*127193*/        OPC_EmitInteger, MVT::i1, 0, 
/*127196*/        OPC_EmitInteger, MVT::i1, 0, 
/*127199*/        OPC_EmitInteger, MVT::i1, 0, 
/*127202*/        OPC_EmitInteger, MVT::i1, 0, 
/*127205*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*127222*/      /*Scope*/ 44, /*->127267*/
/*127223*/        OPC_CheckPredicate, 76, // Predicate_TEX_SHADOW_ARRAY
/*127225*/        OPC_MoveParent,
/*127226*/        OPC_EmitInteger, MVT::i16, 15, 
/*127229*/        OPC_EmitInteger, MVT::i1, 0, 
/*127232*/        OPC_EmitInteger, MVT::i1, 0, 
/*127235*/        OPC_EmitInteger, MVT::i1, 0, 
/*127238*/        OPC_EmitInteger, MVT::i1, 0, 
/*127241*/        OPC_EmitInteger, MVT::i1, 0, 
/*127244*/        OPC_EmitInteger, MVT::i1, 0, 
/*127247*/        OPC_EmitInteger, MVT::i1, 1, 
/*127250*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*127267*/      /*Scope*/ 42, /*->127310*/
/*127268*/        OPC_MoveParent,
/*127269*/        OPC_EmitInteger, MVT::i16, 15, 
/*127272*/        OPC_EmitInteger, MVT::i1, 0, 
/*127275*/        OPC_EmitInteger, MVT::i1, 0, 
/*127278*/        OPC_EmitInteger, MVT::i1, 0, 
/*127281*/        OPC_EmitInteger, MVT::i1, 0, 
/*127284*/        OPC_EmitInteger, MVT::i1, 0, 
/*127287*/        OPC_EmitInteger, MVT::i1, 0, 
/*127290*/        OPC_EmitInteger, MVT::i1, 0, 
/*127293*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*127310*/      0, /*End of Scope*/
/*127311*/    0, /*End of Scope*/
/*127312*/  0, // EndSwitchOpcode
    0
  }; // Total Array size is 127314 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 701
  // #OPC_RecordNode                     = 1361
  // #OPC_RecordChild                    = 3320
  // #OPC_RecordMemRef                   = 25
  // #OPC_CaptureGlueInput               = 33
  // #OPC_MoveChild                      = 1958
  // #OPC_MoveParent                     = 2371
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 273
  // #OPC_CheckPatternPredicate          = 1298
  // #OPC_CheckPredicate                 = 839
  // #OPC_CheckOpcode                    = 913
  // #OPC_SwitchOpcode                   = 6
  // #OPC_CheckType                      = 760
  // #OPC_SwitchType                     = 538
  // #OPC_CheckChildType                 = 1020
  // #OPC_CheckInteger                   = 17
  // #OPC_CheckChildInteger              = 373
  // #OPC_CheckCondCode                  = 11
  // #OPC_CheckValueType                 = 4
  // #OPC_CheckComplexPat                = 911
  // #OPC_CheckAndImm                    = 1
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 6760
  // #OPC_EmitStringInteger              = 448
  // #OPC_EmitRegister                   = 243
  // #OPC_EmitConvertToTarget            = 243
  // #OPC_EmitMergeInputChains           = 1612
  // #OPC_EmitCopyToReg                  = 3
  // #OPC_EmitNode                       = 299
  // #OPC_EmitNodeXForm                  = 6817
  // #OPC_CompleteMatch                  = 53
  // #OPC_MorphNodeTo                    = 2927

  #undef TARGET_VAL
  SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}
bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 1: return (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS);
  case 2: return (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 3: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);
  case 4: return (Subtarget->has16BitInsts());
  case 5: return (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS);
  case 6: return (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA());
  case 7: return (Subtarget->hasCaymanISA());
  case 8: return (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 9: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS);
  case 10: return (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 11: return (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 12: return (Subtarget->getGeneration() <= R600Subtarget::R700);
  case 13: return (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS);
  case 14: return (true) && (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS);
  case 15: return (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9);
  case 16: return (Subtarget->getGeneration() >= SISubtarget::SEA_ISLANDS);
  case 17: return (TM.Options.UnsafeFPMath);
  case 18: return (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS);
  case 19: return (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 20: return (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 21: return (Subtarget->getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 1: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 2: { 
    // Predicate_smrd_load
    SDNode *N = Node;

  auto Ld = cast<LoadSDNode>(N);
  return Ld->getAlignment() >= 4  &&
    ((Ld->getAddressSpace() == AMDGPUASI.CONSTANT_ADDRESS &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpUniform(N)) ||
    (Subtarget->getScalarizeGlobalBehavior() && Ld->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS &&
    !Ld->isVolatile() &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpUniform(N) &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpHasNoClobberedMemOperand(N)));

  }
  case 3: { 
    // Predicate_az_extload
    // Predicate_si_az_extload_local
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 4: { 
    // Predicate_az_extloadi8
    // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 5: { 
    // Predicate_mubuf_az_extloadi8
    // Predicate_mubuf_sextloadi8
    // Predicate_mubuf_az_extloadi16
    // Predicate_mubuf_sextloadi16
    // Predicate_mubuf_load
    // Predicate_mubuf_load_atomic
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUASI.GLOBAL_ADDRESS ||
         AS == AMDGPUASI.CONSTANT_ADDRESS;

  }
  case 6: { 
    // Predicate_sextload
    // Predicate_si_sextload_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 7: { 
    // Predicate_az_extloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 8: { 
    // Predicate_sextloadi8_constant
    // Predicate_az_extloadi8_constant
    // Predicate_sextloadi16_constant
    // Predicate_az_extloadi16_constant
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.CONSTANT_ADDRESS;

  }
  case 9: { 
    // Predicate_sextloadi8_private
    // Predicate_extloadi8_private
    // Predicate_sextloadi16_private
    // Predicate_extloadi16_private
    // Predicate_load_private
    // Predicate_truncstorei8_private
    // Predicate_truncstorei16_private
    // Predicate_store_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.PRIVATE_ADDRESS;

  }
  case 10: { 
    // Predicate_vtx_id3_az_extloadi8
    // Predicate_vtx_id3_az_extloadi16
    // Predicate_vtx_id3_load
    SDNode *N = Node;
 return isConstantLoad(cast<LoadSDNode>(N), 0) ||
            (cast<LoadSDNode>(N)->getAddressSpace() == AMDGPUASI.PARAM_I_ADDRESS); 
  }
  case 11: { 
    // Predicate_vtx_id2_az_extloadi8
    // Predicate_vtx_id2_az_extloadi16
    // Predicate_vtx_id2_load
    SDNode *N = Node;

  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUASI.CONSTANT_ADDRESS &&
         isa<GlobalValue>(GetUnderlyingObject(
         LD->getMemOperand()->getValue(), CurDAG->getDataLayout()));

  }
  case 12: { 
    // Predicate_vtx_id1_az_extloadi8
    // Predicate_vtx_id1_az_extloadi16
    // Predicate_vtx_id1_load
    SDNode *N = Node;

  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS ||
         (LD->getAddressSpace() == AMDGPUASI.CONSTANT_ADDRESS &&
           !isa<GlobalValue>(GetUnderlyingObject(
           LD->getMemOperand()->getValue(), CurDAG->getDataLayout())));

  }
  case 13: { 
    // Predicate_si_ld_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;

  }
  case 14: { 
    // Predicate_si_sextload_local_i8
    // Predicate_si_az_extload_local_i8
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;
  }
  case 15: { 
    // Predicate_si_sextload_local_i16
    // Predicate_si_az_extload_local_i16
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;
  }
  case 16: { 
    // Predicate_si_load_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 17: { 
    // Predicate_local_load
    // Predicate_sextloadi8_local
    // Predicate_az_extloadi8_local
    // Predicate_sextloadi16_local
    // Predicate_az_extloadi16_local
    // Predicate_local_store
    // Predicate_truncstorei8_local
    // Predicate_truncstorei16_local
    // Predicate_si_atomic_swap_local
    // Predicate_atomic_swap_local
    // Predicate_si_atomic_load_add_local
    // Predicate_atomic_load_add_local
    // Predicate_si_atomic_load_sub_local
    // Predicate_atomic_load_sub_local
    // Predicate_si_atomic_load_min_local
    // Predicate_atomic_load_min_local
    // Predicate_si_atomic_load_umin_local
    // Predicate_atomic_load_umin_local
    // Predicate_si_atomic_load_max_local
    // Predicate_atomic_load_max_local
    // Predicate_si_atomic_load_umax_local
    // Predicate_atomic_load_umax_local
    // Predicate_si_atomic_load_and_local
    // Predicate_atomic_load_and_local
    // Predicate_si_atomic_load_or_local
    // Predicate_atomic_load_or_local
    // Predicate_si_atomic_load_xor_local
    // Predicate_atomic_load_xor_local
    // Predicate_si_atomic_inc_local
    // Predicate_si_atomic_dec_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;

  }
  case 18: { 
    // Predicate_flat_az_extloadi8
    // Predicate_flat_sextloadi8
    // Predicate_flat_az_extloadi16
    // Predicate_flat_sextloadi16
    // Predicate_flat_load
    // Predicate_atomic_flat_load
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUASI.FLAT_ADDRESS ||
         AS == AMDGPUASI.GLOBAL_ADDRESS ||
         AS == AMDGPUASI.CONSTANT_ADDRESS;

  }
  case 19: { 
    // Predicate_si_load_local_align8
    // Predicate_si_store_local_align8
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 20: { 
    // Predicate_si_st_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;

  }
  case 21: { 
    // Predicate_si_store_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 22: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 23: { 
    // Predicate_truncstore
    // Predicate_si_truncstore_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 24: { 
    // Predicate_truncstorei8
    // Predicate_si_truncstore_local_i8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 25: { 
    // Predicate_truncstorei8_global
    // Predicate_truncstorei16_global
    // Predicate_global_store
    // Predicate_global_store_atomic
    // Predicate_mskor_global
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS;

  }
  case 26: { 
    // Predicate_truncstorei16
    // Predicate_si_truncstore_local_i16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 27: { 
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 28: { 
    // Predicate_flat_truncstorei8
    // Predicate_flat_truncstorei16
    // Predicate_flat_store
    // Predicate_atomic_flat_store
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUASI.FLAT_ADDRESS ||
         AS == AMDGPUASI.GLOBAL_ADDRESS;

  }
  case 29: { 
    // Predicate_SIMM16bit
    auto *N = cast<ConstantSDNode>(Node);
return isInt<16>(N->getSExtValue());
  }
  case 30: { 
    // Predicate_shl_oneuse
    // Predicate_select_oneuse
    // Predicate_sub_oneuse
    // Predicate_smin_oneuse
    // Predicate_smax_oneuse
    // Predicate_umin_oneuse
    // Predicate_umax_oneuse
    // Predicate_fminnum_oneuse
    // Predicate_fmaxnum_oneuse
    // Predicate_and_oneuse
    // Predicate_or_oneuse
    // Predicate_xor_oneuse
    // Predicate_srl_oneuse
    SDNode *N = Node;
 return N->hasOneUse(); 
  }
  case 31: { 
    // Predicate_atomic_swap_global
    // Predicate_atomic_add_global
    // Predicate_atomic_sub_global
    // Predicate_atomic_min_global
    // Predicate_atomic_umin_global
    // Predicate_atomic_max_global
    // Predicate_atomic_umax_global
    // Predicate_atomic_and_global
    // Predicate_atomic_or_global
    // Predicate_atomic_xor_global
    // Predicate_atomic_inc_global
    // Predicate_atomic_dec_global
    // Predicate_AMDGPUatomic_cmp_swap_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS;
  }
  case 32: { 
    // Predicate_atomic_swap_global_noret
    // Predicate_atomic_add_global_noret
    // Predicate_atomic_sub_global_noret
    // Predicate_atomic_min_global_noret
    // Predicate_atomic_umin_global_noret
    // Predicate_atomic_max_global_noret
    // Predicate_atomic_umax_global_noret
    // Predicate_atomic_and_global_noret
    // Predicate_atomic_or_global_noret
    // Predicate_atomic_xor_global_noret
    // Predicate_atomic_cmp_swap_global_noret
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS && (SDValue(N, 0).use_empty());
  }
  case 33: { 
    // Predicate_atomic_swap_flat
    // Predicate_atomic_add_flat
    // Predicate_atomic_sub_flat
    // Predicate_atomic_min_flat
    // Predicate_atomic_umin_flat
    // Predicate_atomic_max_flat
    // Predicate_atomic_umax_flat
    // Predicate_atomic_and_flat
    // Predicate_atomic_or_flat
    // Predicate_atomic_xor_flat
    // Predicate_atomic_inc_flat
    // Predicate_atomic_dec_flat
    // Predicate_atomic_cmp_swap_flat
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.FLAT_ADDRESS;
  }
  case 34: { 
    // Predicate_COND_OEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 35: { 
    // Predicate_COND_ONE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETONE || N->get() == ISD::SETNE;
  }
  case 36: { 
    // Predicate_COND_OGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 37: { 
    // Predicate_COND_OGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 38: { 
    // Predicate_COND_OLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 39: { 
    // Predicate_COND_OLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 40: { 
    // Predicate_COND_UEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUEQ;
  }
  case 41: { 
    // Predicate_COND_UNE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE;
  }
  case 42: { 
    // Predicate_COND_UGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 43: { 
    // Predicate_COND_UGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 44: { 
    // Predicate_COND_ULT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 45: { 
    // Predicate_COND_ULE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 46: { 
    // Predicate_COND_EQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 47: { 
    // Predicate_COND_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 48: { 
    // Predicate_COND_SGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 49: { 
    // Predicate_COND_SGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 50: { 
    // Predicate_COND_SLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 51: { 
    // Predicate_COND_SLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 52: { 
    // Predicate_NegSubInlineConst16
    // Predicate_NegSubInlineConst32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm < -16 && Imm >= -64;

  }
  case 53: { 
    // Predicate_ShiftAmt32Imm
    auto *N = cast<ConstantSDNode>(Node);

  return N->getZExtValue() < 32;

  }
  case 54: { 
    // Predicate_COND_UNE_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 55: { 
    // Predicate_FP_ONE
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 56: { 
    // Predicate_FP_ZERO
    auto *N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 57: { 
    // Predicate_si_atomic_cmp_swap_32_local
    // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i32 &&
             AN->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;
  
  }
  case 58: { 
    // Predicate_si_atomic_cmp_swap_64_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i64 &&
             AN->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;
  
  }
  case 59: { 
    // Predicate_FP_HALF
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(0.5);
  }
  case 60: { 
    // Predicate_cvt_rpi_i32_f32
    SDNode *N = Node;
 (void) N; return TM.Options.NoNaNsFPMath; 
  }
  case 61: { 
    // Predicate_cvt_flr_i32_f32
    SDNode *N = Node;
 (void)N; return TM.Options.NoNaNsFPMath; 
  }
  case 62: { 
    // Predicate_IMMZeroBasedBitfieldMask
    auto *N = cast<ConstantSDNode>(Node);

  return isMask_32(N->getZExtValue());

  }
  case 63: { 
    // Predicate_COND_NULL
    auto *N = cast<CondCodeSDNode>(Node);
(void)N; return false;
  }
  case 64: { 
    // Predicate_si_setcc_uniform
    SDNode *N = Node;

  for (SDNode *Use : N->uses()) {
    if (Use->isMachineOpcode() || Use->getOpcode() != ISD::CopyToReg)
      return false;

    unsigned Reg = cast<RegisterSDNode>(Use->getOperand(1))->getReg();
    if (Reg != AMDGPU::SCC)
      return false;
  }
  return true;

  }
  case 65: { 
    // Predicate_COND_O
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 66: { 
    // Predicate_COND_UO
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 67: { 
    // Predicate_si_uniform_br
    SDNode *N = Node;

  return isUniformBr(N);

  }
  case 68: { 
    // Predicate_si_uniform_br_scc
    SDNode *N = Node;

  return isCBranchSCC(N);

  }
  case 69: { 
    // Predicate_anonymous_1661
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->getGeneration() < SISubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  unsigned Limit = 0;
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
         Limit < 10 && U != E; ++U, ++Limit) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());

    // If the register class is unknown, it could be an unknown
    // register class that needs to be an SGPR, e.g. an inline asm
    // constraint
    if (!RC || SIRI->isSGPRClass(RC))
      return false;
  }

  return Limit < 10;

  }
  case 70: { 
    // Predicate_anonymous_1671
    auto *N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 71: { 
    // Predicate_anonymous_1663
    // Predicate_anonymous_1666
    auto *N = cast<ConstantFPSDNode>(Node);

  if (Subtarget->getGeneration() < SISubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  unsigned Limit = 0;
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
         Limit < 10 && U != E; ++U, ++Limit) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());

    // If the register class is unknown, it could be an unknown
    // register class that needs to be an SGPR, e.g. an inline asm
    // constraint
    if (!RC || SIRI->isSGPRClass(RC))
      return false;
  }

  return Limit < 10;

  }
  case 72: { 
    // Predicate_anonymous_1675
    auto *N = cast<ConstantFPSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 73: { 
    // Predicate_TEX_RECT
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 74: { 
    // Predicate_TEX_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 75: { 
    // Predicate_TEX_SHADOW
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 76: { 
    // Predicate_TEX_SHADOW_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
  return SelectSMRDImm(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+2);
  return SelectSMRDSgpr(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
  return SelectSMRDImm32(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+7);
  return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first, Result[NextRes+6].first);
  case 4:
    Result.resize(NextRes+3);
  return SelectMUBUFScratchOffset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+6);
  return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first);
  case 6:
    Result.resize(NextRes+4);
  return SelectMUBUFScratchOffen(Root, N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 7:
    Result.resize(NextRes+2);
  return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+2);
  return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
  return SelectDS1Addr1Offset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+3);
  return SelectFlatAtomic(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 11:
    Result.resize(NextRes+3);
  return SelectDS64Bit4ByteAligned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 12:
    Result.resize(NextRes+3);
  return SelectMUBUFIntrinsicVOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 13:
    Result.resize(NextRes+2);
  return SelectMUBUFIntrinsicOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+3);
  return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 15:
    Result.resize(NextRes+2);
  return SelectVOP3PMods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
  return SelectVOP3PMods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+5);
  return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first);
  case 18:
    Result.resize(NextRes+4);
  return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 19:
    Result.resize(NextRes+2);
  return SelectVOP3Mods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+4);
  return SelectVOP3Mods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 21:
    Result.resize(NextRes+2);
  return SelectMOVRELOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+1);
  return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 23:
    Result.resize(NextRes+2);
  return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+4);
  return SelectVOP3Mods0Clamp0OMod(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 25:
    Result.resize(NextRes+1);
  return SelectSMRDBufferImm(N, Result[NextRes+0].first);
  case 26:
    Result.resize(NextRes+1);
  return SelectSMRDBufferSgpr(N, Result[NextRes+0].first);
  case 27:
    Result.resize(NextRes+1);
  return SelectSMRDBufferImm32(N, Result[NextRes+0].first);
  case 28:
    Result.resize(NextRes+2);
  return SelectVOP3Mods_NNaN(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 29:
    Result.resize(NextRes+1);
  return SelectVOP3NoMods(N, Result[NextRes+0].first);
  case 30:
    Result.resize(NextRes+3);
  return SelectVOP3OMods(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i1);

  }
  case 2: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 3: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i8);

  }
  case 4: {  // NegateImm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getConstant(-N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 5: {  // IMMPopCount
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(countPopulation(N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // as_i64imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i64);

  }
  case 7: {  // frameindex_to_targetframeindex
    FrameIndexSDNode *N = cast<FrameIndexSDNode>(V.getNode());

  auto FI = cast<FrameIndexSDNode>(N);
  return CurDAG->getTargetFrameIndex(FI->getIndex(), MVT::i32);

  }
  case 8: {  // bitcast_fpimm_to_i32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 9: {  // bitcast_fpimm_to_i64
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i64);

  }
  }
}

