{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678805047388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678805047388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 07:44:07 2023 " "Processing started: Tue Mar 14 07:44:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678805047388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1678805047388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_lab -c VGA_lab " "Command: quartus_sta VGA_lab -c VGA_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1678805047388 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1678805047457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1678805047865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1678805047865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805047897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805047897 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_lab.sdc " "Synopsys Design Constraints File file not found: 'VGA_lab.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1678805048283 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805048283 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:inst\|vsync vga_control:inst\|vsync " "create_clock -period 1.000 -name vga_control:inst\|vsync vga_control:inst\|vsync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678805048285 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:inst\|hsync vga_control:inst\|hsync " "create_clock -period 1.000 -name vga_control:inst\|hsync vga_control:inst\|hsync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678805048285 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:inst\|pixel_clk vga_control:inst\|pixel_clk " "create_clock -period 1.000 -name vga_control:inst\|pixel_clk vga_control:inst\|pixel_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678805048285 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock50MHz clock50MHz " "create_clock -period 1.000 -name clock50MHz clock50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678805048285 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:inst10\|clk_out clock_divider:inst10\|clk_out " "create_clock -period 1.000 -name clock_divider:inst10\|clk_out clock_divider:inst10\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678805048285 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805048285 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1678805048289 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805048456 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1678805048457 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678805048463 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678805048534 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678805048534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.944 " "Worst-case setup slack is -6.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.944            -710.591 vga_control:inst\|vsync  " "   -6.944            -710.591 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.473            -107.179 clock50MHz  " "   -4.473            -107.179 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.472             -81.578 vga_control:inst\|hsync  " "   -4.472             -81.578 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.917             -60.722 vga_control:inst\|pixel_clk  " "   -3.917             -60.722 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.375             -39.643 clock_divider:inst10\|clk_out  " "   -1.375             -39.643 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805048535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 vga_control:inst\|vsync  " "    0.136               0.000 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 clock50MHz  " "    0.487               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 clock_divider:inst10\|clk_out  " "    0.557               0.000 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 vga_control:inst\|pixel_clk  " "    0.595               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 vga_control:inst\|hsync  " "    0.685               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805048541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805048545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805048547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.918 " "Worst-case minimum pulse width slack is -0.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.918             -20.203 clock50MHz  " "   -0.918             -20.203 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -131.957 vga_control:inst\|vsync  " "   -0.394            -131.957 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -20.740 clock_divider:inst10\|clk_out  " "   -0.394             -20.740 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.302 vga_control:inst\|hsync  " "   -0.394             -14.302 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.155 vga_control:inst\|pixel_clk  " "   -0.394             -13.155 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805048551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805048551 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 27 synchronizer chains. " "Report Metastability: Found 27 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678805048559 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805048559 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678805048563 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678805048587 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678805049327 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805049565 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678805049580 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678805049580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.103 " "Worst-case setup slack is -7.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.103            -697.486 vga_control:inst\|vsync  " "   -7.103            -697.486 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.548             -82.472 vga_control:inst\|hsync  " "   -4.548             -82.472 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.351            -106.863 clock50MHz  " "   -4.351            -106.863 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.988             -62.874 vga_control:inst\|pixel_clk  " "   -3.988             -62.874 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.326             -38.874 clock_divider:inst10\|clk_out  " "   -1.326             -38.874 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805049582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.096 " "Worst-case hold slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 vga_control:inst\|vsync  " "    0.096               0.000 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 clock50MHz  " "    0.471               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 clock_divider:inst10\|clk_out  " "    0.535               0.000 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 vga_control:inst\|pixel_clk  " "    0.633               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.709               0.000 vga_control:inst\|hsync  " "    0.709               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805049588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805049592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805049594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.912 " "Worst-case minimum pulse width slack is -0.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.912             -22.279 clock50MHz  " "   -0.912             -22.279 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -126.636 vga_control:inst\|vsync  " "   -0.394            -126.636 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -20.047 clock_divider:inst10\|clk_out  " "   -0.394             -20.047 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.258 vga_control:inst\|hsync  " "   -0.394             -14.258 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.987 vga_control:inst\|pixel_clk  " "   -0.394             -12.987 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805049598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805049598 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 27 synchronizer chains. " "Report Metastability: Found 27 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678805049605 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805049605 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678805049608 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678805049728 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678805050323 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805050568 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678805050572 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678805050572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.638 " "Worst-case setup slack is -3.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.638            -385.576 vga_control:inst\|vsync  " "   -3.638            -385.576 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.492             -52.248 clock50MHz  " "   -3.492             -52.248 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.180             -40.504 vga_control:inst\|hsync  " "   -2.180             -40.504 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000             -26.127 vga_control:inst\|pixel_clk  " "   -2.000             -26.127 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.652             -16.784 clock_divider:inst10\|clk_out  " "   -0.652             -16.784 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805050574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.142 " "Worst-case hold slack is -0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -0.899 vga_control:inst\|vsync  " "   -0.142              -0.899 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 vga_control:inst\|hsync  " "    0.180               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 vga_control:inst\|pixel_clk  " "    0.192               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 clock50MHz  " "    0.266               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 clock_divider:inst10\|clk_out  " "    0.293               0.000 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805050580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805050584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805050589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.795 " "Worst-case minimum pulse width slack is -0.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.795              -4.951 clock50MHz  " "   -0.795              -4.951 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -6.168 vga_control:inst\|vsync  " "   -0.105              -6.168 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -0.191 clock_divider:inst10\|clk_out  " "   -0.052              -0.191 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 vga_control:inst\|hsync  " "    0.027               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 vga_control:inst\|pixel_clk  " "    0.043               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805050591 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 27 synchronizer chains. " "Report Metastability: Found 27 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678805050598 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805050598 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678805050601 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805050904 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678805050909 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678805050909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.336 " "Worst-case setup slack is -3.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.336            -338.048 vga_control:inst\|vsync  " "   -3.336            -338.048 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.037             -45.693 clock50MHz  " "   -3.037             -45.693 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.980             -36.331 vga_control:inst\|hsync  " "   -1.980             -36.331 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.814             -23.637 vga_control:inst\|pixel_clk  " "   -1.814             -23.637 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534             -13.602 clock_divider:inst10\|clk_out  " "   -0.534             -13.602 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805050912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.190 " "Worst-case hold slack is -0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.190              -1.516 vga_control:inst\|vsync  " "   -0.190              -1.516 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 vga_control:inst\|pixel_clk  " "    0.154               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 vga_control:inst\|hsync  " "    0.180               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 clock50MHz  " "    0.244               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 clock_divider:inst10\|clk_out  " "    0.265               0.000 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805050918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805050923 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805050925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.759 " "Worst-case minimum pulse width slack is -0.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.759              -4.993 clock50MHz  " "   -0.759              -4.993 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.048              -1.000 vga_control:inst\|vsync  " "   -0.048              -1.000 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 clock_divider:inst10\|clk_out  " "    0.005               0.000 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 vga_control:inst\|hsync  " "    0.051               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 vga_control:inst\|pixel_clk  " "    0.070               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805050929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805050929 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 27 synchronizer chains. " "Report Metastability: Found 27 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678805050936 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805050936 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678805051996 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678805052003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5204 " "Peak virtual memory: 5204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678805052049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 07:44:12 2023 " "Processing ended: Tue Mar 14 07:44:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678805052049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678805052049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678805052049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678805052049 ""}
