{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 19 18:10:22 2018 " "Info: Processing started: Thu Jul 19 18:10:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"Processor\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "f:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 3270 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "f:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 3272 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "f:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 3274 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "f:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 3276 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "f:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 3278 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|cu\|mins\[1\]\|combout " "Warning: Node \"pro\|cu\|mins\[1\]\|combout\" is a latch" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|cu\|mins\[4\]\|combout " "Warning: Node \"pro\|cu\|mins\[4\]\|combout\" is a latch" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|cu\|mins\[2\]\|combout " "Warning: Node \"pro\|cu\|mins\[2\]\|combout\" is a latch" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|cu\|mins\[3\]\|combout " "Warning: Node \"pro\|cu\|mins\[3\]\|combout\" is a latch" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|cu\|mins\[0\]\|combout " "Warning: Node \"pro\|cu\|mins\[0\]\|combout\" is a latch" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|alu\|data\[0\]\|combout " "Warning: Node \"pro\|alu\|data\[0\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|alu\|data\[1\]\|combout " "Warning: Node \"pro\|alu\|data\[1\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|alu\|data\[2\]\|combout " "Warning: Node \"pro\|alu\|data\[2\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|alu\|data\[3\]\|combout " "Warning: Node \"pro\|alu\|data\[3\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|alu\|data\[4\]\|combout " "Warning: Node \"pro\|alu\|data\[4\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|alu\|data\[5\]\|combout " "Warning: Node \"pro\|alu\|data\[5\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|alu\|data\[6\]\|combout " "Warning: Node \"pro\|alu\|data\[6\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|alu\|data\[7\]\|combout " "Warning: Node \"pro\|alu\|data\[7\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|alu\|data\[8\]\|combout " "Warning: Node \"pro\|alu\|data\[8\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|alu\|data\[9\]\|combout " "Warning: Node \"pro\|alu\|data\[9\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|alu\|data\[10\]\|combout " "Warning: Node \"pro\|alu\|data\[10\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|alu\|data\[11\]\|combout " "Warning: Node \"pro\|alu\|data\[11\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|alu\|data\[12\]\|combout " "Warning: Node \"pro\|alu\|data\[12\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|alu\|data\[13\]\|combout " "Warning: Node \"pro\|alu\|data\[13\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|alu\|data\[14\]\|combout " "Warning: Node \"pro\|alu\|data\[14\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pro\|alu\|data\[15\]\|combout " "Warning: Node \"pro\|alu\|data\[15\]\|combout\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{processor:pro\|Register:IR\|d\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{processor:pro\|ControlUnit:cu\|operation\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmitter:tr\|BaudGen:localclockOS\|flag " "Info: Destination node Transmitter:tr\|BaudGen:localclockOS\|flag" {  } { { "BaudGen.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/BaudGen.v" 21 -1 0 } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmitter:tr|BaudGen:localclockOS|flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 320 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receiver:re\|BaudGen:localclockOS\|flag " "Info: Destination node Receiver:re\|BaudGen:localclockOS\|flag" {  } { { "BaudGen.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/BaudGen.v" 21 -1 0 } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Receiver:re|BaudGen:localclockOS|flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 308 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmitter:tr\|transmeterClock " "Info: Destination node Transmitter:tr\|transmeterClock" {  } { { "Transmitter.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Transmitter.v" 20 -1 0 } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmitter:tr|transmeterClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 83 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:pro\|Register:IR\|d\[1\] " "Info: Destination node processor:pro\|Register:IR\|d\[1\]" {  } { { "Register.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Register.v" 11 -1 0 } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:pro|Register:IR|d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 343 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:pro\|Register:IR\|d\[2\] " "Info: Destination node processor:pro\|Register:IR\|d\[2\]" {  } { { "Register.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Register.v" 11 -1 0 } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:pro|Register:IR|d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 344 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:pro\|Register:IR\|d\[3\] " "Info: Destination node processor:pro\|Register:IR\|d\[3\]" {  } { { "Register.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Register.v" 11 -1 0 } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:pro|Register:IR|d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 345 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receiver:re\|activeClock " "Info: Destination node Receiver:re\|activeClock" {  } { { "Receiver.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Receiver.v" 14 -1 0 } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Receiver:re|activeClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 62 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:pro\|ControlUnit:cu\|operation\[1\] " "Info: Destination node processor:pro\|ControlUnit:cu\|operation\[1\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:pro|ControlUnit:cu|operation[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 107 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:pro\|ControlUnit:cu\|operation\[2\] " "Info: Destination node processor:pro\|ControlUnit:cu\|operation\[2\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:pro|ControlUnit:cu|operation[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 108 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 4 0 0 } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 3262 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:pro\|ALU:alu\|Mux16~0  " "Info: Automatically promoted node processor:pro\|ALU:alu\|Mux16~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 30 -1 0 } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:pro|ALU:alu|Mux16~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 1112 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Receiver:re\|activeClock  " "Info: Automatically promoted node Receiver:re\|activeClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Receiver.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Receiver.v" 14 -1 0 } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Receiver:re|activeClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 62 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Transmitter:tr\|transmeterClock  " "Info: Automatically promoted node Transmitter:tr\|transmeterClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Transmitter.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Transmitter.v" 20 -1 0 } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Transmitter:tr|transmeterClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 83 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:pro\|ControlUnit:cu\|Mux2~0  " "Info: Automatically promoted node processor:pro\|ControlUnit:cu\|Mux2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 93 -1 0 } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:pro|ControlUnit:cu|Mux2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 715 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X58_Y49 X68_Y60 " "Info: Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 " "Warning: 2 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS Y2 " "Info: Pin clk uses I/O standard 3.3-V LVCMOS at Y2" {  } { { "f:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "f:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 4 0 0 } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 33 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVCMOS G12 " "Info: Pin rx uses I/O standard 3.3-V LVCMOS at G12" {  } { { "f:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin/pin_planner.ppl" { rx } } } { "f:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 8 0 0 } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/" 0 { } { { 0 { 0 ""} 0 36 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Info: Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 19 18:10:44 2018 " "Info: Processing ended: Thu Jul 19 18:10:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
