static int F_1 ( struct V_1 * V_2 )\r\n{\r\nunsigned char V_3 ;\r\nF_2 ( V_2 , V_4 , 0 ) ;\r\nif ( ( ( V_3 = F_3 ( V_2 , V_4 ) ) & 0x07 ) != 0 ) {\r\nF_4 ( L_1 , V_2 -> V_5 . V_6 , V_3 ) ;\r\nreturn - V_7 ;\r\n}\r\nF_5 ( 160 ) ;\r\nF_2 ( V_2 , V_4 , 1 ) ;\r\nF_5 ( 160 ) ;\r\nif ( ( ( V_3 = F_3 ( V_2 , V_4 ) ) & 0x07 ) != 1 ) {\r\nF_4 ( L_2 , V_2 -> V_5 . V_6 , V_3 ) ;\r\nreturn - V_7 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_6 ( int V_8 , void * V_9 )\r\n{\r\nstruct V_10 * V_11 = V_9 ;\r\nint V_12 , V_13 = 5 ;\r\nint V_14 = 0 ;\r\ndo {\r\nV_12 = 0 ;\r\nif ( F_7 ( V_11 -> V_15 ) ) {\r\nV_14 = 1 ;\r\nF_8 ( V_8 , V_11 -> V_2 ) ;\r\nV_12 ++ ;\r\n}\r\nif ( F_7 ( V_11 -> V_16 ) & 0x01 ) {\r\nV_14 = 1 ;\r\nF_9 ( V_8 , V_11 -> V_17 ) ;\r\nV_12 ++ ;\r\n}\r\n} while ( V_12 && -- V_13 > 0 );\r\nreturn F_10 ( V_14 ) ;\r\n}\r\nstatic void F_11 ( int V_18 , struct V_19 * V_20 ,\r\nstruct V_1 * V_2 )\r\n{\r\nV_2 -> V_21 = 1 ;\r\nV_2 -> V_22 = 1 ;\r\nV_2 -> V_23 = V_23 [ V_18 ] ;\r\nV_2 -> V_24 = ( V_2 -> V_5 . V_6 >> 4 ) & 0x0f ;\r\nif ( V_2 -> V_5 . V_25 > 3 )\r\nV_2 -> V_24 |= 0x10 ;\r\nif ( V_2 -> V_5 . V_26 > 3 )\r\nV_2 -> V_24 |= 0x20 ;\r\nV_2 -> V_24 |= 0x40 ;\r\nF_12 ( V_2 -> V_24 , F_13 ( V_2 , V_27 ) ) ;\r\n}\r\nstatic int F_14 ( struct V_28 * V_29 )\r\n{\r\nstruct V_19 * V_20 = V_29 -> V_20 ;\r\nstruct V_30 V_31 , V_32 ;\r\nint V_33 ;\r\nmemset ( & V_31 , 0 , sizeof( V_31 ) ) ;\r\nmemset ( & V_32 , 0 , sizeof( V_32 ) ) ;\r\nV_31 . V_34 = V_32 . V_34 = V_35 ;\r\nstrcpy ( V_31 . V_36 , L_3 ) ;\r\nstrcpy ( V_32 . V_36 , L_4 ) ;\r\nif ( ( V_33 = F_15 ( V_20 , & V_31 , & V_32 ) ) < 0 )\r\nreturn V_33 ;\r\nstrcpy ( V_31 . V_36 , L_5 ) ;\r\nstrcpy ( V_32 . V_36 , L_6 ) ;\r\nif ( ( V_33 = F_15 ( V_20 , & V_31 , & V_32 ) ) < 0 )\r\nreturn V_33 ;\r\nstrcpy ( V_31 . V_36 , L_3 ) ; V_31 . V_37 = 1 ;\r\nstrcpy ( V_32 . V_36 , L_7 ) ;\r\nif ( ( V_33 = F_15 ( V_20 , & V_31 , & V_32 ) ) < 0 )\r\nreturn V_33 ;\r\nstrcpy ( V_31 . V_36 , L_5 ) ;\r\nstrcpy ( V_32 . V_36 , L_8 ) ;\r\nif ( ( V_33 = F_15 ( V_20 , & V_31 , & V_32 ) ) < 0 )\r\nreturn V_33 ;\r\n#if 0\r\nif (snd_mixer_group_rename(mixer,\r\nSNDRV_MIXER_IN_MONO, 0,\r\nSNDRV_MIXER_IN_MIC, 0) < 0)\r\ngoto __error;\r\nif (snd_mixer_elem_rename(mixer,\r\nSNDRV_MIXER_IN_MONO, 0, SNDRV_MIXER_ETYPE_INPUT,\r\nSNDRV_MIXER_IN_MIC, 0) < 0)\r\ngoto __error;\r\nif (snd_mixer_elem_rename(mixer,\r\n"Mono Capture Volume", 0, SNDRV_MIXER_ETYPE_VOLUME1,\r\n"Mic Capture Volume", 0) < 0)\r\ngoto __error;\r\nif (snd_mixer_elem_rename(mixer,\r\n"Mono Capture Switch", 0, SNDRV_MIXER_ETYPE_SWITCH1,\r\n"Mic Capture Switch", 0) < 0)\r\ngoto __error;\r\n#endif\r\nreturn 0 ;\r\n}\r\nstatic void F_16 ( struct V_19 * V_20 )\r\n{\r\nstruct V_10 * V_11 = V_20 -> V_38 ;\r\nif ( V_11 == NULL )\r\nreturn;\r\nif ( V_11 -> V_8 >= 0 )\r\nF_17 ( V_11 -> V_8 , ( void * ) V_11 ) ;\r\n}\r\nstatic int F_18 ( struct V_39 * V_40 , unsigned int V_18 )\r\n{\r\nreturn V_41 [ V_18 ] ;\r\n}\r\nstatic int F_19 ( struct V_39 * V_40 , unsigned int V_18 )\r\n{\r\nstatic int V_42 [] = { 5 , 11 , 12 , 9 , 7 , 15 , 3 , - 1 } ;\r\nstatic int V_43 [] = { 5 , 6 , 7 , 1 , 3 , - 1 } ;\r\nint V_44 , V_45 , V_46 , V_33 ;\r\nstruct V_19 * V_20 ;\r\nstruct V_1 * V_2 = NULL ;\r\nstruct V_28 * V_17 ;\r\nstruct V_10 * V_11 ;\r\nV_33 = F_20 ( V_40 , V_37 [ V_18 ] , V_47 [ V_18 ] , V_48 ,\r\nsizeof( struct V_10 ) , & V_20 ) ;\r\nif ( V_33 < 0 )\r\nreturn V_33 ;\r\nV_20 -> V_49 = F_16 ;\r\nV_11 = V_20 -> V_38 ;\r\nV_11 -> V_20 = V_20 ;\r\nV_11 -> V_8 = - 1 ;\r\nV_44 = V_8 [ V_18 ] ;\r\nif ( V_44 == V_50 ) {\r\nif ( ( V_44 = F_21 ( V_42 ) ) < 0 ) {\r\nF_22 (KERN_ERR PFX L_9 ) ;\r\nV_33 = - V_51 ;\r\ngoto V_52;\r\n}\r\n}\r\nV_45 = V_25 [ V_18 ] ;\r\nif ( V_45 == V_53 ) {\r\nif ( ( V_45 = F_23 ( V_43 ) ) < 0 ) {\r\nF_22 (KERN_ERR PFX L_10 ) ;\r\nV_33 = - V_51 ;\r\ngoto V_52;\r\n}\r\n}\r\nV_46 = V_26 [ V_18 ] ;\r\nif ( V_46 == V_53 ) {\r\nif ( ( V_46 = F_23 ( V_43 ) ) < 0 ) {\r\nF_22 (KERN_ERR PFX L_11 ) ;\r\nV_33 = - V_51 ;\r\ngoto V_52;\r\n}\r\n}\r\nif ( V_6 [ V_18 ] != V_54 ) {\r\nV_33 = F_24 ( V_20 ,\r\nV_6 [ V_18 ] ,\r\n- V_44 , V_45 , V_46 ,\r\n0 , V_55 [ V_18 ] ,\r\nV_56 [ V_18 ] ,\r\n0 , & V_2 ) ;\r\n} else {\r\nstatic unsigned long V_57 [] = {\r\n0x220 , 0x230 , 0x240 , 0x250 , 0x260\r\n} ;\r\nint V_58 ;\r\nfor ( V_58 = 0 ; V_58 < F_25 ( V_57 ) ; V_58 ++ ) {\r\nV_33 = F_24 ( V_20 ,\r\nV_57 [ V_58 ] ,\r\n- V_44 , V_45 , V_46 ,\r\n0 , V_55 [ V_18 ] ,\r\nV_56 [ V_18 ] ,\r\n0 , & V_2 ) ;\r\nif ( V_33 >= 0 ) {\r\nV_6 [ V_18 ] = V_57 [ V_58 ] ;\r\nbreak;\r\n}\r\n}\r\n}\r\nif ( V_33 < 0 )\r\ngoto V_52;\r\nif ( ( V_33 = F_1 ( V_2 ) ) < 0 )\r\ngoto V_52;\r\nV_11 -> V_15 = V_2 -> V_5 . V_59 ;\r\nV_11 -> V_16 = V_2 -> V_5 . V_6 + 0x10c + 2 ;\r\nF_11 ( V_18 , V_20 , V_2 ) ;\r\nif ( ( V_33 = F_26 ( V_2 ) ) < 0 )\r\ngoto V_52;\r\nif ( ! V_2 -> V_60 ) {\r\nF_22 (KERN_ERR PFX L_12 , gus->gf1.port) ;\r\nV_33 = - V_7 ;\r\ngoto V_52;\r\n}\r\nif ( F_27 ( V_44 , F_6 , 0 , L_13 , ( void * ) V_11 ) ) {\r\nF_22 (KERN_ERR PFX L_14 , xirq) ;\r\nV_33 = - V_51 ;\r\ngoto V_52;\r\n}\r\nV_11 -> V_8 = V_44 ;\r\nV_33 = F_28 ( V_20 ,\r\nV_2 -> V_5 . V_6 + 0x10c , - 1 , V_44 ,\r\nV_46 < 0 ? V_45 : V_46 , V_45 ,\r\nV_61 ,\r\nV_62 |\r\nV_63 |\r\nV_64 ,\r\n& V_17 ) ;\r\nif ( V_33 < 0 )\r\ngoto V_52;\r\nV_33 = F_29 ( V_17 , 0 , NULL ) ;\r\nif ( V_33 < 0 )\r\ngoto V_52;\r\nV_33 = F_30 ( V_17 ) ;\r\nif ( V_33 < 0 )\r\ngoto V_52;\r\nV_33 = F_31 ( V_17 , 2 , NULL ) ;\r\nif ( V_33 < 0 )\r\ngoto V_52;\r\nif ( V_56 [ V_18 ] > 0 ) {\r\nif ( ( V_33 = F_32 ( V_2 , 1 , 1 , NULL ) ) < 0 )\r\ngoto V_52;\r\n}\r\nV_33 = F_14 ( V_17 ) ;\r\nif ( V_33 < 0 )\r\ngoto V_52;\r\nV_33 = F_33 ( V_2 , 0 , NULL ) ;\r\nif ( V_33 < 0 )\r\ngoto V_52;\r\nsprintf ( V_20 -> V_65 + strlen ( V_20 -> V_65 ) , L_15 , V_2 -> V_5 . V_6 , V_44 , V_45 ) ;\r\nif ( V_46 >= 0 )\r\nsprintf ( V_20 -> V_65 + strlen ( V_20 -> V_65 ) , L_16 , V_46 ) ;\r\nV_33 = F_34 ( V_20 ) ;\r\nif ( V_33 < 0 )\r\ngoto V_52;\r\nV_11 -> V_2 = V_2 ;\r\nV_11 -> V_17 = V_17 ;\r\nF_35 ( V_40 , V_20 ) ;\r\nreturn 0 ;\r\nV_52:\r\nF_36 ( V_20 ) ;\r\nreturn V_33 ;\r\n}\r\nstatic int F_37 ( struct V_39 * V_66 , unsigned int V_18 )\r\n{\r\nF_36 ( F_38 ( V_66 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_39 ( void )\r\n{\r\nreturn F_40 ( & V_67 , V_68 ) ;\r\n}\r\nstatic void T_3 F_41 ( void )\r\n{\r\nF_42 ( & V_67 ) ;\r\n}
