---
layout: ceniit
---

<h2>News</h2>

<ul>
    <!-- 2018 -->
  <li> The MEMOCODE 2017
      paper <a href="http://doi.acm.org/10.1145/3127041.3127044">Quantifying
      the Information Leak in Cache Attacks via Symbolic Execution</a>
      was invited to a special issue of
      the <a href="https://tecs.acm.org/">ACM Transactions of Embedded
      Computing Systems (TECS)</a>.
  </li></br>
  <li>
    Accepted paper <a href="">TRAU:
      SMT solver for string constraints</a>, at the International
    Conference on Formal Methods in Computer-Aided Design, FMCAD 18
  </li></br>
  <li>
    Accepted paper <a href="https://doi.org/10.23919/DATE.2018.8342096">Stability-aware
      integrated routing and scheduling for control applications in
      Ethernet networks</a>, at Design, Automation and Test in
    Europe, <a href="http://www.date-conference.com">DATE 2018</a>
  </li></br>
  <li> Examining and teaching a graduate course
on <a href="http://www.ida.liu.se/edu/grad/course/607/">Satisfiability
Modulo Theory (SMT) and Optimization</a> </li></br>
    <!-- 2017 -->  
  <li>o
    Accepted article <a href="https://doi.org/10.1007/s10009-016-0415-4">An Integrated
    Specification and Verification Technique for Highly Concurrent
    Data Structures</a> at the International Journal on Software Tools
    and Technology Transfer, volume 19, STTT 2017.
  </li></br>
  <li>
    <a href="https://doi.org/10.23919/FMCAD.2017.8102243">Safety
      Verification of Phaser Programs</a>, at the International
    Conference on Formal Methods in Computer-Aided Design, FMCAD 17
  </li></br>
  <li>
    <a href="http://doi.acm.org/10.1145/3127041.3127044">Quantifying
      the Information Leak in Cache Attacks via Symbolic
      Execution</a>, at the 15th ACM-IEEE International Conference
    on Formal Methods and Models for System Designn, MEMOCODE 17
  </li></br>
  <li>
    <a href="http://doi.acm.org/10.1145/3062341.3062384">Flatten
      and Conquer (A Framework for Efficient Analysis of String
      Constraints)</a>, at the 38th annual ACM SIGPLAN conference on
    Programming Language Design and Implementation, PLDI 17
  </li></br>

    <li> Teaching the automatic program analysis part of the 
    <a href="http://www.ida.liu.se/~TDDC90/">Software Security</a>
    course at IDA</li></br></br>

    <li>Proposed a Master's project on probabilistically uncovering
    concurrency heisenbugs, check <a href="/ceniit-12-04/projects/">here</a></li></br></br>
    
    <li>Examining and teaching the
    <a href="https://www.ida.liu.se/edu/grad/course/497/">Introduction to
    automatic verification</a> graduate course with LiU, Lund and Saab
    students</li></br></br>
    
  <li> Proposed Master's project proposal on incremental verification,
  gui for verification tools, checking concurrent code</li></br>
  

</ul>
