

================================================================
== Vitis HLS Report for 'compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv2_ReLU'
================================================================
* Date:           Tue Oct 21 03:21:55 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.908 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv2_ReLU  |        5|        5|         3|          1|          1|     4|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n2_1 = alloca i32 1"   --->   Operation 6 'alloca' 'n2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %n2_1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body97.i.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%n2 = load i6 %n2_1" [src/srcnn.cpp:192]   --->   Operation 9 'load' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2, i32 5" [src/srcnn.cpp:192]   --->   Operation 10 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %tmp, void %for.body97.split.i.i, void %for.inc176.7.i.i.preheader.exitStub" [src/srcnn.cpp:192]   --->   Operation 11 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %n2, i32 3, i32 4" [src/srcnn.cpp:192]   --->   Operation 12 'partselect' 'lshr_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i2 %lshr_ln1" [src/srcnn.cpp:192]   --->   Operation 13 'zext' 'zext_ln192' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%acc2_addr = getelementptr i32 %acc2, i64 0, i64 %zext_ln192" [src/srcnn.cpp:195]   --->   Operation 14 'getelementptr' 'acc2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.67ns)   --->   "%t = load i2 %acc2_addr" [src/srcnn.cpp:195]   --->   Operation 15 'load' 't' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%acc2_1_addr = getelementptr i32 %acc2_1, i64 0, i64 %zext_ln192" [src/srcnn.cpp:195]   --->   Operation 16 'getelementptr' 'acc2_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.67ns)   --->   "%acc2_1_load = load i2 %acc2_1_addr" [src/srcnn.cpp:195]   --->   Operation 17 'load' 'acc2_1_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%acc2_2_addr = getelementptr i32 %acc2_2, i64 0, i64 %zext_ln192" [src/srcnn.cpp:195]   --->   Operation 18 'getelementptr' 'acc2_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.67ns)   --->   "%acc2_2_load = load i2 %acc2_2_addr" [src/srcnn.cpp:195]   --->   Operation 19 'load' 'acc2_2_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%acc2_3_addr = getelementptr i32 %acc2_3, i64 0, i64 %zext_ln192" [src/srcnn.cpp:195]   --->   Operation 20 'getelementptr' 'acc2_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.67ns)   --->   "%acc2_3_load = load i2 %acc2_3_addr" [src/srcnn.cpp:195]   --->   Operation 21 'load' 'acc2_3_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%acc2_4_addr = getelementptr i32 %acc2_4, i64 0, i64 %zext_ln192" [src/srcnn.cpp:195]   --->   Operation 22 'getelementptr' 'acc2_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.67ns)   --->   "%acc2_4_load = load i2 %acc2_4_addr" [src/srcnn.cpp:195]   --->   Operation 23 'load' 'acc2_4_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%acc2_5_addr = getelementptr i32 %acc2_5, i64 0, i64 %zext_ln192" [src/srcnn.cpp:195]   --->   Operation 24 'getelementptr' 'acc2_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%acc2_5_load = load i2 %acc2_5_addr" [src/srcnn.cpp:195]   --->   Operation 25 'load' 'acc2_5_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%acc2_6_addr = getelementptr i32 %acc2_6, i64 0, i64 %zext_ln192" [src/srcnn.cpp:195]   --->   Operation 26 'getelementptr' 'acc2_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%acc2_6_load = load i2 %acc2_6_addr" [src/srcnn.cpp:195]   --->   Operation 27 'load' 'acc2_6_load' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%acc2_7_addr = getelementptr i32 %acc2_7, i64 0, i64 %zext_ln192" [src/srcnn.cpp:195]   --->   Operation 28 'getelementptr' 'acc2_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.67ns)   --->   "%t_1 = load i2 %acc2_7_addr" [src/srcnn.cpp:195]   --->   Operation 29 'load' 't_1' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln192 = add i6 %n2, i6 8" [src/srcnn.cpp:192]   --->   Operation 30 'add' 'add_ln192' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln192 = store i6 %add_ln192, i6 %n2_1" [src/srcnn.cpp:192]   --->   Operation 31 'store' 'store_ln192' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 32 [1/2] (0.67ns)   --->   "%t = load i2 %acc2_addr" [src/srcnn.cpp:195]   --->   Operation 32 'load' 't' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 33 '%tmp_2 = fcmp_ogt  i32 %t, i32 0'
ST_2 : Operation 33 [2/2] (2.01ns)   --->   "%tmp_2 = fcmp_ogt  i32 %t, i32 0" [src/srcnn.cpp:196]   --->   Operation 33 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/2] (0.67ns)   --->   "%acc2_1_load = load i2 %acc2_1_addr" [src/srcnn.cpp:195]   --->   Operation 34 'load' 'acc2_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 35 '%tmp_4 = fcmp_ogt  i32 %acc2_1_load, i32 0'
ST_2 : Operation 35 [2/2] (2.01ns)   --->   "%tmp_4 = fcmp_ogt  i32 %acc2_1_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 35 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/2] (0.67ns)   --->   "%acc2_2_load = load i2 %acc2_2_addr" [src/srcnn.cpp:195]   --->   Operation 36 'load' 'acc2_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 37 '%tmp_6 = fcmp_ogt  i32 %acc2_2_load, i32 0'
ST_2 : Operation 37 [2/2] (2.01ns)   --->   "%tmp_6 = fcmp_ogt  i32 %acc2_2_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 37 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/2] (0.67ns)   --->   "%acc2_3_load = load i2 %acc2_3_addr" [src/srcnn.cpp:195]   --->   Operation 38 'load' 'acc2_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 39 '%tmp_8 = fcmp_ogt  i32 %acc2_3_load, i32 0'
ST_2 : Operation 39 [2/2] (2.01ns)   --->   "%tmp_8 = fcmp_ogt  i32 %acc2_3_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 39 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/2] (0.67ns)   --->   "%acc2_4_load = load i2 %acc2_4_addr" [src/srcnn.cpp:195]   --->   Operation 40 'load' 'acc2_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 41 '%tmp_s = fcmp_ogt  i32 %acc2_4_load, i32 0'
ST_2 : Operation 41 [2/2] (2.01ns)   --->   "%tmp_s = fcmp_ogt  i32 %acc2_4_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 41 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/2] (0.67ns)   --->   "%acc2_5_load = load i2 %acc2_5_addr" [src/srcnn.cpp:195]   --->   Operation 42 'load' 'acc2_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 43 '%tmp_11 = fcmp_ogt  i32 %acc2_5_load, i32 0'
ST_2 : Operation 43 [2/2] (2.01ns)   --->   "%tmp_11 = fcmp_ogt  i32 %acc2_5_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 43 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/2] (0.67ns)   --->   "%acc2_6_load = load i2 %acc2_6_addr" [src/srcnn.cpp:195]   --->   Operation 44 'load' 'acc2_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 45 '%tmp_13 = fcmp_ogt  i32 %acc2_6_load, i32 0'
ST_2 : Operation 45 [2/2] (2.01ns)   --->   "%tmp_13 = fcmp_ogt  i32 %acc2_6_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 45 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/2] (0.67ns)   --->   "%t_1 = load i2 %acc2_7_addr" [src/srcnn.cpp:195]   --->   Operation 46 'load' 't_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : [1/1] (0.77ns)   --->   Input mux for Operation 47 '%tmp_15 = fcmp_ogt  i32 %t_1, i32 0'
ST_2 : Operation 47 [2/2] (2.01ns)   --->   "%tmp_15 = fcmp_ogt  i32 %t_1, i32 0" [src/srcnn.cpp:196]   --->   Operation 47 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.01> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln193 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [src/srcnn.cpp:193]   --->   Operation 48 'specpipeline' 'specpipeline_ln193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/srcnn.cpp:192]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/srcnn.cpp:192]   --->   Operation 50 'specloopname' 'specloopname_ln192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln196 = bitcast i32 %t" [src/srcnn.cpp:196]   --->   Operation 51 'bitcast' 'bitcast_ln196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln196, i32 23, i32 30" [src/srcnn.cpp:196]   --->   Operation 52 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i32 %bitcast_ln196" [src/srcnn.cpp:196]   --->   Operation 53 'trunc' 'trunc_ln196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.76ns)   --->   "%icmp_ln196 = icmp_ne  i8 %tmp_1, i8 255" [src/srcnn.cpp:196]   --->   Operation 54 'icmp' 'icmp_ln196' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.92ns)   --->   "%icmp_ln196_1 = icmp_eq  i23 %trunc_ln196, i23 0" [src/srcnn.cpp:196]   --->   Operation 55 'icmp' 'icmp_ln196_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln196)   --->   "%or_ln196 = or i1 %icmp_ln196_1, i1 %icmp_ln196" [src/srcnn.cpp:196]   --->   Operation 56 'or' 'or_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %t, i32 0" [src/srcnn.cpp:196]   --->   Operation 57 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln196)   --->   "%and_ln196 = and i1 %or_ln196, i1 %tmp_2" [src/srcnn.cpp:196]   --->   Operation 58 'and' 'and_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln196 = select i1 %and_ln196, i32 %t, i32 0" [src/srcnn.cpp:196]   --->   Operation 59 'select' 'select_ln196' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln196_1 = bitcast i32 %acc2_1_load" [src/srcnn.cpp:196]   --->   Operation 60 'bitcast' 'bitcast_ln196_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln196_1, i32 23, i32 30" [src/srcnn.cpp:196]   --->   Operation 61 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i32 %bitcast_ln196_1" [src/srcnn.cpp:196]   --->   Operation 62 'trunc' 'trunc_ln196_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.76ns)   --->   "%icmp_ln196_2 = icmp_ne  i8 %tmp_3, i8 255" [src/srcnn.cpp:196]   --->   Operation 63 'icmp' 'icmp_ln196_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.92ns)   --->   "%icmp_ln196_3 = icmp_eq  i23 %trunc_ln196_1, i23 0" [src/srcnn.cpp:196]   --->   Operation 64 'icmp' 'icmp_ln196_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_1)   --->   "%or_ln196_1 = or i1 %icmp_ln196_3, i1 %icmp_ln196_2" [src/srcnn.cpp:196]   --->   Operation 65 'or' 'or_ln196_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_ogt  i32 %acc2_1_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 66 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_1)   --->   "%and_ln196_1 = and i1 %or_ln196_1, i1 %tmp_4" [src/srcnn.cpp:196]   --->   Operation 67 'and' 'and_ln196_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln196_1 = select i1 %and_ln196_1, i32 %acc2_1_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 68 'select' 'select_ln196_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln196_2 = bitcast i32 %acc2_2_load" [src/srcnn.cpp:196]   --->   Operation 69 'bitcast' 'bitcast_ln196_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln196_2, i32 23, i32 30" [src/srcnn.cpp:196]   --->   Operation 70 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln196_2 = trunc i32 %bitcast_ln196_2" [src/srcnn.cpp:196]   --->   Operation 71 'trunc' 'trunc_ln196_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.76ns)   --->   "%icmp_ln196_4 = icmp_ne  i8 %tmp_5, i8 255" [src/srcnn.cpp:196]   --->   Operation 72 'icmp' 'icmp_ln196_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.92ns)   --->   "%icmp_ln196_5 = icmp_eq  i23 %trunc_ln196_2, i23 0" [src/srcnn.cpp:196]   --->   Operation 73 'icmp' 'icmp_ln196_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_2)   --->   "%or_ln196_2 = or i1 %icmp_ln196_5, i1 %icmp_ln196_4" [src/srcnn.cpp:196]   --->   Operation 74 'or' 'or_ln196_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_ogt  i32 %acc2_2_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 75 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_2)   --->   "%and_ln196_2 = and i1 %or_ln196_2, i1 %tmp_6" [src/srcnn.cpp:196]   --->   Operation 76 'and' 'and_ln196_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln196_2 = select i1 %and_ln196_2, i32 %acc2_2_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 77 'select' 'select_ln196_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln196_3 = bitcast i32 %acc2_3_load" [src/srcnn.cpp:196]   --->   Operation 78 'bitcast' 'bitcast_ln196_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln196_3, i32 23, i32 30" [src/srcnn.cpp:196]   --->   Operation 79 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln196_3 = trunc i32 %bitcast_ln196_3" [src/srcnn.cpp:196]   --->   Operation 80 'trunc' 'trunc_ln196_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.76ns)   --->   "%icmp_ln196_6 = icmp_ne  i8 %tmp_7, i8 255" [src/srcnn.cpp:196]   --->   Operation 81 'icmp' 'icmp_ln196_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.92ns)   --->   "%icmp_ln196_7 = icmp_eq  i23 %trunc_ln196_3, i23 0" [src/srcnn.cpp:196]   --->   Operation 82 'icmp' 'icmp_ln196_7' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_3)   --->   "%or_ln196_3 = or i1 %icmp_ln196_7, i1 %icmp_ln196_6" [src/srcnn.cpp:196]   --->   Operation 83 'or' 'or_ln196_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_ogt  i32 %acc2_3_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 84 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_3)   --->   "%and_ln196_3 = and i1 %or_ln196_3, i1 %tmp_8" [src/srcnn.cpp:196]   --->   Operation 85 'and' 'and_ln196_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln196_3 = select i1 %and_ln196_3, i32 %acc2_3_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 86 'select' 'select_ln196_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln196_4 = bitcast i32 %acc2_4_load" [src/srcnn.cpp:196]   --->   Operation 87 'bitcast' 'bitcast_ln196_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln196_4, i32 23, i32 30" [src/srcnn.cpp:196]   --->   Operation 88 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln196_4 = trunc i32 %bitcast_ln196_4" [src/srcnn.cpp:196]   --->   Operation 89 'trunc' 'trunc_ln196_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.76ns)   --->   "%icmp_ln196_8 = icmp_ne  i8 %tmp_9, i8 255" [src/srcnn.cpp:196]   --->   Operation 90 'icmp' 'icmp_ln196_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.92ns)   --->   "%icmp_ln196_9 = icmp_eq  i23 %trunc_ln196_4, i23 0" [src/srcnn.cpp:196]   --->   Operation 91 'icmp' 'icmp_ln196_9' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_4)   --->   "%or_ln196_4 = or i1 %icmp_ln196_9, i1 %icmp_ln196_8" [src/srcnn.cpp:196]   --->   Operation 92 'or' 'or_ln196_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %acc2_4_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 93 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_4)   --->   "%and_ln196_4 = and i1 %or_ln196_4, i1 %tmp_s" [src/srcnn.cpp:196]   --->   Operation 94 'and' 'and_ln196_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln196_4 = select i1 %and_ln196_4, i32 %acc2_4_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 95 'select' 'select_ln196_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln196_5 = bitcast i32 %acc2_5_load" [src/srcnn.cpp:196]   --->   Operation 96 'bitcast' 'bitcast_ln196_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln196_5, i32 23, i32 30" [src/srcnn.cpp:196]   --->   Operation 97 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln196_5 = trunc i32 %bitcast_ln196_5" [src/srcnn.cpp:196]   --->   Operation 98 'trunc' 'trunc_ln196_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.76ns)   --->   "%icmp_ln196_10 = icmp_ne  i8 %tmp_10, i8 255" [src/srcnn.cpp:196]   --->   Operation 99 'icmp' 'icmp_ln196_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.92ns)   --->   "%icmp_ln196_11 = icmp_eq  i23 %trunc_ln196_5, i23 0" [src/srcnn.cpp:196]   --->   Operation 100 'icmp' 'icmp_ln196_11' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_5)   --->   "%or_ln196_5 = or i1 %icmp_ln196_11, i1 %icmp_ln196_10" [src/srcnn.cpp:196]   --->   Operation 101 'or' 'or_ln196_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_ogt  i32 %acc2_5_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 102 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_5)   --->   "%and_ln196_5 = and i1 %or_ln196_5, i1 %tmp_11" [src/srcnn.cpp:196]   --->   Operation 103 'and' 'and_ln196_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln196_5 = select i1 %and_ln196_5, i32 %acc2_5_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 104 'select' 'select_ln196_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln196_6 = bitcast i32 %acc2_6_load" [src/srcnn.cpp:196]   --->   Operation 105 'bitcast' 'bitcast_ln196_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln196_6, i32 23, i32 30" [src/srcnn.cpp:196]   --->   Operation 106 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln196_6 = trunc i32 %bitcast_ln196_6" [src/srcnn.cpp:196]   --->   Operation 107 'trunc' 'trunc_ln196_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.76ns)   --->   "%icmp_ln196_12 = icmp_ne  i8 %tmp_12, i8 255" [src/srcnn.cpp:196]   --->   Operation 108 'icmp' 'icmp_ln196_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.92ns)   --->   "%icmp_ln196_13 = icmp_eq  i23 %trunc_ln196_6, i23 0" [src/srcnn.cpp:196]   --->   Operation 109 'icmp' 'icmp_ln196_13' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_6)   --->   "%or_ln196_6 = or i1 %icmp_ln196_13, i1 %icmp_ln196_12" [src/srcnn.cpp:196]   --->   Operation 110 'or' 'or_ln196_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_ogt  i32 %acc2_6_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 111 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_6)   --->   "%and_ln196_6 = and i1 %or_ln196_6, i1 %tmp_13" [src/srcnn.cpp:196]   --->   Operation 112 'and' 'and_ln196_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln196_6 = select i1 %and_ln196_6, i32 %acc2_6_load, i32 0" [src/srcnn.cpp:196]   --->   Operation 113 'select' 'select_ln196_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln196_7 = bitcast i32 %t_1" [src/srcnn.cpp:196]   --->   Operation 114 'bitcast' 'bitcast_ln196_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln196_7, i32 23, i32 30" [src/srcnn.cpp:196]   --->   Operation 115 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln196_7 = trunc i32 %bitcast_ln196_7" [src/srcnn.cpp:196]   --->   Operation 116 'trunc' 'trunc_ln196_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.76ns)   --->   "%icmp_ln196_14 = icmp_ne  i8 %tmp_14, i8 255" [src/srcnn.cpp:196]   --->   Operation 117 'icmp' 'icmp_ln196_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.92ns)   --->   "%icmp_ln196_15 = icmp_eq  i23 %trunc_ln196_7, i23 0" [src/srcnn.cpp:196]   --->   Operation 118 'icmp' 'icmp_ln196_15' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_7)   --->   "%or_ln196_7 = or i1 %icmp_ln196_15, i1 %icmp_ln196_14" [src/srcnn.cpp:196]   --->   Operation 119 'or' 'or_ln196_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/2] (2.78ns)   --->   "%tmp_15 = fcmp_ogt  i32 %t_1, i32 0" [src/srcnn.cpp:196]   --->   Operation 120 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln196_7)   --->   "%and_ln196_7 = and i1 %or_ln196_7, i1 %tmp_15" [src/srcnn.cpp:196]   --->   Operation 121 'and' 'and_ln196_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln196_7 = select i1 %and_ln196_7, i32 %t_1, i32 0" [src/srcnn.cpp:196]   --->   Operation 122 'select' 'select_ln196_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%f2_addr = getelementptr i32 %f2, i64 0, i64 %zext_ln192" [src/srcnn.cpp:196]   --->   Operation 123 'getelementptr' 'f2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.67ns)   --->   "%store_ln196 = store i32 %select_ln196, i2 %f2_addr" [src/srcnn.cpp:196]   --->   Operation 124 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%f2_1_addr = getelementptr i32 %f2_1, i64 0, i64 %zext_ln192" [src/srcnn.cpp:196]   --->   Operation 125 'getelementptr' 'f2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.67ns)   --->   "%store_ln196 = store i32 %select_ln196_1, i2 %f2_1_addr" [src/srcnn.cpp:196]   --->   Operation 126 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%f2_2_addr = getelementptr i32 %f2_2, i64 0, i64 %zext_ln192" [src/srcnn.cpp:196]   --->   Operation 127 'getelementptr' 'f2_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.67ns)   --->   "%store_ln196 = store i32 %select_ln196_2, i2 %f2_2_addr" [src/srcnn.cpp:196]   --->   Operation 128 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%f2_3_addr = getelementptr i32 %f2_3, i64 0, i64 %zext_ln192" [src/srcnn.cpp:196]   --->   Operation 129 'getelementptr' 'f2_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.67ns)   --->   "%store_ln196 = store i32 %select_ln196_3, i2 %f2_3_addr" [src/srcnn.cpp:196]   --->   Operation 130 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%f2_4_addr = getelementptr i32 %f2_4, i64 0, i64 %zext_ln192" [src/srcnn.cpp:196]   --->   Operation 131 'getelementptr' 'f2_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.67ns)   --->   "%store_ln196 = store i32 %select_ln196_4, i2 %f2_4_addr" [src/srcnn.cpp:196]   --->   Operation 132 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%f2_5_addr = getelementptr i32 %f2_5, i64 0, i64 %zext_ln192" [src/srcnn.cpp:196]   --->   Operation 133 'getelementptr' 'f2_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.67ns)   --->   "%store_ln196 = store i32 %select_ln196_5, i2 %f2_5_addr" [src/srcnn.cpp:196]   --->   Operation 134 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%f2_6_addr = getelementptr i32 %f2_6, i64 0, i64 %zext_ln192" [src/srcnn.cpp:196]   --->   Operation 135 'getelementptr' 'f2_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.67ns)   --->   "%store_ln196 = store i32 %select_ln196_6, i2 %f2_6_addr" [src/srcnn.cpp:196]   --->   Operation 136 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%f2_7_addr = getelementptr i32 %f2_7, i64 0, i64 %zext_ln192" [src/srcnn.cpp:196]   --->   Operation 137 'getelementptr' 'f2_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.67ns)   --->   "%store_ln196 = store i32 %select_ln196_7, i2 %f2_7_addr" [src/srcnn.cpp:196]   --->   Operation 138 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.body97.i.i" [src/srcnn.cpp:192]   --->   Operation 139 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.208ns
The critical path consists of the following:
	'alloca' operation ('n2') [17]  (0.000 ns)
	'load' operation ('n2', src/srcnn.cpp:192) on local variable 'n2' [21]  (0.000 ns)
	'add' operation ('add_ln192', src/srcnn.cpp:192) [134]  (0.781 ns)
	'store' operation ('store_ln192', src/srcnn.cpp:192) of variable 'add_ln192', src/srcnn.cpp:192 on local variable 'n2' [135]  (0.427 ns)

 <State 2>: 3.459ns
The critical path consists of the following:
	'load' operation ('t', src/srcnn.cpp:195) on array 'acc2' [31]  (0.677 ns)
	multiplexor before operation 'fcmp' with delay (0.770 ns)
'fcmp' operation ('tmp_2', src/srcnn.cpp:196) [38]  (2.012 ns)

 <State 3>: 3.908ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', src/srcnn.cpp:196) [38]  (2.782 ns)
	'and' operation ('and_ln196', src/srcnn.cpp:196) [39]  (0.000 ns)
	'select' operation ('select_ln196', src/srcnn.cpp:196) [40]  (0.449 ns)
	'store' operation ('store_ln196', src/srcnn.cpp:196) of variable 'select_ln196', src/srcnn.cpp:196 on array 'f2' [119]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
