 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Wed Jul  8 21:21:48 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_1p08v_125c   Library: scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
Wire Load Model Mode: top

  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRQX1MTR)    0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRQX1MTR)    0.251    0.251 f
  U0_BANK_TOP/U3676/Y (NOR2BX1MTR)                       0.087      0.338 r
  U0_BANK_TOP/U3677/Y (NAND2X1MTR)                       0.084      0.423 f
  U0_BANK_TOP/U3682/Y (INVX1MTR)                         0.077      0.500 r
  U0_BANK_TOP/U3683/Y (BUFX2MTR)                         0.113      0.613 r
  U0_BANK_TOP/U3684/Y (BUFX2MTR)                         0.121      0.734 r
  U0_BANK_TOP/U5923/Y (AOI22X1MTR)                       0.100      0.834 f
  U0_BANK_TOP/U5924/Y (NAND2X1MTR)                       0.052      0.886 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/vACC_in[21] (bfloat_MAC_pipe_OPT_7)    0.000    0.886 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U3/Y (NOR2BX1MTR)    0.109    0.995 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/in_acc_sign (ADD_module_OPT_7)    0.000    0.995 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U23/Y (XNOR2X1MTR)    0.115    1.111 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U25/Y (NAND2X1MTR)    0.139    1.249 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U27/Y (NOR2X1MTR)    0.154    1.404 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U32/Y (INVX1MTR)    0.092    1.495 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U282/Y (BUFX2MTR)    0.132    1.628 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U305/Y (OAI22X1MTR)    0.083    1.711 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U306/Y (XOR2X1MTR)    0.103    1.814 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/DP_OP_53J2_122_897_U17/CO (ADDFX1MTR)    0.198    2.012 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/DP_OP_53J2_122_897_U16/CO (ADDFX1MTR)    0.199    2.210 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/DP_OP_53J2_122_897_U15/CO (ADDFX1MTR)    0.199    2.409 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/DP_OP_53J2_122_897_U14/CO (ADDFX1MTR)    0.199    2.608 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/DP_OP_53J2_122_897_U13/CO (ADDFX1MTR)    0.199    2.807 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/DP_OP_53J2_122_897_U12/CO (ADDFX1MTR)    0.199    3.006 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/DP_OP_53J2_122_897_U11/CO (ADDFX1MTR)    0.199    3.205 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/DP_OP_53J2_122_897_U10/CO (ADDFX1MTR)    0.199    3.404 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/DP_OP_53J2_122_897_U9/CO (ADDFX1MTR)    0.199    3.603 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/DP_OP_53J2_122_897_U8/CO (ADDFX1MTR)    0.199    3.801 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/DP_OP_53J2_122_897_U7/CO (ADDFX1MTR)    0.199    4.000 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/DP_OP_53J2_122_897_U6/CO (ADDFX1MTR)    0.199    4.199 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/DP_OP_53J2_122_897_U5/CO (ADDFX1MTR)    0.199    4.398 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/DP_OP_53J2_122_897_U4/CO (ADDFX1MTR)    0.199    4.597 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/DP_OP_53J2_122_897_U3/CO (ADDFX1MTR)    0.199    4.796 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/DP_OP_53J2_122_897_U2/CO (ADDFX1MTR)    0.193    4.988 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U74/Y (XOR2X1MTR)    0.165    5.154 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U75/Y (NAND2X1MTR)    0.221    5.374 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U104/Y (NOR2X1MTR)    0.172    5.547 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U106/Y (OAI21X1MTR)    0.099    5.645 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U108/Y (OAI211X1MTR)    0.061    5.706 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U119/Y (NAND4X1MTR)    0.132    5.838 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U120/Y (NAND2X1MTR)    0.064    5.901 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U122/Y (NAND2X1MTR)    0.098    6.000 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U123/Y (INVX1MTR)    0.063    6.063 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U140/Y (OAI21X1MTR)    0.085    6.148 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U144/Y (NAND2X1MTR)    0.052    6.199 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/U145/Y (OAI31X1MTR)    0.071    6.271 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/result_exp[1] (ADD_module_OPT_7)    0.000    6.271 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/result_exp[1] (bfloat_MAC_pipe_OPT_7)    0.000    6.271 f
  U0_BANK_TOP/U5456/Y (INVX1MTR)                         0.071      6.342 r
  U0_BANK_TOP/U5871/Y (OAI2B2X1MTR)                      0.092      6.434 f
  U0_BANK_TOP/vACC_3_reg_0__17_/D (DFFRQX2MTR)           0.000      6.434 f
  data arrival time                                                 6.434

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  U0_BANK_TOP/vACC_3_reg_0__17_/CK (DFFRQX2MTR)          0.000     20.000 r
  library setup time                                    -0.133     19.867
  data required time                                               19.867
  --------------------------------------------------------------------------
  data required time                                               19.867
  data arrival time                                                -6.434
  --------------------------------------------------------------------------
  slack (MET)                                                      13.433


1
