// Seed: 3130346417
module module_0 #(
    parameter id_3 = 32'd56,
    parameter id_8 = 32'd0
) (
    input supply0 id_0[id_3 : id_8],
    input wire id_1,
    input wor id_2,
    input tri0 _id_3,
    input tri1 id_4,
    output wire id_5,
    input tri id_6,
    input supply0 id_7,
    input supply0 _id_8
    , id_19,
    input tri1 id_9,
    output tri1 id_10,
    input supply1 id_11,
    output tri id_12,
    output tri id_13,
    input tri0 id_14,
    input wire id_15,
    input supply1 id_16,
    output tri1 id_17
);
  wire id_20, id_21;
  logic id_22;
  logic id_23;
  assign id_22 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd17,
    parameter id_8 = 32'd96,
    parameter id_9 = 32'd24
) (
    output tri0  id_0,
    input  wor   _id_1,
    input  tri1  id_2,
    input  uwire id_3
);
  logic id_5;
  genvar id_6;
  assign id_5 = -1;
  localparam id_7 = 1 === 1'h0;
  parameter id_8 = 1, id_9 = id_7;
  assign id_6 = 1;
  wire [-1 'b0 ==  id_9 : id_8  ?  -1 : id_1] id_10;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_9,
      id_3,
      id_0,
      id_3,
      id_3,
      id_8,
      id_2,
      id_0,
      id_3,
      id_0,
      id_0,
      id_3,
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
