#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Mar 12 02:01:20 2024
# Process ID: 123869
# Current directory: /home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1
# Command line: vivado -log finn_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_wrapper.tcl
# Log file: /home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/finn_design_wrapper.vds
# Journal file: /home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/vivado.jou
# Running On: artti-desktop, OS: Linux, CPU Frequency: 3899.778 MHz, CPU Physical cores: 6, Host memory: 16689 MB
#-----------------------------------------------------------
source finn_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1327.316 ; gain = 0.023 ; free physical = 1463 ; free virtual = 7854
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/artti/Desktop/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_0_91qhpgjl/project_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_FMPadding_Batch_0_aaug6lv_/project_FMPadding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_1_8yvn1cnq/project_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_0_373_wxbw/project_ConvolutionInputGenerator_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_ogkyd57u'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_svf6kvdg/project_MatrixVectorActivation_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_bzimo8dc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_1_vr57yhsw/project_MatrixVectorActivation_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_bb8o0bt0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_7_fvquiy7n/project_StreamingFIFO_7/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_2_jtr9i4l1/project_MatrixVectorActivation_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_LabelSelect_Batch_0_ggnznsb0/project_LabelSelect_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top finn_design_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 123910
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2065.508 ; gain = 402.660 ; free physical = 456 ; free virtual = 6867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finn_design_wrapper' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'finn_design' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:105]
INFO: [Synth 8-6157] synthesizing module 'finn_design_ConvolutionInputGenerator_0_0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_ConvolutionInputGenerator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_ConvolutionInputGenerator_0_0' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_ConvolutionInputGenerator_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'finn_design_FMPadding_Batch_0_0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_FMPadding_Batch_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_FMPadding_Batch_0_0' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_FMPadding_Batch_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'finn_design_LabelSelect_Batch_0_0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_LabelSelect_Batch_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_LabelSelect_Batch_0_0' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_LabelSelect_Batch_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MatrixVectorActivation_0_0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_MatrixVectorActivation_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MatrixVectorActivation_0_0' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_MatrixVectorActivation_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MatrixVectorActivation_1_0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_MatrixVectorActivation_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MatrixVectorActivation_1_0' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_MatrixVectorActivation_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MatrixVectorActivation_2_0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_MatrixVectorActivation_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MatrixVectorActivation_2_0' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_MatrixVectorActivation_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_0_0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_StreamingDataWidthConverter_rtl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_0_0' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_StreamingDataWidthConverter_rtl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_1_0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_StreamingDataWidthConverter_rtl_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_1_0' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_StreamingDataWidthConverter_rtl_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_2_0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_StreamingDataWidthConverter_rtl_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_2_0' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_StreamingDataWidthConverter_rtl_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_0_0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_StreamingFIFO_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_0_0' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_StreamingFIFO_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'count' of module 'finn_design_StreamingFIFO_0_0' is unconnected for instance 'StreamingFIFO_0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:255]
WARNING: [Synth 8-7071] port 'maxcount' of module 'finn_design_StreamingFIFO_0_0' is unconnected for instance 'StreamingFIFO_0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:255]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_0' of module 'finn_design_StreamingFIFO_0_0' has 10 connections declared, but only 8 given [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:255]
INFO: [Synth 8-6157] synthesizing module 'StreamingFIFO_1_imp_1SZ2JO1' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'finn_design_fifo_0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_fifo_0' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFIFO_1_imp_1SZ2JO1' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'StreamingFIFO_7_imp_1ETIWH' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:59]
INFO: [Synth 8-6157] synthesizing module 'finn_design_fifo_1' [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_fifo_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_fifo_1' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-123869-artti-desktop/realtime/finn_design_fifo_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFIFO_7_imp_1ETIWH' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:59]
INFO: [Synth 8-6155] done synthesizing module 'finn_design' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:105]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_wrapper' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.445 ; gain = 483.598 ; free physical = 352 ; free virtual = 6764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2161.289 ; gain = 498.441 ; free physical = 350 ; free virtual = 6762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2161.289 ; gain = 498.441 ; free physical = 350 ; free virtual = 6762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2161.289 ; gain = 0.000 ; free physical = 350 ; free virtual = 6762
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_0_0/finn_design_StreamingFIFO_0_0/finn_design_StreamingFIFO_0_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_0'
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_0_0/finn_design_StreamingFIFO_0_0/finn_design_StreamingFIFO_0_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_0'
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_Batch_0_0/finn_design_FMPadding_Batch_0_0/finn_design_FMPadding_Batch_0_0_in_context.xdc] for cell 'finn_design_i/FMPadding_Batch_0'
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_Batch_0_0/finn_design_FMPadding_Batch_0_0/finn_design_FMPadding_Batch_0_0_in_context.xdc] for cell 'finn_design_i/FMPadding_Batch_0'
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/finn_design_fifo_0/finn_design_fifo_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_1/fifo'
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/finn_design_fifo_0/finn_design_fifo_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_1/fifo'
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_0_0/finn_design_ConvolutionInputGenerator_0_0/finn_design_ConvolutionInputGenerator_0_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_0'
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_0_0/finn_design_ConvolutionInputGenerator_0_0/finn_design_ConvolutionInputGenerator_0_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_0'
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_0'
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_0'
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_0_0/finn_design_MatrixVectorActivation_0_0/finn_design_MatrixVectorActivation_0_0_in_context.xdc] for cell 'finn_design_i/MatrixVectorActivation_0'
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_0_0/finn_design_MatrixVectorActivation_0_0/finn_design_MatrixVectorActivation_0_0_in_context.xdc] for cell 'finn_design_i/MatrixVectorActivation_0'
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_1'
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_1'
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_1_0/finn_design_MatrixVectorActivation_1_0/finn_design_MatrixVectorActivation_1_0_in_context.xdc] for cell 'finn_design_i/MatrixVectorActivation_1'
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_1_0/finn_design_MatrixVectorActivation_1_0/finn_design_MatrixVectorActivation_1_0_in_context.xdc] for cell 'finn_design_i/MatrixVectorActivation_1'
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_2'
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_2'
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1/finn_design_fifo_1/finn_design_fifo_1_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_7/fifo'
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1/finn_design_fifo_1/finn_design_fifo_1_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_7/fifo'
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_0/finn_design_MatrixVectorActivation_2_0/finn_design_MatrixVectorActivation_2_0_in_context.xdc] for cell 'finn_design_i/MatrixVectorActivation_2'
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_0/finn_design_MatrixVectorActivation_2_0/finn_design_MatrixVectorActivation_2_0_in_context.xdc] for cell 'finn_design_i/MatrixVectorActivation_2'
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_Batch_0_0/finn_design_LabelSelect_Batch_0_0/finn_design_LabelSelect_Batch_0_0_in_context.xdc] for cell 'finn_design_i/LabelSelect_Batch_0'
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_Batch_0_0/finn_design_LabelSelect_Batch_0_0/finn_design_LabelSelect_Batch_0_0_in_context.xdc] for cell 'finn_design_i/LabelSelect_Batch_0'
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.219 ; gain = 0.000 ; free physical = 343 ; free virtual = 6755
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.254 ; gain = 0.000 ; free physical = 342 ; free virtual = 6755
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2218.254 ; gain = 555.406 ; free physical = 324 ; free virtual = 6737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2218.254 ; gain = 555.406 ; free physical = 324 ; free virtual = 6737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/FMPadding_Batch_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_1/fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/ConvolutionInputGenerator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MatrixVectorActivation_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MatrixVectorActivation_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_7/fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MatrixVectorActivation_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/LabelSelect_Batch_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2218.254 ; gain = 555.406 ; free physical = 324 ; free virtual = 6736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2218.254 ; gain = 555.406 ; free physical = 325 ; free virtual = 6738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2218.254 ; gain = 555.406 ; free physical = 321 ; free virtual = 6738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2218.254 ; gain = 555.406 ; free physical = 340 ; free virtual = 6758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2218.254 ; gain = 555.406 ; free physical = 340 ; free virtual = 6758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2218.254 ; gain = 555.406 ; free physical = 340 ; free virtual = 6758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2218.254 ; gain = 555.406 ; free physical = 339 ; free virtual = 6757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2218.254 ; gain = 555.406 ; free physical = 339 ; free virtual = 6757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2218.254 ; gain = 555.406 ; free physical = 339 ; free virtual = 6757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2218.254 ; gain = 555.406 ; free physical = 339 ; free virtual = 6757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2218.254 ; gain = 555.406 ; free physical = 339 ; free virtual = 6757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2218.254 ; gain = 555.406 ; free physical = 339 ; free virtual = 6757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------------+----------+
|      |BlackBox name                                   |Instances |
+------+------------------------------------------------+----------+
|1     |finn_design_ConvolutionInputGenerator_0_0       |         1|
|2     |finn_design_FMPadding_Batch_0_0                 |         1|
|3     |finn_design_LabelSelect_Batch_0_0               |         1|
|4     |finn_design_MatrixVectorActivation_0_0          |         1|
|5     |finn_design_MatrixVectorActivation_1_0          |         1|
|6     |finn_design_MatrixVectorActivation_2_0          |         1|
|7     |finn_design_StreamingDataWidthConverter_rtl_0_0 |         1|
|8     |finn_design_StreamingDataWidthConverter_rtl_1_0 |         1|
|9     |finn_design_StreamingDataWidthConverter_rtl_2_0 |         1|
|10    |finn_design_StreamingFIFO_0_0                   |         1|
|11    |finn_design_fifo_0                              |         1|
|12    |finn_design_fifo_1                              |         1|
+------+------------------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |finn_design_ConvolutionInputGenerator_0       |     1|
|2     |finn_design_FMPadding_Batch_0                 |     1|
|3     |finn_design_LabelSelect_Batch_0               |     1|
|4     |finn_design_MatrixVectorActivation_0          |     1|
|5     |finn_design_MatrixVectorActivation_1          |     1|
|6     |finn_design_MatrixVectorActivation_2          |     1|
|7     |finn_design_StreamingDataWidthConverter_rtl_0 |     1|
|8     |finn_design_StreamingDataWidthConverter_rtl_1 |     1|
|9     |finn_design_StreamingDataWidthConverter_rtl_2 |     1|
|10    |finn_design_StreamingFIFO_0                   |     1|
|11    |finn_design_fifo                              |     2|
|13    |IBUF                                          |    12|
|14    |OBUF                                          |    10|
+------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2218.254 ; gain = 555.406 ; free physical = 339 ; free virtual = 6757
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2218.254 ; gain = 498.441 ; free physical = 339 ; free virtual = 6757
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2218.254 ; gain = 555.406 ; free physical = 339 ; free virtual = 6757
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.254 ; gain = 0.000 ; free physical = 350 ; free virtual = 6768
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.254 ; gain = 0.000 ; free physical = 666 ; free virtual = 7085
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7ee0fce9
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2218.254 ; gain = 890.938 ; free physical = 665 ; free virtual = 7082
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1820.250; main = 1496.943; forked = 377.438
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3216.773; main = 2202.215; forked = 1014.559
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.254 ; gain = 0.000 ; free physical = 665 ; free virtual = 7082
INFO: [Common 17-1381] The checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/T1-8bit/build_t1w8_v2/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/finn_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finn_design_wrapper_utilization_synth.rpt -pb finn_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 02:01:53 2024...
