{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733730418229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733730418234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 08:46:58 2024 " "Processing started: Mon Dec 09 08:46:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733730418234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730418234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verin -c verin " "Command: quartus_map --read_settings_files=on --write_settings_files=off verin -c verin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730418234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733730418639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733730418639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb-test " "Found design unit 1: tb-test" {  } { { "tb.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730429291 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730429291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730429291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestionadc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestionadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GestionADC-adc " "Found design unit 1: GestionADC-adc" {  } { { "GestionADC.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730429297 ""} { "Info" "ISGN_ENTITY_NAME" "1 GestionADC " "Found entity 1: GestionADC" {  } { { "GestionADC.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730429297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730429297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registre_decalage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registre_decalage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_decalage-dec " "Found design unit 1: registre_decalage-dec" {  } { { "registre_decalage.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/registre_decalage.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730429299 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre_decalage " "Found entity 1: registre_decalage" {  } { { "registre_decalage.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/registre_decalage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730429299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730429299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gest_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gest_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gest_PWM-arch_pwm " "Found design unit 1: Gest_PWM-arch_pwm" {  } { { "Gest_PWM.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Gest_PWM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730429303 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gest_PWM " "Found entity 1: Gest_PWM" {  } { { "Gest_PWM.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Gest_PWM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730429303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730429303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_1mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sig_1mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sig_1MHz-arch_div1M " "Found design unit 1: Sig_1MHz-arch_div1M" {  } { { "Sig_1MHz.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Sig_1MHz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730429308 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sig_1MHz " "Found entity 1: Sig_1MHz" {  } { { "Sig_1MHz.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Sig_1MHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730429308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730429308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_10hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sig_10hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sig_10Hz-arch_div10 " "Found design unit 1: Sig_10Hz-arch_div10" {  } { { "Sig_10Hz.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Sig_10Hz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730429308 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sig_10Hz " "Found entity 1: Sig_10Hz" {  } { { "Sig_10Hz.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Sig_10Hz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730429308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730429308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipselect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chipselect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ChipSelect-arch_chipselect " "Found design unit 1: ChipSelect-arch_chipselect" {  } { { "ChipSelect.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ChipSelect.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730429308 ""} { "Info" "ISGN_ENTITY_NAME" "1 ChipSelect " "Found entity 1: ChipSelect" {  } { { "ChipSelect.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ChipSelect.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730429308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730429308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlebutees.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlebutees.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControleButees-butee " "Found design unit 1: ControleButees-butee" {  } { { "ControleButees.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ControleButees.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730429308 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControleButees " "Found entity 1: ControleButees" {  } { { "ControleButees.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ControleButees.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733730429308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730429308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GestionADC " "Elaborating entity \"GestionADC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733730429379 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "start_conv GestionADC.vhd(13) " "VHDL Signal Declaration warning at GestionADC.vhd(13): used implicit default value for signal \"start_conv\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "GestionADC.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733730429388 "|GestionADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sig_1MHz Sig_1MHz:sig_1MHz_inst " "Elaborating entity \"Sig_1MHz\" for hierarchy \"Sig_1MHz:sig_1MHz_inst\"" {  } { { "GestionADC.vhd" "sig_1MHz_inst" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733730429394 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n Sig_1MHz.vhd(21) " "VHDL Process Statement warning at Sig_1MHz.vhd(21): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sig_1MHz.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Sig_1MHz.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730429397 "|Sig_1MHz"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Sig_1MHz.vhd(31) " "VHDL Process Statement warning at Sig_1MHz.vhd(31): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sig_1MHz.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Sig_1MHz.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730429397 "|Sig_1MHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sig_10Hz Sig_10Hz:sig_10Hz_inst " "Elaborating entity \"Sig_10Hz\" for hierarchy \"Sig_10Hz:sig_10Hz_inst\"" {  } { { "GestionADC.vhd" "sig_10Hz_inst" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733730429399 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n Sig_10Hz.vhd(21) " "VHDL Process Statement warning at Sig_10Hz.vhd(21): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sig_10Hz.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Sig_10Hz.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730429401 "|GestionADC|Sig_10Hz:sig_10Hz_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Sig_10Hz.vhd(31) " "VHDL Process Statement warning at Sig_10Hz.vhd(31): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sig_10Hz.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Sig_10Hz.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730429401 "|GestionADC|Sig_10Hz:sig_10Hz_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ChipSelect ChipSelect:chipselect_inst " "Elaborating entity \"ChipSelect\" for hierarchy \"ChipSelect:chipselect_inst\"" {  } { { "GestionADC.vhd" "chipselect_inst" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733730429402 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_c ChipSelect.vhd(25) " "VHDL Process Statement warning at ChipSelect.vhd(25): signal \"start_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChipSelect.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ChipSelect.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730429404 "|GestionADC|ChipSelect:chipselect_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop ChipSelect.vhd(31) " "VHDL Process Statement warning at ChipSelect.vhd(31): signal \"stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChipSelect.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ChipSelect.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730429404 "|GestionADC|ChipSelect:chipselect_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registre_decalage registre_decalage:registre_decalage_inst " "Elaborating entity \"registre_decalage\" for hierarchy \"registre_decalage:registre_decalage_inst\"" {  } { { "GestionADC.vhd" "registre_decalage_inst" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733730429404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleButees ControleButees:controlbutee_inst " "Elaborating entity \"ControleButees\" for hierarchy \"ControleButees:controlbutee_inst\"" {  } { { "GestionADC.vhd" "controlbutee_inst" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733730429404 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "butee_d ControleButees.vhd(16) " "VHDL Signal Declaration warning at ControleButees.vhd(16): used explicit default value for signal \"butee_d\" because signal was never assigned a value" {  } { { "ControleButees.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ControleButees.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733730429409 "|GestionADC|ControleButees:controlbutee_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "butee_g ControleButees.vhd(17) " "VHDL Signal Declaration warning at ControleButees.vhd(17): used explicit default value for signal \"butee_g\" because signal was never assigned a value" {  } { { "ControleButees.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ControleButees.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733730429409 "|GestionADC|ControleButees:controlbutee_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "butee_g ControleButees.vhd(27) " "VHDL Process Statement warning at ControleButees.vhd(27): signal \"butee_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControleButees.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ControleButees.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730429409 "|GestionADC|ControleButees:controlbutee_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "butee_d ControleButees.vhd(29) " "VHDL Process Statement warning at ControleButees.vhd(29): signal \"butee_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControleButees.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ControleButees.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730429409 "|GestionADC|ControleButees:controlbutee_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm_in ControleButees.vhd(32) " "VHDL Process Statement warning at ControleButees.vhd(32): signal \"pwm_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControleButees.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/ControleButees.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733730429409 "|GestionADC|ControleButees:controlbutee_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gest_PWM Gest_PWM:GestPWM_inst " "Elaborating entity \"Gest_PWM\" for hierarchy \"Gest_PWM:GestPWM_inst\"" {  } { { "GestionADC.vhd" "GestPWM_inst" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733730429409 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "freq Gest_PWM.vhd(18) " "VHDL Signal Declaration warning at Gest_PWM.vhd(18): used explicit default value for signal \"freq\" because signal was never assigned a value" {  } { { "Gest_PWM.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Gest_PWM.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733730429409 "|GestionADC|Gest_PWM:GestPWM_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "duty Gest_PWM.vhd(19) " "VHDL Signal Declaration warning at Gest_PWM.vhd(19): used explicit default value for signal \"duty\" because signal was never assigned a value" {  } { { "Gest_PWM.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/Gest_PWM.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733730429409 "|GestionADC|Gest_PWM:GestPWM_inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "start_conv GND " "Pin \"start_conv\" is stuck at GND" {  } { { "GestionADC.vhd" "" { Text "C:/Users/etudiant/Desktop/verin/GestionADC.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733730429989 "|GestionADC|start_conv"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733730429989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733730430109 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733730430765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733730430765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733730430860 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733730430860 ""} { "Info" "ICUT_CUT_TM_LCELLS" "221 " "Implemented 221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733730430860 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733730430860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733730430905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 08:47:10 2024 " "Processing ended: Mon Dec 09 08:47:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733730430905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733730430905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733730430905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733730430905 ""}
