//
// Generated by Microsoft (R) HLSL Shader Compiler 10.1
//
//
// Resource Bindings:
//
// Name                                 Type  Format         Dim      HLSL Bind  Count
// ------------------------------ ---------- ------- ----------- -------------- ------
// __s0                              sampler      NA          NA             s0      1 
// __V__ReShade__BackBufferTex       texture  float4          2d             t0      1 
//
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// SV_POSITION              0   xyzw        0      POS   float       
// TEXCOORD                 0   xy          1     NONE   float   xy  
//
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// SV_TARGET                0   xyz         0   TARGET   float   xyz 
//
ps_5_0
dcl_globalFlags refactoringAllowed
dcl_sampler s0, mode_default
dcl_resource_texture2d (float,float,float,float) t0
dcl_input_ps linear v1.xy
dcl_output o0.xyz
dcl_temps 4
ge r0.xyzw, l(0.200521, 0.400521, 0.600521, 0.800521), v1.xxxx
ge r1.xyzw, v1.xxxx, l(0.199479, 0.399479, 0.599479, 0.799479)
and r0.xyzw, r0.xyzw, r1.xyzw
add r1.xyzw, v1.yyxx, l(0.000926, -0.000926, 0.000521, -0.000521)
ge r1.xz, r1.xxzx, v1.yyxy
ge r1.yw, v1.yyyx, r1.yyyw
and r0.xyzw, r0.xyzw, r1.xxxx
and r1.x, r1.w, r1.z
and r0.xyzw, r1.yyyy, r0.xyzw
sample_indexable(texture2d)(float,float,float,float) r1.yzw, v1.xyxx, t0.wxyz, s0
movc r2.xyz, r0.xxxx, l(0,0,0,0), r1.yzwy
eq r3.xy, v1.yxyy, l(-1.000000, -1.000000, 0.000000, 0.000000)
movc r2.xyz, r3.xxxx, r1.yzwy, r2.xyzx
movc r2.xyz, r0.yyyy, l(0,0,0,0), r2.xyzx
movc r2.xyz, r3.xxxx, r1.yzwy, r2.xyzx
movc r0.xyz, r0.zzzz, l(0,0,0,0), r2.xyzx
movc r0.xyz, r3.xxxx, r1.yzwy, r0.xyzx
movc r0.xyz, r0.wwww, l(0,0,0,0), r0.xyzx
movc r0.xyz, r3.xxxx, r1.yzwy, r0.xyzx
ge r2.xyzw, l(0.200926, 0.400926, 0.600926, 0.800926), v1.yyyy
and r1.xyzw, r1.xxxx, r2.xyzw
ge r2.xyzw, v1.yyyy, l(0.199074, 0.399074, 0.599074, 0.799074)
and r1.xyzw, r1.xyzw, r2.xyzw
movc r2.xyz, r1.xxxx, l(0,0,0,0), r0.xyzx
movc r2.xyz, r3.yyyy, r0.xyzx, r2.xyzx
movc r2.xyz, r1.yyyy, l(0,0,0,0), r2.xyzx
movc r2.xyz, r3.yyyy, r0.xyzx, r2.xyzx
movc r1.xyz, r1.zzzz, l(0,0,0,0), r2.xyzx
movc r1.xyz, r3.yyyy, r0.xyzx, r1.xyzx
movc r1.xyz, r1.wwww, l(0,0,0,0), r1.xyzx
movc o0.xyz, r3.yyyy, r0.xyzx, r1.xyzx
ret 
// Approximately 32 instruction slots used
