

Implementation tool: Xilinx Vivado v.2017.1
Project:             accel
Solution:            solution0
Device target:       xc7z020clg484-1
Report date:         Thu Mar 26 08:02:12 UTC 2020

#=== Post-Implementation Resource usage ===
SLICE:         3665
LUT:          10734
FF:            4217
DSP:            220
BRAM:           258
SRL:             10
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.640
CP achieved post-implementation:    9.626
Timing met
