/*
 * arch/arm/mach-tcc88xx/cpufreq.c
 *
 * TCC92xx cpufreq driver
 *
 * Copyright (C) 2010 Telechips, Inc.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/cpufreq.h>
#include <linux/delay.h>
#include <linux/clk.h>
#include <linux/err.h>
#include <linux/suspend.h>
#include <linux/regulator/machine.h>
#include <linux/regulator/consumer.h>
#include <mach/bsp.h>
#include <asm/io.h>
#include <asm/mach-types.h>
#include <linux/power_supply.h>
#include <plat/nand.h>
#include <mach/gpio.h>

#define TCC_TRANSITION_LATENCY		100

#if defined(CONFIG_DRAM_DDR2)
#include "tcc_clocktbl_ddr2.h"
#elif defined(CONFIG_DRAM_DDR3)
  #if defined(CONFIG_TCC892X_NN)
    #include "tcc_clocktbl_ddr3_nn.h"
  #else
    #include "tcc_clocktbl_ddr3.h"
  #endif
#elif defined(CONFIG_DRAM_LPDDR2)
#include "tcc_clocktbl_lpddr2.h"
#else
#error Select the DDR type
#endif

#ifdef CONFIG_HIBERNATION
extern unsigned int do_hibernation;
extern unsigned int do_hibernate_boot;
extern int android_system_booting_finished;
#endif

struct tcc_voltage_table_t {
	unsigned int cpu_freq;
	unsigned int ddi_freq;
	unsigned int mem_freq;
	unsigned int gpu_freq;
	unsigned int io_freq;
	unsigned int vbus_freq;
	unsigned int vcod_freq;
	unsigned int smu_freq;
	unsigned int hsio_freq;
	unsigned int voltage;
};

#if defined(CONFIG_TCC_CORE_VOLTAGE_OFFSET) && defined(CONFIG_REGULATOR)
	#define CORE_VOLTAGE_OFFSET	(CONFIG_TCC_CORE_VOLTAGE_OFFSET * 1000)
#else
	#define CORE_VOLTAGE_OFFSET	(0)
#endif

#if defined(CONFIG_TCC892X_NN)
static struct tcc_voltage_table_t tcc_voltage_table[] = {
	/*   cpu     ddi     mem     gpu      io    vbus    vcod     smu    hsio      vol */
#if defined(CONFIG_DRAM_DDR3)
	{ 343750, 155150, 265050, 184000,  97470, 137750, 137750,  97470, 124320, 1000000+CORE_VOLTAGE_OFFSET },	// recommended freq.
	{ 401250, 189010, 322885, 224140, 118735, 167800, 167800, 118735, 151445, 1050000+CORE_VOLTAGE_OFFSET },
	{ 468750, 222860, 380710, 264290, 140000, 197860, 197860, 140000, 178570, 1100000+CORE_VOLTAGE_OFFSET },	// recommended freq.
	{ 546875, 267425, 456860, 317140, 168000, 237425, 237425, 168000, 214285, 1150000+CORE_VOLTAGE_OFFSET },
	{ 625000, 312000, 533000, 370000, 196000, 277000, 277000, 196000, 250000, 1200000+CORE_VOLTAGE_OFFSET },	// recommended freq.
	{ 716500, 349440, 563450, 414400, 219520, 310240, 310240, 219520, 280000, 1250000+CORE_VOLTAGE_OFFSET },
	{ 808000, 386880, 600000, 458800, 243040, 343480, 343480, 243040, 310000, 1300000+CORE_VOLTAGE_OFFSET },	// recommanded freq
	{ 960800, 434500, 600000, 515270, 272950, 385750, 385750, 272950, 348150, 1400000+CORE_VOLTAGE_OFFSET },	// recommanded freq
//	{ 989600, 441450, 600000, 523510, 277320, 391930, 391930, 277320, 353720, 1420000+CORE_VOLTAGE_OFFSET },	// recommanded freq
	{ 996800, 441450, 600000, 523510, 277320, 391930, 391930, 277320, 353720, 1425000+CORE_VOLTAGE_OFFSET },
#else
	{ 343750, 155150, 149190, 184000,  97470, 137750, 137750,  97470, 124320, 1000000+CORE_VOLTAGE_OFFSET },	// recommended freq.
	{ 401250, 189010, 181740, 224140, 118735, 167800, 167800, 118735, 151445, 1050000+CORE_VOLTAGE_OFFSET },
	{ 468750, 222860, 214290, 264290, 140000, 197860, 197860, 140000, 178570, 1100000+CORE_VOLTAGE_OFFSET },	// recommended freq.
	{ 546875, 267425, 257140, 317140, 168000, 237425, 237425, 168000, 214285, 1150000+CORE_VOLTAGE_OFFSET },
	{ 625000, 312000, 300000, 370000, 196000, 277000, 277000, 196000, 250000, 1200000+CORE_VOLTAGE_OFFSET },	// recommended freq.
	{ 716500, 349440, 342850, 414400, 219520, 310240, 310240, 219520, 280000, 1250000+CORE_VOLTAGE_OFFSET },
	{ 808000, 386880, 385700, 458800, 243040, 343480, 343480, 243040, 310000, 1320000+CORE_VOLTAGE_OFFSET },	// recommanded freq
	{ 960800, 434500, 400000, 515270, 272950, 385750, 385750, 272950, 348150, 1400000+CORE_VOLTAGE_OFFSET },	// recommanded freq
//	{ 989600, 441450, 400000, 523510, 277320, 391930, 391930, 277320, 353720, 1420000+CORE_VOLTAGE_OFFSET },	// recommanded freq
	{ 996800, 441450, 400000, 523510, 277320, 391930, 391930, 277320, 353720, 1425000+CORE_VOLTAGE_OFFSET },
#endif
};
#else
static struct tcc_voltage_table_t tcc_voltage_table[] = {
	/*   cpu     ddi     mem     gpu      io    vbus    vcod     smu    hsio      vol */
#if defined(CONFIG_DRAM_DDR3)
	{ 343750, 155150, 265050, 184000,  97470, 137750, 137750,  97470, 124320, 1000000+CORE_VOLTAGE_OFFSET },	// recommended freq.
	{ 401250, 189010, 322885, 224140, 118735, 167800, 167800, 118735, 151445, 1050000+CORE_VOLTAGE_OFFSET },
	{ 468750, 222860, 380710, 264290, 140000, 197860, 197860, 140000, 178570, 1100000+CORE_VOLTAGE_OFFSET },	// recommended freq.
	{ 546875, 267425, 456860, 317140, 168000, 237425, 237425, 168000, 214285, 1150000+CORE_VOLTAGE_OFFSET },
	{ 625000, 312000, 533000, 370000, 196000, 277000, 277000, 196000, 250000, 1200000+CORE_VOLTAGE_OFFSET },	// recommended freq.
	{ 718750, 349440, 563450, 414400, 219520, 310240, 310240, 219520, 280000, 1250000+CORE_VOLTAGE_OFFSET },
	{ 812500, 386880, 600000, 458800, 243040, 343480, 343480, 243040, 310000, 1300000+CORE_VOLTAGE_OFFSET },	// recommanded freq
#if defined(CONFIG_M805S_8925_0XX)
	{ 900000, 386880, 600000, 458800, 243040, 343480, 343480, 243040, 310000, 1375000+CORE_VOLTAGE_OFFSET },	// recommanded freq
#endif
	{ 937500, 434500, 600000, 515270, 272950, 385750, 385750, 272950, 348150, 1400000+CORE_VOLTAGE_OFFSET },	// recommanded freq
	{1031250, 469260, 600000, 556490, 294790, 416610, 416610, 294790, 376010, 1500000+CORE_VOLTAGE_OFFSET },	// recommanded freq
#else
	{ 343750, 155150, 149190, 184000,  97470, 137750, 137750,  97470, 124320, 1000000+CORE_VOLTAGE_OFFSET },	// recommended freq.
	{ 401250, 189010, 181740, 224140, 118735, 167800, 167800, 118735, 151445, 1050000+CORE_VOLTAGE_OFFSET },
	{ 468750, 222860, 214290, 264290, 140000, 197860, 197860, 140000, 178570, 1100000+CORE_VOLTAGE_OFFSET },	// recommended freq.
	{ 546875, 267425, 257140, 317140, 168000, 237425, 237425, 168000, 214285, 1150000+CORE_VOLTAGE_OFFSET },
	{ 625000, 312000, 300000, 370000, 196000, 277000, 277000, 196000, 250000, 1200000+CORE_VOLTAGE_OFFSET },	// recommended freq.
	{ 718750, 349440, 342850, 414400, 219520, 310240, 310240, 219520, 280000, 1250000+CORE_VOLTAGE_OFFSET },
	{ 812500, 386880, 385700, 458800, 243040, 343480, 343480, 243040, 310000, 1320000+CORE_VOLTAGE_OFFSET },	// recommanded freq
	{ 937500, 434500, 400000, 515270, 272950, 385750, 385750, 272950, 348150, 1400000+CORE_VOLTAGE_OFFSET },	// recommanded freq
	{1031250, 469260, 400000, 556490, 294790, 416610, 416610, 294790, 376010, 1500000+CORE_VOLTAGE_OFFSET },	// recommanded freq
#endif
};
#endif

#if defined(CONFIG_HDMI_DONGLE_CLOCK_HIGH_SPEED)
#define TCC_CPUFREQ_HIGHER_CLOCK_LIMIT_USE
#else
//#define TCC_CPUFREQ_HIGHER_CLOCK_LIMIT_USE
#endif

#if defined(TCC_CPUFREQ_HIGHER_CLOCK_LIMIT_USE)
#define TCC_CPUFREQ_HIGHER_CLOCK_VOLTAGE_VALUE 1200000
//#define TCC_CPUFREQ_HIGHER_CLOCK_VOLTAGE_VALUE 1300000
#endif

static struct tcc_freq_table_t tcc_freq_old_table = {
	       0,      0,      0,      0,      0,      0,      0,      0,      0
};

extern struct tcc_freq_table_t gtClockLimitTable[];

struct tcc_freq_limit_table_t {
	struct tcc_freq_table_t freq;
	int usecount;
};

static struct tcc_freq_limit_table_t tcc_freq_limit_table[TCC_FREQ_LIMIT_MAX] = {{{0,0,0,0,0,0,0,0,0}, 0},};
static struct tcc_freq_table_t tcc_freq_curr_limit_table;
static unsigned int tcc_limitclocktbl_flag = 0;

static unsigned int tcc_freq_mutex_init_flag = 0;
static struct mutex tcc_freq_mutex;

#define NUM_VOLTAGES		ARRAY_SIZE(tcc_voltage_table)
#define NUM_FREQS			ARRAY_SIZE(gtClockLimitTable)

static struct cpufreq_frequency_table tcc_cpufreq_table[NUM_FREQS + 1];

static struct clk *cpu_clk;
static struct clk *mem_clk;
static struct clk *io_clk;
static struct clk *ddi_clk;
static struct clk *gpu_clk;
static struct clk *smu_clk;
static struct clk *vcod_clk;
static struct clk *vbus_clk;
static struct clk *hsio_clk;

#ifdef CONFIG_REGULATOR
static struct regulator *vdd_core;
#endif
static int curr_core_voltage = 0;

extern int clk_forced_set_rate(struct clk *clk, unsigned long rate);
extern int cpufreq_is_performace_governor(void);

#if defined(CONFIG_CPU_HIGHSPEED)

#define DEBUG_HIGHSPEED 1
#define dbg_highspeed(msg...)	if (DEBUG_HIGHSPEED) { printk( "TCC_HIGHSPEED: " msg); }

#define TCC_CPU_FREQ_HIGH_SPEED         812500
#define TCC_CPU_FREQ_NORMAL_SPEED       716500

enum cpu_highspeed_status_t {
	CPU_FREQ_PROCESSING_NORMAL = 0,
	CPU_FREQ_PROCESSING_LIMIT_HIGHSPEED,
	CPU_FREQ_PROCESSING_HIGHSPEED,
	CPU_FREQ_PROCESSING_MAX
};

#define HIGHSPEED_TIMER_TICK             100                                // 100 ms.
#define HIGHSPEED_LIMIT_CLOCK_PERIOD     (25000/HIGHSPEED_TIMER_TICK)       //  25 sec.	25000 ms.
#define HIGHSPEED_HIGER_CLOCK_PERIOD     (10000/HIGHSPEED_TIMER_TICK)       //  10 sec.	10000 ms.

static int highspeed_highspeed_mode = 0;
static int highspeed_highclock_counter = 0;
static int highspeed_lowclock_counter = 0;
static int highspeed_limit_highspeed_counter = 0;

static struct workqueue_struct *cpufreq_wq;
static struct work_struct cpufreq_work;
static enum cpu_highspeed_status_t cpu_highspeed_status = CPU_FREQ_PROCESSING_NORMAL;
static struct timer_list timer_highspeed;
static int tcc_cpufreq_set_clock_table(struct tcc_freq_table_t *curr_clk_tbl);
static unsigned int tcc_freq_curr_target_cpufreq = TCC_CPU_FREQ_NORMAL_SPEED;

extern int tcc_battery_get_charging_status(void);
extern int tcc_battery_percentage(void);
extern int android_system_booting_finished;

static int tcc_cpufreq_is_limit_highspeed_status(void)
{
	if ( 0
#if !defined(CONFIG_STB_BOARD_DONGLE)
	  || tcc_battery_get_charging_status() == POWER_SUPPLY_STATUS_CHARGING 	/* check charging status */
	  || tcc_battery_get_charging_status() == POWER_SUPPLY_STATUS_FULL		/* check charging status */
#endif /* CONFIG_STB_BOARD_DONGLE */
	  || tcc_freq_limit_table[TCC_FREQ_LIMIT_OVERCLOCK].usecount	/* check 3d gallery (from app.) */
	  || tcc_freq_limit_table[TCC_FREQ_LIMIT_VPU].usecount		/* check video encoding status */
	  || tcc_freq_limit_table[TCC_FREQ_LIMIT_CAMERA].usecount		/* check camera active status */
#if !defined(CONFIG_STB_BOARD_DONGLE)
	  || tcc_battery_percentage() < 50			/* check battery level */
#endif /* CONFIG_STB_BOARD_DONGLE */
//	  || android_system_booting_finished == 0	/* check boot complete */
	  || cpu_highspeed_status == CPU_FREQ_PROCESSING_LIMIT_HIGHSPEED
//	  || tcc_freq_limit_table[TCC_FREQ_LIMIT_FB].usecount == 0		/* lcd off status */
	) {
		return 1;
	}
	
	return 0;
}

static void cpufreq_work_func(struct work_struct *work)
{
	dbg_highspeed("######### %s\n", __func__);

	mutex_lock(&tcc_freq_mutex);

	if (cpu_highspeed_status == CPU_FREQ_PROCESSING_LIMIT_HIGHSPEED) {
		tcc_freq_curr_limit_table.cpu_freq = TCC_CPU_FREQ_NORMAL_SPEED;
	}
	else if(cpu_highspeed_status == CPU_FREQ_PROCESSING_HIGHSPEED) {
	 	if (tcc_cpufreq_is_limit_highspeed_status())
			tcc_freq_curr_limit_table.cpu_freq = TCC_CPU_FREQ_NORMAL_SPEED;
		else
			tcc_freq_curr_limit_table.cpu_freq = TCC_CPU_FREQ_HIGH_SPEED;
	}

	tcc_cpufreq_set_clock_table(&tcc_freq_curr_limit_table);
	mutex_unlock(&tcc_freq_mutex);

	cpufreq_update_policy(0);
}

static void highspeed_reset_setting_values(void)
{
 	highspeed_highspeed_mode = 0;
	highspeed_highclock_counter = 0;
	highspeed_lowclock_counter = 0;
	highspeed_limit_highspeed_counter = 0;
	cpu_highspeed_status = CPU_FREQ_PROCESSING_NORMAL;
	tcc_freq_curr_limit_table.cpu_freq = tcc_freq_curr_target_cpufreq;
}

static void highspeed_timer_func(unsigned long data)
{
	int status_changed = 0;
	unsigned int noraml_speed_clock;

	noraml_speed_clock = TCC_CPU_FREQ_NORMAL_SPEED;

	// increase counters
	if (cpu_highspeed_status == CPU_FREQ_PROCESSING_LIMIT_HIGHSPEED)
		highspeed_limit_highspeed_counter++;
 	else if (highspeed_highspeed_mode) {
		if (tcc_freq_curr_limit_table.cpu_freq > noraml_speed_clock)
			highspeed_highclock_counter++;
		else
			highspeed_lowclock_counter++;
 	}

	// start highspeed process
	if (cpu_highspeed_status == CPU_FREQ_PROCESSING_NORMAL && tcc_freq_curr_limit_table.cpu_freq > noraml_speed_clock) {
		cpu_highspeed_status = CPU_FREQ_PROCESSING_HIGHSPEED;
		highspeed_highspeed_mode = 1;
		highspeed_highclock_counter = 0;
		highspeed_lowclock_counter = 0;
		dbg_highspeed("######### Change to highspeed status\n");
	}

	// during over clock status
	else if (cpu_highspeed_status == CPU_FREQ_PROCESSING_HIGHSPEED) {
		if (highspeed_highclock_counter >= HIGHSPEED_HIGER_CLOCK_PERIOD && highspeed_lowclock_counter < HIGHSPEED_HIGER_CLOCK_PERIOD) {
			cpu_highspeed_status = CPU_FREQ_PROCESSING_LIMIT_HIGHSPEED;
			highspeed_limit_highspeed_counter = highspeed_lowclock_counter;	// optional.  add lowclock_counter or not.
			highspeed_highclock_counter = 0;
			highspeed_lowclock_counter = 0;
			dbg_highspeed("######### Change to limit highspeed status\n");
			status_changed = 1;
		}
		else if (highspeed_lowclock_counter >= HIGHSPEED_HIGER_CLOCK_PERIOD) {
			highspeed_reset_setting_values();
			dbg_highspeed("######### Change to normal status\n");
			status_changed = 1;
 		}
	}

	// during limit over clock status
	else if (cpu_highspeed_status == CPU_FREQ_PROCESSING_LIMIT_HIGHSPEED) {
		if (highspeed_limit_highspeed_counter >= HIGHSPEED_LIMIT_CLOCK_PERIOD) {
			highspeed_reset_setting_values();
			dbg_highspeed("######### Change to normal status\n");
			status_changed = 1;
		}
 	}

	// unkown status
	else if (cpu_highspeed_status != CPU_FREQ_PROCESSING_NORMAL) {
		highspeed_reset_setting_values();
		dbg_highspeed("######### Change to normal status (dummy)\n");
		status_changed = 1;
	}

	if (status_changed)
		queue_work(cpufreq_wq, &cpufreq_work);

     timer_highspeed.expires = jiffies + msecs_to_jiffies(HIGHSPEED_TIMER_TICK);	// 100 milisec.
    add_timer(&timer_highspeed);
}
#endif


/**
 * Get current CPU frequency in kHz
 */
static unsigned int tcc_cpufreq_get(unsigned int cpu)
{
	return clk_get_rate(cpu_clk) / 1000;
}

#if defined(CONFIG_GPIO_CORE_VOLTAGE_CONTROL)
static int tcc_cpufreq_set_voltage_by_gpio(int uV)
{
	if(machine_is_tcc8920st()) {
		if( uV > 1300000 ) {
			#if defined(CONFIG_STB_BOARD_UPC) || defined(CONFIG_HDMI_DONGLE_Single_Layer)
			gpio_set_value(TCC_GPG(15), 1);
			#else
			//CORE1_ON == 1, CORE2_ON == 1 ==> 1.40V
			gpio_set_value(TCC_GPB(19), 1);
			gpio_set_value(TCC_GPB(21), 1);
			#endif
			//wait stable.
			udelay(30);
		} 
		else {
			#if defined(CONFIG_STB_BOARD_UPC) || defined(CONFIG_HDMI_DONGLE_Single_Layer)
			gpio_set_value(TCC_GPG(15), 0);
			#else
			//CORE1_ON == 0, CORE2_ON == 1 ==> 1.30V
			gpio_set_value(TCC_GPB(19), 0);
			gpio_set_value(TCC_GPB(21), 1);
			#endif
			//Wait stable.
			udelay(30);
		}
	}

	return 0;
}
#endif

static int tcc_cpufreq_set_voltage(int uV)
{
	int ret = 0;

#if defined(CONFIG_REGULATOR)
    if (vdd_core)
    	ret = regulator_set_voltage(vdd_core, uV, tcc_voltage_table[NUM_VOLTAGES-1].voltage);
#elif defined(CONFIG_GPIO_CORE_VOLTAGE_CONTROL)
	ret = tcc_cpufreq_set_voltage_by_gpio(uV);
#endif
	if (ret == 0) {
		if (curr_core_voltage < uV)
			udelay(1000);
		curr_core_voltage = uV;
	}

	return ret;
}

/****************************************************
unsigned int tcc_get_maximum_io_clock(void)
	return : io clock (kHz)
****************************************************/
unsigned int tcc_get_maximum_io_clock(void)
{
	return gtClockLimitTable[NUM_FREQS-1].io_freq;
}
EXPORT_SYMBOL(tcc_get_maximum_io_clock);

static int tcc_cpufreq_get_voltage_table(struct tcc_freq_table_t *clk_tbl)
{
	int i;

	for (i=0 ; i<NUM_VOLTAGES ; i++) {
		if (tcc_voltage_table[i].cpu_freq  >= clk_tbl->cpu_freq  &&
			tcc_voltage_table[i].ddi_freq  >= clk_tbl->ddi_freq  &&
			tcc_voltage_table[i].mem_freq  >= clk_tbl->mem_freq  &&
			tcc_voltage_table[i].gpu_freq  >= clk_tbl->gpu_freq  &&
			tcc_voltage_table[i].io_freq   >= clk_tbl->io_freq   &&
			tcc_voltage_table[i].vbus_freq >= clk_tbl->vbus_freq &&
			tcc_voltage_table[i].vcod_freq >= clk_tbl->vcod_freq &&
			tcc_voltage_table[i].smu_freq  >= clk_tbl->smu_freq  &&
			tcc_voltage_table[i].hsio_freq >= clk_tbl->hsio_freq)
			break;
	}

	if (i >= NUM_VOLTAGES)
		i = NUM_VOLTAGES-1;

	return (tcc_voltage_table[i].voltage);
}

static int tcc_cpufreq_set_clock_table(struct tcc_freq_table_t *curr_clk_tbl)
{
	int new_core_voltage;
	int ret = 0;

#if defined(TCC_CPUFREQ_HIGHER_CLOCK_LIMIT_USE)
	int i;

	// limit maximum frequency for dongle platform.
	if (tcc_freq_limit_table[TCC_FREQ_LIMIT_VPU].usecount) {
		for ( i = NUM_VOLTAGES-1 ; i > 0 ; i--) {
			if (tcc_voltage_table[i].voltage <= (TCC_CPUFREQ_HIGHER_CLOCK_VOLTAGE_VALUE + CORE_VOLTAGE_OFFSET))
				break;
		}
		if (curr_clk_tbl->cpu_freq > tcc_voltage_table[i].cpu_freq)
			curr_clk_tbl->cpu_freq = tcc_voltage_table[i].cpu_freq;
		if (curr_clk_tbl->ddi_freq > tcc_voltage_table[i].ddi_freq)
			curr_clk_tbl->ddi_freq = tcc_voltage_table[i].ddi_freq;
		if (curr_clk_tbl->mem_freq > tcc_voltage_table[i].mem_freq)
			curr_clk_tbl->mem_freq = tcc_voltage_table[i].mem_freq;
		if (curr_clk_tbl->gpu_freq > tcc_voltage_table[i].gpu_freq)
			curr_clk_tbl->gpu_freq = tcc_voltage_table[i].gpu_freq;
		if (curr_clk_tbl->io_freq > tcc_voltage_table[i].io_freq)
			curr_clk_tbl->io_freq = tcc_voltage_table[i].io_freq;
		if (curr_clk_tbl->vbus_freq > tcc_voltage_table[i].vbus_freq)
			curr_clk_tbl->vbus_freq = tcc_voltage_table[i].vbus_freq;
		if (curr_clk_tbl->vcod_freq > tcc_voltage_table[i].vcod_freq)
			curr_clk_tbl->vcod_freq = tcc_voltage_table[i].vcod_freq;
		if (curr_clk_tbl->smu_freq > tcc_voltage_table[i].smu_freq)
			curr_clk_tbl->smu_freq = tcc_voltage_table[i].smu_freq;
		if (curr_clk_tbl->hsio_freq > tcc_voltage_table[i].hsio_freq)
			curr_clk_tbl->hsio_freq = tcc_voltage_table[i].hsio_freq;
	}
#endif

	new_core_voltage = tcc_cpufreq_get_voltage_table(curr_clk_tbl);

#if defined(CONFIG_CPU_HIGHSPEED)
#if (DEBUG_HIGHSPEED)
	if (tcc_freq_old_table.cpu_freq > TCC_CPU_FREQ_NORMAL_SPEED && curr_clk_tbl->cpu_freq <= TCC_CPU_FREQ_NORMAL_SPEED ) {
		dbg_highspeed("change to %dMHz\n", TCC_CPU_FREQ_NORMAL_SPEED/1000);
	}
	else if (tcc_freq_old_table.cpu_freq <= TCC_CPU_FREQ_NORMAL_SPEED && curr_clk_tbl->cpu_freq > TCC_CPU_FREQ_NORMAL_SPEED ) {
		dbg_highspeed("change to %dMHz\n", TCC_CPU_FREQ_HIGH_SPEED/1000);
	}
#endif
#endif

//	printk("cpufreq: cpu:%u, ddi:%u, mem:%u, gpu:%u, io:%u, vbu:%u\n", curr_clk_tbl->cpu_freq, curr_clk_tbl->ddi_freq, curr_clk_tbl->mem_freq, curr_clk_tbl->gpu_freq, curr_clk_tbl->io_freq, curr_clk_tbl->vbus_freq);
//	printk("         vco:%u, hsio:%u, core:%d, tbl:%x\n", curr_clk_tbl->vcod_freq, curr_clk_tbl->hsio_freq, new_core_voltage, tcc_limitclocktbl_flag);
	
	if (new_core_voltage > curr_core_voltage) {
		ret = tcc_cpufreq_set_voltage(new_core_voltage);
		if (ret != 0) {
			pr_err("cpufreq: regulator_set_voltage(%d->%d) failed (%d)\n", curr_core_voltage, new_core_voltage, ret);
			return ret;;
		}
	}

	tcc_nand_lock();

	clk_set_rate(cpu_clk, curr_clk_tbl->cpu_freq * 1000);
	clk_set_rate(mem_clk, curr_clk_tbl->mem_freq * 1000);
	clk_set_rate(io_clk, curr_clk_tbl->io_freq * 1000);
	clk_set_rate(smu_clk, curr_clk_tbl->smu_freq * 1000);
	clk_set_rate(ddi_clk, curr_clk_tbl->ddi_freq * 1000);
	clk_set_rate(gpu_clk, curr_clk_tbl->gpu_freq * 1000);
	clk_set_rate(vcod_clk, curr_clk_tbl->vcod_freq * 1000);
	clk_set_rate(vbus_clk, curr_clk_tbl->vbus_freq * 1000);
	clk_set_rate(hsio_clk, curr_clk_tbl->hsio_freq * 1000);

	tcc_nand_unlock();

	if (new_core_voltage < curr_core_voltage) {
		ret = tcc_cpufreq_set_voltage(new_core_voltage);
	}

	memcpy(&tcc_freq_old_table, curr_clk_tbl, sizeof(struct tcc_freq_table_t));

	return ret;
}

static int startup_cpufreq = 0;
/* idx: part idx (camera(0), vpu(1), jpge(2), hdmi(3), mali(4), ...)   flag : 1(TRUE) 0(FALSE) */
int tcc_cpufreq_set_limit_table(struct tcc_freq_table_t *limit_tbl, tcc_freq_limit_idx_t idx, int flag)
{
	if (idx >= TCC_FREQ_LIMIT_MAX)
		return -1;

	if (tcc_freq_mutex_init_flag == 0) {
		tcc_freq_mutex_init_flag = 1;
		mutex_init(&tcc_freq_mutex);
	}
	mutex_lock(&tcc_freq_mutex);

#if defined(CONFIG_CPU_HIGHSPEED)
	if (idx == TCC_FREQ_LIMIT_OVERCLOCK) {
		if (flag) {
			tcc_freq_limit_table[idx].usecount++;

			if (tcc_freq_curr_limit_table.cpu_freq > TCC_CPU_FREQ_NORMAL_SPEED)
				tcc_freq_curr_limit_table.cpu_freq = TCC_CPU_FREQ_NORMAL_SPEED;

			tcc_limitclocktbl_flag |= (1<<idx);
			tcc_cpufreq_set_clock_table(&tcc_freq_curr_limit_table);
		}
		else {
			tcc_limitclocktbl_flag &= ~(1<<idx);
			tcc_freq_limit_table[idx].usecount = 0;
		}
		mutex_unlock(&tcc_freq_mutex);
		return 0;
	}
#endif

	if (flag) {
		memcpy(&(tcc_freq_limit_table[idx].freq), limit_tbl, sizeof(struct tcc_freq_table_t));
		tcc_freq_limit_table[idx].usecount++;

		tcc_limitclocktbl_flag |= (1<<idx);
		pr_debug("tcc_cpufreq_set_limit_table idx:%d, cnt:%d\n", idx, tcc_freq_limit_table[idx].usecount);
	}
	else {
		#if 1
		memset(&(tcc_freq_limit_table[idx].freq), 0x0, sizeof(struct tcc_freq_table_t));
		tcc_freq_limit_table[idx].usecount = 0;
		#else
		if (tcc_freq_limit_table[idx].usecount == 0) {
			mutex_unlock(&tcc_freq_mutex);
			return -1;
		}

		if (tcc_freq_limit_table[idx].usecount == 1) {
			memset(&(tcc_freq_limit_table[idx].freq), 0x0, sizeof(struct tcc_freq_table_t));
			tcc_freq_limit_table[idx].usecount--;
		}
		#endif

		tcc_limitclocktbl_flag &= ~(1<<idx);
		pr_debug("tcc_cpufreq_set_limit_table idx:%d, cnt:%d\n", idx, tcc_freq_limit_table[idx].usecount);
	}

#ifdef VIDEO_USING_WVGA_LCD
	if (tcc_freq_limit_table[TCC_FREQ_LIMIT_VPU].usecount) {
		mutex_unlock(&tcc_freq_mutex);
		return 0;
	}
#endif

	if (flag && startup_cpufreq) {
		if (tcc_freq_limit_table[idx].freq.cpu_freq > tcc_freq_curr_limit_table.cpu_freq)
			tcc_freq_curr_limit_table.cpu_freq = tcc_freq_limit_table[idx].freq.cpu_freq;
		if (tcc_freq_limit_table[idx].freq.ddi_freq > tcc_freq_curr_limit_table.ddi_freq)
			tcc_freq_curr_limit_table.ddi_freq = tcc_freq_limit_table[idx].freq.ddi_freq;
		if (tcc_freq_limit_table[idx].freq.mem_freq > tcc_freq_curr_limit_table.mem_freq)
			tcc_freq_curr_limit_table.mem_freq = tcc_freq_limit_table[idx].freq.mem_freq;
		if (tcc_freq_limit_table[idx].freq.gpu_freq > tcc_freq_curr_limit_table.gpu_freq)
			tcc_freq_curr_limit_table.gpu_freq = tcc_freq_limit_table[idx].freq.gpu_freq;
		if (tcc_freq_limit_table[idx].freq.io_freq > tcc_freq_curr_limit_table.io_freq)
			tcc_freq_curr_limit_table.io_freq = tcc_freq_limit_table[idx].freq.io_freq;
		if (tcc_freq_limit_table[idx].freq.vbus_freq > tcc_freq_curr_limit_table.vbus_freq)
			tcc_freq_curr_limit_table.vbus_freq = tcc_freq_limit_table[idx].freq.vbus_freq;
		if (tcc_freq_limit_table[idx].freq.vcod_freq > tcc_freq_curr_limit_table.vcod_freq)
			tcc_freq_curr_limit_table.vcod_freq = tcc_freq_limit_table[idx].freq.vcod_freq;
		if (tcc_freq_limit_table[idx].freq.smu_freq > tcc_freq_curr_limit_table.smu_freq)
			tcc_freq_curr_limit_table.smu_freq = tcc_freq_limit_table[idx].freq.smu_freq;
		if (tcc_freq_limit_table[idx].freq.hsio_freq > tcc_freq_curr_limit_table.hsio_freq)
			tcc_freq_curr_limit_table.hsio_freq = tcc_freq_limit_table[idx].freq.hsio_freq;

		if (cpufreq_is_performace_governor() == 0) {
			// memory clock fixed rate
			if (tcc_freq_limit_table[TCC_FREQ_LIMIT_HDMI].usecount && tcc_freq_limit_table[TCC_FREQ_LIMIT_HDMI].freq.mem_freq)
				tcc_freq_curr_limit_table.mem_freq = tcc_freq_limit_table[TCC_FREQ_LIMIT_HDMI].freq.mem_freq;
			else if (tcc_freq_limit_table[TCC_FREQ_LIMIT_CAMERA].usecount) {
				#if 0
				if (tcc_freq_limit_table[TCC_FREQ_LIMIT_VPU].freq.mem_freq)
					tcc_freq_curr_limit_table.mem_freq = tcc_freq_limit_table[TCC_FREQ_LIMIT_VPU].freq.mem_freq;
				else if (tcc_freq_limit_table[TCC_FREQ_LIMIT_CAMERA].freq.mem_freq)
				#endif
				if(tcc_freq_limit_table[TCC_FREQ_LIMIT_MULTI_VPU].usecount == 0)
					tcc_freq_curr_limit_table.mem_freq = tcc_freq_limit_table[TCC_FREQ_LIMIT_CAMERA].freq.mem_freq;
			}

			// cpu clock fixed rate
			if (tcc_freq_limit_table[TCC_FREQ_LIMIT_TV].usecount)
				tcc_freq_curr_limit_table.cpu_freq = tcc_freq_limit_table[TCC_FREQ_LIMIT_TV].freq.cpu_freq;
		}

#if defined(CONFIG_CPU_HIGHSPEED)
		if (tcc_freq_curr_limit_table.cpu_freq > TCC_CPU_FREQ_NORMAL_SPEED) {
			if (tcc_cpufreq_is_limit_highspeed_status())
				tcc_freq_curr_limit_table.cpu_freq = TCC_CPU_FREQ_NORMAL_SPEED;
		}
#endif

		tcc_cpufreq_set_clock_table(&tcc_freq_curr_limit_table);
	}

	mutex_unlock(&tcc_freq_mutex);
	cpufreq_update_policy(0);
	return 0;
}
EXPORT_SYMBOL(tcc_cpufreq_set_limit_table);

static int tcc_cpufreq_target(struct cpufreq_policy *policy,
			      unsigned int target_freq,
			      unsigned int relation)
{
	unsigned int index, i, limit_tbl_flag;
	struct cpufreq_freqs freqs;
	int ret = 0;
	cpufreq_verify_within_limits(policy, policy->cpuinfo.min_freq,
		policy->cpuinfo.max_freq);

#if defined(CONFIG_HIBERNATION)
	if ( android_system_booting_finished == 0 ) {
		target_freq = tcc_voltage_table[NUM_VOLTAGES-1].cpu_freq;
	}
#endif

	if (target_freq < policy->cpuinfo.min_freq)
		target_freq = policy->cpuinfo.min_freq;
	if (target_freq < policy->min)
		target_freq = policy->min;

#if defined(CONFIG_CPU_HIGHSPEED)
	if (target_freq > TCC_CPU_FREQ_NORMAL_SPEED) {
		if (tcc_cpufreq_is_limit_highspeed_status())
			target_freq = TCC_CPU_FREQ_NORMAL_SPEED;
	}
#endif

	if (cpufreq_frequency_table_target(policy, tcc_cpufreq_table,
					   target_freq, relation, &index)) {
		return -EINVAL;
	}

	mutex_lock(&tcc_freq_mutex);

	if (index > NUM_FREQS-1)
		index = NUM_FREQS-1;
	memcpy(&tcc_freq_curr_limit_table, &(gtClockLimitTable[index]), sizeof(struct tcc_freq_table_t));
#if defined(CONFIG_CPU_HIGHSPEED)
	tcc_freq_curr_target_cpufreq = tcc_freq_curr_limit_table.cpu_freq;
#endif

	limit_tbl_flag = 0;
	for (i=0 ; i<TCC_FREQ_LIMIT_MAX ; i++) {
#ifdef VIDEO_USING_WVGA_LCD
		if (tcc_freq_limit_table[TCC_FREQ_LIMIT_VPU].usecount && (i == TCC_FREQ_LIMIT_MALI)) {
			continue;
		}
#endif

		if (tcc_freq_limit_table[i].usecount > 0) {
			if (tcc_freq_limit_table[i].freq.cpu_freq > tcc_freq_curr_limit_table.cpu_freq)
				tcc_freq_curr_limit_table.cpu_freq = tcc_freq_limit_table[i].freq.cpu_freq;
			if (tcc_freq_limit_table[i].freq.ddi_freq > tcc_freq_curr_limit_table.ddi_freq)
				tcc_freq_curr_limit_table.ddi_freq = tcc_freq_limit_table[i].freq.ddi_freq;
			if (tcc_freq_limit_table[i].freq.mem_freq > tcc_freq_curr_limit_table.mem_freq)
				tcc_freq_curr_limit_table.mem_freq = tcc_freq_limit_table[i].freq.mem_freq;
			if (tcc_freq_limit_table[i].freq.gpu_freq > tcc_freq_curr_limit_table.gpu_freq)
				tcc_freq_curr_limit_table.gpu_freq = tcc_freq_limit_table[i].freq.gpu_freq;
			if (tcc_freq_limit_table[i].freq.io_freq > tcc_freq_curr_limit_table.io_freq)
				tcc_freq_curr_limit_table.io_freq = tcc_freq_limit_table[i].freq.io_freq;
			if (tcc_freq_limit_table[i].freq.vbus_freq > tcc_freq_curr_limit_table.vbus_freq)
				tcc_freq_curr_limit_table.vbus_freq = tcc_freq_limit_table[i].freq.vbus_freq;
			if (tcc_freq_limit_table[i].freq.vcod_freq > tcc_freq_curr_limit_table.vcod_freq)
				tcc_freq_curr_limit_table.vcod_freq = tcc_freq_limit_table[i].freq.vcod_freq;
			if (tcc_freq_limit_table[i].freq.smu_freq > tcc_freq_curr_limit_table.smu_freq)
				tcc_freq_curr_limit_table.smu_freq = tcc_freq_limit_table[i].freq.smu_freq;
			if (tcc_freq_limit_table[i].freq.hsio_freq > tcc_freq_curr_limit_table.hsio_freq)
				tcc_freq_curr_limit_table.hsio_freq = tcc_freq_limit_table[i].freq.hsio_freq;

			limit_tbl_flag |= (1<<i);
		}
	}
	tcc_limitclocktbl_flag = limit_tbl_flag;

	if (cpufreq_is_performace_governor() == 0) {
		// memory clock fixed rate
		if (tcc_freq_limit_table[TCC_FREQ_LIMIT_HDMI].usecount && tcc_freq_limit_table[TCC_FREQ_LIMIT_HDMI].freq.mem_freq)
			tcc_freq_curr_limit_table.mem_freq = tcc_freq_limit_table[TCC_FREQ_LIMIT_HDMI].freq.mem_freq;
		else if (tcc_freq_limit_table[TCC_FREQ_LIMIT_CAMERA].usecount) {
			#if 0
			if (tcc_freq_limit_table[TCC_FREQ_LIMIT_VPU].freq.mem_freq)
				tcc_freq_curr_limit_table.mem_freq = tcc_freq_limit_table[TCC_FREQ_LIMIT_VPU].freq.mem_freq;
			else if (tcc_freq_limit_table[TCC_FREQ_LIMIT_CAMERA].freq.mem_freq)
			#endif
			if(tcc_freq_limit_table[TCC_FREQ_LIMIT_MULTI_VPU].usecount == 0)
				tcc_freq_curr_limit_table.mem_freq = tcc_freq_limit_table[TCC_FREQ_LIMIT_CAMERA].freq.mem_freq;
		}

		// cpu clock fixed rate
		if (tcc_freq_limit_table[TCC_FREQ_LIMIT_TV].usecount)
			tcc_freq_curr_limit_table.cpu_freq = tcc_freq_limit_table[TCC_FREQ_LIMIT_TV].freq.cpu_freq;
	}

#if defined(CONFIG_CPU_HIGHSPEED)
	if (tcc_freq_curr_limit_table.cpu_freq > TCC_CPU_FREQ_NORMAL_SPEED) {
		if (tcc_cpufreq_is_limit_highspeed_status())
			tcc_freq_curr_limit_table.cpu_freq = TCC_CPU_FREQ_NORMAL_SPEED;
	}
#endif

	freqs.old = policy->cur;
	freqs.new = tcc_freq_curr_limit_table.cpu_freq;
	freqs.cpu = 0;

	cpufreq_notify_transition(&freqs, CPUFREQ_PRECHANGE);

	pr_debug("cpufreq: changing clk to %u; target = %u, oldfreq = %u, mem = %u, mask = 0x%x\n",
		freqs.new, target_freq, freqs.old, tcc_freq_curr_limit_table.mem_freq, limit_tbl_flag);

	ret = tcc_cpufreq_set_clock_table(&tcc_freq_curr_limit_table);
	freqs.new = tcc_freq_curr_limit_table.cpu_freq;
	mutex_unlock(&tcc_freq_mutex);

	startup_cpufreq = 1;

	cpufreq_notify_transition(&freqs, CPUFREQ_POSTCHANGE);

	return ret;
}

static int tcc_cpufreq_verify(struct cpufreq_policy *policy)
{
	if (policy->cpu != 0)
		return -EINVAL;

	return cpufreq_frequency_table_verify(policy, tcc_cpufreq_table);
}

static int tcc_cpufreq_suspend(struct cpufreq_policy *policy)
{
	struct tcc_freq_table_t *freqs;
#ifdef CONFIG_HIBERNATION
	if(do_hibernation && !do_hibernate_boot)
           return 0;
#endif

	freqs = &gtClockLimitTable[0];

#if defined(CONFIG_CPU_HIGHSPEED)
	highspeed_reset_setting_values();
#endif

	clk_set_rate(cpu_clk, freqs->cpu_freq * 1000);
	clk_set_rate(mem_clk, freqs->mem_freq * 1000);
	clk_set_rate(io_clk, freqs->io_freq * 1000);
	clk_set_rate(smu_clk, freqs->smu_freq * 1000);

	return 0;
}

static int tcc_cpufreq_resume(struct cpufreq_policy *policy)
{
#if defined(CONFIG_HIBERNATION)
	int index;

	if (do_hibernation ) {
        printk("1)cpu         : %4d MHz\n", tca_ckc_getfbusctrl(FBUS_CPU)/10000);
        printk("1)memory bus  : %4d MHz\n", tca_ckc_getfbusctrl(FBUS_MEM)/10000);
	
		if( do_hibernate_boot) {
			for(index = 0;index < NUM_VOLTAGES;index++)
				if(gtClockLimitTable[NUM_FREQS - 1].cpu_freq < tcc_voltage_table[index].cpu_freq)
					break;

			index--;

			tcc_freq_old_table.cpu_freq  = tcc_voltage_table[index].cpu_freq;
			tcc_freq_old_table.ddi_freq  = tcc_voltage_table[index].ddi_freq;
			tcc_freq_old_table.mem_freq  = tcc_voltage_table[index].mem_freq;
			tcc_freq_old_table.gpu_freq  = tcc_voltage_table[index].gpu_freq;
			tcc_freq_old_table.io_freq   = tcc_voltage_table[index].io_freq;
			tcc_freq_old_table.vbus_freq = tcc_voltage_table[index].vbus_freq;
			tcc_freq_old_table.vcod_freq = tcc_voltage_table[index].vcod_freq;
			tcc_freq_old_table.smu_freq  = tcc_voltage_table[index].smu_freq;
			tcc_freq_old_table.hsio_freq = tcc_voltage_table[index].hsio_freq;
		} else {
			return 0;
		}
	}
#endif

#if !defined(CONFIG_REGULATOR)
	tcc_cpufreq_set_voltage(tcc_cpufreq_get_voltage_table(&tcc_freq_old_table));
#endif

#if defined(CONFIG_HIBERNATION)
	if (do_hibernation ) {
		if( do_hibernate_boot) {
			clk_hibernate_init();
		}
	}
#endif

	clk_forced_set_rate(cpu_clk, tcc_freq_old_table.cpu_freq * 1000);
#if defined(CONFIG_HIBERNATION)
	if (!do_hibernation) 
#endif
       {
	clk_forced_set_rate(mem_clk, tcc_freq_old_table.mem_freq * 1000);
        }

	clk_forced_set_rate(io_clk, tcc_freq_old_table.io_freq * 1000);
	clk_forced_set_rate(smu_clk, tcc_freq_old_table.smu_freq * 1000);
#if defined(CONFIG_HIBERNATION)
	clk_forced_set_rate(ddi_clk, tcc_freq_old_table.ddi_freq * 1000);
	clk_forced_set_rate(gpu_clk, tcc_freq_old_table.gpu_freq * 1000);
	clk_forced_set_rate(vcod_clk, tcc_freq_old_table.vcod_freq * 1000);
	clk_forced_set_rate(vbus_clk, tcc_freq_old_table.vbus_freq * 1000);
	clk_forced_set_rate(hsio_clk, tcc_freq_old_table.hsio_freq * 1000);

        printk("2)cpu         : %4d MHz\n", tca_ckc_getfbusctrl(FBUS_CPU)/10000);
        printk("2)memory bus  : %4d MHz\n", tca_ckc_getfbusctrl(FBUS_MEM)/10000);
        printk("2)display bus : %4d MHz\n", tca_ckc_getfbusctrl(FBUS_DDI)/10000);
        printk("2)graphic bus : %4d MHz\n", tca_ckc_getfbusctrl(FBUS_GPU)/10000);
        printk("2)i/o bus     : %4d MHz\n", tca_ckc_getfbusctrl(FBUS_IO)/10000);
        printk("2)video bus   : %4d MHz\n", tca_ckc_getfbusctrl(FBUS_VBUS)/10000);
        printk("2)video codec : %4d MHz\n", tca_ckc_getfbusctrl(FBUS_VCORE)/10000);
        printk("2)hsio bus    : %4d MHz\n", tca_ckc_getfbusctrl(FBUS_HSIO)/10000);
        printk("2)smu bus     : %4d MHz\n", tca_ckc_getfbusctrl(FBUS_SMU)/10000);
#endif
	return 0;
}

static int __init tcc_cpufreq_init(struct cpufreq_policy *policy)
{
	int i;

#if defined(CONFIG_CPU_HIGHSPEED)
	INIT_WORK(&cpufreq_work, cpufreq_work_func);
#endif

	if (policy->cpu != 0)
		return -EINVAL;

	cpu_clk = clk_get(NULL, "cpu");
	if (IS_ERR(cpu_clk))
		return PTR_ERR(cpu_clk);
	io_clk = clk_get(NULL, "iobus");
	if (IS_ERR(io_clk))
		return PTR_ERR(io_clk);	
	smu_clk = clk_get(NULL, "smu");
	if (IS_ERR(smu_clk))
		return PTR_ERR(smu_clk);	
	mem_clk = clk_get(NULL, "membus");
	if (IS_ERR(mem_clk))
		return PTR_ERR(mem_clk);
	ddi_clk = clk_get(NULL, "ddi");
	if (IS_ERR(ddi_clk))
		return PTR_ERR(ddi_clk);
	gpu_clk = clk_get(NULL, "gpu");
	if (IS_ERR(gpu_clk))
		return PTR_ERR(gpu_clk);
	vcod_clk = clk_get(NULL, "vcore");
	if (IS_ERR(vcod_clk))
		return PTR_ERR(vcod_clk);
	vbus_clk = clk_get(NULL, "vbus");
	if (IS_ERR(vbus_clk))
		return PTR_ERR(vbus_clk);
	hsio_clk = clk_get(NULL, "hsio");
	if (IS_ERR(hsio_clk))
		return PTR_ERR(hsio_clk);

	for (i = 0; i < NUM_FREQS; i++) {
		tcc_cpufreq_table[i].index = i;
		tcc_cpufreq_table[i].frequency = gtClockLimitTable[i].cpu_freq;
	}
	tcc_cpufreq_table[i].frequency = CPUFREQ_TABLE_END;

	policy->cur = policy->min = policy->max = clk_get_rate(cpu_clk);
	policy->cpuinfo.min_freq = tcc_cpufreq_table[0].frequency;
	policy->cpuinfo.max_freq = tcc_cpufreq_table[i - 1].frequency;
	policy->cpuinfo.transition_latency = 
		TCC_TRANSITION_LATENCY * NSEC_PER_USEC;

	cpufreq_frequency_table_cpuinfo(policy, tcc_cpufreq_table);

#if defined(CONFIG_CPU_HIGHSPEED)
    init_timer(&timer_highspeed);
    timer_highspeed.data = 0;
    timer_highspeed.function = highspeed_timer_func;
    timer_highspeed.expires = jiffies + msecs_to_jiffies(HIGHSPEED_TIMER_TICK);	// 100 milisec.
    add_timer(&timer_highspeed);
#endif

#ifdef CONFIG_REGULATOR
	if (vdd_core == NULL) {
		vdd_core = regulator_get(NULL, "vdd_core");
		if (IS_ERR(vdd_core)) {
			pr_warning("cpufreq: failed to obtain vdd_core\n");
			vdd_core = NULL;
		}
	}
#endif

	if (tcc_freq_mutex_init_flag == 0) {
		tcc_freq_mutex_init_flag = 1;
		mutex_init(&tcc_freq_mutex);
	}

	printk(KERN_INFO "TCC cpufreq driver initialized\n");
	return 0;
}

static struct cpufreq_driver tcc_cpufreq_driver = {
	.name	= "tcc",
	.owner	= THIS_MODULE,
	.flags	= CPUFREQ_STICKY | CPUFREQ_CONST_LOOPS,
	.init	= tcc_cpufreq_init,
	.verify	= tcc_cpufreq_verify,
	.target	= tcc_cpufreq_target,
	.get	= tcc_cpufreq_get,
	.suspend = tcc_cpufreq_suspend,
	.resume	= tcc_cpufreq_resume,
};

static int __init tcc_cpufreq_register(void)
{
#if defined(CONFIG_CPU_HIGHSPEED)
	cpufreq_wq = create_singlethread_workqueue("cpufreq_wq");
	if (!cpufreq_wq)
		return -ENOMEM;
#endif

	return cpufreq_register_driver(&tcc_cpufreq_driver);
}

static void __exit tcc_cpufreq_exit(void)
{
	cpufreq_unregister_driver(&tcc_cpufreq_driver);
}

MODULE_AUTHOR("Telechips, Inc.");
MODULE_DESCRIPTION("CPU frequency scaling driver for TCC92xx");

#if defined(CONFIG_MACH_TCC8800ST) || defined(CONFIG_TCC_STB_MODE)
device_initcall(tcc_cpufreq_register);
#else
late_initcall(tcc_cpufreq_register);
#endif
module_exit(tcc_cpufreq_exit);
