Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 20 12:00:55 2023
| Host         : LAPTOP-BKM4OVDQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file exhaustive_search_timing_summary_routed.rpt -pb exhaustive_search_timing_summary_routed.pb -rpx exhaustive_search_timing_summary_routed.rpx -warn_on_violation
| Design       : exhaustive_search
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.725ns  (logic 4.357ns (37.158%)  route 7.368ns (62.842%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           5.405     6.485    sw_IBUF[0]
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.153     6.638 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.963     8.601    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.124    11.725 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.725    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.603ns  (logic 4.355ns (37.536%)  route 7.247ns (62.464%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           5.146     6.226    sw_IBUF[0]
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.150     6.376 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.101     8.477    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         3.125    11.603 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.603    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.448ns  (logic 4.386ns (38.310%)  route 7.062ns (61.690%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           5.157     6.237    sw_IBUF[0]
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.150     6.387 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.905     8.292    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.156    11.448 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.448    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.444ns  (logic 4.135ns (36.133%)  route 7.309ns (63.867%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           5.405     6.485    sw_IBUF[0]
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.124     6.609 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905     8.513    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.931    11.444 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.444    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.361ns  (logic 4.119ns (36.256%)  route 7.242ns (63.744%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           5.146     6.226    sw_IBUF[0]
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.124     6.350 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.096     8.446    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.915    11.361 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.361    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.205ns  (logic 4.153ns (37.064%)  route 7.052ns (62.936%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           5.157     6.237    sw_IBUF[0]
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.124     6.361 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.894     8.256    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         2.949    11.205 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.205    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.314ns  (logic 1.431ns (43.191%)  route 1.883ns (56.809%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    H17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  sw_IBUF[4]_inst/O
                         net (fo=6, routed)           1.427     1.601    sw_IBUF[4]
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.045     1.646 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.455     2.101    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.213     3.314 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.314    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.380ns  (logic 1.501ns (44.407%)  route 1.879ns (55.593%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    H17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  sw_IBUF[4]_inst/O
                         net (fo=6, routed)           1.427     1.601    sw_IBUF[4]
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.048     1.649 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.452     2.101    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.279     3.380 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.380    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.488ns  (logic 1.414ns (40.532%)  route 2.074ns (59.468%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    H17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  sw_IBUF[4]_inst/O
                         net (fo=6, routed)           1.620     1.794    sw_IBUF[4]
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.045     1.839 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.455     2.293    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.195     3.488 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.488    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.532ns  (logic 1.398ns (39.581%)  route 2.134ns (60.419%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    H17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  sw_IBUF[4]_inst/O
                         net (fo=6, routed)           1.611     1.785    sw_IBUF[4]
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.523     2.353    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         1.179     3.532 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.532    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.557ns  (logic 1.466ns (41.220%)  route 2.091ns (58.780%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    H17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  sw_IBUF[4]_inst/O
                         net (fo=6, routed)           1.620     1.794    sw_IBUF[4]
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.043     1.837 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.471     2.308    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.250     3.557 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.557    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.615ns  (logic 1.465ns (40.523%)  route 2.150ns (59.477%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    H17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  sw_IBUF[4]_inst/O
                         net (fo=6, routed)           1.611     1.785    sw_IBUF[4]
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.043     1.828 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.539     2.367    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.248     3.615 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.615    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





