0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.gen/sources_1/bd/Sigmoid_func/hdl/Sigmoid_func_wrapper.v,1714191320,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/adder.v,,Sigmoid_func_wrapper,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.gen/sources_1/bd/top_shallow/hdl/top_shallow_wrapper.v,1714362209,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sim_1/new/test_top_module.v,,top_shallow_wrapper,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/Sigmoid_func/ip/Sigmoid_func_sigmoid_0_0/sim/Sigmoid_func_sigmoid_0_0.v,1714191320,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/Sigmoid_func/ip/Sigmoid_func_sigmoid_interface_0_0/sim/Sigmoid_func_sigmoid_interface_0_0.v,,Sigmoid_func_sigmoid_0_0,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/Sigmoid_func/ip/Sigmoid_func_sigmoid_interface_0_0/sim/Sigmoid_func_sigmoid_interface_0_0.v,1714191320,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/Sigmoid_func/sim/Sigmoid_func.v,,Sigmoid_func_sigmoid_interface_0_0,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/Sigmoid_func/ipshared/10c3/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1714191320,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/Sigmoid_func/ipshared/10c3/sources_1/new/saturationLogic.v,,dist_mem_gen_0,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/Sigmoid_func/ipshared/10c3/sources_1/new/addrConv.v,1714191320,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/Sigmoid_func/ipshared/10c3/sources_1/new/sigmoid.v,,addrConv,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/Sigmoid_func/ipshared/10c3/sources_1/new/dataConv.v,1714191320,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/Sigmoid_func/ipshared/10c3/sources_1/new/addrConv.v,,dataConv,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/Sigmoid_func/ipshared/10c3/sources_1/new/saturationLogic.v,1714191320,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/Sigmoid_func/ipshared/10c3/sources_1/new/dataConv.v,,saturationLogic,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/Sigmoid_func/ipshared/10c3/sources_1/new/sigmoid.v,1714191320,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/Sigmoid_func/ip/Sigmoid_func_sigmoid_0_0/sim/Sigmoid_func_sigmoid_0_0.v,,sigmoid,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/Sigmoid_func/sim/Sigmoid_func.v,1714191320,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.gen/sources_1/bd/Sigmoid_func/hdl/Sigmoid_func_wrapper.v,,Sigmoid_func,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_Sigmoid_func_wrapper_0_0/sim/top_shallow_Sigmoid_func_wrapper_0_0.v,1714362209,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_mac3_0_0/sim/top_shallow_mac3_0_0.v,,top_shallow_Sigmoid_func_wrapper_0_0,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_Sigmoid_func_wrapper_1_0/sim/top_shallow_Sigmoid_func_wrapper_1_0.v,1714362209,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_sign_extender_0_0/sim/top_shallow_sign_extender_0_0.v,,top_shallow_Sigmoid_func_wrapper_1_0,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_acc_0_0/sim/top_shallow_acc_0_0.v,1714362209,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_mac3_1_0/sim/top_shallow_mac3_1_0.v,,top_shallow_acc_0_0,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_controller_0_0/sim/top_shallow_controller_0_0.v,1714364868,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_hiddden_node_register_0_0/sim/top_shallow_hiddden_node_register_0_0.v,,top_shallow_controller_0_0,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_hiddden_node_register_0_0/sim/top_shallow_hiddden_node_register_0_0.v,1714364868,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_output_node_reg_0_0/sim/top_shallow_output_node_reg_0_0.v,,top_shallow_hiddden_node_register_0_0,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_mac3_0_0/sim/top_shallow_mac3_0_0.v,1714362209,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_acc_0_0/sim/top_shallow_acc_0_0.v,,top_shallow_mac3_0_0,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_mac3_1_0/sim/top_shallow_mac3_1_0.v,1714362209,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_Sigmoid_func_wrapper_1_0/sim/top_shallow_Sigmoid_func_wrapper_1_0.v,,top_shallow_mac3_1_0,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_output_node_reg_0_0/sim/top_shallow_output_node_reg_0_0.v,1714362209,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/sim/top_shallow.v,,top_shallow_output_node_reg_0_0,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_sign_extender_0_0/sim/top_shallow_sign_extender_0_0.v,1714362209,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_controller_0_0/sim/top_shallow_controller_0_0.v,,top_shallow_sign_extender_0_0,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/sim/top_shallow.v,1714363609,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.gen/sources_1/bd/top_shallow/hdl/top_shallow_wrapper.v,,top_shallow,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sim_1/new/test_output_node_reg.v,1714146619,verilog,,,,test_output_node_reg,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sim_1/new/test_top_module.v,1714362412,verilog,,,,test_top_module,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/acc.v,1714360679,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/sign_extender.v,,acc,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/acc_ctrl.v,1714360696,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/adder22.v,,acc_ctrl,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/adder.v,1713291570,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/adder17.v,,adder,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/adder17.v,1713296726,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/adder18.v,,adder17,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/adder18.v,1713296726,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/adder19.v,,adder18,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/adder19.v,1713296726,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/mult.v,,adder19,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/adder22.v,1713472367,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/acc.v,,adder22,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/controller.v,1714364045,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/hiddden_node_register.v,,controller,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/hiddden_node_register.v,1714364322,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/output_node_reg.v,,hiddden_node_register,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/mac3.v,1714360657,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/acc_ctrl.v,,mac3,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/mult.v,1712797112,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/mac3.v,,mult,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/output_node_reg.v,1714366359,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.ip_user_files/bd/top_shallow/ip/top_shallow_Sigmoid_func_wrapper_0_0/sim/top_shallow_Sigmoid_func_wrapper_0_0.v,,output_node_reg,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/sigmoid_interface.v,1713884920,verilog,,,,sigmoid_interface,,,,,,,,
C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/sign_extender.v,1713992220,verilog,,C:/Users/sunim/digitClassifierFPGA/digitClassifierFPGA.srcs/sources_1/new/controller.v,,sign_extender,,,,,,,,
