<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p311" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_311{left:69px;top:1124px;}
#t2_311{left:650px;top:49px;letter-spacing:-0.3px;word-spacing:0.1px;}
#t3_311{left:777px;top:1124px;letter-spacing:0.1px;word-spacing:-0.4px;}
#t4_311{left:823px;top:1124px;letter-spacing:0.1px;}
#t5_311{left:216px;top:102px;letter-spacing:-0.3px;word-spacing:0.7px;}
#t6_311{left:301px;top:102px;letter-spacing:-0.1px;word-spacing:0.2px;}
#t7_311{left:76px;top:127px;letter-spacing:-0.1px;word-spacing:0.2px;}
#t8_311{left:126px;top:127px;}
#t9_311{left:203px;top:127px;letter-spacing:-0.1px;}
#ta_311{left:91px;top:151px;letter-spacing:0.1px;}
#tb_311{left:126px;top:151px;letter-spacing:0.1px;}
#tc_311{left:203px;top:151px;}
#td_311{left:377px;top:151px;}
#te_311{left:91px;top:176px;letter-spacing:0.1px;}
#tf_311{left:126px;top:176px;}
#tg_311{left:203px;top:176px;}
#th_311{left:421px;top:176px;}
#ti_311{left:203px;top:193px;}
#tj_311{left:203px;top:209px;word-spacing:0.1px;}
#tk_311{left:91px;top:234px;}
#tl_311{left:126px;top:234px;}
#tm_311{left:203px;top:234px;word-spacing:0.2px;}
#tn_311{left:348px;top:234px;}
#to_311{left:203px;top:251px;}
#tp_311{left:91px;top:275px;letter-spacing:0.1px;}
#tq_311{left:126px;top:275px;letter-spacing:0.1px;}
#tr_311{left:203px;top:275px;word-spacing:0.2px;}
#ts_311{left:335px;top:275px;}
#tt_311{left:203px;top:292px;}
#tu_311{left:203px;top:309px;letter-spacing:-0.1px;}
#tv_311{left:91px;top:333px;letter-spacing:0.1px;}
#tw_311{left:126px;top:333px;letter-spacing:0.1px;}
#tx_311{left:203px;top:333px;letter-spacing:-0.1px;word-spacing:0.3px;}
#ty_311{left:336px;top:333px;}
#tz_311{left:91px;top:358px;}
#t10_311{left:126px;top:358px;letter-spacing:-0.1px;}
#t11_311{left:203px;top:358px;}
#t12_311{left:563px;top:358px;}
#t13_311{left:203px;top:374px;}
#t14_311{left:91px;top:399px;letter-spacing:0.1px;}
#t15_311{left:126px;top:399px;}
#t16_311{left:203px;top:399px;letter-spacing:-0.1px;word-spacing:0.2px;}
#t17_311{left:380px;top:399px;}
#t18_311{left:203px;top:416px;word-spacing:-0.2px;}
#t19_311{left:203px;top:432px;}
#t1a_311{left:91px;top:457px;letter-spacing:0.1px;}
#t1b_311{left:126px;top:457px;}
#t1c_311{left:203px;top:457px;word-spacing:-0.2px;}
#t1d_311{left:366px;top:457px;}
#t1e_311{left:203px;top:474px;}
#t1f_311{left:203px;top:490px;}
#t1g_311{left:203px;top:507px;word-spacing:-1.3px;}
#t1h_311{left:91px;top:532px;letter-spacing:0.1px;}
#t1i_311{left:126px;top:532px;letter-spacing:0.1px;}
#t1j_311{left:203px;top:532px;word-spacing:-0.2px;}
#t1k_311{left:358px;top:532px;}
#t1l_311{left:203px;top:549px;}
#t1m_311{left:91px;top:573px;letter-spacing:0.1px;}
#t1n_311{left:126px;top:573px;}
#t1o_311{left:203px;top:573px;word-spacing:-0.2px;}
#t1p_311{left:289px;top:573px;}
#t1q_311{left:203px;top:590px;}
#t1r_311{left:203px;top:607px;}
#t1s_311{left:87px;top:631px;letter-spacing:-0.1px;}
#t1t_311{left:126px;top:631px;}
#t1u_311{left:203px;top:631px;}
#t1v_311{left:87px;top:655px;letter-spacing:0.2px;}
#t1w_311{left:126px;top:655px;}
#t1x_311{left:203px;top:655px;}
#t1y_311{left:433px;top:655px;}
#t1z_311{left:87px;top:680px;}
#t20_311{left:126px;top:680px;}
#t21_311{left:203px;top:680px;word-spacing:-0.4px;}
#t22_311{left:399px;top:680px;word-spacing:-0.2px;}
#t23_311{left:203px;top:697px;}
#t24_311{left:203px;top:714px;}
#t25_311{left:87px;top:738px;letter-spacing:0.1px;}
#t26_311{left:126px;top:738px;letter-spacing:0.1px;}
#t27_311{left:203px;top:738px;word-spacing:-0.5px;}
#t28_311{left:303px;top:738px;word-spacing:-0.6px;}
#t29_311{left:203px;top:755px;}
#t2a_311{left:87px;top:779px;letter-spacing:0.1px;}
#t2b_311{left:126px;top:779px;}
#t2c_311{left:203px;top:779px;word-spacing:-0.2px;}
#t2d_311{left:381px;top:779px;}
#t2e_311{left:203px;top:796px;}
#t2f_311{left:203px;top:813px;}
#t2g_311{left:87px;top:837px;letter-spacing:0.1px;}
#t2h_311{left:126px;top:837px;letter-spacing:-0.1px;}
#t2i_311{left:203px;top:837px;word-spacing:-0.1px;}
#t2j_311{left:393px;top:837px;word-spacing:-0.1px;}
#t2k_311{left:203px;top:854px;}
#t2l_311{left:87px;top:879px;}
#t2m_311{left:126px;top:879px;}
#t2n_311{left:203px;top:879px;letter-spacing:-0.1px;word-spacing:0.2px;}
#t2o_311{left:339px;top:879px;}
#t2p_311{left:203px;top:895px;}
#t2q_311{left:203px;top:912px;}
#t2r_311{left:87px;top:937px;}
#t2s_311{left:126px;top:937px;}
#t2t_311{left:203px;top:937px;letter-spacing:-0.1px;word-spacing:-1.6px;}
#t2u_311{left:375px;top:937px;word-spacing:-1.7px;}
#t2v_311{left:203px;top:953px;}
#t2w_311{left:203px;top:970px;word-spacing:-0.7px;}
#t2x_311{left:203px;top:987px;}
#t2y_311{left:87px;top:1011px;}
#t2z_311{left:126px;top:1011px;}
#t30_311{left:203px;top:1011px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t31_311{left:361px;top:1011px;}
#t32_311{left:203px;top:1028px;}
#t33_311{left:87px;top:1053px;letter-spacing:0.1px;}
#t34_311{left:126px;top:1053px;}
#t35_311{left:203px;top:1053px;word-spacing:-0.2px;}
#t36_311{left:336px;top:1053px;}
#t37_311{left:87px;top:1077px;letter-spacing:-0.1px;}
#t38_311{left:126px;top:1077px;}
#t39_311{left:203px;top:1077px;}

.s1_311{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_311{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_311{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s4_311{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

.s5_311{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts311" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg311Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg311" style="-webkit-user-select: none;"><object width="935" height="1210" data="311/311.svg" type="image/svg+xml" id="pdf311" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_311" class="t s1_311">CPUIDâ€”CPU Identification</div>
<div id="t2_311" class="t s2_311">INSTRUCTION SET REFERENCE, A-L</div>
<div id="t3_311" class="t s1_311">Vol. 2A</div>
<div id="t4_311" class="t s1_311">3-209</div>
<div id="t5_311" class="t s3_311">Table 3-11. </div>
<div id="t6_311" class="t s3_311">More on Feature Information Returned in the EDX Register</div>
<div id="t7_311" class="t s4_311">Bit # </div>
<div id="t8_311" class="t s4_311">Mnemonic </div>
<div id="t9_311" class="t s4_311">Description</div>
<div id="ta_311" class="t s5_311">0 </div>
<div id="tb_311" class="t s5_311">FPU </div>
<div id="tc_311" class="t s4_311">Floating Point Unit On-Chip.</div>
<div id="td_311" class="t s5_311">The processor contains an x87 FPU.</div>
<div id="te_311" class="t s5_311">1 </div>
<div id="tf_311" class="t s5_311">VME </div>
<div id="tg_311" class="t s4_311">Virtual 8086 Mode Enhancements.</div>
<div id="th_311" class="t s5_311">Virtual 8086 mode enhancements, including CR4.VME for controlling the </div>
<div id="ti_311" class="t s5_311">feature, CR4.PVI for protected mode virtual interrupts, software interrupt indirection, expansion of the TSS </div>
<div id="tj_311" class="t s5_311">with the software indirection bitmap, and EFLAGS.VIF and EFLAGS.VIP flags. </div>
<div id="tk_311" class="t s5_311">2 </div>
<div id="tl_311" class="t s5_311">DE </div>
<div id="tm_311" class="t s4_311">Debugging Extensions.</div>
<div id="tn_311" class="t s5_311">Support for I/O breakpoints, including CR4.DE for controlling the feature, and optional </div>
<div id="to_311" class="t s5_311">trapping of accesses to DR4 and DR5. </div>
<div id="tp_311" class="t s5_311">3 </div>
<div id="tq_311" class="t s5_311">PSE </div>
<div id="tr_311" class="t s4_311">Page Size Extension.</div>
<div id="ts_311" class="t s5_311">Large pages of size 4 MByte are supported, including CR4.PSE for controlling the </div>
<div id="tt_311" class="t s5_311">feature, the defined dirty bit in PDE (Page Directory Entries), optional reserved bit trapping in CR3, PDEs, and </div>
<div id="tu_311" class="t s5_311">PTEs. </div>
<div id="tv_311" class="t s5_311">4 </div>
<div id="tw_311" class="t s5_311">TSC </div>
<div id="tx_311" class="t s4_311">Time Stamp Counter.</div>
<div id="ty_311" class="t s5_311">The RDTSC instruction is supported, including CR4.TSD for controlling privilege.</div>
<div id="tz_311" class="t s5_311">5 </div>
<div id="t10_311" class="t s5_311">MSR </div>
<div id="t11_311" class="t s4_311">Model Specific Registers RDMSR and WRMSR Instructions.</div>
<div id="t12_311" class="t s5_311">The RDMSR and WRMSR instructions are </div>
<div id="t13_311" class="t s5_311">supported. Some of the MSRs are implementation dependent.</div>
<div id="t14_311" class="t s5_311">6 </div>
<div id="t15_311" class="t s5_311">PAE </div>
<div id="t16_311" class="t s4_311">Physical Address Extension.</div>
<div id="t17_311" class="t s5_311">Physical addresses greater than 32 bits are supported: extended page table </div>
<div id="t18_311" class="t s5_311">entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of </div>
<div id="t19_311" class="t s5_311">4 Mbyte pages if PAE bit is 1. </div>
<div id="t1a_311" class="t s5_311">7 </div>
<div id="t1b_311" class="t s5_311">MCE </div>
<div id="t1c_311" class="t s4_311">Machine Check Exception.</div>
<div id="t1d_311" class="t s5_311">Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the </div>
<div id="t1e_311" class="t s5_311">feature. This feature does not define the model-specific implementations of machine-check error logging, </div>
<div id="t1f_311" class="t s5_311">reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor </div>
<div id="t1g_311" class="t s5_311">version to do model specific processing of the exception, or test for the presence of the Machine Check feature.</div>
<div id="t1h_311" class="t s5_311">8 </div>
<div id="t1i_311" class="t s5_311">CX8 </div>
<div id="t1j_311" class="t s4_311">CMPXCHG8B Instruction.</div>
<div id="t1k_311" class="t s5_311">The compare-and-exchange 8 bytes (64 bits) instruction is supported (implicitly </div>
<div id="t1l_311" class="t s5_311">locked and atomic). </div>
<div id="t1m_311" class="t s5_311">9 </div>
<div id="t1n_311" class="t s5_311">APIC </div>
<div id="t1o_311" class="t s4_311">APIC On-Chip. </div>
<div id="t1p_311" class="t s5_311">The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to </div>
<div id="t1q_311" class="t s5_311">memory mapped commands in the physical address range FFFE0000H to FFFE0FFFH (by default - some </div>
<div id="t1r_311" class="t s5_311">processors permit the APIC to be relocated). </div>
<div id="t1s_311" class="t s5_311">10 </div>
<div id="t1t_311" class="t s5_311">Reserved </div>
<div id="t1u_311" class="t s5_311">Reserved </div>
<div id="t1v_311" class="t s5_311">11</div>
<div id="t1w_311" class="t s5_311">SEP </div>
<div id="t1x_311" class="t s4_311">SYSENTER and SYSEXIT Instructions.</div>
<div id="t1y_311" class="t s5_311">The SYSENTER and SYSEXIT and associated MSRs are supported. </div>
<div id="t1z_311" class="t s5_311">12 </div>
<div id="t20_311" class="t s5_311">MTRR </div>
<div id="t21_311" class="t s4_311">Memory Type Range Registers.</div>
<div id="t22_311" class="t s5_311">MTRRs are supported. The MTRRcap MSR contains feature bits that describe </div>
<div id="t23_311" class="t s5_311">what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are </div>
<div id="t24_311" class="t s5_311">supported. </div>
<div id="t25_311" class="t s5_311">13 </div>
<div id="t26_311" class="t s5_311">PGE </div>
<div id="t27_311" class="t s4_311">Page Global Bit.</div>
<div id="t28_311" class="t s5_311">The global bit is supported in paging-structure entries that map a page, indicating TLB entries </div>
<div id="t29_311" class="t s5_311">that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature. </div>
<div id="t2a_311" class="t s5_311">14 </div>
<div id="t2b_311" class="t s5_311">MCA </div>
<div id="t2c_311" class="t s4_311">Machine Check Architecture.</div>
<div id="t2d_311" class="t s5_311">A value of 1 indicates the Machine Check Architecture of reporting machine </div>
<div id="t2e_311" class="t s5_311">errors is supported. The MCG_CAP MSR contains feature bits describing how many banks of error reporting </div>
<div id="t2f_311" class="t s5_311">MSRs are supported. </div>
<div id="t2g_311" class="t s5_311">15 </div>
<div id="t2h_311" class="t s5_311">CMOV </div>
<div id="t2i_311" class="t s4_311">Conditional Move Instructions.</div>
<div id="t2j_311" class="t s5_311">The conditional move instruction CMOV is supported. In addition, if x87 FPU is </div>
<div id="t2k_311" class="t s5_311">present as indicated by the CPUID.FPU feature bit, then the FCOMI and FCMOV instructions are supported </div>
<div id="t2l_311" class="t s5_311">16 </div>
<div id="t2m_311" class="t s5_311">PAT </div>
<div id="t2n_311" class="t s4_311">Page Attribute Table.</div>
<div id="t2o_311" class="t s5_311">Page Attribute Table is supported. This feature augments the Memory Type Range </div>
<div id="t2p_311" class="t s5_311">Registers (MTRRs), allowing an operating system to specify attributes of memory accessed through a linear </div>
<div id="t2q_311" class="t s5_311">address on a 4KB granularity.</div>
<div id="t2r_311" class="t s5_311">17 </div>
<div id="t2s_311" class="t s5_311">PSE-36 </div>
<div id="t2t_311" class="t s4_311">36-Bit Page Size Extension.</div>
<div id="t2u_311" class="t s5_311">4-MByte pages addressing physical memory beyond 4 GBytes are supported with </div>
<div id="t2v_311" class="t s5_311">32-bit paging. This feature indicates that upper bits of the physical address of a 4-MByte page are encoded in </div>
<div id="t2w_311" class="t s5_311">bits 20:13 of the page-directory entry. Such physical addresses are limited by MAXPHYADDR and may be up to </div>
<div id="t2x_311" class="t s5_311">40 bits in size.</div>
<div id="t2y_311" class="t s5_311">18 </div>
<div id="t2z_311" class="t s5_311">PSN </div>
<div id="t30_311" class="t s4_311">Processor Serial Number. </div>
<div id="t31_311" class="t s5_311">The processor supports the 96-bit processor identification number feature and the </div>
<div id="t32_311" class="t s5_311">feature is enabled.</div>
<div id="t33_311" class="t s5_311">19 </div>
<div id="t34_311" class="t s5_311">CLFSH</div>
<div id="t35_311" class="t s4_311">CLFLUSH Instruction.</div>
<div id="t36_311" class="t s5_311">CLFLUSH Instruction is supported.</div>
<div id="t37_311" class="t s5_311">20</div>
<div id="t38_311" class="t s5_311">Reserved </div>
<div id="t39_311" class="t s5_311">Reserved</div>

<!-- End text definitions -->


</div>
</body>
</html>
