// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Mon Jul 15 18:38:35 2019
// Host        : ubuntu running 64-bit Ubuntu 18.04.2 LTS
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ u_ila_0_stub.v
// Design      : u_ila_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xcvu9p-fsgd2104-2L-e
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "ila,Vivado 2018.3" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(clk, probe0, probe1, probe2, probe3, probe4, probe5, 
  probe6, probe7, probe8, probe9, probe10, probe11, probe12, probe13, probe14, probe15, probe16, probe17, 
  probe18, probe19, probe20, probe21, probe22, probe23, probe24, probe25, probe26, probe27, probe28, 
  probe29, probe30, probe31, probe32, probe33, probe34, probe35, probe36, probe37, probe38, probe39, 
  probe40, probe41, probe42, probe43, probe44, probe45, probe46, probe47, probe48, probe49, probe50, 
  probe51, probe52, probe53, probe54, probe55, probe56, probe57, probe58, probe59, probe60, probe61, 
  probe62, probe63, probe64, probe65, probe66, probe67, probe68, probe69, probe70, probe71, probe72, 
  probe73, probe74, probe75, probe76, probe77, probe78, probe79, probe80, probe81, probe82, probe83, 
  probe84, probe85, probe86, probe87, probe88, probe89)
/* synthesis syn_black_box black_box_pad_pin="clk,probe0[2:0],probe1[2:0],probe2[7:0],probe3[7:0],probe4[63:0],probe5[63:0],probe6[63:0],probe7[63:0],probe8[63:0],probe9[63:0],probe10[63:0],probe11[63:0],probe12[63:0],probe13[63:0],probe14[63:0],probe15[63:0],probe16[63:0],probe17[63:0],probe18[63:0],probe19[63:0],probe20[63:0],probe21[63:0],probe22[63:0],probe23[63:0],probe24[63:0],probe25[63:0],probe26[63:0],probe27[63:0],probe28[63:0],probe29[63:0],probe30[63:0],probe31[63:0],probe32[63:0],probe33[63:0],probe34[63:0],probe35[63:0],probe36[63:0],probe37[63:0],probe38[63:0],probe39[63:0],probe40[63:0],probe41[63:0],probe42[63:0],probe43[63:0],probe44[63:0],probe45[63:0],probe46[63:0],probe47[63:0],probe48[63:0],probe49[63:0],probe50[63:0],probe51[63:0],probe52[63:0],probe53[63:0],probe54[63:0],probe55[63:0],probe56[63:0],probe57[63:0],probe58[63:0],probe59[63:0],probe60[63:0],probe61[63:0],probe62[63:0],probe63[63:0],probe64[63:0],probe65[63:0],probe66[63:0],probe67[63:0],probe68[63:0],probe69[63:0],probe70[63:0],probe71[63:0],probe72[63:0],probe73[63:0],probe74[63:0],probe75[16:0],probe76[127:0],probe77[127:0],probe78[9:0],probe79[31:0],probe80[31:0],probe81[1:0],probe82[0:0],probe83[0:0],probe84[0:0],probe85[0:0],probe86[0:0],probe87[0:0],probe88[0:0],probe89[0:0]" */;
  input clk;
  input [2:0]probe0;
  input [2:0]probe1;
  input [7:0]probe2;
  input [7:0]probe3;
  input [63:0]probe4;
  input [63:0]probe5;
  input [63:0]probe6;
  input [63:0]probe7;
  input [63:0]probe8;
  input [63:0]probe9;
  input [63:0]probe10;
  input [63:0]probe11;
  input [63:0]probe12;
  input [63:0]probe13;
  input [63:0]probe14;
  input [63:0]probe15;
  input [63:0]probe16;
  input [63:0]probe17;
  input [63:0]probe18;
  input [63:0]probe19;
  input [63:0]probe20;
  input [63:0]probe21;
  input [63:0]probe22;
  input [63:0]probe23;
  input [63:0]probe24;
  input [63:0]probe25;
  input [63:0]probe26;
  input [63:0]probe27;
  input [63:0]probe28;
  input [63:0]probe29;
  input [63:0]probe30;
  input [63:0]probe31;
  input [63:0]probe32;
  input [63:0]probe33;
  input [63:0]probe34;
  input [63:0]probe35;
  input [63:0]probe36;
  input [63:0]probe37;
  input [63:0]probe38;
  input [63:0]probe39;
  input [63:0]probe40;
  input [63:0]probe41;
  input [63:0]probe42;
  input [63:0]probe43;
  input [63:0]probe44;
  input [63:0]probe45;
  input [63:0]probe46;
  input [63:0]probe47;
  input [63:0]probe48;
  input [63:0]probe49;
  input [63:0]probe50;
  input [63:0]probe51;
  input [63:0]probe52;
  input [63:0]probe53;
  input [63:0]probe54;
  input [63:0]probe55;
  input [63:0]probe56;
  input [63:0]probe57;
  input [63:0]probe58;
  input [63:0]probe59;
  input [63:0]probe60;
  input [63:0]probe61;
  input [63:0]probe62;
  input [63:0]probe63;
  input [63:0]probe64;
  input [63:0]probe65;
  input [63:0]probe66;
  input [63:0]probe67;
  input [63:0]probe68;
  input [63:0]probe69;
  input [63:0]probe70;
  input [63:0]probe71;
  input [63:0]probe72;
  input [63:0]probe73;
  input [63:0]probe74;
  input [16:0]probe75;
  input [127:0]probe76;
  input [127:0]probe77;
  input [9:0]probe78;
  input [31:0]probe79;
  input [31:0]probe80;
  input [1:0]probe81;
  input [0:0]probe82;
  input [0:0]probe83;
  input [0:0]probe84;
  input [0:0]probe85;
  input [0:0]probe86;
  input [0:0]probe87;
  input [0:0]probe88;
  input [0:0]probe89;
endmodule
