# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do lab2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/niedzwiedz/Documents/Quartus/Ass2_copy {C:/Users/niedzwiedz/Documents/Quartus/Ass2_copy/lab2.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module lab2
# 
# Top level modules:
# 	lab2
# 
#  
vsim -voptargs=+acc work.lab2
# vsim -voptargs=+acc work.lab2 
# Loading work.lab2
wave create -driver freeze -pattern clock -initialvalue HiZ -period 20ns -dutycycle 50 -starttime 0sec -endtime 1sec sim:/lab2/clk
