{
  "sha": "1ff8e4010580a425e5f4e7bd14471154b2ab33c9",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6MWZmOGU0MDEwNTgwYTQyNWU1ZjRlN2JkMTQ0NzExNTRiMmFiMzNjOQ==",
  "commit": {
    "author": {
      "name": "Przemyslaw Wirkus",
      "email": "przemyslaw.wirkus@arm.com",
      "date": "2020-09-28T14:37:50Z"
    },
    "committer": {
      "name": "Nick Clifton",
      "email": "nickc@redhat.com",
      "date": "2020-09-28T14:37:50Z"
    },
    "message": "This patch introduces TRBE (Trace Buffer Extension) system registers for the AArch64 architecture.\n\ngas           * testsuite/gas/aarch64/trbe-invalid.d: New test.\n              * testsuite/gas/aarch64/trbe-invalid.l: New test.\n              * testsuite/gas/aarch64/trbe-invalid.s: New test.\n              * testsuite/gas/aarch64/trbe.d: New test.\n              * testsuite/gas/aarch64/trbe.s: New test.\n\nopcodes       * aarch64-opc.c: Add TRBE system registers TRBIDR_EL1 , TRBBASER_EL1 ,\n              TRBLIMITR_EL1 , TRBMAR_EL1 , TRBPTR_EL1, TRBSR_EL1 and TRBTRG_EL1.",
    "tree": {
      "sha": "cb8d565179a78514c692fa557840668ceb03d341",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/cb8d565179a78514c692fa557840668ceb03d341"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/1ff8e4010580a425e5f4e7bd14471154b2ab33c9",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/1ff8e4010580a425e5f4e7bd14471154b2ab33c9",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/1ff8e4010580a425e5f4e7bd14471154b2ab33c9",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/1ff8e4010580a425e5f4e7bd14471154b2ab33c9/comments",
  "author": {
    "login": "PrzemekWirkus",
    "id": 6360720,
    "node_id": "MDQ6VXNlcjYzNjA3MjA=",
    "avatar_url": "https://avatars.githubusercontent.com/u/6360720?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/PrzemekWirkus",
    "html_url": "https://github.com/PrzemekWirkus",
    "followers_url": "https://api.github.com/users/PrzemekWirkus/followers",
    "following_url": "https://api.github.com/users/PrzemekWirkus/following{/other_user}",
    "gists_url": "https://api.github.com/users/PrzemekWirkus/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/PrzemekWirkus/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/PrzemekWirkus/subscriptions",
    "organizations_url": "https://api.github.com/users/PrzemekWirkus/orgs",
    "repos_url": "https://api.github.com/users/PrzemekWirkus/repos",
    "events_url": "https://api.github.com/users/PrzemekWirkus/events{/privacy}",
    "received_events_url": "https://api.github.com/users/PrzemekWirkus/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "nickclifton",
    "id": 31441682,
    "node_id": "MDQ6VXNlcjMxNDQxNjgy",
    "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/nickclifton",
    "html_url": "https://github.com/nickclifton",
    "followers_url": "https://api.github.com/users/nickclifton/followers",
    "following_url": "https://api.github.com/users/nickclifton/following{/other_user}",
    "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions",
    "organizations_url": "https://api.github.com/users/nickclifton/orgs",
    "repos_url": "https://api.github.com/users/nickclifton/repos",
    "events_url": "https://api.github.com/users/nickclifton/events{/privacy}",
    "received_events_url": "https://api.github.com/users/nickclifton/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "9bede61ce5e1f12fa545c9138f93b6a2097e63eb",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/9bede61ce5e1f12fa545c9138f93b6a2097e63eb",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/9bede61ce5e1f12fa545c9138f93b6a2097e63eb"
    }
  ],
  "stats": {
    "total": 65,
    "additions": 65,
    "deletions": 0
  },
  "files": [
    {
      "sha": "565c131965b34677a47912709854eb74180db7d4",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/1ff8e4010580a425e5f4e7bd14471154b2ab33c9/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/1ff8e4010580a425e5f4e7bd14471154b2ab33c9/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=1ff8e4010580a425e5f4e7bd14471154b2ab33c9",
      "patch": "@@ -1,3 +1,11 @@\n+2020-09-28  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+        * testsuite/gas/aarch64/trbe-invalid.d: New test.\n+        * testsuite/gas/aarch64/trbe-invalid.l: New test.\n+        * testsuite/gas/aarch64/trbe-invalid.s: New test.\n+        * testsuite/gas/aarch64/trbe.d: New test.\n+        * testsuite/gas/aarch64/trbe.s: New test.\n+\n 2020-09-28  Alex Coplan  <alex.coplan@arm.com>\n \n \t* config/tc-arm.c (arm_cpus): Add FP16 to Neoverse V1."
    },
    {
      "sha": "a14c15edf028ec16149e3d7c79b9062b602178f9",
      "filename": "gas/testsuite/gas/aarch64/trbe-invalid.d",
      "status": "added",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/1ff8e4010580a425e5f4e7bd14471154b2ab33c9/gas/testsuite/gas/aarch64/trbe-invalid.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/1ff8e4010580a425e5f4e7bd14471154b2ab33c9/gas/testsuite/gas/aarch64/trbe-invalid.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/trbe-invalid.d?ref=1ff8e4010580a425e5f4e7bd14471154b2ab33c9",
      "patch": "@@ -0,0 +1,3 @@\n+#name: Invalid TRBE System registers usage\n+#source: trbe-invalid.s\n+#warning_output: trbe-invalid.l"
    },
    {
      "sha": "c4865c5d9e179a45447b044f52c681b52a9eb46f",
      "filename": "gas/testsuite/gas/aarch64/trbe-invalid.l",
      "status": "added",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/1ff8e4010580a425e5f4e7bd14471154b2ab33c9/gas/testsuite/gas/aarch64/trbe-invalid.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/1ff8e4010580a425e5f4e7bd14471154b2ab33c9/gas/testsuite/gas/aarch64/trbe-invalid.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/trbe-invalid.l?ref=1ff8e4010580a425e5f4e7bd14471154b2ab33c9",
      "patch": "@@ -0,0 +1,2 @@\n+.*: Assembler messages:\n+.*: Warning: specified register cannot be written to at operand 1 -- `msr trbidr_el1,x0'"
    },
    {
      "sha": "a37b58517519c4baf12f695dc05ed0fba8f724a4",
      "filename": "gas/testsuite/gas/aarch64/trbe-invalid.s",
      "status": "added",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/1ff8e4010580a425e5f4e7bd14471154b2ab33c9/gas/testsuite/gas/aarch64/trbe-invalid.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/1ff8e4010580a425e5f4e7bd14471154b2ab33c9/gas/testsuite/gas/aarch64/trbe-invalid.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/trbe-invalid.s?ref=1ff8e4010580a425e5f4e7bd14471154b2ab33c9",
      "patch": "@@ -0,0 +1,2 @@\n+/* Write to R/O system register.  */\n+msr trbidr_el1, x0"
    },
    {
      "sha": "04b83fb06393e0f8dc860ecb32a9ed15ec0807cf",
      "filename": "gas/testsuite/gas/aarch64/trbe.d",
      "status": "added",
      "additions": 21,
      "deletions": 0,
      "changes": 21,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/1ff8e4010580a425e5f4e7bd14471154b2ab33c9/gas/testsuite/gas/aarch64/trbe.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/1ff8e4010580a425e5f4e7bd14471154b2ab33c9/gas/testsuite/gas/aarch64/trbe.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/trbe.d?ref=1ff8e4010580a425e5f4e7bd14471154b2ab33c9",
      "patch": "@@ -0,0 +1,21 @@\n+#name: TRBE System registers\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+Disassembly of section \\.text:\n+\n+0+ <.*>:\n+.*:\td5389b40 \tmrs\tx0, trbbaser_el1\n+.*:\td5389be0 \tmrs\tx0, trbidr_el1\n+.*:\td5389b00 \tmrs\tx0, trblimitr_el1\n+.*:\td5389b80 \tmrs\tx0, trbmar_el1\n+.*:\td5389b20 \tmrs\tx0, trbptr_el1\n+.*:\td5389b60 \tmrs\tx0, trbsr_el1\n+.*:\td5389bc0 \tmrs\tx0, trbtrg_el1\n+.*:\td5189b40 \tmsr\ttrbbaser_el1, x0\n+.*:\td5189b00 \tmsr\ttrblimitr_el1, x0\n+.*:\td5189b80 \tmsr\ttrbmar_el1, x0\n+.*:\td5189b20 \tmsr\ttrbptr_el1, x0\n+.*:\td5189b60 \tmsr\ttrbsr_el1, x0\n+.*:\td5189bc0 \tmsr\ttrbtrg_el1, x0"
    },
    {
      "sha": "bf48ed16a31466df22caacbeabf08d92a63f79af",
      "filename": "gas/testsuite/gas/aarch64/trbe.s",
      "status": "added",
      "additions": 16,
      "deletions": 0,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/1ff8e4010580a425e5f4e7bd14471154b2ab33c9/gas/testsuite/gas/aarch64/trbe.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/1ff8e4010580a425e5f4e7bd14471154b2ab33c9/gas/testsuite/gas/aarch64/trbe.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/trbe.s?ref=1ff8e4010580a425e5f4e7bd14471154b2ab33c9",
      "patch": "@@ -0,0 +1,16 @@\n+/* Read from system register.  */\n+mrs x0, trbbaser_el1\n+mrs x0, trbidr_el1\n+mrs x0, trblimitr_el1\n+mrs x0, trbmar_el1\n+mrs x0, trbptr_el1\n+mrs x0, trbsr_el1\n+mrs x0, trbtrg_el1\n+\n+/* Write to system register.  */\n+msr trbbaser_el1, x0\n+msr trblimitr_el1, x0\n+msr trbmar_el1, x0\n+msr trbptr_el1, x0\n+msr trbsr_el1, x0\n+msr trbtrg_el1, x0"
    },
    {
      "sha": "291c52e54b860bc0226a73248bae9da52ba80b31",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/1ff8e4010580a425e5f4e7bd14471154b2ab33c9/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/1ff8e4010580a425e5f4e7bd14471154b2ab33c9/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=1ff8e4010580a425e5f4e7bd14471154b2ab33c9",
      "patch": "@@ -1,3 +1,8 @@\n+2020-09-28  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+        * aarch64-opc.c: Add TRBE system registers TRBIDR_EL1 , TRBBASER_EL1 ,\n+        TRBLIMITR_EL1 , TRBMAR_EL1 , TRBPTR_EL1, TRBSR_EL1 and TRBTRG_EL1.\n+\n 2020-09-26  Alan Modra  <amodra@gmail.com>\n \n \t* csky-opc.h: Formatting."
    },
    {
      "sha": "1be8d21642be6cce1ecebb01e6147ea63fe209b8",
      "filename": "opcodes/aarch64-opc.c",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/1ff8e4010580a425e5f4e7bd14471154b2ab33c9/opcodes/aarch64-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/1ff8e4010580a425e5f4e7bd14471154b2ab33c9/opcodes/aarch64-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-opc.c?ref=1ff8e4010580a425e5f4e7bd14471154b2ab33c9",
      "patch": "@@ -4311,6 +4311,14 @@ const aarch64_sys_reg aarch64_sys_regs [] =\n   SR_V8_R (\"prselr_el2\",\tCPENC (3,4,C6,C2,1),\t0),\n   SR_V8_R (\"vsctlr_el2\",\tCPENC (3,4,C2,C0,0),\t0),\n \n+  SR_CORE(\"trbbaser_el1\", \tCPENC (3,0,C9,C11,2),\t0),\n+  SR_CORE(\"trbidr_el1\", \tCPENC (3,0,C9,C11,7),\tF_REG_READ),\n+  SR_CORE(\"trblimitr_el1\", \tCPENC (3,0,C9,C11,0),\t0),\n+  SR_CORE(\"trbmar_el1\", \tCPENC (3,0,C9,C11,4),\t0),\n+  SR_CORE(\"trbptr_el1\", \tCPENC (3,0,C9,C11,1),\t0),\n+  SR_CORE(\"trbsr_el1\",  \tCPENC (3,0,C9,C11,3),\t0),\n+  SR_CORE(\"trbtrg_el1\", \tCPENC (3,0,C9,C11,6),\t0),\n+\n   { 0, CPENC (0,0,0,0,0), 0, 0 }\n };\n "
    }
  ]
}