/** ==================================================================
 *  @file   drm_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   DRM
 *
 *  @Filename:    drm_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __DRM_CRED_H
#define __DRM_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance I_DRM of component DRM mapped in MONICA at address 0x54160000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component DRM
     *
     */

    /* 
     *  List of bundle arrays for component DRM
     *
     */

    /* 
     *  List of bundles for component DRM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_REGS
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_REGS                                   0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_CFG__OFFSET
 *
 * @BRIEF        Register CLKGEN_CFG offset in bundle CLKGEN_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_CFG__OFFSET                            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_CTL__OFFSET
 *
 * @BRIEF        Register CLKGEN_PDLO_TRC_CTL offset in bundle CLKGEN_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_CTL__OFFSET                   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_LMT__OFFSET
 *
 * @BRIEF        Register CLKGEN_PDLO_TRC_LMT offset in bundle CLKGEN_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_LMT__OFFSET                   0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_ST__OFFSET
 *
 * @BRIEF        Register CLKGEN_PDLO_TRC_ST offset in bundle CLKGEN_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_ST__OFFSET                    0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_CTL__OFFSET
 *
 * @BRIEF        Register CLKGEN_PDLO_STM_CTL offset in bundle CLKGEN_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_CTL__OFFSET                   0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_LMT__OFFSET
 *
 * @BRIEF        Register CLKGEN_PDLO_STM_LMT offset in bundle CLKGEN_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_LMT__OFFSET                   0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_ST__OFFSET
 *
 * @BRIEF        Register CLKGEN_PDLO_STM_ST offset in bundle CLKGEN_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_ST__OFFSET                    0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL_REGS
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL_REGS                                 0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL0__OFFSET
 *
 * @BRIEF        Register DPM_CTRL0 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL0__OFFSET                             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL1__OFFSET
 *
 * @BRIEF        Register DPM_CTRL1 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL1__OFFSET                             0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL2__OFFSET
 *
 * @BRIEF        Register DPM_CTRL2 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL2__OFFSET                             0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL3__OFFSET
 *
 * @BRIEF        Register DPM_CTRL3 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL3__OFFSET                             0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL4__OFFSET
 *
 * @BRIEF        Register DPM_CTRL4 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL4__OFFSET                             0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL5__OFFSET
 *
 * @BRIEF        Register DPM_CTRL5 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL5__OFFSET                             0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL6__OFFSET
 *
 * @BRIEF        Register DPM_CTRL6 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL6__OFFSET                             0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL7__OFFSET
 *
 * @BRIEF        Register DPM_CTRL7 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL7__OFFSET                             0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL8__OFFSET
 *
 * @BRIEF        Register DPM_CTRL8 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL8__OFFSET                             0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL9__OFFSET
 *
 * @BRIEF        Register DPM_CTRL9 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL9__OFFSET                             0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL10__OFFSET
 *
 * @BRIEF        Register DPM_CTRL10 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL10__OFFSET                            0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL11__OFFSET
 *
 * @BRIEF        Register DPM_CTRL11 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL11__OFFSET                            0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL12__OFFSET
 *
 * @BRIEF        Register DPM_CTRL12 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL12__OFFSET                            0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL13__OFFSET
 *
 * @BRIEF        Register DPM_CTRL13 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL13__OFFSET                            0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL14__OFFSET
 *
 * @BRIEF        Register DPM_CTRL14 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL14__OFFSET                            0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL15__OFFSET
 *
 * @BRIEF        Register DPM_CTRL15 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL15__OFFSET                            0x3Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL16__OFFSET
 *
 * @BRIEF        Register DPM_CTRL16 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL16__OFFSET                            0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL17__OFFSET
 *
 * @BRIEF        Register DPM_CTRL17 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL17__OFFSET                            0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL18__OFFSET
 *
 * @BRIEF        Register DPM_CTRL18 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL18__OFFSET                            0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL19__OFFSET
 *
 * @BRIEF        Register DPM_CTRL19 offset in bundle DPM_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL19__OFFSET                            0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL_REGS
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL_REGS                             0x200ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL0__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL0 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL0__OFFSET                         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL1__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL1 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL1__OFFSET                         0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL2__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL2 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL2__OFFSET                         0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL3__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL3 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL3__OFFSET                         0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL4__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL4 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL4__OFFSET                         0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL5__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL5 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL5__OFFSET                         0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL6__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL6 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL6__OFFSET                         0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL7__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL7 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL7__OFFSET                         0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL8__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL8 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL8__OFFSET                         0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL9__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL9 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL9__OFFSET                         0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL10__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL10 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL10__OFFSET                        0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL11__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL11 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL11__OFFSET                        0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL12__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL12 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL12__OFFSET                        0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL13__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL13 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL13__OFFSET                        0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL14__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL14 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL14__OFFSET                        0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL15__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL15 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL15__OFFSET                        0x3Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL16__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL16 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL16__OFFSET                        0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL17__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL17 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL17__OFFSET                        0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL18__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL18 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL18__OFFSET                        0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL19__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL19 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL19__OFFSET                        0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL20__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL20 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL20__OFFSET                        0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL21__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL21 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL21__OFFSET                        0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL22__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL22 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL22__OFFSET                        0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL23__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL23 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL23__OFFSET                        0x5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL24__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL24 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL24__OFFSET                        0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL25__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL25 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL25__OFFSET                        0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL26__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL26 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL26__OFFSET                        0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL27__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL27 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL27__OFFSET                        0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL28__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL28 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL28__OFFSET                        0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL29__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL29 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL29__OFFSET                        0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL30__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL30 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL30__OFFSET                        0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL31__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL31 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL31__OFFSET                        0x7Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL32__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL32 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL32__OFFSET                        0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL33__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL33 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL33__OFFSET                        0x84ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL34__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL34 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL34__OFFSET                        0x88ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL35__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL35 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL35__OFFSET                        0x8Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL36__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL36 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL36__OFFSET                        0x90ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL37__OFFSET
 *
 * @BRIEF        Register SUSPEND_CTRL37 offset in bundle SUSPEND_CTRL_REGS 
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL37__OFFSET                        0x94ul

    /* 
     * List of registers for component DRM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__PERIPHERAL_ID
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__PERIPHERAL_ID                                 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_CONFIG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_CONFIG                                    0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_SYSSTATUS
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_SYSSTATUS                                 0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_CAPABILITIES
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_CAPABILITIES                              0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_CFG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_CFG                                    0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_CTL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_CTL                           0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_LMT
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_LMT                           0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_ST
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_ST                            0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_CTL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_CTL                           0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_LMT
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_LMT                           0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_ST
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_ST                            0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CSTRACE_CONFIG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CSTRACE_CONFIG                                0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_CLAIM
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_CLAIM                                     0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_DSP_DECODE
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_DSP_DECODE                                0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL0                                     0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL1                                     0x84ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL2                                     0x88ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL3
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL3                                     0x8Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL4
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL4                                     0x90ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL5
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL5                                     0x94ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL6
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL6                                     0x98ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL7
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL7                                     0x9Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL8
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL8                                     0xA0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL9
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL9                                     0xA4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL10
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL10                                    0xA8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL11
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL11                                    0xACul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL12
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL12                                    0xB0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL13
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL13                                    0xB4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL14
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL14                                    0xB8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL15
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL15                                    0xBCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL16
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL16                                    0xC0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL17
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL17                                    0xC4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL18
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL18                                    0xC8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL19
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL19                                    0xCCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DEMUX_CTRL0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DEMUX_CTRL0                                   0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL0                                 0x200ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL1                                 0x204ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL2                                 0x208ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL3
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL3                                 0x20Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL4
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL4                                 0x210ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL5
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL5                                 0x214ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL6
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL6                                 0x218ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL7
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL7                                 0x21Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL8
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL8                                 0x220ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL9
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL9                                 0x224ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL10
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL10                                0x228ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL11
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL11                                0x22Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL12
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL12                                0x230ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL13
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL13                                0x234ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL14
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL14                                0x238ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL15
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL15                                0x23Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL16
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL16                                0x240ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL17
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL17                                0x244ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL18
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL18                                0x248ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL19
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL19                                0x24Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL20
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL20                                0x250ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL21
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL21                                0x254ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL22
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL22                                0x258ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL23
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL23                                0x25Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL24
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL24                                0x260ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL25
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL25                                0x264ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL26
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL26                                0x268ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL27
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL27                                0x26Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL28
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL28                                0x270ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL29
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL29                                0x274ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL30
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL30                                0x278ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL31
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL31                                0x27Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL32
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL32                                0x280ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL33
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL33                                0x284ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL34
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL34                                0x288ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL35
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL35                                0x28Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL36
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL36                                0x290ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL37
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL37                                0x294ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SECURITY_DAP_CTRL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SECURITY_DAP_CTRL                             0x400ul

    /* 
     * List of register bitfields for component DRM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__PERIPHERAL_ID__DRM_REV1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__PERIPHERAL_ID__DRM_REV1                  BITFIELD(15, 8)
#define DRM__PERIPHERAL_ID__DRM_REV1__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__PERIPHERAL_ID__DRM_REV0   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__PERIPHERAL_ID__DRM_REV0                  BITFIELD(7, 0)
#define DRM__PERIPHERAL_ID__DRM_REV0__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_CONFIG__SOFTRESET   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_CONFIG__SOFTRESET                    BITFIELD(1, 1)
#define DRM__DRM_CONFIG__SOFTRESET__POS               1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_SYSSTATUS__RESETDONE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_SYSSTATUS__RESETDONE                 BITFIELD(0, 0)
#define DRM__DRM_SYSSTATUS__RESETDONE__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_CAPABILITIES__NUM_DEVPIN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_CAPABILITIES__NUM_DEVPIN             BITFIELD(31, 27)
#define DRM__DRM_CAPABILITIES__NUM_DEVPIN__POS        27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_CAPABILITIES__NUM_DSP   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_CAPABILITIES__NUM_DSP                BITFIELD(26, 23)
#define DRM__DRM_CAPABILITIES__NUM_DSP__POS           23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_CAPABILITIES__HAS_STMTRACE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_CAPABILITIES__HAS_STMTRACE           BITFIELD(22, 22)
#define DRM__DRM_CAPABILITIES__HAS_STMTRACE__POS      22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_CAPABILITIES__HAS_CSTRACE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_CAPABILITIES__HAS_CSTRACE            BITFIELD(21, 21)
#define DRM__DRM_CAPABILITIES__HAS_CSTRACE__POS       21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_CAPABILITIES__NUM_DSPTRACEDATA_PIN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_CAPABILITIES__NUM_DSPTRACEDATA_PIN   BITFIELD(20, 16)
#define DRM__DRM_CAPABILITIES__NUM_DSPTRACEDATA_PIN__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_CAPABILITIES__NUM_CSTRACEDATA_PIN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_CAPABILITIES__NUM_CSTRACEDATA_PIN    BITFIELD(15, 11)
#define DRM__DRM_CAPABILITIES__NUM_CSTRACEDATA_PIN__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_CAPABILITIES__NUM_SUSPEND   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_CAPABILITIES__NUM_SUSPEND            BITFIELD(10, 7)
#define DRM__DRM_CAPABILITIES__NUM_SUSPEND__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_CAPABILITIES__NUM_PERIPHERAL   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_CAPABILITIES__NUM_PERIPHERAL         BITFIELD(6, 0)
#define DRM__DRM_CAPABILITIES__NUM_PERIPHERAL__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_CFG__ECG_CLKSEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_CFG__ECG_CLKSEL                   BITFIELD(0, 0)
#define DRM__CLKGEN_CFG__ECG_CLKSEL__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_CTL__DLY_B   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_CTL__DLY_B               BITFIELD(28, 24)
#define DRM__CLKGEN_PDLO_TRC_CTL__DLY_B__POS          24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_CTL__DLY_A   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_CTL__DLY_A               BITFIELD(20, 16)
#define DRM__CLKGEN_PDLO_TRC_CTL__DLY_A__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_CTL__DIV_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_CTL__DIV_SEL             BITFIELD(15, 11)
#define DRM__CLKGEN_PDLO_TRC_CTL__DIV_SEL__POS        11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_CTL__TMR_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_CTL__TMR_SEL             BITFIELD(10, 8)
#define DRM__CLKGEN_PDLO_TRC_CTL__TMR_SEL__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_CTL__TIMER_EN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_CTL__TIMER_EN            BITFIELD(7, 7)
#define DRM__CLKGEN_PDLO_TRC_CTL__TIMER_EN__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_CTL__REFSEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_CTL__REFSEL              BITFIELD(6, 5)
#define DRM__CLKGEN_PDLO_TRC_CTL__REFSEL__POS         5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_CTL__EXECMEAS   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_CTL__EXECMEAS            BITFIELD(4, 4)
#define DRM__CLKGEN_PDLO_TRC_CTL__EXECMEAS__POS       4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_CTL__DLO_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_CTL__DLO_SEL             BITFIELD(3, 3)
#define DRM__CLKGEN_PDLO_TRC_CTL__DLO_SEL__POS        3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_CTL__CLK_EN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_CTL__CLK_EN              BITFIELD(2, 2)
#define DRM__CLKGEN_PDLO_TRC_CTL__CLK_EN__POS         2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_CTL__OSC_EN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_CTL__OSC_EN              BITFIELD(1, 1)
#define DRM__CLKGEN_PDLO_TRC_CTL__OSC_EN__POS         1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_CTL__AUTO   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_CTL__AUTO                BITFIELD(0, 0)
#define DRM__CLKGEN_PDLO_TRC_CTL__AUTO__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_LMT__HI_LIMIT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_LMT__HI_LIMIT            BITFIELD(26, 16)
#define DRM__CLKGEN_PDLO_TRC_LMT__HI_LIMIT__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_LMT__LOW_LIMIT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_LMT__LOW_LIMIT           BITFIELD(11, 0)
#define DRM__CLKGEN_PDLO_TRC_LMT__LOW_LIMIT__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_ST__DIO_SEL_ST   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_ST__DIO_SEL_ST           BITFIELD(18, 18)
#define DRM__CLKGEN_PDLO_TRC_ST__DIO_SEL_ST__POS      18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_ST__MEAS_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_ST__MEAS_SEL             BITFIELD(17, 17)
#define DRM__CLKGEN_PDLO_TRC_ST__MEAS_SEL__POS        17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_ST__SW_DONE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_ST__SW_DONE              BITFIELD(16, 16)
#define DRM__CLKGEN_PDLO_TRC_ST__SW_DONE__POS         16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_ST__CHECK   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_ST__CHECK                BITFIELD(15, 15)
#define DRM__CLKGEN_PDLO_TRC_ST__CHECK__POS           15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_ST__COMPLETE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_ST__COMPLETE             BITFIELD(14, 14)
#define DRM__CLKGEN_PDLO_TRC_ST__COMPLETE__POS        14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_ST__BELOW   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_ST__BELOW                BITFIELD(13, 13)
#define DRM__CLKGEN_PDLO_TRC_ST__BELOW__POS           13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_ST__ABOVE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_ST__ABOVE                BITFIELD(12, 12)
#define DRM__CLKGEN_PDLO_TRC_ST__ABOVE__POS           12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_TRC_ST__COUNT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_TRC_ST__COUNT                BITFIELD(11, 0)
#define DRM__CLKGEN_PDLO_TRC_ST__COUNT__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_CTL__DLY_B   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_CTL__DLY_B               BITFIELD(28, 24)
#define DRM__CLKGEN_PDLO_STM_CTL__DLY_B__POS          24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_CTL__DLY_A   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_CTL__DLY_A               BITFIELD(20, 16)
#define DRM__CLKGEN_PDLO_STM_CTL__DLY_A__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_CTL__DIV_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_CTL__DIV_SEL             BITFIELD(15, 11)
#define DRM__CLKGEN_PDLO_STM_CTL__DIV_SEL__POS        11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_CTL__TMR_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_CTL__TMR_SEL             BITFIELD(10, 8)
#define DRM__CLKGEN_PDLO_STM_CTL__TMR_SEL__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_CTL__TIMER_EN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_CTL__TIMER_EN            BITFIELD(7, 7)
#define DRM__CLKGEN_PDLO_STM_CTL__TIMER_EN__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_CTL__REFSEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_CTL__REFSEL              BITFIELD(6, 5)
#define DRM__CLKGEN_PDLO_STM_CTL__REFSEL__POS         5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_CTL__EXECMEAS   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_CTL__EXECMEAS            BITFIELD(4, 4)
#define DRM__CLKGEN_PDLO_STM_CTL__EXECMEAS__POS       4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_CTL__DLO_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_CTL__DLO_SEL             BITFIELD(3, 3)
#define DRM__CLKGEN_PDLO_STM_CTL__DLO_SEL__POS        3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_CTL__CLK_EN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_CTL__CLK_EN              BITFIELD(2, 2)
#define DRM__CLKGEN_PDLO_STM_CTL__CLK_EN__POS         2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_CTL__OSC_EN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_CTL__OSC_EN              BITFIELD(1, 1)
#define DRM__CLKGEN_PDLO_STM_CTL__OSC_EN__POS         1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_CTL__AUTO   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_CTL__AUTO                BITFIELD(0, 0)
#define DRM__CLKGEN_PDLO_STM_CTL__AUTO__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_LMT__HI_LIMIT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_LMT__HI_LIMIT            BITFIELD(26, 16)
#define DRM__CLKGEN_PDLO_STM_LMT__HI_LIMIT__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_LMT__LOW_LIMIT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_LMT__LOW_LIMIT           BITFIELD(11, 0)
#define DRM__CLKGEN_PDLO_STM_LMT__LOW_LIMIT__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_ST__DIO_SEL_ST   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_ST__DIO_SEL_ST           BITFIELD(18, 18)
#define DRM__CLKGEN_PDLO_STM_ST__DIO_SEL_ST__POS      18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_ST__MEAS_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_ST__MEAS_SEL             BITFIELD(17, 17)
#define DRM__CLKGEN_PDLO_STM_ST__MEAS_SEL__POS        17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_ST__SW_DONE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_ST__SW_DONE              BITFIELD(16, 16)
#define DRM__CLKGEN_PDLO_STM_ST__SW_DONE__POS         16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_ST__CHECK   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_ST__CHECK                BITFIELD(15, 15)
#define DRM__CLKGEN_PDLO_STM_ST__CHECK__POS           15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_ST__COMPLETE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_ST__COMPLETE             BITFIELD(14, 14)
#define DRM__CLKGEN_PDLO_STM_ST__COMPLETE__POS        14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_ST__BELOW   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_ST__BELOW                BITFIELD(13, 13)
#define DRM__CLKGEN_PDLO_STM_ST__BELOW__POS           13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_ST__ABOVE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_ST__ABOVE                BITFIELD(12, 12)
#define DRM__CLKGEN_PDLO_STM_ST__ABOVE__POS           12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CLKGEN_PDLO_STM_ST__COUNT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CLKGEN_PDLO_STM_ST__COUNT                BITFIELD(11, 0)
#define DRM__CLKGEN_PDLO_STM_ST__COUNT__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__CSTRACE_CONFIG__CLK_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__CSTRACE_CONFIG__CLK_SEL                  BITFIELD(0, 0)
#define DRM__CSTRACE_CONFIG__CLK_SEL__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_CLAIM__OWNERSHIP   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_CLAIM__OWNERSHIP                     BITFIELD(31, 30)
#define DRM__DRM_CLAIM__OWNERSHIP__POS                30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_CLAIM__DEBUGGEROVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_CLAIM__DEBUGGEROVERRIDE              BITFIELD(29, 29)
#define DRM__DRM_CLAIM__DEBUGGEROVERRIDE__POS         29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_CLAIM__CURRENTOWNER   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_CLAIM__CURRENTOWNER                  BITFIELD(28, 28)
#define DRM__DRM_CLAIM__CURRENTOWNER__POS             28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DRM_DSP_DECODE__DSP_INDEX   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DRM_DSP_DECODE__DSP_INDEX                BITFIELD(3, 0)
#define DRM__DRM_DSP_DECODE__DSP_INDEX__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL0__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL0__OVERRIDE                      BITFIELD(31, 31)
#define DRM__DPM_CTRL0__OVERRIDE__POS                 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL0__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL0__DBG_ONLY                      BITFIELD(30, 30)
#define DRM__DPM_CTRL0__DBG_ONLY__POS                 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL0__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL0__APP_OWN                       BITFIELD(29, 29)
#define DRM__DPM_CTRL0__APP_OWN__POS                  29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL0__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL0__BITIO_EN                      BITFIELD(28, 28)
#define DRM__DPM_CTRL0__BITIO_EN__POS                 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL0__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL0__DP_IN                         BITFIELD(27, 27)
#define DRM__DPM_CTRL0__DP_IN__POS                    27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL0__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL0__DP_OUT                        BITFIELD(26, 26)
#define DRM__DPM_CTRL0__DP_OUT__POS                   26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL0__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL0__DP_OEN                        BITFIELD(25, 25)
#define DRM__DPM_CTRL0__DP_OEN__POS                   25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL0__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL0__PM_CTRL                       BITFIELD(7, 0)
#define DRM__DPM_CTRL0__PM_CTRL__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL1__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL1__OVERRIDE                      BITFIELD(31, 31)
#define DRM__DPM_CTRL1__OVERRIDE__POS                 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL1__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL1__DBG_ONLY                      BITFIELD(30, 30)
#define DRM__DPM_CTRL1__DBG_ONLY__POS                 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL1__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL1__APP_OWN                       BITFIELD(29, 29)
#define DRM__DPM_CTRL1__APP_OWN__POS                  29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL1__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL1__BITIO_EN                      BITFIELD(28, 28)
#define DRM__DPM_CTRL1__BITIO_EN__POS                 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL1__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL1__DP_IN                         BITFIELD(27, 27)
#define DRM__DPM_CTRL1__DP_IN__POS                    27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL1__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL1__DP_OUT                        BITFIELD(26, 26)
#define DRM__DPM_CTRL1__DP_OUT__POS                   26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL1__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL1__DP_OEN                        BITFIELD(25, 25)
#define DRM__DPM_CTRL1__DP_OEN__POS                   25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL1__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL1__PM_CTRL                       BITFIELD(7, 0)
#define DRM__DPM_CTRL1__PM_CTRL__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL2__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL2__OVERRIDE                      BITFIELD(31, 31)
#define DRM__DPM_CTRL2__OVERRIDE__POS                 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL2__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL2__DBG_ONLY                      BITFIELD(30, 30)
#define DRM__DPM_CTRL2__DBG_ONLY__POS                 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL2__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL2__APP_OWN                       BITFIELD(29, 29)
#define DRM__DPM_CTRL2__APP_OWN__POS                  29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL2__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL2__BITIO_EN                      BITFIELD(28, 28)
#define DRM__DPM_CTRL2__BITIO_EN__POS                 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL2__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL2__DP_IN                         BITFIELD(27, 27)
#define DRM__DPM_CTRL2__DP_IN__POS                    27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL2__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL2__DP_OUT                        BITFIELD(26, 26)
#define DRM__DPM_CTRL2__DP_OUT__POS                   26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL2__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL2__DP_OEN                        BITFIELD(25, 25)
#define DRM__DPM_CTRL2__DP_OEN__POS                   25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL2__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL2__PM_CTRL                       BITFIELD(7, 0)
#define DRM__DPM_CTRL2__PM_CTRL__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL3__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL3__OVERRIDE                      BITFIELD(31, 31)
#define DRM__DPM_CTRL3__OVERRIDE__POS                 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL3__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL3__DBG_ONLY                      BITFIELD(30, 30)
#define DRM__DPM_CTRL3__DBG_ONLY__POS                 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL3__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL3__APP_OWN                       BITFIELD(29, 29)
#define DRM__DPM_CTRL3__APP_OWN__POS                  29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL3__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL3__BITIO_EN                      BITFIELD(28, 28)
#define DRM__DPM_CTRL3__BITIO_EN__POS                 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL3__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL3__DP_IN                         BITFIELD(27, 27)
#define DRM__DPM_CTRL3__DP_IN__POS                    27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL3__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL3__DP_OUT                        BITFIELD(26, 26)
#define DRM__DPM_CTRL3__DP_OUT__POS                   26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL3__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL3__DP_OEN                        BITFIELD(25, 25)
#define DRM__DPM_CTRL3__DP_OEN__POS                   25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL3__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL3__PM_CTRL                       BITFIELD(7, 0)
#define DRM__DPM_CTRL3__PM_CTRL__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL4__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL4__OVERRIDE                      BITFIELD(31, 31)
#define DRM__DPM_CTRL4__OVERRIDE__POS                 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL4__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL4__DBG_ONLY                      BITFIELD(30, 30)
#define DRM__DPM_CTRL4__DBG_ONLY__POS                 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL4__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL4__APP_OWN                       BITFIELD(29, 29)
#define DRM__DPM_CTRL4__APP_OWN__POS                  29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL4__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL4__BITIO_EN                      BITFIELD(28, 28)
#define DRM__DPM_CTRL4__BITIO_EN__POS                 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL4__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL4__DP_IN                         BITFIELD(27, 27)
#define DRM__DPM_CTRL4__DP_IN__POS                    27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL4__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL4__DP_OUT                        BITFIELD(26, 26)
#define DRM__DPM_CTRL4__DP_OUT__POS                   26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL4__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL4__DP_OEN                        BITFIELD(25, 25)
#define DRM__DPM_CTRL4__DP_OEN__POS                   25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL4__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL4__PM_CTRL                       BITFIELD(7, 0)
#define DRM__DPM_CTRL4__PM_CTRL__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL5__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL5__OVERRIDE                      BITFIELD(31, 31)
#define DRM__DPM_CTRL5__OVERRIDE__POS                 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL5__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL5__DBG_ONLY                      BITFIELD(30, 30)
#define DRM__DPM_CTRL5__DBG_ONLY__POS                 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL5__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL5__APP_OWN                       BITFIELD(29, 29)
#define DRM__DPM_CTRL5__APP_OWN__POS                  29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL5__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL5__BITIO_EN                      BITFIELD(28, 28)
#define DRM__DPM_CTRL5__BITIO_EN__POS                 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL5__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL5__DP_IN                         BITFIELD(27, 27)
#define DRM__DPM_CTRL5__DP_IN__POS                    27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL5__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL5__DP_OUT                        BITFIELD(26, 26)
#define DRM__DPM_CTRL5__DP_OUT__POS                   26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL5__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL5__DP_OEN                        BITFIELD(25, 25)
#define DRM__DPM_CTRL5__DP_OEN__POS                   25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL5__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL5__PM_CTRL                       BITFIELD(7, 0)
#define DRM__DPM_CTRL5__PM_CTRL__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL6__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL6__OVERRIDE                      BITFIELD(31, 31)
#define DRM__DPM_CTRL6__OVERRIDE__POS                 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL6__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL6__DBG_ONLY                      BITFIELD(30, 30)
#define DRM__DPM_CTRL6__DBG_ONLY__POS                 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL6__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL6__APP_OWN                       BITFIELD(29, 29)
#define DRM__DPM_CTRL6__APP_OWN__POS                  29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL6__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL6__BITIO_EN                      BITFIELD(28, 28)
#define DRM__DPM_CTRL6__BITIO_EN__POS                 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL6__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL6__DP_IN                         BITFIELD(27, 27)
#define DRM__DPM_CTRL6__DP_IN__POS                    27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL6__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL6__DP_OUT                        BITFIELD(26, 26)
#define DRM__DPM_CTRL6__DP_OUT__POS                   26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL6__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL6__DP_OEN                        BITFIELD(25, 25)
#define DRM__DPM_CTRL6__DP_OEN__POS                   25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL6__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL6__PM_CTRL                       BITFIELD(7, 0)
#define DRM__DPM_CTRL6__PM_CTRL__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL7__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL7__OVERRIDE                      BITFIELD(31, 31)
#define DRM__DPM_CTRL7__OVERRIDE__POS                 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL7__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL7__DBG_ONLY                      BITFIELD(30, 30)
#define DRM__DPM_CTRL7__DBG_ONLY__POS                 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL7__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL7__APP_OWN                       BITFIELD(29, 29)
#define DRM__DPM_CTRL7__APP_OWN__POS                  29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL7__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL7__BITIO_EN                      BITFIELD(28, 28)
#define DRM__DPM_CTRL7__BITIO_EN__POS                 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL7__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL7__DP_IN                         BITFIELD(27, 27)
#define DRM__DPM_CTRL7__DP_IN__POS                    27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL7__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL7__DP_OUT                        BITFIELD(26, 26)
#define DRM__DPM_CTRL7__DP_OUT__POS                   26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL7__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL7__DP_OEN                        BITFIELD(25, 25)
#define DRM__DPM_CTRL7__DP_OEN__POS                   25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL7__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL7__PM_CTRL                       BITFIELD(7, 0)
#define DRM__DPM_CTRL7__PM_CTRL__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL8__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL8__OVERRIDE                      BITFIELD(31, 31)
#define DRM__DPM_CTRL8__OVERRIDE__POS                 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL8__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL8__DBG_ONLY                      BITFIELD(30, 30)
#define DRM__DPM_CTRL8__DBG_ONLY__POS                 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL8__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL8__APP_OWN                       BITFIELD(29, 29)
#define DRM__DPM_CTRL8__APP_OWN__POS                  29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL8__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL8__BITIO_EN                      BITFIELD(28, 28)
#define DRM__DPM_CTRL8__BITIO_EN__POS                 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL8__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL8__DP_IN                         BITFIELD(27, 27)
#define DRM__DPM_CTRL8__DP_IN__POS                    27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL8__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL8__DP_OUT                        BITFIELD(26, 26)
#define DRM__DPM_CTRL8__DP_OUT__POS                   26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL8__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL8__DP_OEN                        BITFIELD(25, 25)
#define DRM__DPM_CTRL8__DP_OEN__POS                   25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL8__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL8__PM_CTRL                       BITFIELD(7, 0)
#define DRM__DPM_CTRL8__PM_CTRL__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL9__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL9__OVERRIDE                      BITFIELD(31, 31)
#define DRM__DPM_CTRL9__OVERRIDE__POS                 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL9__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL9__DBG_ONLY                      BITFIELD(30, 30)
#define DRM__DPM_CTRL9__DBG_ONLY__POS                 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL9__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL9__APP_OWN                       BITFIELD(29, 29)
#define DRM__DPM_CTRL9__APP_OWN__POS                  29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL9__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL9__BITIO_EN                      BITFIELD(28, 28)
#define DRM__DPM_CTRL9__BITIO_EN__POS                 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL9__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL9__DP_IN                         BITFIELD(27, 27)
#define DRM__DPM_CTRL9__DP_IN__POS                    27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL9__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL9__DP_OUT                        BITFIELD(26, 26)
#define DRM__DPM_CTRL9__DP_OUT__POS                   26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL9__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL9__DP_OEN                        BITFIELD(25, 25)
#define DRM__DPM_CTRL9__DP_OEN__POS                   25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL9__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL9__PM_CTRL                       BITFIELD(7, 0)
#define DRM__DPM_CTRL9__PM_CTRL__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL10__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL10__OVERRIDE                     BITFIELD(31, 31)
#define DRM__DPM_CTRL10__OVERRIDE__POS                31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL10__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL10__DBG_ONLY                     BITFIELD(30, 30)
#define DRM__DPM_CTRL10__DBG_ONLY__POS                30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL10__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL10__APP_OWN                      BITFIELD(29, 29)
#define DRM__DPM_CTRL10__APP_OWN__POS                 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL10__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL10__BITIO_EN                     BITFIELD(28, 28)
#define DRM__DPM_CTRL10__BITIO_EN__POS                28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL10__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL10__DP_IN                        BITFIELD(27, 27)
#define DRM__DPM_CTRL10__DP_IN__POS                   27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL10__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL10__DP_OUT                       BITFIELD(26, 26)
#define DRM__DPM_CTRL10__DP_OUT__POS                  26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL10__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL10__DP_OEN                       BITFIELD(25, 25)
#define DRM__DPM_CTRL10__DP_OEN__POS                  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL10__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL10__PM_CTRL                      BITFIELD(7, 0)
#define DRM__DPM_CTRL10__PM_CTRL__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL11__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL11__OVERRIDE                     BITFIELD(31, 31)
#define DRM__DPM_CTRL11__OVERRIDE__POS                31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL11__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL11__DBG_ONLY                     BITFIELD(30, 30)
#define DRM__DPM_CTRL11__DBG_ONLY__POS                30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL11__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL11__APP_OWN                      BITFIELD(29, 29)
#define DRM__DPM_CTRL11__APP_OWN__POS                 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL11__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL11__BITIO_EN                     BITFIELD(28, 28)
#define DRM__DPM_CTRL11__BITIO_EN__POS                28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL11__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL11__DP_IN                        BITFIELD(27, 27)
#define DRM__DPM_CTRL11__DP_IN__POS                   27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL11__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL11__DP_OUT                       BITFIELD(26, 26)
#define DRM__DPM_CTRL11__DP_OUT__POS                  26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL11__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL11__DP_OEN                       BITFIELD(25, 25)
#define DRM__DPM_CTRL11__DP_OEN__POS                  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL11__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL11__PM_CTRL                      BITFIELD(7, 0)
#define DRM__DPM_CTRL11__PM_CTRL__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL12__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL12__OVERRIDE                     BITFIELD(31, 31)
#define DRM__DPM_CTRL12__OVERRIDE__POS                31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL12__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL12__DBG_ONLY                     BITFIELD(30, 30)
#define DRM__DPM_CTRL12__DBG_ONLY__POS                30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL12__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL12__APP_OWN                      BITFIELD(29, 29)
#define DRM__DPM_CTRL12__APP_OWN__POS                 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL12__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL12__BITIO_EN                     BITFIELD(28, 28)
#define DRM__DPM_CTRL12__BITIO_EN__POS                28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL12__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL12__DP_IN                        BITFIELD(27, 27)
#define DRM__DPM_CTRL12__DP_IN__POS                   27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL12__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL12__DP_OUT                       BITFIELD(26, 26)
#define DRM__DPM_CTRL12__DP_OUT__POS                  26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL12__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL12__DP_OEN                       BITFIELD(25, 25)
#define DRM__DPM_CTRL12__DP_OEN__POS                  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL12__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL12__PM_CTRL                      BITFIELD(7, 0)
#define DRM__DPM_CTRL12__PM_CTRL__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL13__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL13__OVERRIDE                     BITFIELD(31, 31)
#define DRM__DPM_CTRL13__OVERRIDE__POS                31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL13__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL13__DBG_ONLY                     BITFIELD(30, 30)
#define DRM__DPM_CTRL13__DBG_ONLY__POS                30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL13__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL13__APP_OWN                      BITFIELD(29, 29)
#define DRM__DPM_CTRL13__APP_OWN__POS                 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL13__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL13__BITIO_EN                     BITFIELD(28, 28)
#define DRM__DPM_CTRL13__BITIO_EN__POS                28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL13__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL13__DP_IN                        BITFIELD(27, 27)
#define DRM__DPM_CTRL13__DP_IN__POS                   27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL13__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL13__DP_OUT                       BITFIELD(26, 26)
#define DRM__DPM_CTRL13__DP_OUT__POS                  26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL13__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL13__DP_OEN                       BITFIELD(25, 25)
#define DRM__DPM_CTRL13__DP_OEN__POS                  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL13__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL13__PM_CTRL                      BITFIELD(7, 0)
#define DRM__DPM_CTRL13__PM_CTRL__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL14__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL14__OVERRIDE                     BITFIELD(31, 31)
#define DRM__DPM_CTRL14__OVERRIDE__POS                31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL14__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL14__DBG_ONLY                     BITFIELD(30, 30)
#define DRM__DPM_CTRL14__DBG_ONLY__POS                30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL14__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL14__APP_OWN                      BITFIELD(29, 29)
#define DRM__DPM_CTRL14__APP_OWN__POS                 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL14__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL14__BITIO_EN                     BITFIELD(28, 28)
#define DRM__DPM_CTRL14__BITIO_EN__POS                28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL14__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL14__DP_IN                        BITFIELD(27, 27)
#define DRM__DPM_CTRL14__DP_IN__POS                   27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL14__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL14__DP_OUT                       BITFIELD(26, 26)
#define DRM__DPM_CTRL14__DP_OUT__POS                  26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL14__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL14__DP_OEN                       BITFIELD(25, 25)
#define DRM__DPM_CTRL14__DP_OEN__POS                  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL14__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL14__PM_CTRL                      BITFIELD(7, 0)
#define DRM__DPM_CTRL14__PM_CTRL__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL15__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL15__OVERRIDE                     BITFIELD(31, 31)
#define DRM__DPM_CTRL15__OVERRIDE__POS                31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL15__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL15__DBG_ONLY                     BITFIELD(30, 30)
#define DRM__DPM_CTRL15__DBG_ONLY__POS                30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL15__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL15__APP_OWN                      BITFIELD(29, 29)
#define DRM__DPM_CTRL15__APP_OWN__POS                 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL15__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL15__BITIO_EN                     BITFIELD(28, 28)
#define DRM__DPM_CTRL15__BITIO_EN__POS                28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL15__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL15__DP_IN                        BITFIELD(27, 27)
#define DRM__DPM_CTRL15__DP_IN__POS                   27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL15__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL15__DP_OUT                       BITFIELD(26, 26)
#define DRM__DPM_CTRL15__DP_OUT__POS                  26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL15__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL15__DP_OEN                       BITFIELD(25, 25)
#define DRM__DPM_CTRL15__DP_OEN__POS                  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL15__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL15__PM_CTRL                      BITFIELD(7, 0)
#define DRM__DPM_CTRL15__PM_CTRL__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL16__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL16__OVERRIDE                     BITFIELD(31, 31)
#define DRM__DPM_CTRL16__OVERRIDE__POS                31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL16__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL16__DBG_ONLY                     BITFIELD(30, 30)
#define DRM__DPM_CTRL16__DBG_ONLY__POS                30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL16__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL16__APP_OWN                      BITFIELD(29, 29)
#define DRM__DPM_CTRL16__APP_OWN__POS                 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL16__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL16__BITIO_EN                     BITFIELD(28, 28)
#define DRM__DPM_CTRL16__BITIO_EN__POS                28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL16__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL16__DP_IN                        BITFIELD(27, 27)
#define DRM__DPM_CTRL16__DP_IN__POS                   27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL16__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL16__DP_OUT                       BITFIELD(26, 26)
#define DRM__DPM_CTRL16__DP_OUT__POS                  26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL16__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL16__DP_OEN                       BITFIELD(25, 25)
#define DRM__DPM_CTRL16__DP_OEN__POS                  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL16__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL16__PM_CTRL                      BITFIELD(7, 0)
#define DRM__DPM_CTRL16__PM_CTRL__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL17__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL17__OVERRIDE                     BITFIELD(31, 31)
#define DRM__DPM_CTRL17__OVERRIDE__POS                31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL17__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL17__DBG_ONLY                     BITFIELD(30, 30)
#define DRM__DPM_CTRL17__DBG_ONLY__POS                30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL17__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL17__APP_OWN                      BITFIELD(29, 29)
#define DRM__DPM_CTRL17__APP_OWN__POS                 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL17__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL17__BITIO_EN                     BITFIELD(28, 28)
#define DRM__DPM_CTRL17__BITIO_EN__POS                28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL17__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL17__DP_IN                        BITFIELD(27, 27)
#define DRM__DPM_CTRL17__DP_IN__POS                   27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL17__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL17__DP_OUT                       BITFIELD(26, 26)
#define DRM__DPM_CTRL17__DP_OUT__POS                  26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL17__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL17__DP_OEN                       BITFIELD(25, 25)
#define DRM__DPM_CTRL17__DP_OEN__POS                  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL17__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL17__PM_CTRL                      BITFIELD(7, 0)
#define DRM__DPM_CTRL17__PM_CTRL__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL18__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL18__OVERRIDE                     BITFIELD(31, 31)
#define DRM__DPM_CTRL18__OVERRIDE__POS                31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL18__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL18__DBG_ONLY                     BITFIELD(30, 30)
#define DRM__DPM_CTRL18__DBG_ONLY__POS                30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL18__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL18__APP_OWN                      BITFIELD(29, 29)
#define DRM__DPM_CTRL18__APP_OWN__POS                 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL18__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL18__BITIO_EN                     BITFIELD(28, 28)
#define DRM__DPM_CTRL18__BITIO_EN__POS                28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL18__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL18__DP_IN                        BITFIELD(27, 27)
#define DRM__DPM_CTRL18__DP_IN__POS                   27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL18__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL18__DP_OUT                       BITFIELD(26, 26)
#define DRM__DPM_CTRL18__DP_OUT__POS                  26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL18__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL18__DP_OEN                       BITFIELD(25, 25)
#define DRM__DPM_CTRL18__DP_OEN__POS                  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL18__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL18__PM_CTRL                      BITFIELD(7, 0)
#define DRM__DPM_CTRL18__PM_CTRL__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL19__OVERRIDE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL19__OVERRIDE                     BITFIELD(31, 31)
#define DRM__DPM_CTRL19__OVERRIDE__POS                31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL19__DBG_ONLY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL19__DBG_ONLY                     BITFIELD(30, 30)
#define DRM__DPM_CTRL19__DBG_ONLY__POS                30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL19__APP_OWN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL19__APP_OWN                      BITFIELD(29, 29)
#define DRM__DPM_CTRL19__APP_OWN__POS                 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL19__BITIO_EN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL19__BITIO_EN                     BITFIELD(28, 28)
#define DRM__DPM_CTRL19__BITIO_EN__POS                28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL19__DP_IN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL19__DP_IN                        BITFIELD(27, 27)
#define DRM__DPM_CTRL19__DP_IN__POS                   27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL19__DP_OUT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL19__DP_OUT                       BITFIELD(26, 26)
#define DRM__DPM_CTRL19__DP_OUT__POS                  26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL19__DP_OEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL19__DP_OEN                       BITFIELD(25, 25)
#define DRM__DPM_CTRL19__DP_OEN__POS                  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DPM_CTRL19__PM_CTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DPM_CTRL19__PM_CTRL                      BITFIELD(7, 0)
#define DRM__DPM_CTRL19__PM_CTRL__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DEMUX_CTRL0__DEMUX_EMU3   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DEMUX_CTRL0__DEMUX_EMU3                  BITFIELD(7, 6)
#define DRM__DEMUX_CTRL0__DEMUX_EMU3__POS             6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DEMUX_CTRL0__DEMUX_EMU2   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DEMUX_CTRL0__DEMUX_EMU2                  BITFIELD(5, 4)
#define DRM__DEMUX_CTRL0__DEMUX_EMU2__POS             4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DEMUX_CTRL0__DEMUX_EMU1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DEMUX_CTRL0__DEMUX_EMU1                  BITFIELD(3, 2)
#define DRM__DEMUX_CTRL0__DEMUX_EMU1__POS             2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__DEMUX_CTRL0__DEMUX_EMU0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__DEMUX_CTRL0__DEMUX_EMU0                  BITFIELD(1, 0)
#define DRM__DEMUX_CTRL0__DEMUX_EMU0__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL0__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL0__SUSPEND_SEL               BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL0__SUSPEND_SEL__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL0__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL0__SUSPEND_DEFAULT           BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL0__SUSPEND_DEFAULT__POS      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL0__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL0__SENSCTRL                  BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL0__SENSCTRL__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL1__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL1__SUSPEND_SEL               BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL1__SUSPEND_SEL__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL1__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL1__SUSPEND_DEFAULT           BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL1__SUSPEND_DEFAULT__POS      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL1__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL1__SENSCTRL                  BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL1__SENSCTRL__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL2__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL2__SUSPEND_SEL               BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL2__SUSPEND_SEL__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL2__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL2__SUSPEND_DEFAULT           BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL2__SUSPEND_DEFAULT__POS      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL2__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL2__SENSCTRL                  BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL2__SENSCTRL__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL3__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL3__SUSPEND_SEL               BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL3__SUSPEND_SEL__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL3__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL3__SUSPEND_DEFAULT           BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL3__SUSPEND_DEFAULT__POS      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL3__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL3__SENSCTRL                  BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL3__SENSCTRL__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL4__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL4__SUSPEND_SEL               BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL4__SUSPEND_SEL__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL4__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL4__SUSPEND_DEFAULT           BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL4__SUSPEND_DEFAULT__POS      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL4__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL4__SENSCTRL                  BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL4__SENSCTRL__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL5__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL5__SUSPEND_SEL               BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL5__SUSPEND_SEL__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL5__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL5__SUSPEND_DEFAULT           BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL5__SUSPEND_DEFAULT__POS      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL5__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL5__SENSCTRL                  BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL5__SENSCTRL__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL6__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL6__SUSPEND_SEL               BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL6__SUSPEND_SEL__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL6__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL6__SUSPEND_DEFAULT           BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL6__SUSPEND_DEFAULT__POS      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL6__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL6__SENSCTRL                  BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL6__SENSCTRL__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL7__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL7__SUSPEND_SEL               BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL7__SUSPEND_SEL__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL7__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL7__SUSPEND_DEFAULT           BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL7__SUSPEND_DEFAULT__POS      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL7__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL7__SENSCTRL                  BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL7__SENSCTRL__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL8__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL8__SUSPEND_SEL               BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL8__SUSPEND_SEL__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL8__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL8__SUSPEND_DEFAULT           BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL8__SUSPEND_DEFAULT__POS      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL8__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL8__SENSCTRL                  BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL8__SENSCTRL__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL9__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL9__SUSPEND_SEL               BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL9__SUSPEND_SEL__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL9__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL9__SUSPEND_DEFAULT           BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL9__SUSPEND_DEFAULT__POS      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL9__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL9__SENSCTRL                  BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL9__SENSCTRL__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL10__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL10__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL10__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL10__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL10__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL10__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL10__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL10__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL10__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL11__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL11__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL11__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL11__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL11__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL11__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL11__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL11__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL11__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL12__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL12__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL12__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL12__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL12__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL12__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL12__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL12__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL12__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL13__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL13__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL13__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL13__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL13__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL13__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL13__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL13__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL13__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL14__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL14__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL14__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL14__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL14__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL14__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL14__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL14__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL14__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL15__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL15__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL15__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL15__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL15__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL15__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL15__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL15__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL15__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL16__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL16__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL16__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL16__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL16__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL16__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL16__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL16__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL16__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL17__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL17__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL17__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL17__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL17__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL17__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL17__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL17__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL17__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL18__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL18__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL18__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL18__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL18__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL18__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL18__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL18__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL18__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL19__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL19__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL19__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL19__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL19__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL19__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL19__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL19__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL19__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL20__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL20__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL20__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL20__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL20__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL20__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL20__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL20__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL20__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL21__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL21__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL21__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL21__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL21__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL21__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL21__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL21__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL21__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL22__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL22__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL22__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL22__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL22__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL22__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL22__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL22__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL22__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL23__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL23__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL23__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL23__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL23__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL23__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL23__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL23__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL23__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL24__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL24__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL24__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL24__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL24__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL24__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL24__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL24__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL24__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL25__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL25__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL25__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL25__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL25__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL25__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL25__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL25__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL25__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL26__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL26__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL26__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL26__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL26__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL26__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL26__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL26__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL26__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL27__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL27__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL27__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL27__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL27__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL27__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL27__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL27__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL27__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL28__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL28__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL28__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL28__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL28__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL28__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL28__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL28__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL28__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL29__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL29__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL29__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL29__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL29__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL29__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL29__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL29__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL29__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL30__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL30__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL30__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL30__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL30__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL30__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL30__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL30__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL30__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL31__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL31__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL31__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL31__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL31__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL31__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL31__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL31__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL31__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL32__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL32__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL32__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL32__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL32__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL32__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL32__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL32__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL32__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL33__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL33__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL33__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL33__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL33__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL33__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL33__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL33__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL33__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL34__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL34__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL34__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL34__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL34__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL34__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL34__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL34__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL34__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL35__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL35__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL35__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL35__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL35__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL35__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL35__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL35__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL35__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL36__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL36__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL36__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL36__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL36__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL36__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL36__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL36__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL36__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL37__SUSPEND_SEL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL37__SUSPEND_SEL              BITFIELD(7, 4)
#define DRM__SUSPEND_CTRL37__SUSPEND_SEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL37__SUSPEND_DEFAULT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL37__SUSPEND_DEFAULT          BITFIELD(3, 3)
#define DRM__SUSPEND_CTRL37__SUSPEND_DEFAULT__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SUSPEND_CTRL37__SENSCTRL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SUSPEND_CTRL37__SENSCTRL                 BITFIELD(0, 0)
#define DRM__SUSPEND_CTRL37__SENSCTRL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SECURITY_DAP_CTRL__DOM   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SECURITY_DAP_CTRL__DOM                   BITFIELD(17, 6)
#define DRM__SECURITY_DAP_CTRL__DOM__POS              6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SECURITY_DAP_CTRL__FORCEDAPSECUSERDEBUGEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SECURITY_DAP_CTRL__FORCEDAPSECUSERDEBUGEN BITFIELD(5, 5)
#define DRM__SECURITY_DAP_CTRL__FORCEDAPSECUSERDEBUGEN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SECURITY_DAP_CTRL__FORCEDAPSECPUBLICDEBUGEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SECURITY_DAP_CTRL__FORCEDAPSECPUBLICDEBUGEN BITFIELD(4, 4)
#define DRM__SECURITY_DAP_CTRL__FORCEDAPSECPUBLICDEBUGEN__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SECURITY_DAP_CTRL__FORCEDAPPUBDOMAINENABLE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SECURITY_DAP_CTRL__FORCEDAPPUBDOMAINENABLE BITFIELD(3, 1)
#define DRM__SECURITY_DAP_CTRL__FORCEDAPPUBDOMAINENABLE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DRM__SECURITY_DAP_CTRL__FORCEDAPPUBUSERDEBUGEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define DRM__SECURITY_DAP_CTRL__FORCEDAPPUBUSERDEBUGEN BITFIELD(0, 0)
#define DRM__SECURITY_DAP_CTRL__FORCEDAPPUBUSERDEBUGEN__POS 0

    /* 
     * List of register bitfields values for component DRM
     *
     */

#ifdef __cplusplus
}
#endif
#endif                                                     /* __DRM_CRED_H */
