/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [17:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [26:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [14:0] celloutsig_1_14z;
  reg [30:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_7z & celloutsig_1_1z);
  assign celloutsig_0_20z = ~(celloutsig_0_4z[1] & in_data[47]);
  assign celloutsig_0_30z = ~(celloutsig_0_22z & celloutsig_0_13z);
  assign celloutsig_1_1z = ~((in_data[151] | in_data[135]) & celloutsig_1_0z);
  assign celloutsig_0_5z = ~((celloutsig_0_4z[1] | in_data[24]) & celloutsig_0_3z[17]);
  assign celloutsig_0_8z = ~((celloutsig_0_2z | celloutsig_0_0z[3]) & celloutsig_0_2z);
  assign celloutsig_0_12z = ~((celloutsig_0_10z[2] | celloutsig_0_0z[3]) & celloutsig_0_8z);
  assign celloutsig_0_18z = ~((celloutsig_0_8z | celloutsig_0_15z[11]) & celloutsig_0_3z[15]);
  assign celloutsig_0_22z = ~((celloutsig_0_19z | celloutsig_0_11z[1]) & celloutsig_0_18z);
  assign celloutsig_0_24z = ~((celloutsig_0_15z[3] | celloutsig_0_21z) & celloutsig_0_16z[3]);
  assign celloutsig_1_3z = celloutsig_1_1z | ~(celloutsig_1_0z);
  assign celloutsig_1_11z = celloutsig_1_3z | ~(celloutsig_1_8z);
  assign celloutsig_0_13z = celloutsig_0_10z[3] | ~(in_data[88]);
  assign celloutsig_0_14z = celloutsig_0_2z | ~(celloutsig_0_2z);
  assign celloutsig_0_17z = celloutsig_0_10z[0] | ~(celloutsig_0_10z[0]);
  reg [31:0] _17_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 32'd0;
    else _17_ <= { celloutsig_0_4z[0], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_30z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_17z };
  assign out_data[63:32] = _17_;
  reg [13:0] _18_;
  always_ff @(posedge clkin_data[160], posedge clkin_data[128])
    if (clkin_data[128]) _18_ <= 14'h0000;
    else _18_ <= { celloutsig_1_4z[3], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _01_[13:1], _00_ } = _18_;
  assign celloutsig_0_7z = celloutsig_0_0z === celloutsig_0_3z[9:6];
  assign celloutsig_0_19z = celloutsig_0_15z[9:7] === { celloutsig_0_9z[3:2], celloutsig_0_18z };
  assign celloutsig_0_2z = in_data[65:54] === { in_data[13:6], celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[179:178], celloutsig_1_1z, in_data[96] };
  assign celloutsig_0_4z = celloutsig_0_1z[6:4] % { 1'h1, in_data[81:80] };
  assign celloutsig_0_6z = { celloutsig_0_3z[4], in_data[21:19] } % { 1'h1, celloutsig_0_4z[1], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_4z[1:0], celloutsig_0_5z } % { 1'h1, celloutsig_0_4z[1:0] };
  assign celloutsig_1_0z = in_data[105] & in_data[132];
  assign celloutsig_1_6z = in_data[187] & celloutsig_1_5z[5];
  assign celloutsig_1_7z = in_data[109] & celloutsig_1_5z[6];
  assign celloutsig_1_8z = celloutsig_1_5z[5] & celloutsig_1_0z;
  assign celloutsig_0_21z = celloutsig_0_3z[8] & celloutsig_0_15z[9];
  assign celloutsig_0_25z = celloutsig_0_15z[4] & celloutsig_0_21z;
  assign celloutsig_1_10z = { celloutsig_1_4z[4], celloutsig_1_0z, celloutsig_1_8z, _01_[13:1], _00_, celloutsig_1_0z } << { _01_[13:1], _00_, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_19z = { _01_[10:1], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_18z } << { celloutsig_1_16z[17:12], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_9z[3:2], celloutsig_0_6z } << { celloutsig_0_15z[5:1], celloutsig_0_14z };
  assign celloutsig_0_23z = { celloutsig_0_16z[2], celloutsig_0_13z, celloutsig_0_5z } << celloutsig_0_11z;
  assign celloutsig_0_0z = in_data[57:54] <<< in_data[73:70];
  assign celloutsig_1_5z = { in_data[110:105], celloutsig_1_1z } <<< { in_data[178:174], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_3z[5:4], in_data[21:20] } <<< { celloutsig_0_6z[3:1], celloutsig_0_5z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_14z = 15'h0000;
    else if (clkin_data[32]) celloutsig_1_14z = in_data[165:151];
  always_latch
    if (clkin_data[128]) celloutsig_1_16z = 31'h00000000;
    else if (clkin_data[32]) celloutsig_1_16z = { celloutsig_1_10z[12:4], celloutsig_1_14z, celloutsig_1_5z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_9z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_9z = in_data[56:53];
  assign celloutsig_0_1z[17:4] = in_data[66:53] ~^ in_data[30:17];
  assign { celloutsig_0_3z[26:14], celloutsig_0_15z[3:1], celloutsig_0_3z[10:4] } = in_data[44:22] ~^ { celloutsig_0_1z[13:11], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z[17:4] };
  assign celloutsig_0_15z[13:4] = celloutsig_0_1z[13:4] ~^ celloutsig_0_3z[23:14];
  assign { out_data[6:5], out_data[11], out_data[0], out_data[4:1], out_data[23:12] } = { celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_11z[2], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z[14], celloutsig_0_15z[3:1], celloutsig_0_3z[10:4], in_data[21] } ~^ { celloutsig_0_11z[2:1], celloutsig_0_1z[4], celloutsig_0_9z[0], celloutsig_0_11z[0], celloutsig_0_9z[3:1], celloutsig_0_1z[16:5] };
  assign _01_[0] = _00_;
  assign celloutsig_0_15z[0] = celloutsig_0_14z;
  assign celloutsig_0_1z[3:0] = 4'hf;
  assign { celloutsig_0_3z[13:11], celloutsig_0_3z[3:0] } = { celloutsig_0_15z[3:1], in_data[21:18] };
  assign { out_data[128], out_data[109:96], out_data[10:7] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z[1:0], celloutsig_0_12z, celloutsig_0_19z };
endmodule
