{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1758813404741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1758813404741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 25 10:16:44 2025 " "Processing started: Thu Sep 25 10:16:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1758813404741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1758813404741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SumadorProductosFnl -c SumadorProductosFnl " "Command: quartus_map --read_settings_files=on --write_settings_files=off SumadorProductosFnl -c SumadorProductosFnl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1758813404741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1758813405281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7segmentos/sietesegmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 7segmentos/sietesegmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SieteSegmentos-arch_SieteSegmentos " "Found design unit 1: SieteSegmentos-arch_SieteSegmentos" {  } { { "7segmentos/SieteSegmentos.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/7segmentos/SieteSegmentos.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813405831 ""} { "Info" "ISGN_ENTITY_NAME" "1 SieteSegmentos " "Found entity 1: SieteSegmentos" {  } { { "7segmentos/SieteSegmentos.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/7segmentos/SieteSegmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813405831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813405831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectormonedas/detectormonedas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detectormonedas/detectormonedas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorMonedas-arch_DetectorMonedas " "Found design unit 1: DetectorMonedas-arch_DetectorMonedas" {  } { { "DetectorMonedas/DetectorMonedas.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/DetectorMonedas/DetectorMonedas.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813405837 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorMonedas " "Found entity 1: DetectorMonedas" {  } { { "DetectorMonedas/DetectorMonedas.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/DetectorMonedas/DetectorMonedas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813405837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813405837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor de frecuencia/divisorfrecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor de frecuencia/divisorfrecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivisorFrecuencia-arch_DivisorFrecuencia " "Found design unit 1: DivisorFrecuencia-arch_DivisorFrecuencia" {  } { { "../Divisor de frecuencia/DivisorFrecuencia.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/Divisor de frecuencia/DivisorFrecuencia.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813405842 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrecuencia " "Found entity 1: DivisorFrecuencia" {  } { { "../Divisor de frecuencia/DivisorFrecuencia.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/Divisor de frecuencia/DivisorFrecuencia.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813405842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813405842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binariobcd(4)/binbcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binariobcd(4)/binbcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinBCD-arch_BinBCD " "Found design unit 1: BinBCD-arch_BinBCD" {  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813405846 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinBCD " "Found entity 1: BinBCD" {  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813405846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813405846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlentrega/controlentrega.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlentrega/controlentrega.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlEntrega-arch_ControlEntrega " "Found design unit 1: ControlEntrega-arch_ControlEntrega" {  } { { "ControlEntrega/ControlEntrega.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/ControlEntrega/ControlEntrega.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813405846 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlEntrega " "Found entity 1: ControlEntrega" {  } { { "ControlEntrega/ControlEntrega.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/ControlEntrega/ControlEntrega.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813405846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813405846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadormonedas/comparadormonedas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadormonedas/comparadormonedas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ComparadorMonedas-arch_ComparadorMonedas " "Found design unit 1: ComparadorMonedas-arch_ComparadorMonedas" {  } { { "ComparadorMonedas/ComparadorMonedas.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/ComparadorMonedas/ComparadorMonedas.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813405853 ""} { "Info" "ISGN_ENTITY_NAME" "1 ComparadorMonedas " "Found entity 1: ComparadorMonedas" {  } { { "ComparadorMonedas/ComparadorMonedas.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/ComparadorMonedas/ComparadorMonedas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813405853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813405853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectorcomparador/selectorproducto/selectorproducto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectorcomparador/selectorproducto/selectorproducto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectorProducto-arch_SelectorProducto " "Found design unit 1: SelectorProducto-arch_SelectorProducto" {  } { { "SelectorComparador/SelectorProducto/SelectorProducto.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SelectorComparador/SelectorProducto/SelectorProducto.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813405853 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelectorProducto " "Found entity 1: SelectorProducto" {  } { { "SelectorComparador/SelectorProducto/SelectorProducto.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SelectorComparador/SelectorProducto/SelectorProducto.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813405853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813405853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorproductosfnl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumadorproductosfnl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SumadorProductosFnl-arch_SumadorProductosFnl " "Found design unit 1: SumadorProductosFnl-arch_SumadorProductosFnl" {  } { { "SumadorProductosFnl.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813405853 ""} { "Info" "ISGN_ENTITY_NAME" "1 SumadorProductosFnl " "Found entity 1: SumadorProductosFnl" {  } { { "SumadorProductosFnl.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813405853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813405853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SumadorProductosFnl " "Elaborating entity \"SumadorProductosFnl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1758813405947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorFrecuencia DivisorFrecuencia:Divisor " "Elaborating entity \"DivisorFrecuencia\" for hierarchy \"DivisorFrecuencia:Divisor\"" {  } { { "SumadorProductosFnl.vhd" "Divisor" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813405948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectorMonedas DetectorMonedas:Monedas " "Elaborating entity \"DetectorMonedas\" for hierarchy \"DetectorMonedas:Monedas\"" {  } { { "SumadorProductosFnl.vhd" "Monedas" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813405948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectorProducto SelectorProducto:Selector " "Elaborating entity \"SelectorProducto\" for hierarchy \"SelectorProducto:Selector\"" {  } { { "SumadorProductosFnl.vhd" "Selector" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813405959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComparadorMonedas ComparadorMonedas:Comparador " "Elaborating entity \"ComparadorMonedas\" for hierarchy \"ComparadorMonedas:Comparador\"" {  } { { "SumadorProductosFnl.vhd" "Comparador" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813405964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlEntrega ControlEntrega:Entrega " "Elaborating entity \"ControlEntrega\" for hierarchy \"ControlEntrega:Entrega\"" {  } { { "SumadorProductosFnl.vhd" "Entrega" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813405968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinBCD BinBCD:DineroBCD " "Elaborating entity \"BinBCD\" for hierarchy \"BinBCD:DineroBCD\"" {  } { { "SumadorProductosFnl.vhd" "DineroBCD" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813405968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SieteSegmentos SieteSegmentos:Display0 " "Elaborating entity \"SieteSegmentos\" for hierarchy \"SieteSegmentos:Display0\"" {  } { { "SumadorProductosFnl.vhd" "Display0" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813405968 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:DineroBCD\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:DineroBCD\|Mod3\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Mod3" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813406375 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:CambioBCD\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:CambioBCD\|Mod3\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Mod3" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813406375 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:DineroBCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:DineroBCD\|Div2\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Div2" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813406375 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:DineroBCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:DineroBCD\|Mod2\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Mod2" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813406375 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:CambioBCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:CambioBCD\|Div2\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Div2" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813406375 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:CambioBCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:CambioBCD\|Mod2\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Mod2" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813406375 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:DineroBCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:DineroBCD\|Div1\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Div1" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813406375 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:DineroBCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:DineroBCD\|Mod1\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Mod1" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813406375 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:CambioBCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:CambioBCD\|Div1\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Div1" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813406375 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:CambioBCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:CambioBCD\|Mod1\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Mod1" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813406375 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:DineroBCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:DineroBCD\|Div0\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Div0" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813406375 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:DineroBCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:DineroBCD\|Mod0\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Mod0" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813406375 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:CambioBCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:CambioBCD\|Div0\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Div0" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813406375 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinBCD:CambioBCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinBCD:CambioBCD\|Mod0\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "Mod0" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813406375 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1758813406375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinBCD:DineroBCD\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"BinBCD:DineroBCD\|lpm_divide:Mod3\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813406454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinBCD:DineroBCD\|lpm_divide:Mod3 " "Instantiated megafunction \"BinBCD:DineroBCD\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813406455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813406455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813406455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813406455 ""}  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1758813406455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/lpm_divide_3bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813406550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813406550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813406566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813406566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_d8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_d8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_d8f " "Found entity 1: alt_u_div_d8f" {  } { { "db/alt_u_div_d8f.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813406598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813406598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813406683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813406683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813406782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813406782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinBCD:DineroBCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinBCD:DineroBCD\|lpm_divide:Div2\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813406820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinBCD:DineroBCD\|lpm_divide:Div2 " "Instantiated megafunction \"BinBCD:DineroBCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813406820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813406820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813406820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813406820 ""}  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1758813406820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813406919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813406919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813406932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813406932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_j5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_j5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_j5f " "Found entity 1: alt_u_div_j5f" {  } { { "db/alt_u_div_j5f.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_j5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813406972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813406972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinBCD:DineroBCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinBCD:DineroBCD\|lpm_divide:Div1\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813407030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinBCD:DineroBCD\|lpm_divide:Div1 " "Instantiated megafunction \"BinBCD:DineroBCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813407030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813407030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813407030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813407030 ""}  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1758813407030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813407123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813407123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813407148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813407148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p5f " "Found entity 1: alt_u_div_p5f" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_p5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813407171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813407171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinBCD:DineroBCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinBCD:DineroBCD\|lpm_divide:Div0\"" {  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813407218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinBCD:DineroBCD\|lpm_divide:Div0 " "Instantiated megafunction \"BinBCD:DineroBCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813407218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813407218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813407218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758813407218 ""}  } { { "BinarioBCD(4)/BinBCD.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/BinarioBCD(4)/BinBCD.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1758813407218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758813407282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758813407282 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG3\[1\] GND " "Pin \"SEG3\[1\]\" is stuck at GND" {  } { { "SumadorProductosFnl.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1758813407997 "|SumadorProductosFnl|SEG3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG3\[2\] GND " "Pin \"SEG3\[2\]\" is stuck at GND" {  } { { "SumadorProductosFnl.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1758813407997 "|SumadorProductosFnl|SEG3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG3\[6\] VCC " "Pin \"SEG3\[6\]\" is stuck at VCC" {  } { { "SumadorProductosFnl.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/SumadorProductosFnl.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1758813407997 "|SumadorProductosFnl|SEG3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1758813407997 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1758813408124 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:DineroBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"BinBCD:DineroBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_9_result_int\[0\]~0" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813408760 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:DineroBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"BinBCD:DineroBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813408760 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:DineroBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BinBCD:DineroBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813408760 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:DineroBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"BinBCD:DineroBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813408760 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:CambioBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"BinBCD:CambioBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813408760 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:CambioBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BinBCD:CambioBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813408760 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:CambioBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"BinBCD:CambioBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813408760 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:CambioBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"BinBCD:CambioBCD\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_d8f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Proyecto1VHDL2025II/SumadorRestadorProductoFnl/db/alt_u_div_d8f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813408760 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:DineroBCD\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|op_8~0 " "Logic cell \"BinBCD:DineroBCD\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813408760 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinBCD:CambioBCD\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|op_8~0 " "Logic cell \"BinBCD:CambioBCD\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_d8f:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813408760 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1758813408760 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1758813409060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758813409060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1028 " "Implemented 1028 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1758813409236 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1758813409236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "986 " "Implemented 986 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1758813409236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1758813409236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1758813409283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 25 10:16:49 2025 " "Processing ended: Thu Sep 25 10:16:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1758813409283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1758813409283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1758813409283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1758813409283 ""}
