// Generated by stratus_hls 23.02-s004  (100793.100415)
// Mon Jun  9 13:25:00 2025
// from dut.cc

`timescale 1ps / 1ps


module dut_Or_1Ux1U_1U_1( in2, in1, out1 );

    input in2;
    input in1;
    output out1;

    
    // rtl_process:dut_Or_1Ux1U_1U_1/dut_Or_1Ux1U_1U_1_thread_1
    assign out1 = in2 | in1;

endmodule


