Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/adamj/Desktop/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9627] width (128) of randc variable 'reg_read_data_by_bank_in' exceeds limit 32 [C:/Users/adamj/Documents/GitHub/LOROF/LOROF/LOROF.srcs/uvm/imports/testbench/sequence_item.sv:41]
WARNING: [VRFC 10-9627] width (128) of randc variable 'forward_data_by_bank_in' exceeds limit 32 [C:/Users/adamj/Documents/GitHub/LOROF/LOROF/LOROF.srcs/uvm/imports/testbench/sequence_item.sv:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : C:/Users/adamj/Documents/GitHub/LOROF/LOROF/LOROF.srcs/uvm/imports/testbench/sequence_item.sv, Line : 42, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : C:/Users/adamj/Documents/GitHub/LOROF/LOROF/LOROF.srcs/uvm/imports/testbench/sequence_item.sv, Line : 41, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : C:/Users/adamj/Documents/GitHub/LOROF/LOROF/LOROF.srcs/uvm/imports/testbench/sequence_item.sv, Line : 31, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/9999.0_0820_0302/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/9999.0_0820_0302/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/9999.0_0820_0302/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "../../../../LOROF.srcs/sources_1/imports/source/include/core_types_pkg.vh" Line 4. Module core_types_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../../LOROF.srcs/sources_1/imports/source/include/core_types_pkg.vh" Line 4. Module core_types_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/adamj/Documents/GitHub/LOROF/LOROF/LOROF.srcs/uvm/imports/testbench/interface.sv" Line 17. Module alu_pipeline_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/adamj/Documents/GitHub/LOROF/LOROF/LOROF.srcs/sources_1/imports/source/rtl/alu_pipeline.sv" Line 11. Module alu_pipeline doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/adamj/Documents/GitHub/LOROF/LOROF/LOROF.srcs/uvm/imports/testbench/interface.sv" Line 17. Module alu_pipeline_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/adamj/Documents/GitHub/LOROF/LOROF/LOROF.srcs/sources_1/imports/source/rtl/alu_pipeline.sv" Line 11. Module alu_pipeline doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_agent_sv_2943558003
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.core_types_pkg
Compiling module xil_defaultlib.alu_pipeline_if
Compiling module xil_defaultlib.alu_pipeline
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
