#***********************************************************************
#
# AMIRIX Systems Inc. 
# 77 Chain Lake Drive 
# Halifax, Nova Scotia B3S 1E1 
# 
# (C) 2005 AMIRIX Systems Inc. All rights reserved.
# The information contained herein includes information which is confidential
# and proprietary to AMIRIX Systems Inc. and may not be used or 
# disclosed without prior written consent of AMIRIX Systems Inc. 
#
# Content of this file:                                                 
#   ISE constraint file for AP1100 (HW05-030) targetted at
#   XC2VP70/100-6FF1704C device (Initial test system).
#                                                                       
# 
# Author:   Peter Young (peter.young@amirix.com)
# Date:     December 20, 2004
#
#
# Filename:                $Source: /usr/cvsroot/ap1000/baseline/ap1100/data/system.ucf,v $
# Current Revision:        $Revision: 1.1 $
# Last Updated:            $Date: 2005/08/23 19:47:37 $
# Last Modified by:        $Author: kuehner $
# Currently Locked by:     $Locker:  $
#                                                                      
#                                                                       
#                                                                       
# Change History:                                                       
# $Log: system.ucf,v $
# Revision 1.1  2005/08/23 19:47:37  kuehner
# Initial ap1000 commit (moved from hw05-030).
#
# Revision 1.12  2005/08/23 15:42:13  kuehner
# Several changes to go to AP1000.
#
# Revision 1.11  2005/03/08 18:15:35  kuehner
# Removed pullups from fpga_test_led<*> signals since they are
# always actively driven by FPGA.
#
# Revision 1.10  2005/03/04 19:41:54  kuehner
# Commented out constraints for sram1_a<19:20> and sram2_a<19:20>.
#
# Revision 1.9  2005/02/25 13:56:41  kuehner
# Finalized for AP170/AP1100 Boards. Ran through tools successfully.
#
# Revision 1.8  2005/02/08 14:37:40  young
# new pinout
#
# Revision 1.7  2005/02/01 20:20:36  young
# enabled interrupts and added keeper directives
#
# Revision 1.6  2005/01/25 19:34:23  young
# - imported latest pinout
# - checked and finished importing all constraints from AP100 baseline UCF
#
# Revision 1.5  2005/01/25 13:01:11  young
# update to latest pinout (some constraints commented out)
#
# Revision 1.4  2005/01/25 05:36:39  young
# latest pinout
#
# Revision 1.3  2005/01/14 13:19:16  young
# new pinout (chip rotated)
#
# Revision 1.2  2005/1/10 18:47:7  young
# updated to get initial compile
#
# Revision 1.1  2004/12/20 19:21:35  young
# Initial revision
#
#
#
#***********************************************************************

##------------------------------------------------------------------------------
## Timing Ignore Constraints
##------------------------------------------------------------------------------

## Non-critical Nets

NET "clock_reset_block/clock_reset_block/ap1000_bp_reset_generation/FPGA_rst_n"  TIG;


##------------------------------------------------------------------------------
## Clock Period Constraints
##------------------------------------------------------------------------------
# PLB Clock speed = 80 MHZ (12.5ns period)
NET "fpga_plb_clk" TNM_NET = "fpga_plb_clk";
TIMESPEC "TS_fpga_plb_clk" = PERIOD "fpga_plb_clk" 12.5 ns HIGH 50 %;

NET "CLKPLB" TNM_NET = "clkplb";
TIMESPEC "TS_plb_clk" = PERIOD "clkplb" 12.5 ns HIGH 50 %;

NET "DDR_CLKPLB_90" TNM_NET = "ddr_clkplb_90";
TIMESPEC "TS_CLK90" = PERIOD "ddr_clkplb_90"  12.5 ns HIGH 50% ;

# DDR Clock speed = 80 MHZ (12.5ns period)
NET "ddr1_clk_fb" TNM_NET = "ddr1_clk_fb";
TIMESPEC "TS_ddr1_clk_fb" = PERIOD "ddr1_clk_fb" 12.5 ns HIGH 50 %;

TIMESPEC "TSCLK2CLK90" = FROM "clkplb" TO "ddr_clkplb_90" 2.875 ns;

# OPB Clock speed = 40 MHZ (25ns period)
NET "fpga_opb_clk" TNM_NET = "fpga_opb_clk";
TIMESPEC "TS_fpga_opb_clk" = PERIOD "fpga_opb_clk" 25 ns HIGH 50 %;

## DCM #1 (CPU, PLB and OCM Clocks)
INST "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm" DLL_FREQUENCY_MODE = LOW;
INST "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm" CLKFX_MULTIPLY = 3;
INST "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm" CLKIN_PERIOD = 12.5;

# DCM #2 (OPB CLock)
INST "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm"  DLL_FREQUENCY_MODE = LOW;

# DCM #3 (DDR Feedback Clock)
INST "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm"  DLL_FREQUENCY_MODE = LOW;
INST "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm" CLKOUT_PHASE_SHIFT = FIXED;
INST "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/ddrfb_dcm" PHASE_SHIFT = -32;

#------------------------------------------------------------------------------
# Location Constraints for DCMs and Clock Mux's
#------------------------------------------------------------------------------
#DCMs - TBD (let tools place them)

# CLOCK MUXes (TOP)
INST "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/ddr_clk_fb_bufg"   LOC = BUFGMUX0S;
#INST " " LOC = BUFGMUX1P;
#INST " " LOC = BUFGMUX2S;
#INST " " LOC = BUFGMUX3P;
#INST " " LOC = BUFGMUX4S;
#INST " " LOC = BUFGMUX5P;
#INST " " LOC = BUFGMUX6S;
#INST " " LOC = BUFGMUX7P;

# CLOCK MUXes (BOTTOM)
#INST " " LOC = BUFGMUX0P;
INST "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_bufg"       LOC = BUFGMUX1S;
INST "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkddr90_bufg"     LOC = BUFGMUX2P;
INST "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg"       LOC = BUFGMUX3S;
#INST " " LOC = BUFGMUX4P;
INST "clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkcpu_bufg"       LOC = BUFGMUX5S;
#INST " " LOC = BUFGMUX6P;
#INST " " LOC = BUFGMUX7S;


#------------------------------------------------------------------------------
# Multicycle Path Constraints for DCR
#------------------------------------------------------------------------------
NET "dcr_bus_DCR_ABus*"        TPTHRU = "DCR_DATA_GRP";	    #	
NET "dcr_bus_DCR_ABus<*>"      TPTHRU = "DCR_DATA_GRP";	    #
NET "dcr_bus_DCR_M_DBus*"      TPTHRU = "DCR_DATA_GRP";	    # Modified from an old 	
NET "dcr_bus_DCR_M_DBus<*>"    TPTHRU = "DCR_DATA_GRP";	    # sample ucf file
NET "dcr_bus_DCR_Sl_DBus*"     TPTHRU = "DCR_DATA_GRP";	    #	
NET "dcr_bus_DCR_Sl_DBus<*>"   TPTHRU = "DCR_DATA_GRP";	    #
TIMESPEC "TS_DCR1" = FROM FFS  THRU DCR_DATA_GRP TO CPUS 8;	#
TIMESPEC "TS_DCR2" = FROM CPUS THRU DCR_DATA_GRP TO CPUS 8;	#
TIMESPEC "TS_DCR3" = FROM CPUS THRU DCR_DATA_GRP TO FFS  8;	#

#HPS modified below lines to make compatible with EDK/ISE 8.2i (from 8.1i)
#DCR_GEN.I_DCR name was found in the pld_bus_wrapper_xst.srp synthesis report
INST "plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_read_d1" TNM = "PLB_ARBITER_DCR";
INST "plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/dcr_write_d1" TNM = "PLB_ARBITER_DCR";
INST "plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/DCR_GEN.I_DCR/plb_dcrack_i" TNM = "PLB_ARBITER_DCR";
#Original lines
#INST "plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_DCR/dcr_read_d1" TNM = "PLB_ARBITER_DCR";  # See DCR timing 
#INST "plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_DCR/dcr_write_d1" TNM = "PLB_ARBITER_DCR"; # constraints
#INST "plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_DCR/plb_dcrack_i" TNM = "PLB_ARBITER_DCR"; # design note.
TIMESPEC "TS_CPU_2_PLB_ARB_DCR" = FROM "CPUS" TO "PLB_ARBITER_DCR" 25 ns;				   #

# PSB Interface between the PS2, User FPGA and Ctrl FPGA
# Needed because some signals cannot be registered before being used
NET "psb_dbg_n"          OFFSET = IN 7.3 ns BEFORE "fpga_plb_clk";
NET "psb_dbb_n"          OFFSET = IN 7.3 ns BEFORE "fpga_plb_clk";
NET "psb_bg_n"           OFFSET = IN 7.3 ns BEFORE "fpga_plb_clk";
NET "psb_abb_n"          OFFSET = IN 7.3 ns BEFORE "fpga_plb_clk";
NET "psb_artry_n"        OFFSET = IN 7.3 ns BEFORE "fpga_plb_clk";
NET "psb_aack_n"         OFFSET = IN 7.3 ns BEFORE "fpga_plb_clk";
NET "psb_ta_n"           OFFSET = IN 7.3 ns BEFORE "fpga_plb_clk";
NET "psb_tea_n"          OFFSET = IN 7.3 ns BEFORE "fpga_plb_clk";

#------------------------------------------------------------------------------
#  CLOCK-TO-OUTPUT constraints
#------------------------------------------------------------------------------
NET lbus_addr<*>            OFFSET = OUT 9 ns AFTER "fpga_opb_clk";
NET lbus_data<*>            OFFSET = OUT 9 ns AFTER "fpga_opb_clk";
NET lbus_oe_n               OFFSET = OUT 9 ns AFTER "fpga_opb_clk";
NET lbus_we_n               OFFSET = OUT 9 ns AFTER "fpga_opb_clk";

NET flash_cs_n              OFFSET = OUT 9 ns AFTER "fpga_opb_clk";
NET fpga_config_flash_cs_n  OFFSET = OUT 9 ns AFTER "fpga_opb_clk";
NET cpld_cs_n               OFFSET = OUT 9 ns AFTER "fpga_opb_clk";
NET cpld_bg_n               OFFSET = OUT 9 ns AFTER "fpga_opb_clk";
NET sysace_cs_n             OFFSET = OUT 9 ns AFTER "fpga_opb_clk";

#------------------------------------------------------------------------------
# Pin Location Constraints
#------------------------------------------------------------------------------

# AMIRIX AP1100 FPGA Pinout
# PL-003843-01

# This is the UCF constraints file for the AMIRIX AP1100 FPGA
# The target device is a Virtex-II Pro: XC2VP70-FF1704
# Clock signals on clock inputs are written in red
# Clock signals on non-clock inputs are written in orange
# The DDR SDRAM inputs are SSTTL, which means Vrefs are required (DS083-2 v4.1 Tables 8-10)
# - The LVDS, LVCMOS, and LVTTL banks do not need VREFs
# Only certain I/O standards used in the FPGA can exist in the same bank together
# - LVDS, LVCMOS25, and SSTL2 outputs can exist in the same bank (Vcco=2.5V)
# - LVCMOS33 and LVTTL outputs can exist in the same bank (Vcco=3.3V)
# - Inputs are more complicated (and versatile); see datasheet for info (DS083-2 v4.1 p.24-25)
# LVDS_33 does not exist in the Virtex-II Pro series, only LVDS_25
# Dedicated config pins are LVCMOS25 12mA, but use Vccaux and are independent of Vcco (DS083-2 v4.1 p.55)
# Dual function config pins use the bank Vcco, and must be 2.5V or 3.3V (UG012 v3.0 p.290)


# Bank Information:
#         Bank                      Bank Contents              I/O Standard
#         ----                      -------------              ------------
#         Bank 0                    Local Bus                  LVTTL/SSTL Inputs
#         Bank 1                    Expansion                  Variable
#         Bank 2                    DDR SDRAM                  SSTL
#         Bank 3                    PowerSpan                  LVTTL
#         Bank 4                    SRAM                       LVTTL
#         Bank 5                    PMC                        Variable
#         Bank 6                    SRAM/Ethernet              LVTTL
#         Bank 7                    DDR SDRAM                  SSTL


# Revisions
# 10/12/04 - Initial Revision
# 20/12/04 - Removed PCI-X and reduced number of clocks
# 03/01/05 - Moved clocks around and swapped expansion and PMC banks
# 05/01/05 - Finished initial pinout
# 11/01/05 - Rotated chip and recreated pinout
# 18/01/05 - Final pin swapping
# 21/01/05 - Swapped ethernet and LBUS locations
# 24/01/05 - Broke expansion into 3 buses, fixed DDR clocking problems
# 26/01/05 - Final changes based on pinout/schematic review


# Clock Inputs                                                       PINS:   7          (7 inputs)
 NET      fpga_opb_clk              LOC          = AT21        ;# bank 4         (I)     (LVTTL12S)  (40MHz Clock)             (IO_L75P_4/GCLK0P)
 NET      fpga_plb_clk              LOC          = AU21        ;# bank 4         (I)     (LVTTL12S)  (80MHz Clock)             (IO_L75N_4/GCLK1S)
#NET      fpga_125diff_n            LOC          = AT22        ;# bank 5         (I)       (LVDS)    (125MHz Differ.)          (IO_L75N_5/GCLK7S)
#NET      fpga_125diff_p            LOC          = AU22        ;# bank 5         (I)       (LVDS)    (      "       )          (IO_L75P_5/GCLK6P)

#NET      v2p_20mhz_clk             LOC          = AY11        ;# bank 4         (I)     (LVTTL12S)  (20MHz Clock)             (IO_L20P_4)
#NET      v2p_25mhz_clk             LOC          = C34         ;# bank 0         (I)     (LVTTL12S)  (25MHz Clock)             (IO_L03N_0)
#NET      lpci_v2p_clk              LOC          = K32         ;# bank 0         (I)     (LVTTL12S)  (33/66MHz Clock)          (IO_L05_0)

 NET      fpga_opb_clk              IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;
 NET      fpga_plb_clk              IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;
#NET      fpga_125diff_n            IOSTANDARD   =   LVDS_25                            ;
#NET      fpga_125diff_p            IOSTANDARD   =   LVDS_25                            ;
#NET      v2p_20mhz_clk             IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;
#NET      v2p_25mhz_clk             IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;
#NET      lpci_v2p_clk              IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;


# FPGA General Pins                 Voltage:    3.3                  PINS:  18          (10 inputs, 8 outputs)
 NET      fpga_rst_n                LOC          = M28         ;# bank 0         (I)     (LVTTL12S)  (FPGA Reset)              (IO_L36N_0)

 NET      fpga_therm                LOC          = AN11        ;# bank 4         (I)       (LVTTL)   (Thermal Flag)            (IO_L05_4)

 NET      fpga_test_led<0>          LOC          = AL31        ;# bank 6         (O)     (LVTTL12S)  (Test LED)                (IO_L20P_6)
 NET      fpga_test_led<1>          LOC          = AL32        ;# bank 6         (O)     (LVTTL12S)  (    "    )               (IO_L20N_6)
 NET      fpga_test_led<2>          LOC          = AL40        ;# bank 6         (O)     (LVTTL12S)  (    "    )               (IO_L21P_6)
 NET      fpga_test_led<3>          LOC          = AL41        ;# bank 6         (O)     (LVTTL12S)  (    "    )               (IO_L21N_6/VREF_6)
 NET      fpga_test_led<4>          LOC          = AK35        ;# bank 6         (O)     (LVTTL12S)  (    "    )               (IO_L22P_6)
 NET      fpga_test_led<5>          LOC          = AK36        ;# bank 6         (O)     (LVTTL12S)  (    "    )               (IO_L22N_6)
 NET      fpga_test_led<6>          LOC          = AK33        ;# bank 6         (O)     (LVTTL12S)  (    "    )               (IO_L23P_6)
 NET      fpga_test_led<7>          LOC          = AK34        ;# bank 6         (O)     (LVTTL12S)  (    "    )               (IO_L23N_6)

 NET      fpga_test_switch_7        LOC          = AM41        ;# bank 6         (I)     (LVTTL12S)  (Test Switch)             (IO_L16P_6)
 NET      fpga_test_switch_6        LOC          = AM42        ;# bank 6         (I)     (LVTTL12S)  (     "     )             (IO_L16N_6)
 NET      fpga_test_switch_5        LOC          = AL33        ;# bank 6         (I)     (LVTTL12S)  (     "     )             (IO_L17P_6)
 NET      fpga_test_switch_4        LOC          = AL34        ;# bank 6         (I)     (LVTTL12S)  (     "     )             (IO_L17N_6)
 NET      fpga_test_switch_3        LOC          = AL35        ;# bank 6         (I)     (LVTTL12S)  (     "     )             (IO_L18P_6)
 NET      fpga_test_switch_2        LOC          = AL36        ;# bank 6         (I)     (LVTTL12S)  (     "     )             (IO_L18N_6)
 NET      fpga_test_switch_1        LOC          = AL38        ;# bank 6         (I)     (LVTTL12S)  (     "     )             (IO_L19P_6)
 NET      fpga_test_switch_0        LOC          = AL39        ;# bank 6         (I)     (LVTTL12S)  (     "     )             (IO_L19N_6)

 NET      fpga_rst_n                IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW             ;
 NET      fpga_therm                IOSTANDARD   =    LVTTL                                       ;
 NET      fpga_test_led<*>          IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW             ;
 NET      fpga_test_switch_0        IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW    | PULLUP ;
 NET      fpga_test_switch_1        IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW    | PULLUP ;
 NET      fpga_test_switch_2        IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW    | PULLUP ;
 NET      fpga_test_switch_3        IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW    | PULLUP ;
 NET      fpga_test_switch_4        IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW    | PULLUP ;
 NET      fpga_test_switch_5        IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW    | PULLUP ;
 NET      fpga_test_switch_6        IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW    | PULLUP ;
 NET      fpga_test_switch_7        IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW    | PULLUP ;


# Ethernet Interface #1             Voltage:    3.3                  PINS:  29          (16 inputs, 11 outputs, 2 bidirectional)
# NET      eth1_rx_clk               LOC          = F22         ;# bank 0         (I)     (LVTTL12S)  (Receive Clock)           (IO_L75N_0/GCLK5P)
# NET      eth1_tx_clk               LOC          = AN21        ;# bank 4         (I)     (LVTTL12S)  (Transmit Clock)          (IO_L74N_4/GCLK3S)
# NET      eth1_125clk               LOC          = AJ37        ;# bank 6         (I)     (LVCMOS33)  (125MHz Clock)            (IO_L30P_6)
# NET      eth1_gtx_clk              LOC          = AN40        ;# bank 6         (O)    (LVCMOS3316F)(Output Clock)            (IO_L15P_6)
# NET      eth1_tx_en                LOC          = AR40        ;# bank 6         (O)    (LVCMOS338F) (Transmit Enable)         (IO_L81P_6)
# NET      eth1_tx_er                LOC          = AR41        ;# bank 6         (O)    (LVCMOS338F) (Transmit Error)          (IO_L81N_6/VREF_6)
# NET      eth1_col                  LOC          = AM36        ;# bank 6         (I)    (LVCMOS338F) (Collision)               (IO_L12P_6)
# NET      eth1_crs                  LOC          = AM37        ;# bank 6         (I)    (LVCMOS338F) (Carrier Sense)           (IO_L12N_6)
# NET      eth1_int_n                LOC          = AM40        ;# bank 6         (I)    (LVCMOS338F) (Interrupt)               (IO_L15N_6/VREF_6)
# NET      eth1_mdc                  LOC          = AP38        ;# bank 6        (I/O)   (LVCMOS338F) (MIIM Clock)              (IO_L84P_6)
# NET      eth1_mdio                 LOC          = AP39        ;# bank 6        (I/O)   (LVCMOS338F) (MIIM Data)               (IO_L84N_6)
# NET      eth1_rx_dv                LOC          = AN37        ;# bank 6         (I)    (LVCMOS338F) (Receive Data Valid)      (IO_L09P_6)
# NET      eth1_rx_er                LOC          = AN38        ;# bank 6         (I)    (LVCMOS338F) (Receive Error)           (IO_L09N_6/VREF_6)
#
# NET      eth1_rxd<0>               LOC          = AN41        ;# bank 6         (I)    (LVCMOS338F) (Receive Data)            (IO_L10P_6)
# NET      eth1_rxd<1>               LOC          = AN42        ;# bank 6         (I)    (LVCMOS338F) (      "      )           (IO_L10N_6)
# NET      eth1_rxd<2>               LOC          = AM33        ;# bank 6         (I)    (LVCMOS338F) (      "      )           (IO_L11P_6)
# NET      eth1_rxd<3>               LOC          = AN34        ;# bank 6         (I)    (LVCMOS338F) (      "      )           (IO_L11N_6)
# NET      eth1_rxd<4>               LOC          = AM38        ;# bank 6         (I)    (LVCMOS338F) (      "      )           (IO_L13P_6)
# NET      eth1_rxd<5>               LOC          = AM39        ;# bank 6         (I)    (LVCMOS338F) (      "      )           (IO_L13N_6)
# NET      eth1_rxd<6>               LOC          = AM34        ;# bank 6         (I)    (LVCMOS338F) (      "      )           (IO_L14P_6)
# NET      eth1_rxd<7>               LOC          = AM35        ;# bank 6         (I)    (LVCMOS338F) (      "      )           (IO_L14N_6)
#
# NET      eth1_txd<0>               LOC          = AP36        ;# bank 6         (O)    (LVCMOS338F) (Transmit Data)           (IO_L82P_6)
# NET      eth1_txd<1>               LOC          = AP37        ;# bank 6         (O)    (LVCMOS338F) (      "      )           (IO_L82N_6)
# NET      eth1_txd<2>               LOC          = AP35        ;# bank 6         (O)    (LVCMOS338F) (      "      )           (IO_L83P_6)
# NET      eth1_txd<3>               LOC          = AR36        ;# bank 6         (O)    (LVCMOS338F) (      "      )           (IO_L83N_6)
# NET      eth1_txd<4>               LOC          = AP41        ;# bank 6         (O)    (LVCMOS338F) (      "      )           (IO_L07P_6)
# NET      eth1_txd<5>               LOC          = AP42        ;# bank 6         (O)    (LVCMOS338F) (      "      )           (IO_L07N_6)
# NET      eth1_txd<6>               LOC          = AN35        ;# bank 6         (O)    (LVCMOS338F) (      "      )           (IO_L08P_6)
# NET      eth1_txd<7>               LOC          = AN36        ;# bank 6         (O)    (LVCMOS338F) (      "      )           (IO_L08N_6)
#
# NET      eth1_125clk               IOSTANDARD   =   LVCMOS33                                    ;
# NET      eth1_int_n                IOSTANDARD   =   LVCMOS33                                    ;
# NET      eth1_rx_clk               IOSTANDARD   =    LVTTL                             |  IOBDELAY = BOTH ;
# NET      eth1_col                  IOSTANDARD   =   LVCMOS33                           |  IOBDELAY = BOTH ;
# NET      eth1_crs                  IOSTANDARD   =   LVCMOS33                           |  IOBDELAY = BOTH ;
# NET      eth1_rx_dv                IOSTANDARD   =   LVCMOS33                           |  IOBDELAY = BOTH ;
# NET      eth1_rx_er                IOSTANDARD   =   LVCMOS33                           |  IOBDELAY = BOTH ;
# NET      eth1_rxd<*>               IOSTANDARD   =   LVCMOS33                           |  IOBDELAY = BOTH ;
# NET      eth1_tx_clk               IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW            ;
# NET      eth1_gtx_clk              IOSTANDARD   =   LVCMOS33  |DRIVE = 16  |    FAST            ;
# NET      eth1_tx_en                IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST            ;
# NET      eth1_tx_er                IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST            ;
# NET      eth1_mdc                  IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST            ;
# NET      eth1_mdio                 IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST            ;
# NET      eth1_txd<*>               IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST            ;


# Ethernet Interface #2             Voltage:    3.3                  PINS:  29          (16 inputs, 11 outputs, 2 bidirectional)
# NET      eth2_rx_clk               LOC          = G22         ;# bank 0         (I)     (LVTTL12S)  (Receive Clock)           (IO_L75P_0/GCLK4S)
# NET      eth2_tx_clk               LOC          = AP21        ;# bank 4         (O)     (LVTTL12S)  (Transmit Clock)          (IO_L74P_4/GCLK2P)
## NET      eth2_125clk               LOC          = AJ38        ;# bank 6         (I)     (LVCMOS33)  (125MHz Clock)            (IO_L30N_6)
# NET      eth2_gtx_clk              LOC          = AT41        ;# bank 6         (O)    (LVCMOS3316F)(Output Clock)            (IO_L78P_6)
# NET      eth2_tx_en                LOC          = AW41        ;# bank 6         (O)    (LVCMOS338F) (Transmit Enable)         (IO_L06P_6)
# NET      eth2_tx_er                LOC          = AW42        ;# bank 6         (O)    (LVCMOS338F) (Transmit Error)          (IO_L06N_6)
# NET      eth2_col                  LOC          = AU39        ;# bank 6         (I)    (LVCMOS338F) (Collision)               (IO_L75P_6)
# NET      eth2_crs                  LOC          = AU40        ;# bank 6         (I)    (LVCMOS338F) (Carrier Sense)           (IO_L75N_6/VREF_6)
# NET      eth2_int_n                LOC          = AT42        ;# bank 6         (I)    (LVCMOS338F) (Interrupt)               (IO_L78N_6)
# NET      eth2_mdc                  LOC          = AY37        ;# bank 6        (I/O)   (LVCMOS338F) (MIIM Clock)              (IO_L03P_6)
# NET      eth2_mdio                 LOC          = AY38        ;# bank 6        (I/O)   (LVCMOS338F) (MIIM Data)               (IO_L03N_6/VREF_6)
# NET      eth2_rx_dv                LOC          = AW36        ;# bank 6         (I)    (LVCMOS338F) (Receive Data Valid)      (IO_L02P_6)
# NET      eth2_rx_er                LOC          = AV36        ;# bank 6         (I)    (LVCMOS338F) (Receive Error)           (IO_L02N_6)
#
# NET      eth2_rxd<0>               LOC          = AU41        ;# bank 6         (I)    (LVCMOS338F) (Receive Data)            (IO_L76P_6)
# NET      eth2_rxd<1>               LOC          = AU42        ;# bank 6         (I)    (LVCMOS338F) (      "      )           (IO_L76N_6)
# NET      eth2_rxd<2>               LOC          = AT39        ;# bank 6         (I)    (LVCMOS338F) (      "      )           (IO_L77P_6)
# NET      eth2_rxd<3>               LOC          = AT40        ;# bank 6         (I)    (LVCMOS338F) (      "      )           (IO_L77N_6)
# NET      eth2_rxd<4>               LOC          = AR38        ;# bank 6         (I)    (LVCMOS338F) (      "      )           (IO_L79P_6)
# NET      eth2_rxd<5>               LOC          = AR39        ;# bank 6         (I)    (LVCMOS338F) (      "      )           (IO_L79N_6)
# NET      eth2_rxd<6>               LOC          = AR37        ;# bank 6         (I)    (LVCMOS338F) (      "      )           (IO_L80P_6)
# NET      eth2_rxd<7>               LOC          = AT38        ;# bank 6         (I)    (LVCMOS338F) (      "      )           (IO_L80N_6)
#
# NET      eth2_txd<0>               LOC          = AU36        ;# bank 6         (O)    (LVCMOS338F) (Transmit Data)           (IO_L04P_6)
# NET      eth2_txd<1>               LOC          = AT37        ;# bank 6         (O)    (LVCMOS338F) (      "      )           (IO_L04N_6)
# NET      eth2_txd<2>               LOC          = AU35        ;# bank 6         (O)    (LVCMOS338F) (      "      )           (IO_L05P_6)
# NET      eth2_txd<3>               LOC          = AT35        ;# bank 6         (O)    (LVCMOS338F) (      "      )           (IO_L05N_6)
# NET      eth2_txd<4>               LOC          = AV41        ;# bank 6         (O)    (LVCMOS338F) (      "      )           (IO_L73P_6)
# NET      eth2_txd<5>               LOC          = AV42        ;# bank 6         (O)    (LVCMOS338F) (      "      )           (IO_L73N_6)
# NET      eth2_txd<6>               LOC          = AW40        ;# bank 6         (O)    (LVCMOS338F) (      "      )           (IO_L74P_6)
# NET      eth2_txd<7>               LOC          = AV40        ;# bank 6         (O)    (LVCMOS338F) (      "      )           (IO_L74N_6)
#
## NET      eth2_125clk               IOSTANDARD   =   LVCMOS33                                    ;
# NET      eth2_int_n                IOSTANDARD   =   LVCMOS33                                    ;
# NET      eth2_rx_clk               IOSTANDARD   =    LVTTL                             |  IOBDELAY = BOTH ;
# NET      eth2_col                  IOSTANDARD   =   LVCMOS33                           |  IOBDELAY = BOTH ;
# NET      eth2_crs                  IOSTANDARD   =   LVCMOS33                           |  IOBDELAY = BOTH ;
# NET      eth2_rx_dv                IOSTANDARD   =   LVCMOS33                           |  IOBDELAY = BOTH ;
# NET      eth2_rx_er                IOSTANDARD   =   LVCMOS33                           |  IOBDELAY = BOTH ;
# NET      eth2_rxd<*>               IOSTANDARD   =   LVCMOS33                           |  IOBDELAY = BOTH ;
# NET      eth2_tx_clk               IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW            ;
# NET      eth2_gtx_clk              IOSTANDARD   =   LVCMOS33  |DRIVE = 16  |    FAST            ;
# NET      eth2_tx_en                IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST            ;
# NET      eth2_tx_er                IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST            ;
# NET      eth2_mdc                  IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST            ;
# NET      eth2_mdio                 IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST            ;
# NET      eth2_txd<*>               IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST            ;


# Local Bus Interface               Voltage:    3.3                  PINS:  43          (43 bidirectional)
 NET      lbus_addr<0>              LOC          = L27         ;# bank 0        (I/O)    (LVTTL12S)  (Address)                 (IO_L39N_0)
 NET      lbus_addr<1>              LOC          = M27         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L39P_0)
 NET      lbus_addr<2>              LOC          = J27         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L43N_0)
 NET      lbus_addr<3>              LOC          = K27         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L43P_0)
 NET      lbus_addr<4>              LOC          = H27         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L44N_0)
 NET      lbus_addr<5>              LOC          = G27         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L44P_0)
 NET      lbus_addr<6>              LOC          = M25         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L46N_0)
 NET      lbus_addr<7>              LOC          = M26         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L46P_0)
 NET      lbus_addr<8>              LOC          = L26         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L47N_0)
 NET      lbus_addr<9>              LOC          = K26         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L47P_0)
 NET      lbus_addr<10>             LOC          = H26         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L48N_0)
 NET      lbus_addr<11>             LOC          = J26         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L48P_0)
 NET      lbus_addr<12>             LOC          = F26         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L49N_0)
 NET      lbus_addr<13>             LOC          = G26         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L49P_0)
 NET      lbus_addr<14>             LOC          = D27         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L50_0)
 NET      lbus_addr<15>             LOC          = G25         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L55N_0)
 NET      lbus_addr<16>             LOC          = H25         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L55P_0)
 NET      lbus_addr<17>             LOC          = E26         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L56N_0)
 NET      lbus_addr<18>             LOC          = E25         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L56P_0)
 NET      lbus_addr<19>             LOC          = L24         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L58N_0)
 NET      lbus_addr<20>             LOC          = M24         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L58P_0)
 NET      lbus_addr<21>             LOC          = J24         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L59N_0)
 NET      lbus_addr<22>             LOC          = K24         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L59P_0)
 NET      lbus_addr<23>             LOC          = G24         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L60N_0)
 NET      lbus_addr<24>             LOC          = H24         ;# bank 0        (I/O)    (LVTTL12S)  (   "   )                 (IO_L60P_0)

 NET      lbus_data<0>              LOC          = AU9         ;# bank 4        (I/O)    (LVCMOS12)  (Data/D[0]/DIN)           (IO_L02N_4/D0)
 NET      lbus_data<1>              LOC          = AV9         ;# bank 4        (I/O)    (LVCMOS12)  (Data/D[1])               (IO_L02P_4/D1)
 NET      lbus_data<2>              LOC          = AY9         ;# bank 4        (I/O)    (LVCMOS12)  (Data/D[2])               (IO_L03N_4/D2)
 NET      lbus_data<3>              LOC          = AW9         ;# bank 4        (I/O)    (LVCMOS12)  (Data/D[3])               (IO_L03P_4/D3)
 NET      lbus_data<4>              LOC          = AW34        ;# bank 5        (I/O)    (LVCMOS12)  (Data/D[4])               (IO_L03N_5/D4)
 NET      lbus_data<5>              LOC          = AY34        ;# bank 5        (I/O)    (LVCMOS12)  (Data/D[5])               (IO_L03P_5/D5)
 NET      lbus_data<6>              LOC          = AV34        ;# bank 5        (I/O)    (LVCMOS12)  (Data/D[6])               (IO_L02N_5/D6)
 NET      lbus_data<7>              LOC          = AU34        ;# bank 5        (I/O)    (LVCMOS12)  (Data/D[7])               (IO_L02P_5/D7)
 NET      lbus_data<8>              LOC          = K23         ;# bank 0        (I/O)    (LVTTL12S)  (Data)                    (IO_L67N_0)
 NET      lbus_data<9>              LOC          = L23         ;# bank 0        (I/O)    (LVTTL12S)  (  "  )                   (IO_L67P_0)
 NET      lbus_data<10>             LOC          = J23         ;# bank 0        (I/O)    (LVTTL12S)  (  "  )                   (IO_L68N_0)
 NET      lbus_data<11>             LOC          = H23         ;# bank 0        (I/O)    (LVTTL12S)  (  "  )                   (IO_L68P_0)
 NET      lbus_data<12>             LOC          = E24         ;# bank 0        (I/O)    (LVTTL12S)  (  "  )                   (IO_L64N_0)
 NET      lbus_data<13>             LOC          = F24         ;# bank 0        (I/O)    (LVTTL12S)  (  "  )                   (IO_L64P_0)
 NET      lbus_data<14>             LOC          = D24         ;# bank 0        (I/O)    (LVTTL12S)  (  "  )                   (IO_L65N_0)
 NET      lbus_data<15>             LOC          = C24         ;# bank 0        (I/O)    (LVTTL12S)  (  "  )                   (IO_L65P_0)

 NET      lbus_oe_n                 LOC          = C23         ;# bank 0        (I/O)    (LVTTL12S)  (Output Enable)           (IO_L73N_0)
 NET      lbus_we_n                 LOC          = D23         ;# bank 0        (I/O)    (LVTTL12S)  (Write Enable)            (IO_L73P_0)

 NET      lbus_addr<*>              IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW    | PULLUP ;
 NET      lbus_data<*>              IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW    | PULLUP ;
 NET      lbus_oe_n                 IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;
 NET      lbus_we_n                 IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;


# Flash Interfaces                  Voltage:    3.3                  PINS:   2          (1 output, 1 bidirectional)
 NET      flash_cs_n                LOC          = E27         ;# bank 0         (O)     (LVTTL12S)  (Flash Chip Select)       (IO_L45N_0)

 NET      fpga_config_flash_cs_n    LOC          = C25         ;# bank 0        (I/O)    (LVTTL12S)  (Config Flash Chip Sel)   (IO_L57N_0)

 NET      flash_cs_n                IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;
 NET      fpga_config_flash_cs_n    IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;


# CPLD Interface                    Voltage:    3.3                  PINS:  15          (1 input, 2 outputs, 12 bidirectional)
 NET      cpld_cs_n                 LOC          = D26         ;# bank 0         (O)     (LVTTL12S)  (Chip Select)             (IO_L53_0)
 NET      cpld_br_n                 LOC          = K25         ;# bank 0         (I)     (LVTTL12S)  (Bus Request)             (IO_L54N_0)
 NET      cpld_bg_n                 LOC          = L25         ;# bank 0         (O)     (LVTTL12S)  (Bus Grant)               (IO_L54P_0)

#NET      cpld_fpga_spare<0>        LOC          = AJ34        ;# bank 6        (I/O)    (LVTTL12S)  (CPLD Spare Pins)         (IO_L29N_6)
#NET      cpld_fpga_spare<1>        LOC          = AJ33        ;# bank 6        (I/O)    (LVTTL12S)  (       "       )         (IO_L29P_6)
#NET      cpld_fpga_spare<2>        LOC          = AJ36        ;# bank 6        (I/O)    (LVTTL12S)  (       "       )         (IO_L28N_6)
#NET      cpld_fpga_spare<3>        LOC          = AJ35        ;# bank 6        (I/O)    (LVTTL12S)  (       "       )         (IO_L28P_6)
#NET      cpld_fpga_spare<4>        LOC          = AK42        ;# bank 6        (I/O)    (LVTTL12S)  (       "       )         (IO_L27N_6/VREF_6)
#NET      cpld_fpga_spare<5>        LOC          = AK41        ;# bank 6        (I/O)    (LVTTL12S)  (       "       )         (IO_L27P_6)
#NET      cpld_fpga_spare<6>        LOC          = AK32        ;# bank 6        (I/O)    (LVTTL12S)  (       "       )         (IO_L26N_6)
#NET      cpld_fpga_spare<7>        LOC          = AK31        ;# bank 6        (I/O)    (LVTTL12S)  (       "       )         (IO_L26P_6)
#NET      cpld_fpga_spare<8>        LOC          = AK40        ;# bank 6        (I/O)    (LVTTL12S)  (       "       )         (IO_L25N_6)
#NET      cpld_fpga_spare<9>        LOC          = AK39        ;# bank 6        (I/O)    (LVTTL12S)  (       "       )         (IO_L25P_6)
#NET      cpld_fpga_spare<10>       LOC          = AK38        ;# bank 6        (I/O)    (LVTTL12S)  (       "       )         (IO_L24N_6)
#NET      cpld_fpga_spare<11>       LOC          = AK37        ;# bank 6        (I/O)    (LVTTL12S)  (       "       )         (IO_L24P_6)

 NET      cpld_cs_n					IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;
 NET      cpld_br_n					IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;
 NET      cpld_bg_n					IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;
 #NET     cpld_fpga_spare<*>		IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;



# SystemACE Interface               Voltage:    3.3                  PINS:   2          (1 input, 1 output)
 NET      sysace_irq                LOC          = M22         ;# bank 0         (I)     (LVTTL12S)  (Interrupt Request)       (IO_L66N_0)
 NET      sysace_cs_n               LOC          = E23         ;# bank 0         (O)     (LVTTL12S)  (Chip Select)             (IO_L69N_0)

 NET      sysace_irq                IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;
 NET      sysace_cs_n               IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;



# RS232 Interface                   Voltage:    3.3                  PINS:   4          (2 inputs, 2 outputs)
 NET      uart1_sout                LOC          = E28         ;# bank 0         (O)     (LVTTL12S)  (Serial Out)              (IO_L37N_0)
 NET      uart1_sin                 LOC          = F28         ;# bank 0         (I)     (LVTTL12S)  (Serial In)               (IO_L37P_0)
#NET      uart2_sout                LOC          = C29         ;# bank 0         (O)     (LVTTL12S)  (Serial Out)              (IO_L38N_0)
#NET      uart2_sin                 LOC          = C28         ;# bank 0         (I)     (LVTTL12S)  (Serial In)               (IO_L38P_0)

 NET      uart1_sout                IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;
 NET      uart1_sin                 IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;
#NET      uart2_sout                IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;
#NET      uart2_sin                 IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;

# CPU Debug Interface               Voltage:    3.3                  PINS:   6          (5 inputs, 1 output)
# NET      cpu_debug_tck             LOC          = E30         ;# bank 0         (I)     (LVTTL12F)  (Test Clock)              (IO_L34N_0)
# NET      cpu_debug_tdi             LOC          = F30         ;# bank 0         (I)     (LVTTL12F)  (Test Data In)            (IO_L34P_0)
# NET      cpu_debug_tdo             LOC          = D30         ;# bank 0         (O)     (LVTTL12F)  (Test Data Out)           (IO_L35N_0)
# NET      cpu_debug_tms             LOC          = C30         ;# bank 0         (I)     (LVTTL12F)  (Test Mode Select)        (IO_L35P_0)
# NET      cpu_debug_halt            LOC          = G30         ;# bank 0         (I)     (LVTTL12F)  (Halt)                    (IO_L30N_0)
# NET      cpu_debug_trstn           LOC          = H30         ;# bank 0         (I)     (LVTTL12F)  (Reset)                   (IO_L30P_0)

# NET      cpu_debug_tck             IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
# NET      cpu_debug_tdi             IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
# NET      cpu_debug_tdo             IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
# NET      cpu_debug_tms             IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
# NET      cpu_debug_halt            IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
# NET      cpu_debug_trstn           IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;


# DDR SDRAM Interface 1             Voltage:    2.5                  PINS:  64          (1 input, 27 outputs, 36 bidirectional)
 NET      ddr1_clk                  LOC          = P5          ;# bank 2         (O)      (SSTL2_I)  (Clock)                   (IO_L30N_2)
 NET      ddr1_clk_n                LOC          = P6          ;# bank 2         (O)      (SSTL2_I)  (Clock Inverted)          (IO_L30P_2)
 NET      ddr1_clk_fb               LOC          = K22         ;# bank 0         (I)      (SSTL2_I)  (Clock Feedback)          (IO_L74N_0/GCLK7P)

#NET      ddr1_addr<0>              LOC          = P2          ;# bank 2         (O)      (SSTL2_I)  (Address)                 (IO_L31P_2)
 NET      ddr1_addr<1>              LOC          = R9          ;# bank 2         (O)      (SSTL2_I)  (   "   )                 (IO_L32N_2)
 NET      ddr1_addr<2>              LOC          = R10         ;# bank 2         (O)      (SSTL2_I)  (   "   )                 (IO_L32P_2)
 NET      ddr1_addr<3>              LOC          = R5          ;# bank 2         (O)      (SSTL2_I)  (   "   )                 (IO_L33N_2)
 NET      ddr1_addr<4>              LOC          = R6          ;# bank 2         (O)      (SSTL2_I)  (   "   )                 (IO_L33P_2)
 NET      ddr1_addr<5>              LOC          = R3          ;# bank 2         (O)      (SSTL2_I)  (   "   )                 (IO_L34P_2)
 NET      ddr1_addr<6>              LOC          = R1          ;# bank 2         (O)      (SSTL2_I)  (   "   )                 (IO_L35N_2)
 NET      ddr1_addr<7>              LOC          = R2          ;# bank 2         (O)      (SSTL2_I)  (   "   )                 (IO_L35P_2)
 NET      ddr1_addr<8>              LOC          = R11         ;# bank 2         (O)      (SSTL2_I)  (   "   )                 (IO_L36N_2)
 NET      ddr1_addr<9>              LOC          = R12         ;# bank 2         (O)      (SSTL2_I)  (   "   )                 (IO_L36P_2)
 NET      ddr1_addr<10>             LOC          = T6          ;# bank 2         (O)      (SSTL2_I)  (   "   )                 (IO_L37N_2)
 NET      ddr1_addr<11>             LOC          = T7          ;# bank 2         (O)      (SSTL2_I)  (   "   )                 (IO_L37P_2)
 NET      ddr1_addr<12>             LOC          = T8          ;# bank 2         (O)      (SSTL2_I)  (   "   )                 (IO_L38N_2)
 NET      ddr1_addr<13>             LOC          = R8          ;# bank 2         (O)      (SSTL2_I)  (   "   )                 (IO_L38P_2)

 NET      ddr1_ba<0>                LOC          = T4          ;# bank 2         (O)      (SSTL2_I)  (Bank Address)            (IO_L39N_2)
 NET      ddr1_ba<1>                LOC          = T5          ;# bank 2         (O)      (SSTL2_I)  (      "      )           (IO_L39P_2)

 NET      ddr1_dqs<0>               LOC          = U5          ;# bank 2        (I/O)     (SSTL2_I)  (Data Strobe 0)           (IO_L43N_2)
 NET      ddr1_dq<0>                LOC          = U8          ;# bank 2        (I/O)     (SSTL2_I)  (Data Bus Byte 0)         (IO_L42P_2)
 NET      ddr1_dq<1>                LOC          = U9          ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L44N_2)
 NET      ddr1_dq<2>                LOC          = U10         ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L44P_2)
 NET      ddr1_dq<3>                LOC          = U3          ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L45N_2)
 NET      ddr1_dq<4>                LOC          = U4          ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L45P_2)
 NET      ddr1_dq<5>                LOC          = U2          ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L46P_2)
 NET      ddr1_dq<6>                LOC          = T12         ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L47N_2)
 NET      ddr1_dq<7>                LOC          = U12         ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L47P_2)
 NET      ddr1_dqs<1>               LOC          = V7          ;# bank 2        (I/O)     (SSTL2_I)  (Data Strobe 1)           (IO_L49N_2)
 NET      ddr1_dq<8>                LOC          = V11         ;# bank 2        (I/O)     (SSTL2_I)  (Data Bus Byte 1)         (IO_L48P_2)
 NET      ddr1_dq<9>                LOC          = U11         ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L50N_2)
 NET      ddr1_dq<10>               LOC          = V12         ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L50P_2)
 NET      ddr1_dq<11>               LOC          = V4          ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L51N_2)
 NET      ddr1_dq<12>               LOC          = V5          ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L51P_2)
 NET      ddr1_dq<13>               LOC          = V2          ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L52P_2)
 NET      ddr1_dq<14>               LOC          = W9          ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L53N_2)
 NET      ddr1_dq<15>               LOC          = W10         ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L53P_2)
 NET      ddr1_dqs<2>               LOC          = W5          ;# bank 2        (I/O)     (SSTL2_I)  (Data Strobe 2)           (IO_L55N_2)
 NET      ddr1_dq<16>               LOC          = W8          ;# bank 2        (I/O)     (SSTL2_I)  (Data Bus Byte 2)         (IO_L54P_2)
 NET      ddr1_dq<17>               LOC          = W11         ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L56N_2)
 NET      ddr1_dq<18>               LOC          = W12         ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L56P_2)
 NET      ddr1_dq<19>               LOC          = W3          ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L57N_2)
 NET      ddr1_dq<20>               LOC          = W4          ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L57P_2)
 NET      ddr1_dq<21>               LOC          = W2          ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L58P_2)
 NET      ddr1_dq<22>               LOC          = Y9          ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L59N_2)
 NET      ddr1_dq<23>               LOC          = Y10         ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L59P_2)
 NET      ddr1_dqs<3>               LOC          = Y3          ;# bank 2        (I/O)     (SSTL2_I)  (Data Strobe 3)           (IO_L85N_2)
 NET      ddr1_dq<24>               LOC          = Y7          ;# bank 2        (I/O)     (SSTL2_I)  (Data Bus Byte 3)         (IO_L60P_2)
 NET      ddr1_dq<25>               LOC          = Y11         ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L86N_2)
 NET      ddr1_dq<26>               LOC          = Y12         ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L86P_2)
 NET      ddr1_dq<27>               LOC          = AA9         ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L87N_2)
 NET      ddr1_dq<28>               LOC          = AA10        ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L87P_2)
 NET      ddr1_dq<29>               LOC          = AA7         ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L88P_2)
 NET      ddr1_dq<30>               LOC          = AA12        ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L89N_2)
 NET      ddr1_dq<31>               LOC          = AB12        ;# bank 2        (I/O)     (SSTL2_I)  (       "       )         (IO_L89P_2)

 NET      ddr1_dm<0>                LOC          = U7          ;# bank 2         (O)      (SSTL2_I)  (Data Mask)               (IO_L42N_2)
 NET      ddr1_dm<1>                LOC          = V10         ;# bank 2         (O)      (SSTL2_I)  (    "    )               (IO_L48N_2)
 NET      ddr1_dm<2>                LOC          = W7          ;# bank 2         (O)      (SSTL2_I)  (    "    )               (IO_L54N_2)
 NET      ddr1_dm<3>                LOC          = Y6          ;# bank 2         (O)      (SSTL2_I)  (    "    )               (IO_L60N_2)

 NET      ddr1_cke                  LOC          = T3          ;# bank 2         (O)      (SSTL2_I)  (Clock Enable)            (IO_L40P_2)
 NET      ddr1_cs_n                 LOC          = P12         ;# bank 2         (O)      (SSTL2_I)  (Chip Select)             (IO_L29P_2)
 NET      ddr1_ras_n                LOC          = T10         ;# bank 2         (O)      (SSTL2_I)  (Row Addr Strobe)         (IO_L41N_2)
 NET      ddr1_cas_n                LOC          = T11         ;# bank 2         (O)      (SSTL2_I)  (Column Addr Strobe)      (IO_L41P_2)
 NET      ddr1_we_n                 LOC          = P11         ;# bank 2         (O)      (SSTL2_I)  (Write Enable)            (IO_L29N_2)

 NET      ddr1_clk   				IOSTANDARD   =   SSTL2_I   ;
 NET      ddr1_clk_n 				IOSTANDARD   =   SSTL2_I   ;
 NET      ddr1_clk_fb				IOSTANDARD   =   SSTL2_I   ;
 NET      ddr1_addr<*>				IOSTANDARD   =   SSTL2_I   ;
 NET      ddr1_ba<*>				IOSTANDARD   =   SSTL2_I   ;
 NET      ddr1_dqs<*>				IOSTANDARD   =   SSTL2_I   | PULLDOWN   ;
 NET      ddr1_dq<*>				IOSTANDARD   =   SSTL2_I   | PULLDOWN   ;
 NET      ddr1_dm<*>				IOSTANDARD   =   SSTL2_I   ;
 NET      ddr1_cke  				IOSTANDARD   =   SSTL2_I   ;
 NET      ddr1_cs_n 				IOSTANDARD   =   SSTL2_I   ;
 NET      ddr1_ras_n				IOSTANDARD   =   SSTL2_I   ;
 NET      ddr1_cas_n				IOSTANDARD   =   SSTL2_I   ;
 NET      ddr1_we_n 				IOSTANDARD   =   SSTL2_I   ;

# DDR SDRAM Interface 2             Voltage:    2.5                  PINS:  64          (1 input, 27 outputs, 36 bidirectional)
#NET      ddr2_clk                  LOC          = AA39        ;# bank 7         (O)      (SSTL2_I)  (Clock)                   (IO_L90P_7)
#NET      ddr2_clk_n                LOC          = AA40        ;# bank 7         (O)      (SSTL2_I)  (Clock Inverted)          (IO_L90N_7)
#NET      ddr2_clk_fb               LOC          = J22         ;# bank 0         (I)      (SSTL2_I)  (Clock Feedback)          (IO_L74P_0/GCLK6S)
#
#NET      ddr2_addr<0>              LOC          = T38         ;# bank 7         (O)      (SSTL2_I)  (Address)                 (IO_L39P_7)
#NET      ddr2_addr<1>              LOC          = T39         ;# bank 7         (O)      (SSTL2_I)  (   "   )                 (IO_L39N_7)
#NET      ddr2_addr<2>              LOC          = R35         ;# bank 7         (O)      (SSTL2_I)  (   "   )                 (IO_L38P_7)
#NET      ddr2_addr<3>              LOC          = T35         ;# bank 7         (O)      (SSTL2_I)  (   "   )                 (IO_L38N_7)
#NET      ddr2_addr<4>              LOC          = T36         ;# bank 7         (O)      (SSTL2_I)  (   "   )                 (IO_L37P_7)
#NET      ddr2_addr<5>              LOC          = T37         ;# bank 7         (O)      (SSTL2_I)  (   "   )                 (IO_L37N_7)
#NET      ddr2_addr<6>              LOC          = R31         ;# bank 7         (O)      (SSTL2_I)  (   "   )                 (IO_L36P_7)
#NET      ddr2_addr<7>              LOC          = R32         ;# bank 7         (O)      (SSTL2_I)  (   "   )                 (IO_L36N_7)
#NET      ddr2_addr<8>              LOC          = R41         ;# bank 7         (O)      (SSTL2_I)  (   "   )                 (IO_L35P_7)
#NET      ddr2_addr<9>              LOC          = R42         ;# bank 7         (O)      (SSTL2_I)  (   "   )                 (IO_L35N_7)
#NET      ddr2_addr<10>             LOC          = R40         ;# bank 7         (O)      (SSTL2_I)  (   "   )                 (IO_L34P_7)
#NET      ddr2_addr<11>             LOC          = R37         ;# bank 7         (O)      (SSTL2_I)  (   "   )                 (IO_L33P_7)
#NET      ddr2_addr<12>             LOC          = R38         ;# bank 7         (O)      (SSTL2_I)  (   "   )                 (IO_L33N_7)
#NET      ddr2_addr<13>             LOC          = R33         ;# bank 7         (O)      (SSTL2_I)  (   "   )                 (IO_L32P_7)
#
#NET      ddr2_ba<0>                LOC          = T32         ;# bank 7         (O)      (SSTL2_I)  (Bank Address)            (IO_L41P_7)
#NET      ddr2_ba<1>                LOC          = T33         ;# bank 7         (O)      (SSTL2_I)  (      "      )           (IO_L41N_7)
#
#NET      ddr2_dqs<0>               LOC          = Y40         ;# bank 7        (I/O)     (SSTL2_I)  (Data Strobe 0)           (IO_L85N_7)
#NET      ddr2_dq<0>                LOC          = AB31        ;# bank 7        (I/O)     (SSTL2_I)  (Data Bus Byte 0)         (IO_L89P_7)
#NET      ddr2_dq<1>                LOC          = AA31        ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L89N_7)
#NET      ddr2_dq<2>                LOC          = AA36        ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L88P_7)
#NET      ddr2_dq<3>                LOC          = AA33        ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L87P_7)
#NET      ddr2_dq<4>                LOC          = AA34        ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L87N_7)
#NET      ddr2_dq<5>                LOC          = Y31         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L86P_7)
#NET      ddr2_dq<6>                LOC          = Y32         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L86N_7)
#NET      ddr2_dq<7>                LOC          = Y36         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L60P_7)
#NET      ddr2_dqs<1>               LOC          = W38         ;# bank 7        (I/O)     (SSTL2_I)  (Data Strobe 1)           (IO_L55N_7)
#NET      ddr2_dq<8>                LOC          = Y33         ;# bank 7        (I/O)     (SSTL2_I)  (Data Bus Byte 1)         (IO_L59P_7)
#NET      ddr2_dq<9>                LOC          = Y34         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L59N_7)
#NET      ddr2_dq<10>               LOC          = W41         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L58P_7)
#NET      ddr2_dq<11>               LOC          = W39         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L57P_7)
#NET      ddr2_dq<12>               LOC          = W40         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L57N_7)
#NET      ddr2_dq<13>               LOC          = W31         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L56P_7)
#NET      ddr2_dq<14>               LOC          = W32         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L56N_7)
#NET      ddr2_dq<15>               LOC          = W35         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L54P_7)
#NET      ddr2_dqs<2>               LOC          = V36         ;# bank 7        (I/O)     (SSTL2_I)  (Data Strobe 2)           (IO_L49N_7)
#NET      ddr2_dq<16>               LOC          = W33         ;# bank 7        (I/O)     (SSTL2_I)  (Data Bus Byte 2)         (IO_L53P_7)
#NET      ddr2_dq<17>               LOC          = W34         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L53N_7)
#NET      ddr2_dq<18>               LOC          = V41         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L52P_7)
#NET      ddr2_dq<19>               LOC          = V38         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L51P_7)
#NET      ddr2_dq<20>               LOC          = V39         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L51N_7)
#NET      ddr2_dq<21>               LOC          = V31         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L50P_7)
#NET      ddr2_dq<22>               LOC          = U32         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L50N_7)
#NET      ddr2_dq<23>               LOC          = V32         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L48P_7)
#NET      ddr2_dqs<3>               LOC          = U38         ;# bank 7        (I/O)     (SSTL2_I)  (Data Strobe 3)           (IO_L43N_7)
#NET      ddr2_dq<24>               LOC          = U31         ;# bank 7        (I/O)     (SSTL2_I)  (Data Bus Byte 3)         (IO_L47P_7)
#NET      ddr2_dq<25>               LOC          = T31         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L47N_7)
#NET      ddr2_dq<26>               LOC          = U41         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L46P_7)
#NET      ddr2_dq<27>               LOC          = U39         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L45P_7)
#NET      ddr2_dq<28>               LOC          = U40         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L45N_7)
#NET      ddr2_dq<29>               LOC          = U33         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L44P_7)
#NET      ddr2_dq<30>               LOC          = U34         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L44N_7)
#NET      ddr2_dq<31>               LOC          = U35         ;# bank 7        (I/O)     (SSTL2_I)  (       "       )         (IO_L42P_7)
#
#NET      ddr2_dm<0>                LOC          = Y37         ;# bank 7         (O)      (SSTL2_I)  (Data Mask)               (IO_L60N_7)
#NET      ddr2_dm<1>                LOC          = W36         ;# bank 7         (O)      (SSTL2_I)  (    "    )               (IO_L54N_7)
#NET      ddr2_dm<2>                LOC          = V33         ;# bank 7         (O)      (SSTL2_I)  (    "    )               (IO_L48N_7)
#NET      ddr2_dm<3>                LOC          = U36         ;# bank 7         (O)      (SSTL2_I)  (    "    )               (IO_L42N_7)
#
#NET      ddr2_cke                  LOC          = T40         ;# bank 7         (O)      (SSTL2_I)  (Clock Enable)            (IO_L40P_7)
#NET      ddr2_cs_n                 LOC          = P41         ;# bank 7         (O)      (SSTL2_I)  (Chip Select)             (IO_L31P_7)
#NET      ddr2_ras_n                LOC          = P38         ;# bank 7         (O)      (SSTL2_I)  (Row Addr Strobe)         (IO_L30N_7)
#NET      ddr2_cas_n                LOC          = P37         ;# bank 7         (O)      (SSTL2_I)  (Column Addr Strobe)      (IO_L30P_7)
#NET      ddr2_we_n                 LOC          = P42         ;# bank 7         (O)      (SSTL2_I)  (Write Enable)            (IO_L31N_7)
#
#NET      ddr2_clk   				IOSTANDARD   =   SSTL2_I   ;
#NET      ddr2_clk_n 				IOSTANDARD   =   SSTL2_I   ;
#NET      ddr2_clk_fb				IOSTANDARD   =   SSTL2_I   ;
#NET      ddr2_addr<*>				IOSTANDARD   =   SSTL2_I   ;
#NET      ddr2_ba<*>				IOSTANDARD   =   SSTL2_I   ;
#NET      ddr2_dqs<*>				IOSTANDARD   =   SSTL2_I   | PULLDOWN   ;
#NET      ddr2_dq<*>				IOSTANDARD   =   SSTL2_I   | PULLDOWN   ;
#NET      ddr2_dm<*>				IOSTANDARD   =   SSTL2_I   ;
#NET      ddr2_cke  				IOSTANDARD   =   SSTL2_I   ;
#NET      ddr2_cs_n 				IOSTANDARD   =   SSTL2_I   ;
#NET      ddr2_ras_n				IOSTANDARD   =   SSTL2_I   ;
#NET      ddr2_cas_n				IOSTANDARD   =   SSTL2_I   ;
#NET      ddr2_we_n 				IOSTANDARD   =   SSTL2_I   ;

# SRAM Interface 1                  Voltage:    3.3                  PINS:  72          (36 outputs, 36 bidirectional)
#NET      sram1_clk                 LOC          = AR11        ;# bank 4         (O)    (LVCMOS338F) (Clock)                   (IO_L09N_4)
#
#NET      sram1_a<0>                LOC          = AW17        ;# bank 4         (O)    (LVCMOS338F) (Address)                 (IO_L53_4)
#NET      sram1_a<1>                LOC          = AN18        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L54N_4)
#NET      sram1_a<2>                LOC          = AM18        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L54P_4)
#NET      sram1_a<3>                LOC          = AT18        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L55N_4)
#NET      sram1_a<4>                LOC          = AR18        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L55P_4)
#NET      sram1_a<5>                LOC          = AV17        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L56N_4)
#NET      sram1_a<6>                LOC          = AV18        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L56P_4)
#NET      sram1_a<7>                LOC          = AY18        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L57N_4)
#NET      sram1_a<8>                LOC          = AY17        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L57P_4/VREF_4)
#NET      sram1_a<9>                LOC          = AM19        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L58N_4)
#NET      sram1_a<10>               LOC          = AL19        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L58P_4)
#NET      sram1_a<11>               LOC          = AP19        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L59N_4)
#NET      sram1_a<12>               LOC          = AN19        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L59P_4)
#NET      sram1_a<13>               LOC          = AT19        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L60N_4)
#NET      sram1_a<14>               LOC          = AR19        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L60P_4)
#NET      sram1_a<15>               LOC          = AV19        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L64N_4)
#NET      sram1_a<16>               LOC          = AU19        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L64P_4)
#NET      sram1_a<17>               LOC          = AW19        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L65N_4)
#NET      sram1_a<18>               LOC          = AY19        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L65P_4)
##NET      sram1_a<19>               LOC          = AL21        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L66N_4)
##NET      sram1_a<20>               LOC          = AL20        ;# bank 4         (O)    (LVCMOS338F) (   "   )                 (IO_L66P_4/VREF_4)
#
#NET      sram1_ce1_n               LOC          = AN20        ;# bank 4         (O)    (LVCMOS338F) (Chip Enable)             (IO_L67N_4)
#NET      sram1_ce2                 LOC          = AM20        ;# bank 4         (O)    (LVCMOS338F) (     "     )             (IO_L67P_4)
#NET      sram1_ce3_n               LOC          = AP20        ;# bank 4         (O)    (LVCMOS338F) (     "     )             (IO_L68N_4)
#
#NET      sram1_bwe_n               LOC          = AR20        ;# bank 4         (O)    (LVCMOS338F) (Byte Write Enable)       (IO_L68P_4)
#NET      sram_bw_n<0>              LOC          = AY20        ;# bank 4         (O)    (LVCMOS338F) (Byte Write Select)       (IO_L73N_4)
#NET      sram_bw_n<1>              LOC          = AW20        ;# bank 4         (O)    (LVCMOS338F) (        "        )       (IO_L73P_4)
#NET      sram_bw_n<2>              LOC          = AV20        ;# bank 4         (O)    (LVCMOS338F) (        "        )       (IO_L69N_4)
#NET      sram_bw_n<3>              LOC          = AU20        ;# bank 4         (O)    (LVCMOS338F) (        "        )       (IO_L69P_4/VREF_4)
#
#NET      sram1_oe_n                LOC          = AR17        ;# bank 4         (O)    (LVCMOS338F) (Output Enable)           (IO_L48N_4)
#NET      sram1_zz                  LOC          = AP11        ;# bank 4         (O)    (LVCMOS338F) (Sleep)                   (IO_L09P_4/VREF_4)
#NET      sram1_adv_n               LOC          = AP17        ;# bank 4         (O)    (LVCMOS338F) (Address Advance)         (IO_L48P_4)
#NET      sram1_gw_n                LOC          = AU17        ;# bank 4         (O)    (LVCMOS338F) (Global Write Enable)     (IO_L49N_4)
#NET      sram1_adsc_n              LOC          = AT17        ;# bank 4         (O)    (LVCMOS338F) (Controller Addr Strobe)  (IO_L49P_4)
#NET      sram1_adsp_n              LOC          = AW16        ;# bank 4         (O)    (LVCMOS338F) (Processor Addr Strobe)   (IO_L50_4)
#
#NET      sram_dp<0>                LOC          = AL18        ;# bank 4        (I/O)   (LVCMOS338F) (Parity)                  (IO_L46N_4)
#NET      sram_dp<1>                LOC          = AL17        ;# bank 4        (I/O)   (LVCMOS338F) (   "   )                 (IO_L46P_4)
#NET      sram_dp<2>                LOC          = AM17        ;# bank 4        (I/O)   (LVCMOS338F) (   "   )                 (IO_L47N_4)
#NET      sram_dp<3>                LOC          = AN17        ;# bank 4        (I/O)   (LVCMOS338F) (   "   )                 (IO_L47P_4)
#
#NET      sram_dq<0>                LOC          = AN12        ;# bank 4        (I/O)   (LVCMOS338F) (Data Bus)                (IO_L21N_4)
#NET      sram_dq<1>                LOC          = AM12        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L21P_4)
#NET      sram_dq<2>                LOC          = AR12        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L25N_4)
#NET      sram_dq<3>                LOC          = AP12        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L25P_4)
#NET      sram_dq<4>                LOC          = AT12        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L26N_4)
#NET      sram_dq<5>                LOC          = AU12        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L26P_4)
#NET      sram_dq<6>                LOC          = AW12        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L27N_4)
#NET      sram_dq<7>                LOC          = AV12        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L27P_4/VREF_4)
#NET      sram_dq<8>                LOC          = AM13        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L28N_4)
#NET      sram_dq<9>                LOC          = AL13        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L28P_4)
#NET      sram_dq<10>               LOC          = AP13        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L29N_4)
#NET      sram_dq<11>               LOC          = AN13        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L29P_4)
#NET      sram_dq<12>               LOC          = AT13        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L30N_4)
#NET      sram_dq<13>               LOC          = AR13        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L30P_4)
#NET      sram_dq<14>               LOC          = AV13        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L34N_4)
#NET      sram_dq<15>               LOC          = AU13        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L34P_4)
#NET      sram_dq<16>               LOC          = AW13        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L35N_4)
#NET      sram_dq<17>               LOC          = AY13        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L35P_4)
#NET      sram_dq<18>               LOC          = AL15        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L36N_4)
#NET      sram_dq<19>               LOC          = AL14        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L36P_4/VREF_4)
#NET      sram_dq<20>               LOC          = AV15        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L37N_4)
#NET      sram_dq<21>               LOC          = AU15        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L37P_4)
#NET      sram_dq<22>               LOC          = AY14        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L38N_4)
#NET      sram_dq<23>               LOC          = AY15        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L38P_4)
#NET      sram_dq<24>               LOC          = AM16        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L39N_4)
#NET      sram_dq<25>               LOC          = AL16        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L39P_4)
#NET      sram_dq<26>               LOC          = AP16        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L43N_4)
#NET      sram_dq<27>               LOC          = AN16        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L43P_4)
#NET      sram_dq<28>               LOC          = AR16        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L44N_4)
#NET      sram_dq<29>               LOC          = AT16        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L44P_4)
#NET      sram_dq<30>               LOC          = AV16        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L45N_4)
#NET      sram_dq<31>               LOC          = AU16        ;# bank 4        (I/O)   (LVCMOS338F) (    "    )               (IO_L45P_4/VREF_4)
#
#NET      sram1_clk					IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram1_a<*>				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram1_ce1_n				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram1_ce2  				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram1_ce3_n				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram1_bwe_n  				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram1_oe_n   				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram1_zz     				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram1_adv_n  				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram1_gw_n   				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram1_adsc_n 				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram1_adsp_n 				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
##NET      sram1_bw_n<*>				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
##NET      sram1_dp<*>  				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   | PULLDOWN ;
#NET      sram1_dq<*>				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   | PULLDOWN ;


# SRAM Interface 2                  Voltage:    3.3                  PINS:  72          (36 outputs, 36 bidirectional)
#NET      sram2_clk                 LOC          = AJ41        ;# bank 6         (O)    (LVCMOS338F) (Clock)                   (IO_L31P_6)
#
#NET      sram2_a<0>                LOC          = AJ42        ;# bank 6         (O)    (LVCMOS338F) (Address)                 (IO_L31N_6)
#NET      sram2_a<1>                LOC          = AJ31        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L32P_6)
#NET      sram2_a<2>                LOC          = AJ32        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L32N_6)
#NET      sram2_a<3>                LOC          = AH33        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L33P_6)
#NET      sram2_a<4>                LOC          = AH34        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L33N_6/VREF_6)
#NET      sram2_a<5>                LOC          = AH37        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L34P_6)
#NET      sram2_a<6>                LOC          = AH38        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L34N_6)
#NET      sram2_a<7>                LOC          = AH31        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L35P_6)
#NET      sram2_a<8>                LOC          = AH32        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L35N_6)
#NET      sram2_a<9>                LOC          = AJ40        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L36P_6)
#NET      sram2_a<10>               LOC          = AH40        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L36N_6)
#NET      sram2_a<11>               LOC          = AH41        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L37P_6)
#NET      sram2_a<12>               LOC          = AH42        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L37N_6)
#NET      sram2_a<13>               LOC          = AH35        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L38P_6)
#NET      sram2_a<14>               LOC          = AG35        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L38N_6)
#NET      sram2_a<15>               LOC          = AG36        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L39P_6)
#NET      sram2_a<16>               LOC          = AG37        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L39N_6/VREF_6)
#NET      sram2_a<17>               LOC          = AG38        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L40P_6)
#NET      sram2_a<18>               LOC          = AG39        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L40N_6)
##NET      sram2_a<19>               LOC          = AG32        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L41P_6)
##NET      sram2_a<20>               LOC          = AG33        ;# bank 6         (O)    (LVCMOS338F) (   "   )                 (IO_L41N_6)
#
#NET      sram2_ce1_n               LOC          = AF37        ;# bank 6         (O)    (LVCMOS338F) (Chip Enable)             (IO_L45P_6)
#NET      sram2_ce2                 LOC          = AF38        ;# bank 6         (O)    (LVCMOS338F) (     "     )             (IO_L45N_6/VREF_6)
#NET      sram2_ce3_n               LOC          = AG40        ;# bank 6         (O)    (LVCMOS338F) (     "    )              (IO_L42P_6)
#
#NET      sram2_bwe_n               LOC          = AG41        ;# bank 6         (O)    (LVCMOS338F) (Byte Write Enable)       (IO_L42N_6)
#NET      sram_bw_n<4>              LOC          = AF33        ;# bank 6         (O)    (LVCMOS338F) (Byte Write Select)       (IO_L43P_6)
#NET      sram_bw_n<5>              LOC          = AF34        ;# bank 6         (O)    (LVCMOS338F) (        "        )       (IO_L43N_6)
#NET      sram_bw_n<6>              LOC          = AF35        ;# bank 6         (O)    (LVCMOS338F) (        "        )       (IO_L44P_6)
#NET      sram_bw_n<7>              LOC          = AF36        ;# bank 6         (O)    (LVCMOS338F) (        "        )       (IO_L44N_6)
#
#NET      sram2_oe_n                LOC          = AF39        ;# bank 6         (O)    (LVCMOS338F) (Output Enable)           (IO_L46P_6)
#NET      sram2_zz                  LOC          = AF40        ;# bank 6         (O)    (LVCMOS338F) (Sleep)                   (IO_L46N_6)
#NET      sram2_adv_n               LOC          = AF31        ;# bank 6         (O)    (LVCMOS338F) (Address Advance)         (IO_L47P_6)
#NET      sram2_gw_n                LOC          = AG31        ;# bank 6         (O)    (LVCMOS338F) (Global Write Enable)     (IO_L47N_6)
#NET      sram2_adsc_n              LOC          = AF41        ;# bank 6         (O)    (LVCMOS338F) (Controller Addr Strobe)  (IO_L48P_6)
#NET      sram2_adsp_n              LOC          = AF42        ;# bank 6         (O)    (LVCMOS338F) (Processor Addr Strobe)   (IO_L48N_6)
#
#NET      sram_dp<4>                LOC          = AE35        ;# bank 6        (I/O)   (LVCMOS338F) (Parity)                  (IO_L49P_6)
#NET      sram_dp<5>                LOC          = AE36        ;# bank 6        (I/O)   (LVCMOS338F) (   "   )                 (IO_L49N_6)
#NET      sram_dp<6>                LOC          = AE31        ;# bank 6        (I/O)   (LVCMOS338F) (   "   )                 (IO_L50P_6)
#NET      sram_dp<7>                LOC          = AF32        ;# bank 6        (I/O)   (LVCMOS338F) (   "   )                 (IO_L50N_6)
#
#NET      sram2_dq<0>               LOC          = AE38        ;# bank 6        (I/O)   (LVCMOS338F) (Data Bus)                (IO_L51P_6)
#NET      sram_dq<33>               LOC          = AE39        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L51N_6/VREF_6)
#NET      sram_dq<34>               LOC          = AE41        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L52P_6)
#NET      sram_dq<35>               LOC          = AE42        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L52N_6)
#NET      sram_dq<36>               LOC          = AE32        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L53P_6)
#NET      sram_dq<37>               LOC          = AE33        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L53N_6)
#NET      sram_dq<38>               LOC          = AD35        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L54P_6)
#NET      sram_dq<39>               LOC          = AD36        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L54N_6)
#NET      sram_dq<40>               LOC          = AD37        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L55P_6)
#NET      sram_dq<41>               LOC          = AD38        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L55N_6)
#NET      sram_dq<42>               LOC          = AD31        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L56P_6)
#NET      sram_dq<43>               LOC          = AD32        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L56N_6)
#NET      sram_dq<44>               LOC          = AD39        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L57P_6)
#NET      sram_dq<45>               LOC          = AD40        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L57N_6/VREF_6)
#NET      sram_dq<46>               LOC          = AD41        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L58P_6)
#NET      sram_dq<47>               LOC          = AD42        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L58N_6)
#NET      sram_dq<48>               LOC          = AD33        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L59P_6)
#NET      sram_dq<49>               LOC          = AD34        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L59N_6)
#NET      sram_dq<50>               LOC          = AC33        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L60P_6)
#NET      sram_dq<51>               LOC          = AC34        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L60N_6)
#NET      sram_dq<52>               LOC          = AC36        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L85P_6)
#NET      sram_dq<53>               LOC          = AC37        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L85N_6)
#NET      sram_dq<54>               LOC          = AC31        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L86P_6)
#NET      sram_dq<55>               LOC          = AC32        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L86N_6)
#NET      sram_dq<56>               LOC          = AC39        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L87P_6)
#NET      sram_dq<57>               LOC          = AC40        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L87N_6/VREF_6)
#NET      sram_dq<58>               LOC          = AB33        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L88P_6)
#NET      sram_dq<59>               LOC          = AB34        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L88N_6)
#NET      sram_dq<60>               LOC          = AB36        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L89P_6)
#NET      sram_dq<61>               LOC          = AB37        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L89N_6)
#NET      sram_dq<62>               LOC          = AB39        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L90P_6)
#NET      sram_dq<63>               LOC          = AB40        ;# bank 6        (I/O)   (LVCMOS338F) (    "    )               (IO_L90N_6)
#
#NET      sram2_clk					IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram2_a<*>				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram2_ce1_n				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram2_ce2  				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram2_ce3_n				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram2_bwe_n  				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram2_oe_n   				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram2_zz     				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram2_adv_n  				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram2_gw_n   				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram2_adsc_n 				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram2_adsp_n 				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram_bw_n<*>				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   ;
#NET      sram_dp<*>  				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   | PULLDOWN ;
#NET      sram_dq<*>				IOSTANDARD   =   LVCMOS33  | DRIVE = 8  |    FAST   | PULLDOWN ;


# PowerSpan II Processor Bus        Voltage:    3.3                  PINS: 125          (2 inputs, 1 output, 122 bidirectional)
 NET      psb_a<0>                  LOC          = AL11        ;# bank 3        (I/O)    (LVTTL12F)  (Address Bus)             (IO_L20N_3)
 NET      psb_a<1>                  LOC          = AL12        ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L20P_3)
 NET      psb_a<2>                  LOC          = AL4         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L19N_3)
 NET      psb_a<3>                  LOC          = AL5         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L19P_3)
 NET      psb_a<4>                  LOC          = AL7         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L18N_3)
 NET      psb_a<5>                  LOC          = AL8         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L18P_3)
 NET      psb_a<6>                  LOC          = AL9         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L17N_3)
 NET      psb_a<7>                  LOC          = AL10        ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L17P_3)
 NET      psb_a<8>                  LOC          = AM1         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L16N_3)
 NET      psb_a<9>                  LOC          = AM2         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L16P_3)
 NET      psb_a<10>                 LOC          = AM3         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L15N_3/VREF_3)
 NET      psb_a<11>                 LOC          = AN3         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L15P_3)
 NET      psb_a<12>                 LOC          = AM8         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L14N_3)
 NET      psb_a<13>                 LOC          = AM9         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L14P_3)
 NET      psb_a<14>                 LOC          = AM4         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L13N_3)
 NET      psb_a<15>                 LOC          = AM5         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L13P_3)
 NET      psb_a<16>                 LOC          = AM6         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L12N_3)
 NET      psb_a<17>                 LOC          = AM7         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L12P_3)
 NET      psb_a<18>                 LOC          = AN9         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L11N_3)
 NET      psb_a<19>                 LOC          = AM10        ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L11P_3)
 NET      psb_a<20>                 LOC          = AN1         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L10N_3)
 NET      psb_a<21>                 LOC          = AN2         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L10P_3)
 NET      psb_a<22>                 LOC          = AN5         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L09N_3/VREF_3)
 NET      psb_a<23>                 LOC          = AN6         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L09P_3)
 NET      psb_a<24>                 LOC          = AN7         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L08N_3)
 NET      psb_a<25>                 LOC          = AN8         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L08P_3)
 NET      psb_a<26>                 LOC          = AP1         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L07N_3)
 NET      psb_a<27>                 LOC          = AP2         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L07P_3)
 NET      psb_a<28>                 LOC          = AP4         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L84N_3)
 NET      psb_a<29>                 LOC          = AP5         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L84P_3)
 NET      psb_a<30>                 LOC          = AR7         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L83N_3)
 NET      psb_a<31>                 LOC          = AP8         ;# bank 3        (I/O)    (LVTTL12F)  (     "     )             (IO_L83P_3)

 NET      psb_br_n                  LOC          = AK10        ;# bank 3         (O)     (LVTTL12F)  (Bus Request)             (IO_L23P_3)
 NET      psb_bg_n                  LOC          = AK7         ;# bank 3         (I)     (LVTTL12F)  (Bus Grant)               (IO_L22N_3)
 NET      psb_abb_n                 LOC          = AK8         ;# bank 3        (I/O)    (LVTTL12F)  (Address Bus Busy)        (IO_L22P_3)
 NET      psb_artry_n               LOC          = AL2         ;# bank 3        (I/O)    (LVTTL12F)  (Address Retry)           (IO_L21N_3/VREF_3)
 NET      psb_aack_n                LOC          = AL3         ;# bank 3        (I/O)    (LVTTL12F)  (Address Acknowledge)     (IO_L21P_3)
 NET      psb_tbst_n                LOC          = AP6         ;# bank 3        (I/O)    (LVTTL12F)  (Transfer Burst)          (IO_L82N_3)

 NET      psb_dbg_n                 LOC          = AK2         ;# bank 3         (I)     (LVTTL12F)  (Data Bus Grant)          (IO_L27P_3)
 NET      psb_dbb_n                 LOC          = AK11        ;# bank 3        (I/O)    (LVTTL12F)  (Data Bus Busy)           (IO_L26N_3)
 NET      psb_ts_n                  LOC          = AK12        ;# bank 3        (I/O)    (LVTTL12F)  (Transfer Start)          (IO_L26P_3)
 NET      psb_ta_n                  LOC          = AK3         ;# bank 3        (I/O)    (LVTTL12F)  (Transfer Acknowledge)    (IO_L25N_3)
 NET      psb_tea_n                 LOC          = AK4         ;# bank 3        (I/O)    (LVTTL12F)  (Transfer Error Ack)      (IO_L25P_3)
#NET      psb_dval_n                LOC          = AK5         ;# bank 3        (I/O)    (LVTTL12F)  (Data Valid)              (IO_L24N_3)
#NET      psb_ci_n                  LOC          = AK6         ;# bank 3        (I/O)    (LVTTL12F)  (Cache Inhibit)           (IO_L24P_3)
#NET      psb_gbl_n                 LOC          = AK9         ;# bank 3        (I/O)    (LVTTL12F)  (Global)                  (IO_L23N_3)

 NET      psb_tsiz<0>               LOC          = AH9         ;# bank 3        (I/O)    (LVTTL12F)  (Transfer Size)           (IO_L33N_3/VREF_3)
 NET      psb_tsiz<1>               LOC          = AH10        ;# bank 3        (I/O)    (LVTTL12F)  (      "      )           (IO_L33P_3)
 NET      psb_tsiz<2>               LOC          = AJ5         ;# bank 3        (I/O)    (LVTTL12F)  (      "      )           (IO_L30N_3)
 NET      psb_tsiz<3>               LOC          = AJ6         ;# bank 3        (I/O)    (LVTTL12F)  (      "      )           (IO_L30P_3)

 NET      psb_tt<0>                 LOC          = AJ9         ;# bank 3        (I/O)    (LVTTL12F)  (Transfer Type)           (IO_L29N_3)
 NET      psb_tt<1>                 LOC          = AJ10        ;# bank 3        (I/O)    (LVTTL12F)  (      "      )           (IO_L29P_3)
 NET      psb_tt<2>                 LOC          = AJ7         ;# bank 3        (I/O)    (LVTTL12F)  (      "      )           (IO_L28N_3)
 NET      psb_tt<3>                 LOC          = AJ8         ;# bank 3        (I/O)    (LVTTL12F)  (      "      )           (IO_L28P_3)
 NET      psb_tt<4>                 LOC          = AK1         ;# bank 3        (I/O)    (LVTTL12F)  (      "      )           (IO_L27N_3/VREF_3)

 NET      ps2_int0_n                LOC          = AH5         ;# bank 3        (I/O)    (LVTTL12F)  (PS2 interrupt pin)       (IO_L34N_3)
 NET      ps2_int1_n                LOC          = AH6         ;# bank 3        (I/O)    (LVTTL12F)  (        "        )       (IO_L34P_3)
 NET      ps2_int2_n                LOC          = AJ11        ;# bank 3        (I/O)    (LVTTL12F)  (        "        )       (IO_L32N_3)
 NET      ps2_int3_n                LOC          = AJ12        ;# bank 3        (I/O)    (LVTTL12F)  (        "        )       (IO_L32P_3)
 NET      ps2_int4_n                LOC          = AJ1         ;# bank 3        (I/O)    (LVTTL12F)  (        "        )       (IO_L31N_3)
 NET      ps2_int5_n                LOC          = AJ2         ;# bank 3        (I/O)    (LVTTL12F)  (        "        )       (IO_L31P_3)

 NET      psb_data<0>               LOC          = AB3         ;# bank 3        (I/O)    (LVTTL12F)  (Data Bus)                (IO_L90N_3)
 NET      psb_data<1>               LOC          = AB4         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L90P_3)
 NET      psb_data<2>               LOC          = AB6         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L89N_3)
 NET      psb_data<3>               LOC          = AB7         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L89P_3)
 NET      psb_data<4>               LOC          = AB9         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L88N_3)
 NET      psb_data<5>               LOC          = AB10        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L88P_3)
 NET      psb_data<6>               LOC          = AC3         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L87N_3/VREF_3)
 NET      psb_data<7>               LOC          = AC4         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L87P_3)
 NET      psb_data<8>               LOC          = AC11        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L86N_3)
 NET      psb_data<9>               LOC          = AC12        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L86P_3)
 NET      psb_data<10>              LOC          = AC6         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L85N_3)
 NET      psb_data<11>              LOC          = AC7         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L85P_3)
 NET      psb_data<12>              LOC          = AC9         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L60N_3)
 NET      psb_data<13>              LOC          = AC10        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L60P_3)
 NET      psb_data<14>              LOC          = AD9         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L59N_3)
 NET      psb_data<15>              LOC          = AD10        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L59P_3)
 NET      psb_data<16>              LOC          = AD1         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L58N_3)
 NET      psb_data<17>              LOC          = AD2         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L58P_3)
 NET      psb_data<18>              LOC          = AD3         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L57N_3/VREF_3)
 NET      psb_data<19>              LOC          = AD4         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L57P_3)
 NET      psb_data<20>              LOC          = AD11        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L56N_3)
 NET      psb_data<21>              LOC          = AD12        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L56P_3)
 NET      psb_data<22>              LOC          = AD5         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L55N_3)
 NET      psb_data<23>              LOC          = AD6         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L55P_3)
 NET      psb_data<24>              LOC          = AD7         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L54N_3)
 NET      psb_data<25>              LOC          = AD8         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L54P_3)
 NET      psb_data<26>              LOC          = AE10        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L53N_3)
 NET      psb_data<27>              LOC          = AE11        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L53P_3)
 NET      psb_data<28>              LOC          = AE1         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L52N_3)
 NET      psb_data<29>              LOC          = AE2         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L52P_3)
 NET      psb_data<30>              LOC          = AE4         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L51N_3/VREF_3)
 NET      psb_data<31>              LOC          = AE5         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L51P_3)
 NET      psb_data<32>              LOC          = AF11        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L50N_3)
 NET      psb_data<33>              LOC          = AE12        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L50P_3)
 NET      psb_data<34>              LOC          = AE7         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L49N_3)
 NET      psb_data<35>              LOC          = AE8         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L49P_3)
 NET      psb_data<36>              LOC          = AF1         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L48N_3)
 NET      psb_data<37>              LOC          = AF2         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L48P_3)
 NET      psb_data<38>              LOC          = AG12        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L47N_3)
 NET      psb_data<39>              LOC          = AF12        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L47P_3)
 NET      psb_data<40>              LOC          = AF3         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L46N_3)
 NET      psb_data<41>              LOC          = AF4         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L46P_3)
 NET      psb_data<42>              LOC          = AF5         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L45N_3/VREF_3)
 NET      psb_data<43>              LOC          = AF6         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L45P_3)
 NET      psb_data<44>              LOC          = AF7         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L44N_3)
 NET      psb_data<45>              LOC          = AF8         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L44P_3)
 NET      psb_data<46>              LOC          = AF9         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L43N_3)
 NET      psb_data<47>              LOC          = AF10        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L43P_3)
 NET      psb_data<48>              LOC          = AG2         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L42N_3)
 NET      psb_data<49>              LOC          = AG3         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L42P_3)
 NET      psb_data<50>              LOC          = AG10        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L41N_3)
 NET      psb_data<51>              LOC          = AG11        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L41P_3)
 NET      psb_data<52>              LOC          = AG4         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L40N_3)
 NET      psb_data<53>              LOC          = AG5         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L40P_3)
 NET      psb_data<54>              LOC          = AG6         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L39N_3/VREF_3)
 NET      psb_data<55>              LOC          = AG7         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L39P_3)
 NET      psb_data<56>              LOC          = AG8         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L38N_3)
 NET      psb_data<57>              LOC          = AH8         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L38P_3)
 NET      psb_data<58>              LOC          = AH1         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L37N_3)
 NET      psb_data<59>              LOC          = AH2         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L37P_3)
 NET      psb_data<60>              LOC          = AH3         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L36N_3)
 NET      psb_data<61>              LOC          = AJ3         ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L36P_3)
 NET      psb_data<62>              LOC          = AH11        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L35N_3)
 NET      psb_data<63>              LOC          = AH12        ;# bank 3        (I/O)    (LVTTL12F)  (    "    )               (IO_L35P_3)

 NET      psb_a<*>                  IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST    | PULLUP ;
 NET      psb_data<*>               IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST    | PULLUP ;
 NET      psb_br_n    				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      psb_bg_n    				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      psb_abb_n   				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      psb_artry_n 				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      psb_aack_n  				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      psb_tbst_n  				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      psb_dbg_n   				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      psb_dbb_n   				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      psb_ts_n    				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      psb_ta_n    				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      psb_tea_n   				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      psb_tsiz<*> 				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      psb_tt<*>   				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      ps2_int0_n				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      ps2_int1_n				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      ps2_int2_n				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      ps2_int3_n				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      ps2_int4_n				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;
 NET      ps2_int5_n				IOSTANDARD   =    LVTTL    |DRIVE = 12  |    FAST   ;

# PMC Interface                     Voltage:    variable             PINS:  68          (4 inputs, 64 bidirectional)
#NET      pmcn<0>                   LOC          = AP22        ;# bank 5        (I/O)    (LVTTL12S)  (PMC_n/clock_n)           (IO_L74N_5/GCLK5S)
#NET      pmcn<1>                   LOC          = AW23        ;# bank 5        (I/O)    (LVTTL12S)  (PMC_n)                   (IO_L73N_5)
#NET      pmcn<2>                   LOC          = AR23        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L68N_5)
#NET      pmcn<3>                   LOC          = AM23        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L67N_5)
#NET      pmcn<4>                   LOC          = AY24        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L65N_5)
#NET      pmcn<5>                   LOC          = AU24        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L64N_5)
#NET      pmcn<6>                   LOC          = AR24        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L60N_5)
#NET      pmcn<7>                   LOC          = AN24        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L59N_5)
#NET      pmcn<8>                   LOC          = AL24        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L58N_5)
#NET      pmcn<9>                   LOC          = AV25        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L56N_5)
#NET      pmcn<10>                  LOC          = AR25        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L55N_5)
#NET      pmcn<11>                  LOC          = AM25        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L54N_5)
#NET      pmcn<12>                  LOC          = AT26        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L49N_5)
#NET      pmcn<13>                  LOC          = AP26        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L48N_5)
#NET      pmcn<14>                  LOC          = AN26        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L47N_5)
#NET      pmcn<15>                  LOC          = AL26        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L46N_5)
#NET      pmcn<16>                  LOC          = AT27        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L44N_5)
#NET      pmcn<17>                  LOC          = AN27        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L43N_5)
#NET      pmcn<18>                  LOC          = AL27        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L39N_5)
#NET      pmcn<19>                  LOC          = AY28        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L38N_5)
#NET      pmcn<20>                  LOC          = AU28        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L37N_5)
#NET      pmcn<21>                  LOC          = AY30        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L35N_5)
#NET      pmcn<22>                  LOC          = AU30        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L34N_5)
#NET      pmcn<23>                  LOC          = AR30        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L30N_5)
#NET      pmcn<24>                  LOC          = AN30        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L29N_5)
#NET      pmcn<25>                  LOC          = AL30        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L28N_5)
#NET      pmcn<26>                  LOC          = AU31        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L26N_5)
#NET      pmcn<27>                  LOC          = AP31        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L25N_5)
#NET      pmcn<28>                  LOC          = AM31        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L21N_5)
#NET      pmcn<29>                  LOC          = AY32        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L20N_5)
#NET      pmcn<30>                  LOC          = AU32        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L19N_5)
#NET      pmcn<31>                  LOC          = AW33        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L08N_5)
#
#NET      pmcp<0>                   LOC          = AN22        ;# bank 5        (I/O)    (LVTTL12S)  (PMC_p/clock_p)           (IO_L74P_5/GCLK4P)
#NET      pmcp<1>                   LOC          = AY23        ;# bank 5        (I/O)    (LVTTL12S)  (PMC_p)                   (IO_L73P_5)
#NET      pmcp<2>                   LOC          = AP23        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L68P_5)
#NET      pmcp<3>                   LOC          = AN23        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L67P_5)
#NET      pmcp<4>                   LOC          = AW24        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L65P_5)
#NET      pmcp<5>                   LOC          = AV24        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L64P_5)
#NET      pmcp<6>                   LOC          = AT24        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L60P_5)
#NET      pmcp<7>                   LOC          = AP24        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L59P_5)
#NET      pmcp<8>                   LOC          = AM24        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L58P_5)
#NET      pmcp<9>                   LOC          = AV26        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L56P_5)
#NET      pmcp<10>                  LOC          = AT25        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L55P_5)
#NET      pmcp<11>                  LOC          = AN25        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L54P_5)
#NET      pmcp<12>                  LOC          = AU26        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L49P_5)
#NET      pmcp<13>                  LOC          = AR26        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L48P_5)
#NET      pmcp<14>                  LOC          = AM26        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L47P_5)
#NET      pmcp<15>                  LOC          = AL25        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L46P_5)
#NET      pmcp<16>                  LOC          = AR27        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L44P_5)
#NET      pmcp<17>                  LOC          = AP27        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L43P_5)
#NET      pmcp<18>                  LOC          = AM27        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L39P_5)
#NET      pmcp<19>                  LOC          = AY29        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L38P_5)
#NET      pmcp<20>                  LOC          = AV28        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L37P_5)
#NET      pmcp<21>                  LOC          = AW30        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L35P_5)
#NET      pmcp<22>                  LOC          = AV30        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L34P_5)
#NET      pmcp<23>                  LOC          = AT30        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L30P_5)
#NET      pmcp<24>                  LOC          = AP30        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L29P_5)
#NET      pmcp<25>                  LOC          = AM30        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L28P_5)
#NET      pmcp<26>                  LOC          = AT31        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L26P_5)
#NET      pmcp<27>                  LOC          = AR31        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L25P_5)
#NET      pmcp<28>                  LOC          = AN31        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L21P_5)
#NET      pmcp<29>                  LOC          = AY33        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L20P_5)
#NET      pmcp<30>                  LOC          = AV32        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L19P_5)
#NET      pmcp<31>                  LOC          = AV33        ;# bank 5        (I/O)    (LVTTL12S)  (  "  )                   (IO_L08P_5)

 NET      pmc_inta_n                LOC          = H32         ;# bank 0         (I)     (LVTTL12S)  (Interrupt)               (IO_L09N_0)
 NET      pmc_intb_n                LOC          = D31         ;# bank 0         (I)     (LVTTL12S)  (    "    )               (IO_L27N_0)
 NET      pmc_intc_n                LOC          = J30         ;# bank 0         (I)     (LVTTL12S)  (    "    )               (IO_L29N_0)
 NET      pmc_intd_n                LOC          = K30         ;# bank 0         (I)     (LVTTL12S)  (    "    )               (IO_L29P_0)

#NET      pmcn<*>                   IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW    | PULLUP ;
#NET      pmcp<*>                   IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW    | PULLUP ;
 NET      pmc_inta_n                IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;
 NET      pmc_intb_n                IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;
 NET      pmc_intc_n                IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;
 NET      pmc_intd_n                IOSTANDARD   =    LVTTL    |DRIVE = 12  |    SLOW   ;

# Expansion Connectors              Voltage:    variable             PINS: 223          (223 bidirectional)
#NET      v2p_exp_vcco_var<0>       LOC          = G21         ;# bank 1        (I/O)    (variable)  (GCLK3P)                  (IO_L75N_1/GCLK3P)
#NET      v2p_exp_vcco_var<1>       LOC          = F21         ;# bank 1        (I/O)    (variable)  (GCLK2S)                  (IO_L75P_1/GCLK2S)
#NET      v2p_exp_vcco_var<2>       LOC          = J21         ;# bank 1        (I/O)    (variable)  (GCLK1P)                  (IO_L74N_1/GCLK1P)
#NET      v2p_exp_vcco_var<3>       LOC          = K21         ;# bank 1        (I/O)    (variable)  (GCLK0S)                  (IO_L74P_1/GCLK0S)
#NET      v2p_exp_vcco_var<4>       LOC          = D20         ;# bank 1        (I/O)    (variable)                            (IO_L73N_1)
#NET      v2p_exp_vcco_var<5>       LOC          = C20         ;# bank 1        (I/O)    (variable)                            (IO_L73P_1)
#NET      v2p_exp_vcco_var<6>       LOC          = H20         ;# bank 1        (I/O)    (variable)                            (IO_L68N_1)
#NET      v2p_exp_vcco_var<7>       LOC          = J20         ;# bank 1        (I/O)    (variable)                            (IO_L68P_1)
#NET      v2p_exp_vcco_var<8>       LOC          = L20         ;# bank 1        (I/O)    (variable)                            (IO_L67N_1)
#NET      v2p_exp_vcco_var<9>       LOC          = K20         ;# bank 1        (I/O)    (variable)                            (IO_L67P_1)
#NET      v2p_exp_vcco_var<10>      LOC          = C19         ;# bank 1        (I/O)    (variable)                            (IO_L65N_1)
#NET      v2p_exp_vcco_var<11>      LOC          = D19         ;# bank 1        (I/O)    (variable)                            (IO_L65P_1)
#NET      v2p_exp_vcco_var<12>      LOC          = F19         ;# bank 1        (I/O)    (variable)                            (IO_L64N_1)
#NET      v2p_exp_vcco_var<13>      LOC          = E19         ;# bank 1        (I/O)    (variable)                            (IO_L64P_1)
#NET      v2p_exp_vcco_var<14>      LOC          = H19         ;# bank 1        (I/O)    (variable)                            (IO_L60N_1)
#NET      v2p_exp_vcco_var<15>      LOC          = G19         ;# bank 1        (I/O)    (variable)                            (IO_L60P_1)
#NET      v2p_exp_vcco_var<16>      LOC          = K19         ;# bank 1        (I/O)    (variable)                            (IO_L59N_1)
#NET      v2p_exp_vcco_var<17>      LOC          = J19         ;# bank 1        (I/O)    (variable)                            (IO_L59P_1)
#NET      v2p_exp_vcco_var<18>      LOC          = M19         ;# bank 1        (I/O)    (variable)                            (IO_L58N_1)
#NET      v2p_exp_vcco_var<19>      LOC          = L19         ;# bank 1        (I/O)    (variable)                            (IO_L58P_1)
#NET      v2p_exp_vcco_var<20>      LOC          = E18         ;# bank 1        (I/O)    (variable)                            (IO_L56N_1)
#NET      v2p_exp_vcco_var<21>      LOC          = E17         ;# bank 1        (I/O)    (variable)                            (IO_L56P_1)
#NET      v2p_exp_vcco_var<22>      LOC          = H18         ;# bank 1        (I/O)    (variable)                            (IO_L55N_1)
#NET      v2p_exp_vcco_var<23>      LOC          = G18         ;# bank 1        (I/O)    (variable)                            (IO_L55P_1)
#NET      v2p_exp_vcco_var<24>      LOC          = L18         ;# bank 1        (I/O)    (variable)                            (IO_L54N_1)
#NET      v2p_exp_vcco_var<25>      LOC          = K18         ;# bank 1        (I/O)    (variable)                            (IO_L54P_1)
#NET      v2p_exp_vcco_var<26>      LOC          = G17         ;# bank 1        (I/O)    (variable)                            (IO_L49N_1)
#NET      v2p_exp_vcco_var<27>      LOC          = F17         ;# bank 1        (I/O)    (variable)                            (IO_L49P_1)
#NET      v2p_exp_vcco_var<28>      LOC          = J17         ;# bank 1        (I/O)    (variable)                            (IO_L48N_1)
#NET      v2p_exp_vcco_var<29>      LOC          = H17         ;# bank 1        (I/O)    (variable)                            (IO_L48P_1)
#NET      v2p_exp_vcco_var<30>      LOC          = K17         ;# bank 1        (I/O)    (variable)                            (IO_L47N_1)
#NET      v2p_exp_vcco_var<31>      LOC          = L17         ;# bank 1        (I/O)    (variable)                            (IO_L47P_1)
#NET      v2p_exp_vcco_var<32>      LOC          = M17         ;# bank 1        (I/O)    (variable)                            (IO_L46N_1)
#NET      v2p_exp_vcco_var<33>      LOC          = M18         ;# bank 1        (I/O)    (variable)                            (IO_L46P_1)
#NET      v2p_exp_vcco_var<34>      LOC          = G16         ;# bank 1        (I/O)    (variable)                            (IO_L44N_1)
#NET      v2p_exp_vcco_var<35>      LOC          = H16         ;# bank 1        (I/O)    (variable)                            (IO_L44P_1)
#NET      v2p_exp_vcco_var<36>      LOC          = K16         ;# bank 1        (I/O)    (variable)                            (IO_L43N_1)
#NET      v2p_exp_vcco_var<37>      LOC          = J16         ;# bank 1        (I/O)    (variable)                            (IO_L43P_1)
#NET      v2p_exp_vcco_var<38>      LOC          = M16         ;# bank 1        (I/O)    (variable)                            (IO_L39N_1)
#NET      v2p_exp_vcco_var<39>      LOC          = L16         ;# bank 1        (I/O)    (variable)                            (IO_L39P_1)
#NET      v2p_exp_vcco_var<40>      LOC          = C15         ;# bank 1        (I/O)    (variable)                            (IO_L38N_1)
#NET      v2p_exp_vcco_var<41>      LOC          = C14         ;# bank 1        (I/O)    (variable)                            (IO_L38P_1)
#NET      v2p_exp_vcco_var<42>      LOC          = F15         ;# bank 1        (I/O)    (variable)                            (IO_L37N_1)
#NET      v2p_exp_vcco_var<43>      LOC          = E15         ;# bank 1        (I/O)    (variable)                            (IO_L37P_1)
#NET      v2p_exp_vcco_var<44>      LOC          = C13         ;# bank 1        (I/O)    (variable)                            (IO_L35N_1)
#NET      v2p_exp_vcco_var<45>      LOC          = D13         ;# bank 1        (I/O)    (variable)                            (IO_L35P_1)
#NET      v2p_exp_vcco_var<46>      LOC          = F13         ;# bank 1        (I/O)    (variable)                            (IO_L34N_1)
#NET      v2p_exp_vcco_var<47>      LOC          = E13         ;# bank 1        (I/O)    (variable)                            (IO_L34P_1)
#NET      v2p_exp_vcco_var<48>      LOC          = H13         ;# bank 1        (I/O)    (variable)                            (IO_L30N_1)
#NET      v2p_exp_vcco_var<49>      LOC          = G13         ;# bank 1        (I/O)    (variable)                            (IO_L30P_1)
#NET      v2p_exp_vcco_var<50>      LOC          = K13         ;# bank 1        (I/O)    (variable)                            (IO_L29N_1)
#NET      v2p_exp_vcco_var<51>      LOC          = J13         ;# bank 1        (I/O)    (variable)                            (IO_L29P_1)
#NET      v2p_exp_vcco_var<52>      LOC          = M13         ;# bank 1        (I/O)    (variable)                            (IO_L28N_1)
#NET      v2p_exp_vcco_var<53>      LOC          = L13         ;# bank 1        (I/O)    (variable)                            (IO_L28P_1)
#NET      v2p_exp_vcco_var<54>      LOC          = F12         ;# bank 1        (I/O)    (variable)                            (IO_L26N_1)
#NET      v2p_exp_vcco_var<55>      LOC          = G12         ;# bank 1        (I/O)    (variable)                            (IO_L26P_1)
#NET      v2p_exp_vcco_var<56>      LOC          = J12         ;# bank 1        (I/O)    (variable)                            (IO_L25N_1)
#NET      v2p_exp_vcco_var<57>      LOC          = H12         ;# bank 1        (I/O)    (variable)                            (IO_L25P_1)
#NET      v2p_exp_vcco_var<58>      LOC          = L12         ;# bank 1        (I/O)    (variable)                            (IO_L21N_1)
#NET      v2p_exp_vcco_var<59>      LOC          = K12         ;# bank 1        (I/O)    (variable)                            (IO_L21P_1)
#NET      v2p_exp_vcco_var<60>      LOC          = C11         ;# bank 1        (I/O)    (variable)                            (IO_L20N_1)
#NET      v2p_exp_vcco_var<61>      LOC          = C10         ;# bank 1        (I/O)    (variable)                            (IO_L20P_1)
#NET      v2p_exp_vcco_var<62>      LOC          = F11         ;# bank 1        (I/O)    (variable)                            (IO_L19N_1)
#NET      v2p_exp_vcco_var<63>      LOC          = E11         ;# bank 1        (I/O)    (variable)                            (IO_L19P_1)
#NET      v2p_exp_vcco_var<64>      LOC          = D10         ;# bank 1        (I/O)    (variable)                            (IO_L08N_1)
#NET      v2p_exp_vcco_var<65>      LOC          = E10         ;# bank 1        (I/O)    (variable)                            (IO_L08P_1)
#NET      v2p_exp_vcco_var<66>      LOC          = G10         ;# bank 1        (I/O)    (variable)                            (IO_L07N_1)
#NET      v2p_exp_vcco_var<67>      LOC          = F10         ;# bank 1        (I/O)    (variable)                            (IO_L07P_1)
#NET      v2p_exp_vcco_var<68>      LOC          = J10         ;# bank 1        (I/O)    (variable)                            (IO_L06N_1)
#NET      v2p_exp_vcco_var<69>      LOC          = H10         ;# bank 1        (I/O)    (variable)                            (IO_L06P_1)
#NET      v2p_exp_vcco_var<70>      LOC          = E9          ;# bank 1        (I/O)    (variable)                            (IO_L02N_1)
#NET      v2p_exp_vcco_var<71>      LOC          = F9          ;# bank 1        (I/O)    (variable)                            (IO_L02P_1)
#NET      v2p_exp_vcco_var<72>      LOC          = E20         ;# bank 1        (I/O)    (variable)                            (IO_L69P_1)
#NET      v2p_exp_vcco_var<73>      LOC          = M21         ;# bank 1        (I/O)    (variable)                            (IO_L66P_1)
#NET      v2p_exp_vcco_var<74>      LOC          = C18         ;# bank 1        (I/O)    (variable)                            (IO_L57P_1)
#NET      v2p_exp_vcco_var<75>      LOC          = D17         ;# bank 1        (I/O)    (variable)                            (IO_L53_1)
#NET      v2p_exp_vcco_var<76>      LOC          = D16         ;# bank 1        (I/O)    (variable)                            (IO_L50_1)
#NET      v2p_exp_vcco_var<77>      LOC          = E16         ;# bank 1        (I/O)    (variable)                            (IO_L45P_1)
#NET      v2p_exp_vcco_var<78>      LOC          = M15         ;# bank 1        (I/O)    (variable)                            (IO_L36P_1)
#NET      v2p_exp_vcco_var<79>      LOC          = D12         ;# bank 1        (I/O)    (variable)                            (IO_L27P_1)
#NET      v2p_exp_vcco_var<80>      LOC          = H11         ;# bank 1        (I/O)    (variable)                            (IO_L09P_1)
#NET      v2p_exp_vcco_var<81>      LOC          = K11         ;# bank 1        (I/O)    (variable)                            (IO_L05_1)
#NET      v2p_exp_vcco_var<82>      LOC          = C9          ;# bank 1        (I/O)    (variable)                            (IO_L03P_1)

#NET      v2p_exp_vcco33<0>         LOC          = F34         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L02N_0)
#NET      v2p_exp_vcco33<1>         LOC          = E34         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L02P_0)
#NET      v2p_exp_vcco33<2>         LOC          = H33         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L06N_0)
#NET      v2p_exp_vcco33<3>         LOC          = J33         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L06P_0)
#NET      v2p_exp_vcco33<4>         LOC          = F33         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L07N_0)
#NET      v2p_exp_vcco33<5>         LOC          = G33         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L07P_0)
#NET      v2p_exp_vcco33<6>         LOC          = E33         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L08N_0)
#NET      v2p_exp_vcco33<7>         LOC          = D33         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L08P_0)
#NET      v2p_exp_vcco33<8>         LOC          = E32         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L19N_0)
#NET      v2p_exp_vcco33<9>         LOC          = F32         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L19P_0)
#NET      v2p_exp_vcco33<10>        LOC          = C33         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L20N_0)
#NET      v2p_exp_vcco33<11>        LOC          = C32         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L20P_0)
#NET      v2p_exp_vcco33<12>        LOC          = K31         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L21N_0)
#NET      v2p_exp_vcco33<13>        LOC          = L31         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L21P_0)
#NET      v2p_exp_vcco33<14>        LOC          = H31         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L25N_0)
#NET      v2p_exp_vcco33<15>        LOC          = J31         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L25P_0)
#NET      v2p_exp_vcco33<16>        LOC          = G31         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L26N_0)
#NET      v2p_exp_vcco33<17>        LOC          = F31         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L26P_0)
#NET      v2p_exp_vcco33<18>        LOC          = L30         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L28N_0)
#NET      v2p_exp_vcco33<19>        LOC          = M30         ;# bank 0        (I/O)   (LVTTL/SSTLin)                         (IO_L28P_0)
#NET      v2p_exp_vcco33<20>        LOC          = AR2         ;# bank 3        (I/O)      (LVTTL)                             (IO_L81N_3/VREF_3)
#NET      v2p_exp_vcco33<21>        LOC          = AR3         ;# bank 3        (I/O)      (LVTTL)                             (IO_L81P_3)
#NET      v2p_exp_vcco33<22>        LOC          = AT5         ;# bank 3        (I/O)      (LVTTL)                             (IO_L80N_3)
#NET      v2p_exp_vcco33<23>        LOC          = AR6         ;# bank 3        (I/O)      (LVTTL)                             (IO_L80P_3)
#NET      v2p_exp_vcco33<24>        LOC          = AR4         ;# bank 3        (I/O)      (LVTTL)                             (IO_L79N_3)
#NET      v2p_exp_vcco33<25>        LOC          = AR5         ;# bank 3        (I/O)      (LVTTL)                             (IO_L79P_3)
#NET      v2p_exp_vcco33<26>        LOC          = AT1         ;# bank 3        (I/O)      (LVTTL)                             (IO_L78N_3)
#NET      v2p_exp_vcco33<27>        LOC          = AT2         ;# bank 3        (I/O)      (LVTTL)                             (IO_L78P_3)
#NET      v2p_exp_vcco33<28>        LOC          = AT3         ;# bank 3        (I/O)      (LVTTL)                             (IO_L77N_3)
#NET      v2p_exp_vcco33<29>        LOC          = AT4         ;# bank 3        (I/O)      (LVTTL)                             (IO_L77P_3)
#NET      v2p_exp_vcco33<30>        LOC          = AU1         ;# bank 3        (I/O)      (LVTTL)                             (IO_L76N_3)
#NET      v2p_exp_vcco33<31>        LOC          = AU2         ;# bank 3        (I/O)      (LVTTL)                             (IO_L76P_3)
#NET      v2p_exp_vcco33<32>        LOC          = AU3         ;# bank 3        (I/O)      (LVTTL)                             (IO_L75N_3/VREF_3)
#NET      v2p_exp_vcco33<33>        LOC          = AU4         ;# bank 3        (I/O)      (LVTTL)                             (IO_L75P_3)
#NET      v2p_exp_vcco33<34>        LOC          = AV3         ;# bank 3        (I/O)      (LVTTL)                             (IO_L74N_3)
#NET      v2p_exp_vcco33<35>        LOC          = AW3         ;# bank 3        (I/O)      (LVTTL)                             (IO_L74P_3)
#NET      v2p_exp_vcco33<36>        LOC          = AV1         ;# bank 3        (I/O)      (LVTTL)                             (IO_L73N_3)
#NET      v2p_exp_vcco33<37>        LOC          = AV2         ;# bank 3        (I/O)      (LVTTL)                             (IO_L73P_3)
#NET      v2p_exp_vcco33<38>        LOC          = AW1         ;# bank 3        (I/O)      (LVTTL)                             (IO_L06N_3)
#NET      v2p_exp_vcco33<39>        LOC          = AW2         ;# bank 3        (I/O)      (LVTTL)                             (IO_L06P_3)
#NET      v2p_exp_vcco33<40>        LOC          = AT8         ;# bank 3        (I/O)      (LVTTL)                             (IO_L05N_3)
#NET      v2p_exp_vcco33<41>        LOC          = AU8         ;# bank 3        (I/O)      (LVTTL)                             (IO_L05P_3)
#NET      v2p_exp_vcco33<42>        LOC          = AT6         ;# bank 3        (I/O)      (LVTTL)                             (IO_L04N_3)
#NET      v2p_exp_vcco33<43>        LOC          = AU7         ;# bank 3        (I/O)      (LVTTL)                             (IO_L04P_3)
#NET      v2p_exp_vcco33<44>        LOC          = AY5         ;# bank 3        (I/O)      (LVTTL)                             (IO_L03N_3/VREF_3)
#NET      v2p_exp_vcco33<45>        LOC          = AY6         ;# bank 3        (I/O)      (LVTTL)                             (IO_L03P_3)
#NET      v2p_exp_vcco33<46>        LOC          = AV7         ;# bank 3        (I/O)      (LVTTL)                             (IO_L02N_3)
#NET      v2p_exp_vcco33<47>        LOC          = AW7         ;# bank 3        (I/O)      (LVTTL)                             (IO_L02P_3)
#NET      v2p_exp_vcco33<48>        LOC          = AU10        ;# bank 4        (I/O)      (LVTTL)                             (IO_L07N_4)
#NET      v2p_exp_vcco33<49>        LOC          = AT10        ;# bank 4        (I/O)      (LVTTL)                             (IO_L07P_4/VREF_4)
#NET      v2p_exp_vcco33<50>        LOC          = AV10        ;# bank 4        (I/O)      (LVTTL)                             (IO_L08N_4)
#NET      v2p_exp_vcco33<51>        LOC          = AW10        ;# bank 4        (I/O)      (LVTTL)                             (IO_L08P_4)
#NET      v2p_exp_vcco33<52>        LOC          = AV11        ;# bank 4        (I/O)      (LVTTL)                             (IO_L19N_4)
#NET      v2p_exp_vcco33<53>        LOC          = AU11        ;# bank 4        (I/O)      (LVTTL)                             (IO_L19P_4)
#NET      v2p_exp_vcco33<54>        LOC          = AY10        ;# bank 4        (I/O)      (LVTTL)                             (IO_L20N_4)

#NET      v2p_exp_vcco25<0>         LOC          = E7          ;# bank 2        (I/O)      (SSTL)                              (IO_L02N_2)
#NET      v2p_exp_vcco25<1>         LOC          = D7          ;# bank 2        (I/O)      (SSTL)                              (IO_L02P_2)
#NET      v2p_exp_vcco25<2>         LOC          = E6          ;# bank 2        (I/O)      (SSTL)                              (IO_L03N_2)
#NET      v2p_exp_vcco25<3>         LOC          = D6          ;# bank 2        (I/O)      (SSTL)                              (IO_L03P_2)
#NET      v2p_exp_vcco25<4>         LOC          = D3          ;# bank 2        (I/O)      (SSTL)                              (IO_L05N_2)
#NET      v2p_exp_vcco25<5>         LOC          = E3          ;# bank 2        (I/O)      (SSTL)                              (IO_L05P_2)
#NET      v2p_exp_vcco25<6>         LOC          = D1          ;# bank 2        (I/O)      (SSTL)                              (IO_L06N_2)
#NET      v2p_exp_vcco25<7>         LOC          = D2          ;# bank 2        (I/O)      (SSTL)                              (IO_L06P_2)
#NET      v2p_exp_vcco25<8>         LOC          = E1          ;# bank 2        (I/O)      (SSTL)                              (IO_L73N_2)
#NET      v2p_exp_vcco25<9>         LOC          = E2          ;# bank 2        (I/O)      (SSTL)                              (IO_L73P_2)
#NET      v2p_exp_vcco25<10>        LOC          = F4          ;# bank 2        (I/O)      (SSTL)                              (IO_L74N_2)
#NET      v2p_exp_vcco25<11>        LOC          = F3          ;# bank 2        (I/O)      (SSTL)                              (IO_L74P_2)
#NET      v2p_exp_vcco25<12>        LOC          = F1          ;# bank 2        (I/O)      (SSTL)                              (IO_L75N_2)
#NET      v2p_exp_vcco25<13>        LOC          = F2          ;# bank 2        (I/O)      (SSTL)                              (IO_L75P_2)
#NET      v2p_exp_vcco25<14>        LOC          = G2          ;# bank 2        (I/O)      (SSTL)                              (IO_L77N_2)
#NET      v2p_exp_vcco25<15>        LOC          = G1          ;# bank 2        (I/O)      (SSTL)                              (IO_L77P_2)
#NET      v2p_exp_vcco25<16>        LOC          = G5          ;# bank 2        (I/O)      (SSTL)                              (IO_L78N_2)
#NET      v2p_exp_vcco25<17>        LOC          = H6          ;# bank 2        (I/O)      (SSTL)                              (IO_L78P_2)
#NET      v2p_exp_vcco25<18>        LOC          = H4          ;# bank 2        (I/O)      (SSTL)                              (IO_L79N_2)
#NET      v2p_exp_vcco25<19>        LOC          = H5          ;# bank 2        (I/O)      (SSTL)                              (IO_L79P_2)
#NET      v2p_exp_vcco25<20>        LOC          = H3          ;# bank 2        (I/O)      (SSTL)                              (IO_L80N_2)
#NET      v2p_exp_vcco25<21>        LOC          = H2          ;# bank 2        (I/O)      (SSTL)                              (IO_L80P_2)
#NET      v2p_exp_vcco25<22>        LOC          = H7          ;# bank 2        (I/O)      (SSTL)                              (IO_L81N_2)
#NET      v2p_exp_vcco25<23>        LOC          = J8          ;# bank 2        (I/O)      (SSTL)                              (IO_L81P_2)
#NET      v2p_exp_vcco25<24>        LOC          = J5          ;# bank 2        (I/O)      (SSTL)                              (IO_L83N_2)
#NET      v2p_exp_vcco25<25>        LOC          = J4          ;# bank 2        (I/O)      (SSTL)                              (IO_L83P_2)
#NET      v2p_exp_vcco25<26>        LOC          = J1          ;# bank 2        (I/O)      (SSTL)                              (IO_L84N_2)
#NET      v2p_exp_vcco25<27>        LOC          = J2          ;# bank 2        (I/O)      (SSTL)                              (IO_L84P_2)
#NET      v2p_exp_vcco25<28>        LOC          = K9          ;# bank 2        (I/O)      (SSTL)                              (IO_L07N_2)
#NET      v2p_exp_vcco25<29>        LOC          = L10         ;# bank 2        (I/O)      (SSTL)                              (IO_L07P_2)
#NET      v2p_exp_vcco25<30>        LOC          = K6          ;# bank 2        (I/O)      (SSTL)                              (IO_L08N_2)
#NET      v2p_exp_vcco25<31>        LOC          = K5          ;# bank 2        (I/O)      (SSTL)                              (IO_L08P_2)
#NET      v2p_exp_vcco25<32>        LOC          = K8          ;# bank 2        (I/O)      (SSTL)                              (IO_L09N_2)
#NET      v2p_exp_vcco25<33>        LOC          = K7          ;# bank 2        (I/O)      (SSTL)                              (IO_L09P_2)
#NET      v2p_exp_vcco25<34>        LOC          = L8          ;# bank 2        (I/O)      (SSTL)                              (IO_L11N_2)
#NET      v2p_exp_vcco25<35>        LOC          = L9          ;# bank 2        (I/O)      (SSTL)                              (IO_L11P_2)
#NET      v2p_exp_vcco25<36>        LOC          = L6          ;# bank 2        (I/O)      (SSTL)                              (IO_L12N_2)
#NET      v2p_exp_vcco25<37>        LOC          = L7          ;# bank 2        (I/O)      (SSTL)                              (IO_L12P_2)
#NET      v2p_exp_vcco25<38>        LOC          = K3          ;# bank 2        (I/O)      (SSTL)                              (IO_L13N_2)
#NET      v2p_exp_vcco25<39>        LOC          = L3          ;# bank 2        (I/O)      (SSTL)                              (IO_L13P_2)
#NET      v2p_exp_vcco25<40>        LOC          = L5          ;# bank 2        (I/O)      (SSTL)                              (IO_L14N_2)
#NET      v2p_exp_vcco25<41>        LOC          = L4          ;# bank 2        (I/O)      (SSTL)                              (IO_L14P_2)
#NET      v2p_exp_vcco25<42>        LOC          = L1          ;# bank 2        (I/O)      (SSTL)                              (IO_L15N_2)
#NET      v2p_exp_vcco25<43>        LOC          = L2          ;# bank 2        (I/O)      (SSTL)                              (IO_L15P_2)
#NET      v2p_exp_vcco25<44>        LOC          = M11         ;# bank 2        (I/O)      (SSTL)                              (IO_L17N_2)
#NET      v2p_exp_vcco25<45>        LOC          = M12         ;# bank 2        (I/O)      (SSTL)                              (IO_L17P_2)
#NET      v2p_exp_vcco25<46>        LOC          = M9          ;# bank 2        (I/O)      (SSTL)                              (IO_L18N_2)
#NET      v2p_exp_vcco25<47>        LOC          = M10         ;# bank 2        (I/O)      (SSTL)                              (IO_L18P_2)
#NET      v2p_exp_vcco25<48>        LOC          = M2          ;# bank 2        (I/O)      (SSTL)                              (IO_L19N_2)
#NET      v2p_exp_vcco25<49>        LOC          = M3          ;# bank 2        (I/O)      (SSTL)                              (IO_L19P_2)
#NET      v2p_exp_vcco25<50>        LOC          = M4          ;# bank 2        (I/O)      (SSTL)                              (IO_L20N_2)
#NET      v2p_exp_vcco25<51>        LOC          = M5          ;# bank 2        (I/O)      (SSTL)                              (IO_L20P_2)
#NET      v2p_exp_vcco25<52>        LOC          = N7          ;# bank 2        (I/O)      (SSTL)                              (IO_L21N_2)
#NET      v2p_exp_vcco25<53>        LOC          = N8          ;# bank 2        (I/O)      (SSTL)                              (IO_L21P_2)
#NET      v2p_exp_vcco25<54>        LOC          = N9          ;# bank 2        (I/O)      (SSTL)                              (IO_L23N_2)
#NET      v2p_exp_vcco25<55>        LOC          = N10         ;# bank 2        (I/O)      (SSTL)                              (IO_L23P_2)
#NET      v2p_exp_vcco25<56>        LOC          = N3          ;# bank 2        (I/O)      (SSTL)                              (IO_L24N_2)
#NET      v2p_exp_vcco25<57>        LOC          = N4          ;# bank 2        (I/O)      (SSTL)                              (IO_L24P_2)
#NET      v2p_exp_vcco25<58>        LOC          = N1          ;# bank 2        (I/O)      (SSTL)                              (IO_L25N_2)
#NET      v2p_exp_vcco25<59>        LOC          = N2          ;# bank 2        (I/O)      (SSTL)                              (IO_L25P_2)
#NET      v2p_exp_vcco25<60>        LOC          = N11         ;# bank 2        (I/O)      (SSTL)                              (IO_L26N_2)
#NET      v2p_exp_vcco25<61>        LOC          = N12         ;# bank 2        (I/O)      (SSTL)                              (IO_L26P_2)
#NET      v2p_exp_vcco25<62>        LOC          = P9          ;# bank 2        (I/O)      (SSTL)                              (IO_L27N_2)
#NET      v2p_exp_vcco25<63>        LOC          = P10         ;# bank 2        (I/O)      (SSTL)                              (IO_L27P_2)
#NET      v2p_exp_vcco25<64>        LOC          = M34         ;# bank 7        (I/O)      (SSTL)                              (IO_L18N_7)
#NET      v2p_exp_vcco25<65>        LOC          = M33         ;# bank 7        (I/O)      (SSTL)                              (IO_L18P_7)
#NET      v2p_exp_vcco25<66>        LOC          = M41         ;# bank 7        (I/O)      (SSTL)                              (IO_L19N_7)
#NET      v2p_exp_vcco25<67>        LOC          = M40         ;# bank 7        (I/O)      (SSTL)                              (IO_L19P_7)
#NET      v2p_exp_vcco25<68>        LOC          = M39         ;# bank 7        (I/O)      (SSTL)                              (IO_L20N_7)
#NET      v2p_exp_vcco25<69>        LOC          = M38         ;# bank 7        (I/O)      (SSTL)                              (IO_L20P_7)
#NET      v2p_exp_vcco25<70>        LOC          = N36         ;# bank 7        (I/O)      (SSTL)                              (IO_L21N_7)
#NET      v2p_exp_vcco25<71>        LOC          = N35         ;# bank 7        (I/O)      (SSTL)                              (IO_L21P_7)
#NET      v2p_exp_vcco25<72>        LOC          = N34         ;# bank 7        (I/O)      (SSTL)                              (IO_L23N_7)
#NET      v2p_exp_vcco25<73>        LOC          = N33         ;# bank 7        (I/O)      (SSTL)                              (IO_L23P_7)
#NET      v2p_exp_vcco25<74>        LOC          = N40         ;# bank 7        (I/O)      (SSTL)                              (IO_L24N_7)
#NET      v2p_exp_vcco25<75>        LOC          = N39         ;# bank 7        (I/O)      (SSTL)                              (IO_L24P_7)
#NET      v2p_exp_vcco25<76>        LOC          = N42         ;# bank 7        (I/O)      (SSTL)                              (IO_L25N_7)
#NET      v2p_exp_vcco25<77>        LOC          = N41         ;# bank 7        (I/O)      (SSTL)                              (IO_L25P_7)
#NET      v2p_exp_vcco25<78>        LOC          = N32         ;# bank 7        (I/O)      (SSTL)                              (IO_L26N_7)
#NET      v2p_exp_vcco25<79>        LOC          = N31         ;# bank 7        (I/O)      (SSTL)                              (IO_L26P_7)
#NET      v2p_exp_vcco25<80>        LOC          = P34         ;# bank 7        (I/O)      (SSTL)                              (IO_L27N_7)
#NET      v2p_exp_vcco25<81>        LOC          = P33         ;# bank 7        (I/O)      (SSTL)                              (IO_L27P_7)
#NET      v2p_exp_vcco25<82>        LOC          = P32         ;# bank 7        (I/O)      (SSTL)                              (IO_L29N_7)
#NET      v2p_exp_vcco25<83>        LOC          = P31         ;# bank 7        (I/O)      (SSTL)                              (IO_L29P_7)
#NET      v2p_exp_vcco25<84>        LOC          = R34         ;# bank 7        (I/O)      (SSTL)                              (IO_L32N_7)

#NET     v2p_exp_vcco_var<*>       IOSTANDARD   =    LVTTL     | PULLUP;
#NET     v2p_exp_vcco25<*>         IOSTANDARD   =    LVCMOS25  | DRIVE = 12  | SLOW | PULLUP;
#NET     v2p_exp_vcco33<*>         IOSTANDARD   =    LVTTL     | PULLUP;


# MGT Interface                     Voltage:    2.5                  PINS:  80          (40 inputs, 40 outputs)
#NET      rxp<10>                   LOC          = A39         ;# bank N/A       (I)                 (RXPPAD2)
#NET      rxn<10>                   LOC          = A38         ;# bank N/A       (I)                 (RXNPAD2)
#NET      txn<10>                   LOC          = A41         ;# bank N/A       (O)                 (TXNPAD2)
#NET      txp<10>                   LOC          = A40         ;# bank N/A       (O)                 (TXPPAD2)
#NET      rxp<11>                   LOC          = A35         ;# bank N/A       (I)                 (RXPPAD3)
#NET      rxn<11>                   LOC          = A34         ;# bank N/A       (I)                 (RXNPAD3)
#NET      txn<11>                   LOC          = A37         ;# bank N/A       (O)                 (TXNPAD3)
#NET      txp<11>                   LOC          = A36         ;# bank N/A       (O)                 (TXPPAD3)
#NET      rxp<12>                   LOC          = A31         ;# bank N/A       (I)                 (RXPPAD4)
#NET      rxn<12>                   LOC          = A30         ;# bank N/A       (I)                 (RXNPAD4)
#NET      txn<12>                   LOC          = A33         ;# bank N/A       (O)                 (TXNPAD4)
#NET      txp<12>                   LOC          = A32         ;# bank N/A       (O)                 (TXPPAD4)
#NET      rxp<13>                   LOC          = A27         ;# bank N/A       (I)                 (RXPPAD5)
#NET      rxn<13>                   LOC          = A26         ;# bank N/A       (I)                 (RXNPAD5)
#NET      txn<13>                   LOC          = A29         ;# bank N/A       (O)                 (TXNPAD5)
#NET      txp<13>                   LOC          = A28         ;# bank N/A       (O)                 (TXPPAD5)
#NET      rxn<0>                    LOC          = BB2         ;# bank N/A       (I)                 (RXNPAD14)
#NET      rxp<0>                    LOC          = BB3         ;# bank N/A       (I)                 (RXPPAD14)
#NET      txp<0>                    LOC          = BB4         ;# bank N/A       (O)                 (TXPPAD14)
#NET      txn<0>                    LOC          = BB5         ;# bank N/A       (O)                 (TXNPAD14)
#NET      rxn<1>                    LOC          = BB6         ;# bank N/A       (I)                 (RXNPAD15)
#NET      rxp<1>                    LOC          = BB7         ;# bank N/A       (I)                 (RXPPAD15)
#NET      txp<1>                    LOC          = BB8         ;# bank N/A       (O)                 (TXPPAD15)
#NET      txn<1>                    LOC          = BB9         ;# bank N/A       (O)                 (TXNPAD15)
#NET      rxn<2>                    LOC          = BB10        ;# bank N/A       (I)                 (RXNPAD16)
#NET      rxp<2>                    LOC          = BB11        ;# bank N/A       (I)                 (RXPPAD16)
#NET      txp<2>                    LOC          = BB12        ;# bank N/A       (O)                 (TXPPAD16)
#NET      txn<2>                    LOC          = BB13        ;# bank N/A       (O)                 (TXNPAD16)
#NET      rxn<3>                    LOC          = BB14        ;# bank N/A       (I)                 (RXNPAD17)
#NET      rxp<3>                    LOC          = BB15        ;# bank N/A       (I)                 (RXPPAD17)
#NET      txp<3>                    LOC          = BB16        ;# bank N/A       (O)                 (TXPPAD17)
#NET      txn<3>                    LOC          = BB17        ;# bank N/A       (O)                 (TXNPAD17)
#NET      rxn<4>                    LOC          = BB18        ;# bank N/A       (I)                 (RXNPAD18)
#NET      rxp<4>                    LOC          = BB19        ;# bank N/A       (I)                 (RXPPAD18)
#NET      txp<4>                    LOC          = BB20        ;# bank N/A       (O)                 (TXPPAD18)
#NET      txn<4>                    LOC          = BB21        ;# bank N/A       (O)                 (TXNPAD18)
#NET      rxn<5>                    LOC          = BB22        ;# bank N/A       (I)                 (RXNPAD19)
#NET      rxp<5>                    LOC          = BB23        ;# bank N/A       (I)                 (RXPPAD19)
#NET      txp<5>                    LOC          = BB24        ;# bank N/A       (O)                 (TXPPAD19)
#NET      txn<5>                    LOC          = BB25        ;# bank N/A       (O)                 (TXNPAD19)
#NET      rxn<6>                    LOC          = BB26        ;# bank N/A       (I)                 (RXNPAD20)
#NET      rxp<6>                    LOC          = BB27        ;# bank N/A       (I)                 (RXPPAD20)
#NET      txp<6>                    LOC          = BB28        ;# bank N/A       (O)                 (TXPPAD20)
#NET      txn<6>                    LOC          = BB29        ;# bank N/A       (O)                 (TXNPAD20)
#NET      rxn<7>                    LOC          = BB30        ;# bank N/A       (I)                 (RXNPAD21)
#NET      rxp<7>                    LOC          = BB31        ;# bank N/A       (I)                 (RXPPAD21)
#NET      txp<7>                    LOC          = BB32        ;# bank N/A       (O)                 (TXPPAD21)
#NET      txn<7>                    LOC          = BB33        ;# bank N/A       (O)                 (TXNPAD21)
#NET      rxn<8>                    LOC          = BB34        ;# bank N/A       (I)                 (RXNPAD22)
#NET      rxp<8>                    LOC          = BB35        ;# bank N/A       (I)                 (RXPPAD22)
#NET      txp<8>                    LOC          = BB36        ;# bank N/A       (O)                 (TXPPAD22)
#NET      txn<8>                    LOC          = BB37        ;# bank N/A       (O)                 (TXNPAD22)
#NET      rxn<9>                    LOC          = BB38        ;# bank N/A       (I)                 (RXNPAD23)
#NET      rxp<9>                    LOC          = BB39        ;# bank N/A       (I)                 (RXPPAD23)
#NET      txp<9>                    LOC          = BB40        ;# bank N/A       (O)                 (TXPPAD23)
#NET      txn<9>                    LOC          = BB41        ;# bank N/A       (O)                 (TXNPAD23)


# DCI Pins                                                           PINS:  16          (16 inputs)
 CONFIG   PROHIBIT                               = G34         ;# bank 0         (I)                 (IO_L01N_0/VRP_0)
 CONFIG   PROHIBIT                               = H34         ;# bank 0         (I)                 (IO_L01P_0/VRN_0)
 CONFIG   PROHIBIT                               = H9          ;# bank 1         (I)                 (IO_L01N_1/VRP_1)
 CONFIG   PROHIBIT                               = G9          ;# bank 1         (I)                 (IO_L01P_1/VRN_1)
 CONFIG   PROHIBIT                               = C5          ;# bank 2         (I)                 (IO_L01N_2/VRP_2)
 CONFIG   PROHIBIT                               = C6          ;# bank 2         (I)                 (IO_L01P_2/VRN_2)
 CONFIG   PROHIBIT                               = AV6         ;# bank 3         (I)                 (IO_L01N_3/VRP_3)
 CONFIG   PROHIBIT                               = AW6         ;# bank 3         (I)                 (IO_L01P_3/VRN_3)
 CONFIG   PROHIBIT                               = AR10        ;# bank 4         (I)                 (IO_L06N_4/VRP_4)
 CONFIG   PROHIBIT                               = AP10        ;# bank 4         (I)                 (IO_L06P_4/VRN_4)
 CONFIG   PROHIBIT                               = AP33        ;# bank 5         (I)                 (IO_L06N_5/VRP_5)
 CONFIG   PROHIBIT                               = AR33        ;# bank 5         (I)                 (IO_L06P_5/VRN_5)
 CONFIG   PROHIBIT                               = AV37        ;# bank 6         (I)                 (IO_L01N_6/VRP_6)
 CONFIG   PROHIBIT                               = AW37        ;# bank 6         (I)                 (IO_L01P_6/VRN_6)
 CONFIG   PROHIBIT                               = C38         ;# bank 7         (I)                 (IO_L01N_7/VRP_7)
 CONFIG   PROHIBIT                               = C37         ;# bank 7         (I)                 (IO_L01P_7/VRN_7)


# VREF Pins                         Voltage:    variable             PINS:  53          (53 inputs)
 CONFIG   PROHIBIT                               = D34         ;# bank 0         (I)     (variable)  (IO_L03P_0/VREF_0)
 CONFIG   PROHIBIT                               = J32         ;# bank 0         (I)     (variable)  (IO_L09P_0/VREF_0)
 CONFIG   PROHIBIT                               = E31         ;# bank 0         (I)     (variable)  (IO_L27P_0/VREF_0)
 CONFIG   PROHIBIT                               = M29         ;# bank 0         (I)     (variable)  (IO_L36P_0/VREF_0)
 CONFIG   PROHIBIT                               = F27         ;# bank 0         (I)     (variable)  (IO_L45P_0/VREF_0)
 CONFIG   PROHIBIT                               = C26         ;# bank 0         (I)     (variable)  (IO_L57P_0/VREF_0)
 CONFIG   PROHIBIT                               = M23         ;# bank 0         (I)     (variable)  (IO_L66P_0/VREF_0)
 CONFIG   PROHIBIT                               = F23         ;# bank 0         (I)     (variable)  (IO_L69P_0/VREF_0)
 CONFIG   PROHIBIT                               = J28         ;# bank 0         (I)     (variable)  (2VP1000 Only)

 CONFIG   PROHIBIT                               = F20         ;# bank 1         (I)     (variable)  (IO_L69N_1/VREF_1)
 CONFIG   PROHIBIT                               = M20         ;# bank 1         (I)     (variable)  (IO_L66N_1/VREF_1)
 CONFIG   PROHIBIT                               = C17         ;# bank 1         (I)     (variable)  (IO_L57N_1/VREF_1)
 CONFIG   PROHIBIT                               = F16         ;# bank 1         (I)     (variable)  (IO_L45N_1/VREF_1)
 CONFIG   PROHIBIT                               = M14         ;# bank 1         (I)     (variable)  (IO_L36N_1/VREF_1)
 CONFIG   PROHIBIT                               = E12         ;# bank 1         (I)     (variable)  (IO_L27N_1/VREF_1)
 CONFIG   PROHIBIT                               = J11         ;# bank 1         (I)     (variable)  (IO_L09N_1/VREF_1)
 CONFIG   PROHIBIT                               = D9          ;# bank 1         (I)     (variable)  (IO_L03N_1/VREF_1)
 CONFIG   PROHIBIT                               = J15         ;# bank 1         (I)     (variable)  (2VP1000 Only)

 CONFIG   PROHIBIT                               = G6          ;# bank 2         (I)      (SSTL_I)   (IO_L04N_2/VREF_2)
 CONFIG   PROHIBIT                               = G3          ;# bank 2         (I)      (SSTL_I)   (IO_L76N_2/VREF_2)
 CONFIG   PROHIBIT                               = J6          ;# bank 2         (I)      (SSTL_I)   (IO_L82N_2/VREF_2)
 CONFIG   PROHIBIT                               = K2          ;# bank 2         (I)      (SSTL_I)   (IO_L10N_2/VREF_2)
 CONFIG   PROHIBIT                               = M7          ;# bank 2         (I)      (SSTL_I)   (IO_L16N_2/VREF_2)
 CONFIG   PROHIBIT                               = N5          ;# bank 2         (I)      (SSTL_I)   (IO_L22N_2/VREF_2)
 CONFIG   PROHIBIT                               = P7          ;# bank 2         (I)      (SSTL_I)   (IO_L28N_2/VREF_2)
 CONFIG   PROHIBIT                               = P3          ;# bank 2         (I)      (SSTL_I)   (IO_L34N_2/VREF_2)
 CONFIG   PROHIBIT                               = T2          ;# bank 2         (I)      (SSTL_I)   (IO_L40N_2/VREF_2)
 CONFIG   PROHIBIT                               = U1          ;# bank 2         (I)      (SSTL_I)   (IO_L46N_2/VREF_2)
 CONFIG   PROHIBIT                               = V1          ;# bank 2         (I)      (SSTL_I)   (IO_L52N_2/VREF_2)
 CONFIG   PROHIBIT                               = W1          ;# bank 2         (I)      (SSTL_I)   (IO_L58N_2/VREF_2)
 CONFIG   PROHIBIT                               = AA6         ;# bank 2         (I)      (SSTL_I)   (IO_L88N_2/VREF_2)

 CONFIG   PROHIBIT                               = AU23        ;# bank 5         (I)     (variable)  (IO_L69N_5/VREF_5)
 CONFIG   PROHIBIT                               = AL23        ;# bank 5         (I)     (variable)  (IO_L66N_5/VREF_5)
 CONFIG   PROHIBIT                               = AY26        ;# bank 5         (I)     (variable)  (IO_L57N_5/VREF_5)
 CONFIG   PROHIBIT                               = AU27        ;# bank 5         (I)     (variable)  (IO_L45N_5/VREF_5)
 CONFIG   PROHIBIT                               = AL29        ;# bank 5         (I)     (variable)  (IO_L36N_5/VREF_5)
 CONFIG   PROHIBIT                               = AV31        ;# bank 5         (I)     (variable)  (IO_L27N_5/VREF_5)
 CONFIG   PROHIBIT                               = AP32        ;# bank 5         (I)     (variable)  (IO_L09N_5/VREF_5)
 CONFIG   PROHIBIT                               = AT33        ;# bank 5         (I)     (variable)  (IO_L07N_5/VREF_5)
 CONFIG   PROHIBIT                               = AP28        ;# bank 5         (I)     (variable)  (2VP1000 Only)

 CONFIG   PROHIBIT                               = AA37        ;# bank 7         (I)      (SSTL_I)   (IO_L88N_7/VREF_7)
 CONFIG   PROHIBIT                               = W42         ;# bank 7         (I)      (SSTL_I)   (IO_L58N_7/VREF_7)
 CONFIG   PROHIBIT                               = V42         ;# bank 7         (I)      (SSTL_I)   (IO_L52N_7/VREF_7)
 CONFIG   PROHIBIT                               = U42         ;# bank 7         (I)      (SSTL_I)   (IO_L46N_7/VREF_7)
 CONFIG   PROHIBIT                               = T41         ;# bank 7         (I)      (SSTL_I)   (IO_L40N_7/VREF_7)
 CONFIG   PROHIBIT                               = P40         ;# bank 7         (I)      (SSTL_I)   (IO_L34N_7/VREF_7)
 CONFIG   PROHIBIT                               = P36         ;# bank 7         (I)      (SSTL_I)   (IO_L28N_7/VREF_7)
 CONFIG   PROHIBIT                               = N38         ;# bank 7         (I)      (SSTL_I)   (IO_L22N_7/VREF_7)
 CONFIG   PROHIBIT                               = M36         ;# bank 7         (I)      (SSTL_I)   (IO_L16N_7/VREF_7)
 CONFIG   PROHIBIT                               = K41         ;# bank 7         (I)      (SSTL_I)   (IO_L10N_7/VREF_7)
 CONFIG   PROHIBIT                               = J37         ;# bank 7         (I)      (SSTL_I)   (IO_L82N_7/VREF_7)
 CONFIG   PROHIBIT                               = G40         ;# bank 7         (I)      (SSTL_I)   (IO_L76N_7/VREF_7)
 CONFIG   PROHIBIT                               = G37         ;# bank 7         (I)      (SSTL_I)   (IO_L04N_7/VREF_7)


# FPGA Programming Interface        Voltage:    2.5                  PINS:  20          (12 inputs, 2 outputs, 3 bidir, 3 N/A)
 CONFIG   PROHIBIT                               = C36         ;# bank N/A       (I)     (LVCMOS12)  (TDI)
 CONFIG   PROHIBIT                               = G8          ;# bank N/A       (I)     (LVCMOS12)  (TCK)
 CONFIG   PROHIBIT                               = C7          ;# bank N/A       (O)     (LVCMOS12)  (TDO)
 CONFIG   PROHIBIT                               = F8          ;# bank N/A       (I)     (LVCMOS12)  (TMS)
 CONFIG   PROHIBIT                               = G35         ;# bank N/A       (I)     (LVCMOS12)  (PROG_n)
 CONFIG   PROHIBIT                               = AW8         ;# bank N/A      (I/O)    (LVCMOS12)  (DONE)
 CONFIG   PROHIBIT                               = AY7         ;# bank N/A      (I/O)    (LVCMOS12)  (CONFIG_CLK)
 CONFIG   PROHIBIT                               = AW35        ;# bank N/A       (I)     (LVCMOS12)  (MODE[2])
 CONFIG   PROHIBIT                               = AY36        ;# bank N/A       (I)     (LVCMOS12)  (MODE[1])
 CONFIG   PROHIBIT                               = AV35        ;# bank N/A       (I)     (LVCMOS12)  (MODE[0])
 CONFIG   PROHIBIT                               = F35         ;# bank N/A       (I)     (LVCMOS12)  (HSWAP_EN)
 CONFIG   PROHIBIT                               = AV8         ;# bank N/A       (I)     (LVCMOS12)  (PWRDWN_n)
 CONFIG   PROHIBIT                               = E8          ;# bank N/A       (I)     (LVCMOS12)  (VBATT)
 CONFIG   PROHIBIT                               = D8          ;# bank N/A      (N/A)       (N/A)    (RSVD)
 CONFIG   PROHIBIT                               = E35         ;# bank N/A      (N/A)       (N/A)    (DXP)
 CONFIG   PROHIBIT                               = D35         ;# bank N/A      (N/A)       (N/A)    (DXN)
 CONFIG   PROHIBIT                               = AT9         ;# bank 4         (O)     (LVCMOS12)  (IO_L01N_4/BUSY/DOUT)
 CONFIG   PROHIBIT                               = AR9         ;# bank 4        (I/O)    (LVCMOS12)  (IO_L01P_4/INIT_n)
 CONFIG   PROHIBIT                               = AR34        ;# bank 5         (I)     (LVCMOS12)  (IO_L01N_5/RDWR_n)
 CONFIG   PROHIBIT                               = AT34        ;# bank 5         (I)     (LVCMOS12)  (IO_L01P_5/CS_n)


#-=-# END OF PINLIST #-=-#                         INTERFACE PIN1012



 #=-=# Summary #=-=#
 # Clock Inputs                                                 PINS:        7          (7 inputs)
 # FPGA General Pins                Voltage:    3.3             PINS:       18          (10 inputs, 8 outputs)
 # Ethernet Interface #1            Voltage:    3.3             PINS:       29          (16 inputs, 11 outputs, 2 bidirectional)
 # Ethernet Interface #2            Voltage:    3.3             PINS:       29          (16 inputs, 11 outputs, 2 bidirectional)
 # Local Bus Interface              Voltage:    3.3             PINS:       43          (43 bidirectional)
 # Flash Interfaces                 Voltage:    3.3             PINS:        2          (1 output, 1 bidirectional)
 # CPLD Interface                   Voltage:    3.3             PINS:       15          (1 input, 2 outputs, 12 bidirectional)
 # SystemACE Interface              Voltage:    3.3             PINS:        2          (1 input, 1 output)
 # RS232 Interface                  Voltage:    3.3             PINS:        4          (2 inputs, 2 outputs)
 # CPU Debug Interface              Voltage:    3.3             PINS:        6          (5 inputs, 1 output)
 # DDR SDRAM Interface 1            Voltage:    2.5             PINS:       64          (1 input, 27 outputs, 36 bidirectional)
 # DDR SDRAM Interface 2            Voltage:    2.5             PINS:       64          (1 input, 27 outputs, 36 bidirectional)
 # SRAM Interface 1                 Voltage:    3.3             PINS:       72          (36 outputs, 36 bidirectional)
 # SRAM Interface 2                 Voltage:    3.3             PINS:       72          (36 outputs, 36 bidirectional)
 # PowerSpan II Processor Bus       Voltage:    3.3             PINS:      125          (2 inputs, 1 output, 122 bidirectional)
 # PMC Interface                    Voltage:    variable        PINS:       68          (4 inputs, 64 bidirectional)
 # Expansion Connectors             Voltage:    variable        PINS:      223          (223 bidirectional)
 # MGT Interface                    Voltage:    2.5             PINS:       80          (40 inputs, 40 outputs)
 # DCI Pins                                                     PINS:       16          (16 inputs)
 # VREF Pins                        Voltage:    variable        PINS:       53          (53 inputs)
 # FPGA Programming Interface       Voltage:    2.5             PINS:       20          (12 inputs, 2 outputs, 3 bidir, 3 N/A)
