//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	_Z3runxxixiP8LootPooliP4ItemiPPbPx

.visible .entry _Z3runxxixiP8LootPooliP4ItemiPPbPx(
	.param .u64 _Z3runxxixiP8LootPooliP4ItemiPPbPx_param_0,
	.param .u64 _Z3runxxixiP8LootPooliP4ItemiPPbPx_param_1,
	.param .u32 _Z3runxxixiP8LootPooliP4ItemiPPbPx_param_2,
	.param .u64 _Z3runxxixiP8LootPooliP4ItemiPPbPx_param_3,
	.param .u32 _Z3runxxixiP8LootPooliP4ItemiPPbPx_param_4,
	.param .u64 _Z3runxxixiP8LootPooliP4ItemiPPbPx_param_5,
	.param .u32 _Z3runxxixiP8LootPooliP4ItemiPPbPx_param_6,
	.param .u64 _Z3runxxixiP8LootPooliP4ItemiPPbPx_param_7,
	.param .u32 _Z3runxxixiP8LootPooliP4ItemiPPbPx_param_8,
	.param .u64 _Z3runxxixiP8LootPooliP4ItemiPPbPx_param_9,
	.param .u64 _Z3runxxixiP8LootPooliP4ItemiPPbPx_param_10
)
{
	.local .align 8 .b8 	__local_depot0[272];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<130>;
	.reg .b16 	%rs<111>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<398>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<631>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd199, [_Z3runxxixiP8LootPooliP4ItemiPPbPx_param_0];
	ld.param.u64 	%rd200, [_Z3runxxixiP8LootPooliP4ItemiPPbPx_param_1];
	ld.param.u32 	%r137, [_Z3runxxixiP8LootPooliP4ItemiPPbPx_param_2];
	ld.param.u32 	%r138, [_Z3runxxixiP8LootPooliP4ItemiPPbPx_param_4];
	ld.param.u64 	%rd202, [_Z3runxxixiP8LootPooliP4ItemiPPbPx_param_5];
	ld.param.u32 	%r139, [_Z3runxxixiP8LootPooliP4ItemiPPbPx_param_6];
	ld.param.u64 	%rd203, [_Z3runxxixiP8LootPooliP4ItemiPPbPx_param_7];
	ld.param.u64 	%rd204, [_Z3runxxixiP8LootPooliP4ItemiPPbPx_param_9];
	ld.param.u64 	%rd205, [_Z3runxxixiP8LootPooliP4ItemiPPbPx_param_10];
	cvta.to.global.u64 	%rd1, %rd203;
	add.u64 	%rd2, %SPL, 0;
	add.u64 	%rd3, %SPL, 40;
	add.u64 	%rd4, %SPL, 80;
	add.u64 	%rd5, %SPL, 120;
	mov.u32 	%r140, %ntid.x;
	mov.u32 	%r141, %ctaid.x;
	mov.u32 	%r142, %tid.x;
	mad.lo.s32 	%r143, %r140, %r141, %r142;
	cvt.s64.s32	%rd6, %r143;
	cvt.s64.s32	%rd7, %r137;
	or.b64  	%rd210, %rd199, %rd7;
	and.b64  	%rd211, %rd210, -4294967296;
	setp.eq.s64	%p1, %rd211, 0;
	@%p1 bra 	BB0_2;

	div.s64 	%rd567, %rd199, %rd7;
	bra.uni 	BB0_3;

BB0_2:
	cvt.u32.u64	%r144, %rd7;
	cvt.u32.u64	%r145, %rd199;
	div.u32 	%r146, %r145, %r144;
	cvt.u64.u32	%rd567, %r146;

BB0_3:
	setp.ge.s64	%p2, %rd6, %rd567;
	@%p2 bra 	BB0_178;

	cvt.u32.u64	%r147, %rd6;
	mul.lo.s64 	%rd212, %rd200, %rd199;
	shr.s64 	%rd213, %rd212, 63;
	shr.u64 	%rd214, %rd213, 58;
	add.s64 	%rd215, %rd212, %rd214;
	shr.s64 	%rd216, %rd215, 6;
	shr.s32 	%r148, %r137, 31;
	shr.u32 	%r149, %r148, 26;
	add.s32 	%r150, %r137, %r149;
	shr.s32 	%r1, %r150, 6;
	mul.lo.s32 	%r151, %r1, %r147;
	cvt.s64.s32	%rd217, %r151;
	add.s64 	%rd11, %rd217, %rd216;
	setp.lt.s32	%p3, %r137, 64;
	@%p3 bra 	BB0_178;

	cvta.to.global.u64 	%rd12, %rd204;
	mov.u32 	%r347, 0;
	cvta.to.global.u64 	%rd239, %rd202;
	cvta.to.global.u64 	%rd490, %rd205;

BB0_6:
	mov.u32 	%r348, 0;
	mov.u64 	%rd568, 0;

BB0_7:
	setp.lt.s32	%p4, %r139, 1;
	@%p4 bra 	BB0_16;

	and.b32  	%r157, %r139, 3;
	mov.u32 	%r349, 0;
	setp.eq.s32	%p5, %r157, 0;
	@%p5 bra 	BB0_14;

	setp.eq.s32	%p6, %r157, 1;
	@%p6 bra 	BB0_13;

	setp.eq.s32	%p7, %r157, 2;
	@%p7 bra 	BB0_12;

	ld.global.u32 	%r159, [%rd1+4];
	st.local.u32 	[%rd2], %r159;
	mov.u32 	%r349, 1;

BB0_12:
	mul.wide.u32 	%rd220, %r349, 32;
	add.s64 	%rd221, %rd1, %rd220;
	ld.global.u32 	%r160, [%rd221+4];
	mul.wide.u32 	%rd222, %r349, 4;
	add.s64 	%rd223, %rd2, %rd222;
	st.local.u32 	[%rd223], %r160;
	add.s32 	%r349, %r349, 1;

BB0_13:
	mul.wide.s32 	%rd224, %r349, 32;
	add.s64 	%rd225, %rd1, %rd224;
	ld.global.u32 	%r161, [%rd225+4];
	mul.wide.s32 	%rd226, %r349, 4;
	add.s64 	%rd227, %rd2, %rd226;
	st.local.u32 	[%rd227], %r161;
	add.s32 	%r349, %r349, 1;

BB0_14:
	setp.lt.u32	%p8, %r139, 4;
	@%p8 bra 	BB0_16;

BB0_15:
	mul.wide.s32 	%rd228, %r349, 32;
	add.s64 	%rd229, %rd1, %rd228;
	ld.global.u32 	%r162, [%rd229+4];
	mul.wide.s32 	%rd230, %r349, 4;
	add.s64 	%rd231, %rd2, %rd230;
	ld.global.u32 	%r163, [%rd229+36];
	ld.global.u32 	%r164, [%rd229+68];
	ld.global.u32 	%r165, [%rd229+100];
	st.local.u32 	[%rd231], %r162;
	st.local.u32 	[%rd231+4], %r163;
	st.local.u32 	[%rd231+8], %r164;
	st.local.u32 	[%rd231+12], %r165;
	add.s32 	%r349, %r349, 4;
	setp.lt.s32	%p9, %r349, %r139;
	@%p9 bra 	BB0_15;

BB0_16:
	ld.param.u64 	%rd497, [_Z3runxxixiP8LootPooliP4ItemiPPbPx_param_3];
	mov.u32 	%r353, 0;
	cvt.s64.s32	%rd232, %r348;
	cvt.s64.s32	%rd233, %r347;
	add.s64 	%rd234, %rd11, %rd233;
	shl.b64 	%rd235, %rd234, 6;
	add.s64 	%rd236, %rd235, %rd497;
	add.s64 	%rd237, %rd236, %rd232;
	and.b64  	%rd238, %rd237, 281474976710655;
	xor.b64  	%rd627, %rd238, 25214903917;
	setp.lt.s32	%p10, %r138, 1;
	@%p10 bra 	BB0_167;

BB0_17:
	mul.wide.s32 	%rd240, %r353, 24;
	add.s64 	%rd241, %rd239, %rd240;
	ld.global.v2.u32 	{%r167, %r168}, [%rd241];
	ld.global.v2.u32 	{%r169, %r170}, [%rd241+8];
	ld.global.u64 	%rd17, [%rd241+16];
	ld.u32 	%r16, [%rd17];
	mov.u16 	%rs97, 1;
	setp.lt.s32	%p11, %r169, 1;
	@%p11 bra 	BB0_26;

	and.b32  	%r17, %r169, 3;
	setp.eq.s32	%p12, %r17, 0;
	mov.u16 	%rs97, 0;
	mov.u16 	%rs96, 1;
	mov.u32 	%r359, 0;
	@%p12 bra 	BB0_24;

	setp.eq.s32	%p13, %r17, 1;
	mov.u16 	%rs93, 1;
	mov.u32 	%r357, 0;
	mov.u32 	%r356, %r16;
	@%p13 bra 	BB0_23;

	setp.eq.s32	%p14, %r17, 2;
	mov.u32 	%r357, 1;
	mov.u32 	%r354, %r16;
	@%p14 bra 	BB0_22;

	ld.u32 	%r354, [%rd17+64];
	mov.u32 	%r357, 2;

BB0_22:
	setp.eq.s32	%p15, %r354, %r16;
	selp.u16	%rs93, 1, 0, %p15;
	mul.wide.u32 	%rd242, %r357, 64;
	add.s64 	%rd243, %rd17, %rd242;
	ld.u32 	%r356, [%rd243];

BB0_23:
	setp.eq.s32	%p16, %r356, %r16;
	selp.b16	%rs96, %rs93, 0, %p16;
	add.s32 	%r359, %r357, 1;
	mov.u16 	%rs97, %rs96;

BB0_24:
	setp.lt.u32	%p17, %r169, 4;
	@%p17 bra 	BB0_26;

BB0_25:
	mul.wide.s32 	%rd244, %r359, 64;
	add.s64 	%rd245, %rd17, %rd244;
	ld.u32 	%r175, [%rd245];
	setp.eq.s32	%p18, %r175, %r16;
	ld.u32 	%r176, [%rd245+64];
	setp.eq.s32	%p19, %r176, %r16;
	and.pred  	%p20, %p18, %p19;
	ld.u32 	%r177, [%rd245+128];
	setp.eq.s32	%p21, %r177, %r16;
	and.pred  	%p22, %p20, %p21;
	ld.u32 	%r178, [%rd245+192];
	setp.eq.s32	%p23, %r178, %r16;
	and.pred  	%p24, %p22, %p23;
	selp.b16	%rs96, %rs96, 0, %p24;
	add.s32 	%r359, %r359, 4;
	setp.lt.s32	%p25, %r359, %r169;
	mov.u16 	%rs97, %rs96;
	@%p25 bra 	BB0_25;

BB0_26:
	sub.s32 	%r28, %r168, %r167;
	add.s32 	%r179, %r28, 1;
	not.b32 	%r180, %r28;
	and.b32  	%r181, %r179, %r180;
	setp.eq.s32	%p26, %r181, %r179;
	cvt.s64.s32	%rd18, %r179;
	@%p26 bra 	BB0_32;
	bra.uni 	BB0_27;

BB0_32:
	mul.lo.s64 	%rd252, %rd627, 25214903917;
	add.s64 	%rd253, %rd252, 11;
	and.b64  	%rd627, %rd253, 281474976710655;
	bfe.u64 	%rd254, %rd253, 17, 31;
	mul.lo.s64 	%rd255, %rd18, %rd254;
	shr.u64 	%rd572, %rd255, 31;
	bra.uni 	BB0_33;

BB0_27:
	cvt.s64.s32	%rd19, %r28;

BB0_28:
	mul.lo.s64 	%rd246, %rd627, 25214903917;
	add.s64 	%rd247, %rd246, 11;
	and.b64  	%rd627, %rd247, 281474976710655;
	bfe.u64 	%rd22, %rd247, 17, 31;
	and.b64  	%rd248, %rd18, -4294967296;
	setp.eq.s64	%p27, %rd248, 0;
	@%p27 bra 	BB0_30;
	bra.uni 	BB0_29;

BB0_30:
	cvt.u32.u64	%r182, %rd18;
	cvt.u32.u64	%r183, %rd22;
	rem.u32 	%r184, %r183, %r182;
	cvt.u64.u32	%rd572, %r184;
	bra.uni 	BB0_31;

BB0_29:
	rem.s64 	%rd572, %rd22, %rd18;

BB0_31:
	cvt.s64.s32 	%rd249, %rd572;
	sub.s64 	%rd250, %rd19, %rd249;
	add.s64 	%rd251, %rd250, %rd22;
	setp.lt.s64	%p28, %rd251, 0;
	@%p28 bra 	BB0_28;

BB0_33:
	cvt.u32.u64	%r185, %rd572;
	add.s32 	%r29, %r185, %r167;
	setp.lt.s32	%p29, %r29, 1;
	@%p29 bra 	BB0_166;

	mov.u32 	%r360, 0;
	cvt.s64.s32	%rd30, %r169;

BB0_35:
	and.b16  	%rs40, %rs97, 255;
	setp.eq.s16	%p30, %rs40, 0;
	@%p30 bra 	BB0_37;
	bra.uni 	BB0_36;

BB0_37:
	neg.s32 	%r326, %r169;
	and.b32  	%r325, %r169, %r326;
	setp.eq.s32	%p31, %r325, %r169;
	@%p31 bra 	BB0_42;
	bra.uni 	BB0_38;

BB0_42:
	mul.lo.s64 	%rd263, %rd627, 25214903917;
	add.s64 	%rd264, %rd263, 11;
	and.b64  	%rd627, %rd264, 281474976710655;
	bfe.u64 	%rd265, %rd264, 17, 31;
	mul.lo.s64 	%rd266, %rd265, %rd30;
	shr.u64 	%rd577, %rd266, 31;
	bra.uni 	BB0_43;

BB0_38:
	mul.lo.s64 	%rd256, %rd627, 25214903917;
	add.s64 	%rd257, %rd256, 11;
	and.b64  	%rd627, %rd257, 281474976710655;
	bfe.u64 	%rd37, %rd257, 17, 31;
	and.b64  	%rd258, %rd30, -4294967296;
	setp.eq.s64	%p32, %rd258, 0;
	@%p32 bra 	BB0_40;
	bra.uni 	BB0_39;

BB0_40:
	cvt.u32.u64	%r196, %rd30;
	cvt.u32.u64	%r197, %rd37;
	rem.u32 	%r198, %r197, %r196;
	cvt.u64.u32	%rd577, %r198;
	bra.uni 	BB0_41;

BB0_39:
	rem.s64 	%rd577, %rd37, %rd30;

BB0_41:
	cvt.s64.s32 	%rd259, %rd577;
	add.s64 	%rd260, %rd30, -1;
	sub.s64 	%rd261, %rd260, %rd259;
	add.s64 	%rd262, %rd261, %rd37;
	setp.lt.s64	%p33, %rd262, 0;
	@%p33 bra 	BB0_38;

BB0_43:
	cvt.s64.s32 	%rd267, %rd577;
	shl.b64 	%rd268, %rd267, 6;
	add.s64 	%rd269, %rd17, %rd268;
	ld.v2.u32 	{%r361, %r362}, [%rd269];
	ld.v2.u32 	{%r363, %r364}, [%rd269+8];
	ld.v2.u32 	{%r54, %r55}, [%rd269+16];
	ld.v4.u8 	{%rs98, %rs99, %rs100, %rs101}, [%rd269+28];
	ld.v2.u32 	{%r205, %r367}, [%rd269+32];
	ld.u64 	%rd579, [%rd269+40];
	ld.u64 	%rd49, [%rd269+48];
	ld.u64 	%rd581, [%rd269+56];
	bra.uni 	BB0_44;

BB0_36:
	ld.v2.u32 	{%r361, %r362}, [%rd17];
	ld.v2.u32 	{%r363, %r364}, [%rd17+8];
	ld.v2.u32 	{%r54, %r55}, [%rd17+16];
	ld.v4.u8 	{%rs98, %rs99, %rs100, %rs101}, [%rd17+28];
	ld.v2.u32 	{%r194, %r367}, [%rd17+32];
	ld.u64 	%rd579, [%rd17+40];
	ld.u64 	%rd49, [%rd17+48];
	ld.u64 	%rd581, [%rd17+56];

BB0_44:
	setp.eq.s32	%p34, %r363, %r362;
	@%p34 bra 	BB0_52;

	sub.s32 	%r61, %r363, %r362;
	add.s32 	%r207, %r61, 1;
	not.b32 	%r208, %r61;
	and.b32  	%r209, %r207, %r208;
	setp.eq.s32	%p35, %r209, %r207;
	cvt.s64.s32	%rd52, %r207;
	@%p35 bra 	BB0_50;
	bra.uni 	BB0_46;

BB0_50:
	mul.lo.s64 	%rd276, %rd627, 25214903917;
	add.s64 	%rd277, %rd276, 11;
	and.b64  	%rd627, %rd277, 281474976710655;
	bfe.u64 	%rd278, %rd277, 17, 31;
	mul.lo.s64 	%rd279, %rd278, %rd52;
	shr.u64 	%rd585, %rd279, 31;
	bra.uni 	BB0_51;

BB0_46:
	mul.lo.s64 	%rd270, %rd627, 25214903917;
	add.s64 	%rd271, %rd270, 11;
	bfe.u64 	%rd56, %rd271, 17, 31;
	and.b64  	%rd272, %rd52, -4294967296;
	setp.eq.s64	%p36, %rd272, 0;
	@%p36 bra 	BB0_48;
	bra.uni 	BB0_47;

BB0_48:
	cvt.u32.u64	%r210, %rd52;
	cvt.u32.u64	%r211, %rd56;
	rem.u32 	%r212, %r211, %r210;
	cvt.u64.u32	%rd585, %r212;
	bra.uni 	BB0_49;

BB0_47:
	rem.s64 	%rd585, %rd56, %rd52;

BB0_49:
	sub.s32 	%r327, %r363, %r362;
	cvt.s64.s32	%rd507, %r327;
	mul.lo.s64 	%rd506, %rd627, 25214903917;
	add.s64 	%rd505, %rd506, 11;
	and.b64  	%rd627, %rd505, 281474976710655;
	cvt.s64.s32 	%rd273, %rd585;
	sub.s64 	%rd274, %rd507, %rd273;
	add.s64 	%rd275, %rd274, %rd56;
	setp.lt.s64	%p37, %rd275, 0;
	@%p37 bra 	BB0_46;

BB0_51:
	cvt.u32.u64	%r213, %rd585;
	add.s32 	%r362, %r213, %r362;

BB0_52:
	mul.lo.s64 	%rd280, %rd627, 25214903917;
	add.s64 	%rd281, %rd280, 11;
	and.b64  	%rd282, %rd281, 281474976710655;
	setp.eq.s16	%p38, %rs100, 0;
	selp.b64	%rd627, %rd627, %rd282, %p38;
	setp.eq.s16	%p39, %rs98, 0;
	mov.u32 	%r390, 0;
	@%p39 bra 	BB0_69;

	neg.s32 	%r215, %r367;
	and.b32  	%r216, %r367, %r215;
	setp.eq.s32	%p40, %r216, %r367;
	cvt.s64.s32	%rd66, %r367;
	@%p40 bra 	BB0_58;
	bra.uni 	BB0_54;

BB0_58:
	mul.lo.s64 	%rd289, %rd627, 25214903917;
	add.s64 	%rd290, %rd289, 11;
	and.b64  	%rd627, %rd290, 281474976710655;
	bfe.u64 	%rd291, %rd290, 17, 31;
	mul.lo.s64 	%rd292, %rd291, %rd66;
	shr.u64 	%rd590, %rd292, 31;
	bra.uni 	BB0_59;

BB0_54:
	mul.lo.s64 	%rd283, %rd627, 25214903917;
	add.s64 	%rd284, %rd283, 11;
	bfe.u64 	%rd70, %rd284, 17, 31;
	and.b64  	%rd285, %rd66, -4294967296;
	setp.eq.s64	%p41, %rd285, 0;
	@%p41 bra 	BB0_56;
	bra.uni 	BB0_55;

BB0_56:
	cvt.u32.u64	%r218, %rd66;
	cvt.u32.u64	%r219, %rd70;
	rem.u32 	%r220, %r219, %r218;
	cvt.u64.u32	%rd590, %r220;
	bra.uni 	BB0_57;

BB0_55:
	rem.s64 	%rd590, %rd70, %rd66;

BB0_57:
	add.s32 	%r328, %r367, -1;
	cvt.s64.s32	%rd511, %r328;
	mul.lo.s64 	%rd510, %rd627, 25214903917;
	add.s64 	%rd509, %rd510, 11;
	and.b64  	%rd627, %rd509, 281474976710655;
	cvt.s64.s32 	%rd286, %rd590;
	sub.s64 	%rd287, %rd511, %rd286;
	add.s64 	%rd288, %rd287, %rd70;
	setp.lt.s64	%p42, %rd288, 0;
	@%p42 bra 	BB0_54;

BB0_59:
	cvt.s64.s32 	%rd78, %rd590;
	shl.b64 	%rd293, %rd78, 2;
	add.s64 	%rd294, %rd579, %rd293;
	ld.u32 	%r222, [%rd294];
	st.local.u32 	[%rd3], %r222;
	mov.u32 	%r390, 1;
	setp.lt.s32	%p43, %r222, 10;
	@%p43 bra 	BB0_60;

	add.s64 	%rd296, %rd49, %rd293;
	ld.u32 	%r223, [%rd296];
	neg.s32 	%r224, %r223;
	and.b32  	%r225, %r223, %r224;
	setp.eq.s32	%p44, %r225, %r223;
	cvt.s64.s32	%rd79, %r223;
	@%p44 bra 	BB0_66;
	bra.uni 	BB0_62;

BB0_66:
	mul.lo.s64 	%rd303, %rd627, 25214903917;
	add.s64 	%rd304, %rd303, 11;
	and.b64  	%rd627, %rd304, 281474976710655;
	bfe.u64 	%rd305, %rd304, 17, 31;
	mul.lo.s64 	%rd306, %rd79, %rd305;
	shr.u64 	%rd594, %rd306, 31;
	bra.uni 	BB0_67;

BB0_62:
	mul.lo.s64 	%rd297, %rd627, 25214903917;
	add.s64 	%rd298, %rd297, 11;
	bfe.u64 	%rd83, %rd298, 17, 31;
	and.b64  	%rd299, %rd79, -4294967296;
	setp.eq.s64	%p45, %rd299, 0;
	@%p45 bra 	BB0_64;
	bra.uni 	BB0_63;

BB0_64:
	cvt.s64.s32	%rd517, %r223;
	cvt.u32.u64	%r331, %rd517;
	cvt.u32.u64	%r229, %rd83;
	rem.u32 	%r230, %r229, %r331;
	cvt.u64.u32	%rd594, %r230;
	bra.uni 	BB0_65;

BB0_63:
	rem.s64 	%rd594, %rd83, %rd79;

BB0_65:
	cvt.s64.s32	%rd516, %r223;
	cvt.u32.u64	%r330, %rd516;
	add.s32 	%r329, %r330, -1;
	cvt.s64.s32	%rd515, %r329;
	mul.lo.s64 	%rd514, %rd627, 25214903917;
	add.s64 	%rd513, %rd514, 11;
	and.b64  	%rd627, %rd513, 281474976710655;
	cvt.s64.s32 	%rd300, %rd594;
	sub.s64 	%rd301, %rd515, %rd300;
	add.s64 	%rd302, %rd301, %rd83;
	setp.lt.s64	%p46, %rd302, 0;
	@%p46 bra 	BB0_62;

BB0_67:
	cvt.u32.u64	%r231, %rd594;
	add.s32 	%r369, %r231, 1;
	bra.uni 	BB0_68;

BB0_60:
	mov.u32 	%r369, %r390;

BB0_68:
	st.local.u32 	[%rd4], %r369;

BB0_69:
	setp.eq.s16	%p47, %rs99, 0;
	@%p47 bra 	BB0_151;

	mov.u16 	%rs52, 0;
	st.local.v2.u8 	[%rd5], {%rs52, %rs52};
	st.local.v2.u8 	[%rd5+2], {%rs52, %rs52};
	st.local.v4.u8 	[%rd5+4], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+8], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+12], {%rs52, %rs52, %rs52, %rs52};
	st.local.v2.u8 	[%rd5+18], {%rs52, %rs52};
	st.local.v4.u8 	[%rd5+20], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+24], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+28], {%rs52, %rs52, %rs52, %rs52};
	st.local.v2.u8 	[%rd5+34], {%rs52, %rs52};
	st.local.v4.u8 	[%rd5+36], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+40], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+44], {%rs52, %rs52, %rs52, %rs52};
	st.local.v2.u8 	[%rd5+50], {%rs52, %rs52};
	st.local.v4.u8 	[%rd5+52], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+56], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+60], {%rs52, %rs52, %rs52, %rs52};
	st.local.v2.u8 	[%rd5+66], {%rs52, %rs52};
	st.local.v4.u8 	[%rd5+68], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+72], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+76], {%rs52, %rs52, %rs52, %rs52};
	st.local.v2.u8 	[%rd5+82], {%rs52, %rs52};
	st.local.v4.u8 	[%rd5+84], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+88], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+92], {%rs52, %rs52, %rs52, %rs52};
	st.local.v2.u8 	[%rd5+98], {%rs52, %rs52};
	st.local.v4.u8 	[%rd5+100], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+104], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+108], {%rs52, %rs52, %rs52, %rs52};
	st.local.v2.u8 	[%rd5+114], {%rs52, %rs52};
	st.local.v4.u8 	[%rd5+116], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+120], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+124], {%rs52, %rs52, %rs52, %rs52};
	st.local.v2.u8 	[%rd5+130], {%rs52, %rs52};
	st.local.v4.u8 	[%rd5+132], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+136], {%rs52, %rs52, %rs52, %rs52};
	st.local.v4.u8 	[%rd5+140], {%rs52, %rs52, %rs52, %rs52};
	st.local.v2.u8 	[%rd5+16], {%rs52, %rs52};
	st.local.v2.u8 	[%rd5+32], {%rs52, %rs52};
	st.local.v2.u8 	[%rd5+48], {%rs52, %rs52};
	st.local.v2.u8 	[%rd5+64], {%rs52, %rs52};
	st.local.v2.u8 	[%rd5+80], {%rs52, %rs52};
	st.local.v2.u8 	[%rd5+96], {%rs52, %rs52};
	st.local.v2.u8 	[%rd5+112], {%rs52, %rs52};
	st.local.v2.u8 	[%rd5+128], {%rs52, %rs52};
	st.local.v4.u16 	[%rd5+144], {%rs52, %rs52, %rs52, %rs52};
	setp.eq.s32	%p48, %r55, %r54;
	@%p48 bra 	BB0_78;

	sub.s32 	%r70, %r55, %r54;
	add.s32 	%r233, %r70, 1;
	not.b32 	%r234, %r70;
	and.b32  	%r235, %r233, %r234;
	setp.eq.s32	%p49, %r235, %r233;
	cvt.s64.s32	%rd93, %r233;
	@%p49 bra 	BB0_76;
	bra.uni 	BB0_72;

BB0_76:
	mul.lo.s64 	%rd315, %rd627, 25214903917;
	add.s64 	%rd316, %rd315, 11;
	and.b64  	%rd627, %rd316, 281474976710655;
	bfe.u64 	%rd317, %rd316, 17, 31;
	mul.lo.s64 	%rd318, %rd317, %rd93;
	shr.u64 	%rd600, %rd318, 31;
	bra.uni 	BB0_77;

BB0_72:
	mul.lo.s64 	%rd309, %rd627, 25214903917;
	add.s64 	%rd310, %rd309, 11;
	bfe.u64 	%rd97, %rd310, 17, 31;
	and.b64  	%rd311, %rd93, -4294967296;
	setp.eq.s64	%p50, %rd311, 0;
	@%p50 bra 	BB0_74;
	bra.uni 	BB0_73;

BB0_74:
	cvt.u32.u64	%r236, %rd93;
	cvt.u32.u64	%r237, %rd97;
	rem.u32 	%r238, %r237, %r236;
	cvt.u64.u32	%rd600, %r238;
	bra.uni 	BB0_75;

BB0_73:
	rem.s64 	%rd600, %rd97, %rd93;

BB0_75:
	sub.s32 	%r339, %r55, %r54;
	cvt.s64.s32	%rd554, %r339;
	mul.lo.s64 	%rd553, %rd627, 25214903917;
	add.s64 	%rd552, %rd553, 11;
	and.b64  	%rd627, %rd552, 281474976710655;
	cvt.s64.s32 	%rd312, %rd600;
	sub.s64 	%rd313, %rd554, %rd312;
	add.s64 	%rd314, %rd313, %rd97;
	setp.lt.s64	%p51, %rd314, 0;
	@%p51 bra 	BB0_72;

BB0_77:
	cvt.u32.u64	%r239, %rd600;
	add.s32 	%r54, %r239, %r54;

BB0_78:
	shr.s32 	%r240, %r364, 31;
	shr.u32 	%r241, %r240, 30;
	add.s32 	%r242, %r364, %r241;
	shr.s32 	%r73, %r242, 2;
	add.s32 	%r243, %r73, 1;
	not.b32 	%r244, %r73;
	and.b32  	%r74, %r243, %r244;
	setp.eq.s32	%p52, %r74, %r243;
	cvt.s64.s32	%rd106, %r243;
	@%p52 bra 	BB0_83;
	bra.uni 	BB0_79;

BB0_83:
	mul.lo.s64 	%rd325, %rd627, 25214903917;
	add.s64 	%rd326, %rd325, 11;
	and.b64  	%rd627, %rd326, 281474976710655;
	bfe.u64 	%rd327, %rd326, 17, 31;
	mul.lo.s64 	%rd328, %rd106, %rd327;
	shr.u64 	%rd605, %rd328, 31;
	bra.uni 	BB0_84;

BB0_79:
	mul.lo.s64 	%rd319, %rd627, 25214903917;
	add.s64 	%rd320, %rd319, 11;
	bfe.u64 	%rd110, %rd320, 17, 31;
	and.b64  	%rd321, %rd106, -4294967296;
	setp.eq.s64	%p53, %rd321, 0;
	@%p53 bra 	BB0_81;
	bra.uni 	BB0_80;

BB0_81:
	cvt.u32.u64	%r245, %rd106;
	cvt.u32.u64	%r246, %rd110;
	rem.u32 	%r247, %r246, %r245;
	cvt.u64.u32	%rd605, %r247;
	bra.uni 	BB0_82;

BB0_80:
	rem.s64 	%rd605, %rd110, %rd106;

BB0_82:
	cvt.s64.s32	%rd521, %r73;
	mul.lo.s64 	%rd520, %rd627, 25214903917;
	add.s64 	%rd519, %rd520, 11;
	and.b64  	%rd627, %rd519, 281474976710655;
	cvt.s64.s32 	%rd322, %rd605;
	sub.s64 	%rd323, %rd521, %rd322;
	add.s64 	%rd324, %rd323, %rd110;
	setp.lt.s64	%p54, %rd324, 0;
	@%p54 bra 	BB0_79;

BB0_84:
	not.b32 	%r334, %r73;
	add.s32 	%r333, %r73, 1;
	and.b32  	%r332, %r333, %r334;
	cvt.u32.u64	%r248, %rd106;
	setp.eq.s32	%p55, %r332, %r248;
	@%p55 bra 	BB0_89;
	bra.uni 	BB0_85;

BB0_89:
	mul.lo.s64 	%rd335, %rd627, 25214903917;
	add.s64 	%rd336, %rd335, 11;
	and.b64  	%rd627, %rd336, 281474976710655;
	bfe.u64 	%rd337, %rd336, 17, 31;
	mul.lo.s64 	%rd338, %rd337, %rd106;
	shr.u64 	%rd609, %rd338, 31;
	bra.uni 	BB0_90;

BB0_85:
	mul.lo.s64 	%rd329, %rd627, 25214903917;
	add.s64 	%rd330, %rd329, 11;
	bfe.u64 	%rd121, %rd330, 17, 31;
	and.b64  	%rd331, %rd106, -4294967296;
	setp.eq.s64	%p56, %rd331, 0;
	@%p56 bra 	BB0_87;
	bra.uni 	BB0_86;

BB0_87:
	add.s32 	%r336, %r73, 1;
	cvt.s64.s32	%rd526, %r336;
	cvt.u32.u64	%r335, %rd526;
	cvt.u32.u64	%r250, %rd121;
	rem.u32 	%r251, %r250, %r335;
	cvt.u64.u32	%rd609, %r251;
	bra.uni 	BB0_88;

BB0_86:
	rem.s64 	%rd609, %rd121, %rd106;

BB0_88:
	cvt.s64.s32	%rd525, %r73;
	mul.lo.s64 	%rd524, %rd627, 25214903917;
	add.s64 	%rd523, %rd524, 11;
	and.b64  	%rd627, %rd523, 281474976710655;
	cvt.s64.s32 	%rd332, %rd609;
	sub.s64 	%rd333, %rd525, %rd332;
	add.s64 	%rd334, %rd333, %rd121;
	setp.lt.s64	%p57, %rd334, 0;
	@%p57 bra 	BB0_85;

BB0_90:
	cvt.u32.u64	%r252, %rd605;
	add.s32 	%r253, %r54, %r252;
	cvt.u32.u64	%r254, %rd609;
	add.s32 	%r255, %r253, %r254;
	add.s32 	%r256, %r255, 1;
	mul.lo.s64 	%rd339, %rd627, 25214903917;
	add.s64 	%rd340, %rd339, 11;
	and.b64  	%rd341, %rd340, 281474976710655;
	bfe.u64 	%rd342, %rd340, 24, 24;
	cvt.u32.u64	%r257, %rd342;
	cvt.rn.f32.s32	%f5, %r257;
	mul.lo.s64 	%rd343, %rd341, 25214903917;
	add.s64 	%rd344, %rd343, 11;
	and.b64  	%rd627, %rd344, 281474976710655;
	bfe.u64 	%rd345, %rd344, 24, 24;
	cvt.u32.u64	%r258, %rd345;
	cvt.rn.f32.s32	%f6, %r258;
	mul.f32 	%f7, %f6, 0f33800000;
	fma.rn.f32 	%f8, %f5, 0f33800000, %f7;
	add.f32 	%f9, %f8, 0fBF800000;
	cvt.f64.f32	%fd1, %f9;
	mul.f64 	%fd2, %fd1, 0d3FC3333333333333;
	cvt.rn.f32.f64	%f10, %fd2;
	cvt.rn.f32.s32	%f11, %r256;
	fma.rn.f32 	%f1, %f11, %f10, %f11;
	abs.f32 	%f12, %f1;
	mov.b32 	 %r259, %f1;
	and.b32  	%r260, %r259, -2147483648;
	or.b32  	%r261, %r260, 1056964608;
	mov.b32 	 %f13, %r261;
	add.f32 	%f14, %f1, %f13;
	cvt.rzi.f32.f32	%f15, %f14;
	setp.gt.f32	%p58, %f12, 0f4B000000;
	selp.f32	%f4, %f1, %f15, %p58;
	setp.geu.f32	%p59, %f12, 0f3F000000;
	@%p59 bra 	BB0_92;

	cvt.rzi.f32.f32	%f4, %f1;

BB0_92:
	cvt.rzi.s32.f32	%r262, %f4;
	mov.u32 	%r263, 1;
	max.s32 	%r75, %r263, %r262;
	mul.wide.s32 	%rd346, %r75, 24;
	add.s64 	%rd347, %rd581, %rd346;
	ld.u64 	%rd130, [%rd347+8];
	ld.u64 	%rd131, [%rd347+16];
	ld.u64 	%rd132, [%rd347];
	setp.lt.s64	%p60, %rd132, 1;
	@%p60 bra 	BB0_151;

	cvt.u32.u64	%r264, %rd132;
	neg.s32 	%r265, %r264;
	and.b32  	%r266, %r264, %r265;
	setp.eq.s32	%p61, %r266, %r264;
	@%p61 bra 	BB0_98;
	bra.uni 	BB0_94;

BB0_98:
	cvt.s64.s32 	%rd555, %rd132;
	mul.lo.s64 	%rd355, %rd627, 25214903917;
	add.s64 	%rd356, %rd355, 11;
	and.b64  	%rd627, %rd356, 281474976710655;
	bfe.u64 	%rd357, %rd356, 17, 31;
	mul.lo.s64 	%rd358, %rd555, %rd357;
	shr.u64 	%rd613, %rd358, 31;
	bra.uni 	BB0_99;

BB0_94:
	cvt.s64.s32 	%rd532, %rd132;
	mul.lo.s64 	%rd349, %rd627, 25214903917;
	add.s64 	%rd350, %rd349, 11;
	bfe.u64 	%rd137, %rd350, 17, 31;
	and.b64  	%rd351, %rd532, -4294967296;
	setp.eq.s64	%p62, %rd351, 0;
	@%p62 bra 	BB0_96;
	bra.uni 	BB0_95;

BB0_96:
	cvt.s64.s32 	%rd534, %rd132;
	cvt.u32.u64	%r267, %rd534;
	cvt.u32.u64	%r268, %rd137;
	rem.u32 	%r269, %r268, %r267;
	cvt.u64.u32	%rd613, %r269;
	bra.uni 	BB0_97;

BB0_95:
	cvt.s64.s32 	%rd533, %rd132;
	rem.s64 	%rd613, %rd137, %rd533;

BB0_97:
	mul.lo.s64 	%rd531, %rd627, 25214903917;
	add.s64 	%rd530, %rd531, 11;
	and.b64  	%rd627, %rd530, 281474976710655;
	add.s64 	%rd528, %rd132, 4294967295;
	cvt.s64.s32 	%rd527, %rd528;
	cvt.s64.s32 	%rd352, %rd613;
	sub.s64 	%rd353, %rd527, %rd352;
	add.s64 	%rd354, %rd353, %rd137;
	setp.lt.s64	%p63, %rd354, 0;
	@%p63 bra 	BB0_94;

BB0_99:
	cvt.s64.s32 	%rd359, %rd613;
	shl.b64 	%rd360, %rd359, 2;
	add.s64 	%rd361, %rd130, %rd360;
	ld.u32 	%r374, [%rd361];
	add.s64 	%rd362, %rd131, %rd360;
	ld.u32 	%r373, [%rd362];
	mul.wide.u32 	%rd363, %r390, 4;
	add.s64 	%rd364, %rd3, %rd363;
	st.local.u32 	[%rd364], %r374;
	add.s64 	%rd365, %rd4, %rd363;
	st.local.u32 	[%rd365], %r373;

BB0_100:
	mul.lo.s64 	%rd366, %rd627, 25214903917;
	add.s64 	%rd367, %rd366, 11;
	and.b64  	%rd627, %rd367, 281474976710655;
	bfe.u64 	%rd368, %rd367, 17, 31;
	bfe.u64 	%rd369, %rd367, 18, 30;
	mul.hi.u64 	%rd370, %rd369, -6640827866535438581;
	shr.u64 	%rd371, %rd370, 4;
	mul.lo.s64 	%rd372, %rd371, 50;
	sub.s64 	%rd147, %rd368, %rd372;
	mov.u64 	%rd373, 49;
	sub.s64 	%rd374, %rd373, %rd147;
	add.s64 	%rd375, %rd374, %rd368;
	setp.lt.s64	%p64, %rd375, 0;
	@%p64 bra 	BB0_100;

	cvt.rzi.s32.f32	%r342, %f4;
	mov.u32 	%r341, 1;
	max.s32 	%r340, %r341, %r342;
	cvt.u32.u64	%r270, %rd147;
	add.s32 	%r390, %r390, 1;
	setp.gt.s32	%p65, %r270, %r340;
	@%p65 bra 	BB0_151;

	cvt.rzi.s32.f32	%r345, %f4;
	mov.u32 	%r344, 1;
	max.s32 	%r375, %r344, %r345;

BB0_103:
	mov.u16 	%rs105, 0;
	and.b64  	%rd494, %rd132, 3;
	mul.wide.s32 	%rd377, %r374, 8;
	add.s64 	%rd150, %rd12, %rd377;
	setp.eq.s64	%p66, %rd494, 0;
	mov.u32 	%r381, 0;
	mov.u64 	%rd158, 0;
	@%p66 bra 	BB0_119;

	and.b64  	%rd495, %rd132, 3;
	setp.eq.s64	%p67, %rd495, 1;
	mov.u32 	%r381, 0;
	mov.u16 	%rs102, 0;
	mov.u64 	%rd154, 0;
	@%p67 bra 	BB0_114;

	and.b64  	%rd496, %rd132, 3;
	setp.eq.s64	%p68, %rd496, 2;
	mov.u32 	%r381, 0;
	mov.u16 	%rs102, 1;
	mov.u64 	%rd617, 0;
	@%p68 bra 	BB0_109;

	mov.u32 	%r381, 1;
	ld.local.u8 	%rs57, [%rd5];
	mov.u16 	%rs102, 2;
	mov.u64 	%rd617, 1;
	setp.ne.s16	%p69, %rs57, 0;
	@%p69 bra 	BB0_109;

	mov.u16 	%rs102, 2;
	mov.u64 	%rd617, 1;
	mov.u32 	%r381, 0;
	ld.global.u64 	%rd382, [%rd150];
	cvta.to.global.u64 	%rd383, %rd382;
	ld.s32 	%rd384, [%rd130];
	add.s64 	%rd385, %rd383, %rd384;
	ld.global.u8 	%rs59, [%rd385];
	setp.ne.s16	%p70, %rs59, 0;
	@%p70 bra 	BB0_109;

	mov.u16 	%rs102, 2;
	mov.u64 	%rd617, 1;
	mov.u32 	%r381, 1;
	mov.u16 	%rs61, 1;
	st.local.u8 	[%rd5], %rs61;

BB0_109:
	add.s64 	%rd152, %rd5, %rd617;
	ld.local.u8 	%rs62, [%rd152];
	setp.eq.s16	%p71, %rs62, 0;
	@%p71 bra 	BB0_110;
	bra.uni 	BB0_112;

BB0_110:
	ld.global.u64 	%rd387, [%rd150];
	cvta.to.global.u64 	%rd388, %rd387;
	shl.b64 	%rd389, %rd617, 2;
	add.s64 	%rd390, %rd130, %rd389;
	ld.s32 	%rd391, [%rd390];
	add.s64 	%rd392, %rd388, %rd391;
	ld.global.u8 	%rs63, [%rd392];
	setp.ne.s16	%p72, %rs63, 0;
	@%p72 bra 	BB0_113;

	add.s64 	%rd498, %rd5, %rd617;
	mov.u16 	%rs64, 1;
	st.local.u8 	[%rd498], %rs64;

BB0_112:
	add.s32 	%r381, %r381, 1;

BB0_113:
	cvt.u64.u16	%rd393, %rs102;
	and.b64  	%rd154, %rd393, 255;

BB0_114:
	add.s64 	%rd155, %rd5, %rd154;
	ld.local.u8 	%rs65, [%rd155];
	setp.eq.s16	%p73, %rs65, 0;
	@%p73 bra 	BB0_115;
	bra.uni 	BB0_117;

BB0_115:
	ld.global.u64 	%rd394, [%rd150];
	cvta.to.global.u64 	%rd395, %rd394;
	shl.b64 	%rd396, %rd154, 2;
	add.s64 	%rd397, %rd130, %rd396;
	ld.s32 	%rd398, [%rd397];
	add.s64 	%rd399, %rd395, %rd398;
	ld.global.u8 	%rs66, [%rd399];
	setp.ne.s16	%p74, %rs66, 0;
	@%p74 bra 	BB0_118;

	add.s64 	%rd499, %rd5, %rd154;
	mov.u16 	%rs67, 1;
	st.local.u8 	[%rd499], %rs67;

BB0_117:
	add.s32 	%r381, %r381, 1;

BB0_118:
	add.s16 	%rs105, %rs102, 1;
	cvt.u64.u16	%rd400, %rs105;
	cvt.s64.s8 	%rd158, %rd400;

BB0_119:
	setp.lt.u64	%p75, %rd132, 4;
	@%p75 bra 	BB0_137;

BB0_120:
	add.s64 	%rd159, %rd5, %rd158;
	ld.local.u8 	%rs68, [%rd159];
	setp.eq.s16	%p76, %rs68, 0;
	@%p76 bra 	BB0_121;
	bra.uni 	BB0_123;

BB0_121:
	ld.global.u64 	%rd401, [%rd150];
	cvta.to.global.u64 	%rd402, %rd401;
	shl.b64 	%rd403, %rd158, 2;
	add.s64 	%rd404, %rd130, %rd403;
	ld.s32 	%rd405, [%rd404];
	add.s64 	%rd406, %rd402, %rd405;
	ld.global.u8 	%rs69, [%rd406];
	setp.ne.s16	%p77, %rs69, 0;
	@%p77 bra 	BB0_124;

	add.s64 	%rd500, %rd5, %rd158;
	mov.u16 	%rs70, 1;
	st.local.u8 	[%rd500], %rs70;

BB0_123:
	add.s32 	%r381, %r381, 1;

BB0_124:
	add.s16 	%rs71, %rs105, 1;
	cvt.u64.u16	%rd407, %rs71;
	cvt.s64.s8 	%rd160, %rd407;
	add.s64 	%rd161, %rd5, %rd160;
	ld.local.u8 	%rs72, [%rd161];
	setp.eq.s16	%p78, %rs72, 0;
	@%p78 bra 	BB0_125;
	bra.uni 	BB0_127;

BB0_125:
	ld.global.u64 	%rd408, [%rd150];
	cvta.to.global.u64 	%rd409, %rd408;
	shl.b64 	%rd410, %rd160, 2;
	add.s64 	%rd411, %rd130, %rd410;
	ld.s32 	%rd412, [%rd411];
	add.s64 	%rd413, %rd409, %rd412;
	ld.global.u8 	%rs73, [%rd413];
	setp.ne.s16	%p79, %rs73, 0;
	@%p79 bra 	BB0_128;

	add.s64 	%rd501, %rd5, %rd160;
	mov.u16 	%rs74, 1;
	st.local.u8 	[%rd501], %rs74;

BB0_127:
	add.s32 	%r381, %r381, 1;

BB0_128:
	add.s16 	%rs75, %rs105, 2;
	cvt.u64.u16	%rd414, %rs75;
	cvt.s64.s8 	%rd162, %rd414;
	add.s64 	%rd163, %rd5, %rd162;
	ld.local.u8 	%rs76, [%rd163];
	setp.eq.s16	%p80, %rs76, 0;
	@%p80 bra 	BB0_129;
	bra.uni 	BB0_131;

BB0_129:
	ld.global.u64 	%rd415, [%rd150];
	cvta.to.global.u64 	%rd416, %rd415;
	shl.b64 	%rd417, %rd162, 2;
	add.s64 	%rd418, %rd130, %rd417;
	ld.s32 	%rd419, [%rd418];
	add.s64 	%rd420, %rd416, %rd419;
	ld.global.u8 	%rs77, [%rd420];
	setp.ne.s16	%p81, %rs77, 0;
	@%p81 bra 	BB0_132;

	add.s64 	%rd502, %rd5, %rd162;
	mov.u16 	%rs78, 1;
	st.local.u8 	[%rd502], %rs78;

BB0_131:
	add.s32 	%r381, %r381, 1;

BB0_132:
	add.s16 	%rs79, %rs105, 3;
	cvt.u64.u16	%rd421, %rs79;
	cvt.s64.s8 	%rd164, %rd421;
	add.s64 	%rd165, %rd5, %rd164;
	ld.local.u8 	%rs80, [%rd165];
	setp.eq.s16	%p82, %rs80, 0;
	@%p82 bra 	BB0_133;
	bra.uni 	BB0_135;

BB0_133:
	ld.global.u64 	%rd422, [%rd150];
	cvta.to.global.u64 	%rd423, %rd422;
	shl.b64 	%rd424, %rd164, 2;
	add.s64 	%rd425, %rd130, %rd424;
	ld.s32 	%rd426, [%rd425];
	add.s64 	%rd427, %rd423, %rd426;
	ld.global.u8 	%rs81, [%rd427];
	setp.ne.s16	%p83, %rs81, 0;
	@%p83 bra 	BB0_136;

	add.s64 	%rd503, %rd5, %rd164;
	mov.u16 	%rs82, 1;
	st.local.u8 	[%rd503], %rs82;

BB0_135:
	add.s32 	%r381, %r381, 1;

BB0_136:
	add.s16 	%rs105, %rs105, 4;
	cvt.u64.u16	%rd428, %rs105;
	cvt.s64.s8 	%rd158, %rd428;
	setp.lt.s64	%p84, %rd158, %rd132;
	@%p84 bra 	BB0_120;

BB0_137:
	cvt.s64.s32	%rd429, %r381;
	setp.eq.s64	%p85, %rd429, %rd132;
	@%p85 bra 	BB0_151;

	cvt.u64.u32	%rd430, %r381;
	sub.s64 	%rd167, %rd132, %rd430;
	cvt.u32.u64	%r277, %rd167;
	neg.s32 	%r278, %r277;
	and.b32  	%r279, %r277, %r278;
	setp.eq.s32	%p86, %r279, %r277;
	@%p86 bra 	BB0_143;
	bra.uni 	BB0_139;

BB0_143:
	cvt.s64.s32 	%rd540, %rd167;
	mul.lo.s64 	%rd438, %rd627, 25214903917;
	add.s64 	%rd439, %rd438, 11;
	and.b64  	%rd627, %rd439, 281474976710655;
	bfe.u64 	%rd440, %rd439, 17, 31;
	mul.lo.s64 	%rd441, %rd540, %rd440;
	shr.u64 	%rd623, %rd441, 31;
	bra.uni 	BB0_144;

BB0_139:
	cvt.s64.s32 	%rd537, %rd167;
	mul.lo.s64 	%rd432, %rd627, 25214903917;
	add.s64 	%rd433, %rd432, 11;
	bfe.u64 	%rd172, %rd433, 17, 31;
	and.b64  	%rd434, %rd537, -4294967296;
	setp.eq.s64	%p87, %rd434, 0;
	@%p87 bra 	BB0_141;
	bra.uni 	BB0_140;

BB0_141:
	cvt.s64.s32 	%rd539, %rd167;
	cvt.u32.u64	%r280, %rd539;
	cvt.u32.u64	%r281, %rd172;
	rem.u32 	%r282, %r281, %r280;
	cvt.u64.u32	%rd623, %r282;
	bra.uni 	BB0_142;

BB0_140:
	cvt.s64.s32 	%rd538, %rd167;
	rem.s64 	%rd623, %rd172, %rd538;

BB0_142:
	mul.lo.s64 	%rd547, %rd627, 25214903917;
	add.s64 	%rd546, %rd547, 11;
	and.b64  	%rd627, %rd546, 281474976710655;
	cvt.u64.u32	%rd544, %r381;
	sub.s64 	%rd543, %rd132, %rd544;
	add.s64 	%rd542, %rd543, 4294967295;
	cvt.s64.s32 	%rd541, %rd542;
	cvt.s64.s32 	%rd435, %rd623;
	sub.s64 	%rd436, %rd541, %rd435;
	add.s64 	%rd437, %rd436, %rd172;
	setp.lt.s64	%p88, %rd437, 0;
	@%p88 bra 	BB0_139;

BB0_144:
	cvt.u32.u64	%r387, %rd623;
	mov.u32 	%r386, 0;
	mov.u64 	%rd625, 0;

BB0_145:
	add.s64 	%rd443, %rd5, %rd625;
	ld.local.u8 	%rs83, [%rd443];
	setp.eq.s16	%p89, %rs83, 0;
	selp.b32	%r284, -1, 0, %p89;
	add.s32 	%r387, %r284, %r387;
	setp.lt.s32	%p90, %r387, 0;
	@%p90 bra 	BB0_147;

	add.s32 	%r386, %r386, 1;
	cvt.s64.s32	%rd625, %r386;
	setp.lt.s64	%p91, %rd625, %rd132;
	@%p91 bra 	BB0_145;
	bra.uni 	BB0_148;

BB0_147:
	shl.b64 	%rd444, %rd625, 2;
	add.s64 	%rd445, %rd130, %rd444;
	ld.u32 	%r374, [%rd445];
	add.s64 	%rd446, %rd131, %rd444;
	ld.u32 	%r373, [%rd446];

BB0_148:
	mul.wide.s32 	%rd447, %r390, 4;
	add.s64 	%rd448, %rd3, %rd447;
	st.local.u32 	[%rd448], %r374;
	add.s64 	%rd449, %rd4, %rd447;
	st.local.u32 	[%rd449], %r373;
	shr.u32 	%r285, %r375, 31;
	add.s32 	%r286, %r375, %r285;
	shr.s32 	%r375, %r286, 1;

BB0_149:
	mov.u64 	%rd182, %rd627;
	mov.u64 	%rd493, 49;
	mul.lo.s64 	%rd450, %rd182, 25214903917;
	add.s64 	%rd451, %rd450, 11;
	and.b64  	%rd627, %rd451, 281474976710655;
	bfe.u64 	%rd452, %rd451, 17, 31;
	bfe.u64 	%rd453, %rd451, 18, 30;
	mul.hi.u64 	%rd454, %rd453, -6640827866535438581;
	shr.u64 	%rd455, %rd454, 4;
	mul.lo.s64 	%rd456, %rd455, 50;
	sub.s64 	%rd184, %rd452, %rd456;
	sub.s64 	%rd458, %rd493, %rd184;
	add.s64 	%rd459, %rd458, %rd452;
	setp.lt.s64	%p92, %rd459, 0;
	@%p92 bra 	BB0_149;

	mul.lo.s64 	%rd550, %rd182, 25214903917;
	add.s64 	%rd549, %rd550, 11;
	and.b64  	%rd627, %rd549, 281474976710655;
	cvt.u32.u64	%r287, %rd184;
	add.s32 	%r390, %r390, 1;
	setp.le.s32	%p93, %r287, %r375;
	@%p93 bra 	BB0_103;

BB0_151:
	setp.eq.s16	%p94, %rs101, 0;
	@%p94 bra 	BB0_154;

BB0_152:
	mov.u64 	%rd186, %rd627;
	mul.lo.s64 	%rd460, %rd186, 25214903917;
	add.s64 	%rd461, %rd460, 11;
	and.b64  	%rd627, %rd461, 281474976710655;
	bfe.u64 	%rd462, %rd461, 17, 31;
	mul.hi.u64 	%rd463, %rd462, -6148914691236517205;
	shr.u64 	%rd464, %rd463, 2;
	mul.lo.s64 	%rd465, %rd464, 6;
	sub.s64 	%rd466, %rd462, %rd465;
	mov.u64 	%rd467, 5;
	sub.s64 	%rd468, %rd467, %rd466;
	add.s64 	%rd469, %rd468, %rd462;
	setp.lt.s64	%p95, %rd469, 0;
	@%p95 bra 	BB0_152;

	mul.lo.s64 	%rd558, %rd186, 25214903917;
	add.s64 	%rd557, %rd558, 11;
	and.b64  	%rd556, %rd557, 281474976710655;
	mul.lo.s64 	%rd470, %rd556, 25214903917;
	add.s64 	%rd471, %rd470, 11;
	and.b64  	%rd627, %rd471, 281474976710655;

BB0_154:
	setp.lt.s32	%p128, %r139, 1;
	@%p128 bra 	BB0_165;

	mov.u32 	%r391, 0;

BB0_156:
	mul.wide.s32 	%rd472, %r391, 32;
	add.s64 	%rd473, %rd1, %rd472;
	ld.global.v2.u32 	{%r289, %r290}, [%rd473];
	ld.global.v2.u32 	{%r292, %r293}, [%rd473+8];
	setp.ne.s32	%p97, %r361, %r289;
	setp.ne.s32	%p98, %r292, %r390;
	or.pred  	%p99, %p97, %p98;
	@%p99 bra 	BB0_164;

	mul.wide.s32 	%rd563, %r391, 32;
	add.s64 	%rd562, %rd1, %rd563;
	add.s64 	%rd561, %rd562, 24;
	add.s64 	%rd560, %rd562, 16;
	ld.global.u64 	%rd193, [%rd560];
	ld.global.u64 	%rd194, [%rd561];
	mov.u32 	%r392, 0;
	setp.lt.s32	%p100, %r390, 1;
	@%p100 bra 	BB0_162;

BB0_158:
	mov.u32 	%r393, 0;
	mul.wide.s32 	%rd474, %r392, 4;
	add.s64 	%rd475, %rd193, %rd474;
	ld.u32 	%r121, [%rd475];

BB0_159:
	cvt.s64.s32	%rd196, %r393;
	mul.wide.s32 	%rd476, %r393, 4;
	add.s64 	%rd477, %rd3, %rd476;
	ld.local.u32 	%r297, [%rd477];
	setp.ne.s32	%p101, %r121, %r297;
	@%p101 bra 	BB0_163;

	mul.wide.s32 	%rd566, %r392, 4;
	add.s64 	%rd565, %rd194, %rd566;
	ld.u32 	%r298, [%rd565];
	shl.b64 	%rd478, %rd196, 2;
	add.s64 	%rd479, %rd4, %rd478;
	ld.local.u32 	%r299, [%rd479];
	setp.gt.s32	%p102, %r298, %r299;
	@%p102 bra 	BB0_163;
	bra.uni 	BB0_161;

BB0_163:
	cvt.u32.u64	%r302, %rd196;
	add.s32 	%r393, %r302, 1;
	setp.lt.s32	%p104, %r393, %r390;
	@%p104 bra 	BB0_159;
	bra.uni 	BB0_164;

BB0_161:
	add.s32 	%r392, %r392, 1;
	setp.lt.s32	%p103, %r392, %r390;
	@%p103 bra 	BB0_158;

BB0_162:
	cvt.s64.s32	%rd564, %r391;
	shl.b64 	%rd480, %rd564, 2;
	add.s64 	%rd481, %rd2, %rd480;
	ld.local.u32 	%r300, [%rd481];
	sub.s32 	%r301, %r300, %r362;
	st.local.u32 	[%rd481], %r301;

BB0_164:
	cvt.s64.s32	%rd559, %r391;
	cvt.u32.u64	%r303, %rd559;
	add.s32 	%r391, %r303, 1;
	setp.lt.s32	%p105, %r391, %r139;
	@%p105 bra 	BB0_156;

BB0_165:
	add.s32 	%r360, %r360, 1;
	setp.lt.s32	%p106, %r360, %r29;
	@%p106 bra 	BB0_35;

BB0_166:
	add.s32 	%r353, %r353, 1;
	setp.lt.s32	%p107, %r353, %r138;
	@%p107 bra 	BB0_17;

BB0_167:
	setp.lt.s32	%p129, %r139, 1;
	mov.u16 	%rs110, 0;
	@%p129 bra 	BB0_176;

	and.b32  	%r307, %r139, 3;
	mov.u16 	%rs110, 0;
	mov.u32 	%r394, 0;
	setp.eq.s32	%p109, %r307, 0;
	@%p109 bra 	BB0_174;

	setp.eq.s32	%p110, %r307, 1;
	@%p110 bra 	BB0_173;

	setp.eq.s32	%p111, %r307, 2;
	@%p111 bra 	BB0_172;

	ld.local.u32 	%r309, [%rd2];
	setp.gt.s32	%p112, %r309, 0;
	selp.u16	%rs110, 1, 0, %p112;
	mov.u32 	%r394, 1;

BB0_172:
	mul.wide.u32 	%rd482, %r394, 4;
	add.s64 	%rd483, %rd2, %rd482;
	ld.local.u32 	%r310, [%rd483];
	setp.gt.s32	%p113, %r310, 0;
	selp.b16	%rs110, 1, %rs110, %p113;
	add.s32 	%r394, %r394, 1;

BB0_173:
	mul.wide.s32 	%rd484, %r394, 4;
	add.s64 	%rd485, %rd2, %rd484;
	ld.local.u32 	%r311, [%rd485];
	setp.gt.s32	%p114, %r311, 0;
	selp.b16	%rs110, 1, %rs110, %p114;
	add.s32 	%r394, %r394, 1;

BB0_174:
	setp.lt.u32	%p115, %r139, 4;
	@%p115 bra 	BB0_176;

BB0_175:
	mul.wide.s32 	%rd486, %r394, 4;
	add.s64 	%rd487, %rd2, %rd486;
	ld.local.u32 	%r312, [%rd487+4];
	setp.lt.s32	%p116, %r312, 1;
	ld.local.u32 	%r313, [%rd487];
	setp.lt.s32	%p117, %r313, 1;
	and.pred  	%p118, %p116, %p117;
	ld.local.u32 	%r314, [%rd487+8];
	setp.lt.s32	%p119, %r314, 1;
	and.pred  	%p120, %p118, %p119;
	ld.local.u32 	%r315, [%rd487+12];
	setp.lt.s32	%p121, %r315, 1;
	and.pred  	%p122, %p120, %p121;
	selp.b16	%rs110, %rs110, 1, %p122;
	add.s32 	%r394, %r394, 4;
	setp.lt.s32	%p123, %r394, %r139;
	@%p123 bra 	BB0_175;

BB0_176:
	and.b16  	%rs89, %rs110, 255;
	setp.eq.s16	%p124, %rs89, 0;
	selp.u64	%rd488, 1, 0, %p124;
	add.s64 	%rd489, %rd488, %rd568;
	setp.ne.s32	%p125, %r348, 63;
	selp.u32	%r316, 1, 0, %p125;
	shl.b64 	%rd568, %rd489, %r316;
	add.s32 	%r348, %r348, 1;
	setp.lt.s32	%p126, %r348, 64;
	@%p126 bra 	BB0_7;

	mad.lo.s32 	%r321, %r1, %r143, %r347;
	mul.wide.s32 	%rd491, %r321, 8;
	add.s64 	%rd492, %rd490, %rd491;
	st.global.u64 	[%rd492], %rd568;
	add.s32 	%r347, %r347, 1;
	setp.lt.s32	%p127, %r347, %r1;
	@%p127 bra 	BB0_6;

BB0_178:
	ret;
}


