TimeQuest Timing Analyzer report for Video
Mon Oct 14 05:57:13 2013
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'PIN_Y2'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'PIN_Y2'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Slow 1200mV 0C Model Metastability Report
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Hold: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'PIN_Y2'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Fast 1200mV 0C Model Metastability Report
 51. Multicorner Timing Analysis Summary
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Board Trace Model Assignments
 57. Input Transition Times
 58. Signal Integrity Metrics (Slow 1200mv 0c Model)
 59. Signal Integrity Metrics (Slow 1200mv 85c Model)
 60. Signal Integrity Metrics (Fast 1200mv 0c Model)
 61. Setup Transfers
 62. Hold Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; Video                                              ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; Video.sdc     ; OK     ; Mon Oct 14 05:56:56 2013 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------+---------------------------------------------------+
; Clock Name                                    ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                          ; Targets                                           ;
+-----------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------+---------------------------------------------------+
; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; PIN_Y2 ; B3_Demo_hcc_12_pll|auto_generated|pll1|inclk[0] ; { B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] } ;
; PIN_Y2                                        ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                 ; { PIN_Y2 }                                        ;
+-----------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------+---------------------------------------------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                 ;
+-----------+-----------------+-----------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                    ; Note ;
+-----------+-----------------+-----------------------------------------------+------+
; 24.95 MHz ; 24.95 MHz       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                    ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; -7.537 ; -1031.377     ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                    ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.360 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                      ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; PIN_Y2                                        ; 9.819  ; 0.000         ;
; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.194 ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                           ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -7.537 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B243_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_24_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.021      ; 20.056     ;
; -7.537 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B241_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_22_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.021      ; 20.056     ;
; -7.449 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B242_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_23_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.016      ; 19.963     ;
; -7.446 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B240_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_21_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.016      ; 19.960     ;
; -7.445 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B243_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_24_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.016      ; 19.959     ;
; -7.445 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B241_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_22_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.016      ; 19.959     ;
; -7.372 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B191_Car_hcc_79_updateC_DTYPE0IR_huge_bit_24_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.025      ; 19.895     ;
; -7.372 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B190_Car_hcc_79_updateC_DTYPE0IR_huge_bit_23_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.025      ; 19.895     ;
; -7.371 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B240_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_21_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.024      ; 19.893     ;
; -7.370 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B189_Car_hcc_79_updateC_DTYPE0IR_huge_bit_22_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.025      ; 19.893     ;
; -7.366 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B188_Car_hcc_79_updateC_DTYPE0IR_huge_bit_21_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.025      ; 19.889     ;
; -7.305 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B191_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_24_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.001      ; 19.804     ;
; -7.305 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B190_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_23_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.001      ; 19.804     ;
; -7.304 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B188_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_21_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.001      ; 19.803     ;
; -7.303 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B189_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_22_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.001      ; 19.802     ;
; -7.065 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B242_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_23_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.023      ; 19.586     ;
; -7.055 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B239_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_20_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.016      ; 19.569     ;
; -6.951 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B187_Car_hcc_79_updateC_DTYPE0IR_huge_bit_20_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.025      ; 19.474     ;
; -6.912 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B187_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_20_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.001      ; 19.411     ;
; -6.695 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B186_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_19_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.442     ; 18.751     ;
; -6.635 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B238_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_19_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.016      ; 19.149     ;
; -6.532 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B239_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_20_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.023      ; 19.053     ;
; -6.447 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B185_Car_hcc_79_updateC_DTYPE0IR_huge_bit_18_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.427     ; 18.518     ;
; -6.443 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B186_Car_hcc_79_updateC_DTYPE0IR_huge_bit_19_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.025      ; 18.966     ;
; -6.436 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B237_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_18_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.429     ; 18.505     ;
; -6.316 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B238_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_19_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.023      ; 18.837     ;
; -6.166 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B185_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_18_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.442     ; 18.222     ;
; -6.046 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B237_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_18_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.422     ; 18.122     ;
; -5.784 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B236_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_17_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.430     ; 17.852     ;
; -5.758 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B235_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_16_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.436     ; 17.820     ;
; -5.703 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B236_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_17_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.455     ; 17.746     ;
; -5.647 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B184_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_17_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.442     ; 17.703     ;
; -5.167 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B183_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_16_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.442     ; 17.223     ;
; -5.129 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B234_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_15_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.434     ; 17.193     ;
; -4.934 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B184_Car_hcc_79_updateC_DTYPE0IR_huge_bit_17_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.424     ; 17.008     ;
; -4.920 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B183_Car_hcc_79_updateC_DTYPE0IR_huge_bit_16_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.427     ; 16.991     ;
; -4.832 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B235_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_16_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.422     ; 16.908     ;
; -4.571 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B233_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_14_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.436     ; 16.633     ;
; -4.555 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B234_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_15_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.422     ; 16.631     ;
; -4.535 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B182_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_15_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.446     ; 16.587     ;
; -4.255 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B182_Car_hcc_79_updateC_DTYPE0IR_huge_bit_15_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.421     ; 16.332     ;
; -4.194 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B232_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_13_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.434     ; 16.258     ;
; -4.010 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B233_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_14_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.021      ; 16.529     ;
; -3.855 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B181_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_14_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.435     ; 15.918     ;
; -3.789 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B180_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_13_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.439     ; 15.848     ;
; -3.736 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B181_Car_hcc_79_updateC_DTYPE0IR_huge_bit_14_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.421     ; 15.813     ;
; -3.577 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B231_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_12_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.434     ; 15.641     ;
; -3.346 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B180_Car_hcc_79_updateC_DTYPE0IR_huge_bit_13_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.421     ; 15.423     ;
; -3.202 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B230_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_11_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.423     ; 15.277     ;
; -3.160 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B232_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_13_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.418     ; 15.240     ;
; -3.069 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B179_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_12_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.436     ; 15.131     ;
; -2.894 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.206      ; 15.638     ;
; -2.894 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.206      ; 15.638     ;
; -2.894 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.206      ; 15.638     ;
; -2.892 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.212      ; 15.642     ;
; -2.879 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B229_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_10_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.436     ; 14.941     ;
; -2.870 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B231_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_12_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.418     ; 14.950     ;
; -2.762 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.236      ; 15.536     ;
; -2.762 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.236      ; 15.536     ;
; -2.762 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.236      ; 15.536     ;
; -2.761 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.242      ; 15.541     ;
; -2.753 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B178_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_11_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.436     ; 14.815     ;
; -2.734 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.191      ; 15.463     ;
; -2.734 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.191      ; 15.463     ;
; -2.734 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.191      ; 15.463     ;
; -2.732 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.197      ; 15.467     ;
; -2.716 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.206      ; 15.460     ;
; -2.716 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.206      ; 15.460     ;
; -2.716 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.206      ; 15.460     ;
; -2.714 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.212      ; 15.464     ;
; -2.713 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B179_Car_hcc_79_updateC_DTYPE0IR_huge_bit_12_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.421     ; 14.790     ;
; -2.697 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a21~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.171      ; 15.406     ;
; -2.697 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a21~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.171      ; 15.406     ;
; -2.697 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a21~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.171      ; 15.406     ;
; -2.695 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a21~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.177      ; 15.410     ;
; -2.691 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a16~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.191      ; 15.420     ;
; -2.691 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a16~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.191      ; 15.420     ;
; -2.691 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a16~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.191      ; 15.420     ;
; -2.690 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a17~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.176      ; 15.404     ;
; -2.690 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a17~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.176      ; 15.404     ;
; -2.690 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a17~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.176      ; 15.404     ;
; -2.689 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a16~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.197      ; 15.424     ;
; -2.688 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a17~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.182      ; 15.408     ;
; -2.620 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.171      ; 15.329     ;
; -2.620 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.171      ; 15.329     ;
; -2.620 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.171      ; 15.329     ;
; -2.619 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.177      ; 15.334     ;
; -2.610 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.203      ; 15.351     ;
; -2.610 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.203      ; 15.351     ;
; -2.610 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.203      ; 15.351     ;
; -2.608 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.209      ; 15.355     ;
; -2.598 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a59~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 15.383     ;
; -2.598 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a59~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 15.383     ;
; -2.598 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a59~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 15.383     ;
; -2.596 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a59~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.253      ; 15.387     ;
; -2.596 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a28~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.217      ; 15.351     ;
; -2.596 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a28~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.217      ; 15.351     ;
; -2.596 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a28~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.217      ; 15.351     ;
; -2.594 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a28~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.223      ; 15.355     ;
; -2.587 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a38~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.187      ; 15.312     ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                                                ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.360 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.017      ;
; 0.360 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.016      ;
; 0.363 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.020      ;
; 0.363 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.019      ;
; 0.372 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[3] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.029      ;
; 0.372 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[3] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.028      ;
; 0.375 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[2] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.032      ;
; 0.375 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[2] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.031      ;
; 0.377 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.034      ;
; 0.377 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.033      ;
; 0.401 ; B770_Car_hch_6_DTYPE0IR_blueCar_vy_bit_17_                                                                   ; B770_Car_hch_6_DTYPE0IR_blueCar_vy_bit_17_                                                                                             ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; B6_Demo_hcc_40_DTYPE0IR                                                                                      ; B6_Demo_hcc_40_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; B115_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B115_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; B324_Car_hch_6_DTYPE0IR_redCar_vy_bit_17_                                                                    ; B324_Car_hch_6_DTYPE0IR_redCar_vy_bit_17_                                                                                              ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; B278_Car_hch_6_DTYPE0IR_redCar_vx_bit_17_                                                                    ; B278_Car_hch_6_DTYPE0IR_redCar_vx_bit_17_                                                                                              ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; B6319_Car_hcc_152_updateC_1_DTYPE0IR                                                                         ; B6319_Car_hcc_152_updateC_1_DTYPE0IR                                                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; B725_Car_hch_6_DTYPE0IR_blueCar_vx_bit_17_                                                                   ; B725_Car_hch_6_DTYPE0IR_blueCar_vx_bit_17_                                                                                             ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[6]                                                            ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[6]                                                                                      ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[2]                                                            ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[2]                                                                                      ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[0]                                                            ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[0]                                                                                      ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; B6234_Car_hcc_152_updateC_DTYPE0IR                                                                           ; B6234_Car_hcc_152_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; B7_Demo_hcc_42_main_DTYPE0IR_gmToggle_bit_0_                                                                 ; B7_Demo_hcc_42_main_DTYPE0IR_gmToggle_bit_0_                                                                                           ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4]                           ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.426 ; B451_Car_hch_6_DTYPE0IR                                                                                      ; B452_Car_hch_6_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.694      ;
; 0.427 ; B4055_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4054_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; B110_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B109_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; B108_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B107_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; B95_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B94_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; B100_Car_hch_5_DTYPE0IR                                                                                      ; B101_Car_hch_5_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; B412_Car_hch_6_DTYPE0IR                                                                                      ; B413_Car_hch_6_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; B4059_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4058_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; B4057_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4056_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; B4054_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4053_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; B10_Car_hcc_4_DTYPE0IR                                                                                       ; B11_Car_hcc_4_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; B12_Car_hcc_4_DTYPE0IR                                                                                       ; B13_Car_hcc_4_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; B16_Demo_hcc_40_DTYPE0IR                                                                                     ; B15_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; B117_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B113_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; B112_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B111_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; B103_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B102_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; B102_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B101_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; B86_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B85_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; B11_Demo_hcc_46_main_DTYPE0IR                                                                                ; B12_Demo_hcc_48_main_DTYPE0IR                                                                                                          ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; B12_Demo_hcc_48_main_DTYPE0IR                                                                                ; B13_Demo_hcc_49_main_DTYPE0IR                                                                                                          ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; B13_Demo_hcc_49_main_DTYPE0IR                                                                                ; B14_Demo_hcc_50_main_DTYPE0IR                                                                                                          ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; B6_Car_hch_5_DTYPE0IR                                                                                        ; B7_Car_hch_5_DTYPE0IR                                                                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; B8_Car_hch_5_DTYPE0IR                                                                                        ; B9_Car_hch_5_DTYPE0IR                                                                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; B14_Car_hch_5_DTYPE0IR                                                                                       ; B15_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; B17_Car_hch_5_DTYPE0IR                                                                                       ; B18_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; B4061_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4060_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; B6_Track_hcc_101_collisions_1_DTYPE0IR                                                                       ; B5_Track_hcc_101_collisions_1_DTYPE0IR                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; B4_Track_hcc_101_collisions_DTYPE0IR                                                                         ; B3_Track_hcc_101_collisions_DTYPE0IR                                                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; B14_Demo_hcc_40_DTYPE0IR                                                                                     ; B13_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; B12_Demo_hcc_40_DTYPE0IR                                                                                     ; B11_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; B116_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B117_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; B107_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B106_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; B96_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B95_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; B92_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B91_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; B85_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B84_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; B20_Demo_hcc_40_DTYPE0IR                                                                                     ; B19_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; B2_Digit_hcc_6_initialiseD_4_DTYPE0IR                                                                        ; B1_Digit_hcc_12_initialiseD_4_DTYPE0IR                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; B247_Digit_hch_10_DTYPE0IR                                                                                   ; B248_Digit_hch_10_DTYPE0IR                                                                                                             ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.698      ;
; 0.430 ; B92_Car_hch_5_DTYPE0IR                                                                                       ; B93_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; B93_Car_hch_5_DTYPE0IR                                                                                       ; B94_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; B96_Car_hch_5_DTYPE0IR                                                                                       ; B97_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; B10_Car_hch_5_DTYPE0IR                                                                                       ; B11_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; B12_Car_hch_5_DTYPE0IR                                                                                       ; B13_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; B15_Car_hch_5_DTYPE0IR                                                                                       ; B16_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; B16_Car_hch_5_DTYPE0IR                                                                                       ; B17_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; B83_Car_hch_5_DTYPE0IR                                                                                       ; B84_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; B4060_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4059_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; B4056_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4055_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; B4051_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4050_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; B10_Track_hcc_108_collisions_1_DTYPE0IR                                                                      ; B6_Track_hcc_101_collisions_1_DTYPE0IR                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; B7_Digit_hch_5_DTYPE0IR                                                                                      ; B8_Digit_hch_5_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|n_blank                                                               ; B22_LCD_hcc_6_lcd_driver_DTYPE0IR_blankn_bit_0_                                                                                        ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; B13_Demo_hcc_40_DTYPE0IR                                                                                     ; B12_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; B11_Demo_hcc_40_DTYPE0IR                                                                                     ; B10_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; B111_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B110_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; B90_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B89_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; B89_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B88_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; B88_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B87_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; B1_Car_hcc_71_initialiseC_2_DTYPE0IR                                                                         ; B2_Digit_hcc_6_initialiseD_5_DTYPE0IR                                                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; B2_Digit_hcc_6_initialiseD_5_DTYPE0IR                                                                        ; B1_Digit_hcc_12_initialiseD_5_DTYPE0IR                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; B94_Car_hch_5_DTYPE0IR                                                                                       ; B95_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; B95_Car_hch_5_DTYPE0IR                                                                                       ; B96_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; B7_Car_hch_5_DTYPE0IR                                                                                        ; B8_Car_hch_5_DTYPE0IR                                                                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; B578_Car_hch_15_DTYPE0IR                                                                                     ; B579_Car_hch_15_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; B603_Car_hch_15_DTYPE0IR                                                                                     ; B604_Car_hch_15_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; B4143_Car_hcc_226_updateC_1_DTYPE0IR                                                                         ; B4142_Car_hcc_226_updateC_1_DTYPE0IR                                                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; B4139_Car_hcc_226_updateC_1_DTYPE0IR                                                                         ; B4138_Car_hcc_226_updateC_1_DTYPE0IR                                                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; B78_Car_hch_5_DTYPE0IR                                                                                       ; B79_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; B80_Car_hch_5_DTYPE0IR                                                                                       ; B81_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; B81_Car_hch_5_DTYPE0IR                                                                                       ; B82_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; B85_Car_hch_5_DTYPE0IR                                                                                       ; B86_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; B4_Digit_hch_5_DTYPE0IR                                                                                      ; B5_Digit_hch_5_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; B5_Digit_hch_5_DTYPE0IR                                                                                      ; B6_Digit_hch_5_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; B8_Digit_hch_5_DTYPE0IR                                                                                      ; B9_Digit_hch_5_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; B17_Demo_hcc_40_DTYPE0IR                                                                                     ; B16_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; B106_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B105_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.699      ;
; 0.432 ; B94_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B93_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PIN_Y2'                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; PIN_Y2 ; Rise       ; PIN_Y2~input|o                                          ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; PIN_Y2 ; Rise       ; PIN_Y2~input|i                                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; PIN_Y2 ; Rise       ; PIN_Y2~input|i                                          ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; PIN_Y2 ; Rise       ; PIN_Y2~input|o                                          ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; PIN_Y2 ; Rise       ; PIN_Y2                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+--------------------------------------------------+
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B3900_Car_hcc_203_updateC_1_DTYPE0IR             ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B38_Car_hch_8_DTYPE0IR_redScore_b_h_bit_0_       ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4376_Car_hcc_235_updateC_1_DTYPE0IR             ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B46_Car_hch_9_DTYPE0IR_redScore_b_x_bit_0_       ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B47_Car_hch_9_DTYPE0IR_redScore_b_x_bit_1_       ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B48_Car_hch_9_DTYPE0IR_redScore_b_x_bit_2_       ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B49_Car_hch_9_DTYPE0IR_redScore_b_x_bit_3_       ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B152_Car_hch_12_DTYPE0IR_blueScore_angle_bit_0_  ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B153_Car_hch_12_DTYPE0IR_blueScore_angle_bit_1_  ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B154_Car_hch_12_DTYPE0IR_blueScore_angle_bit_2_  ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B155_Car_hch_12_DTYPE0IR_blueScore_angle_bit_3_  ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B156_Car_hch_12_DTYPE0IR_blueScore_angle_bit_4_  ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B157_Car_hch_12_DTYPE0IR_blueScore_angle_bit_5_  ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B158_Car_hch_12_DTYPE0IR_blueScore_angle_bit_6_  ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B225_Car_hch_5_DTYPE0IR_redCar_y_bit_10_         ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B226_Car_hch_5_DTYPE0IR_redCar_y_bit_11_         ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B227_Car_hch_5_DTYPE0IR_redCar_y_bit_12_         ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B228_Car_hch_5_DTYPE0IR_redCar_y_bit_13_         ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B229_Car_hch_5_DTYPE0IR_redCar_y_bit_14_         ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B230_Car_hch_5_DTYPE0IR_redCar_y_bit_15_         ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B231_Car_hch_5_DTYPE0IR_redCar_y_bit_16_         ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B232_Car_hch_5_DTYPE0IR_redCar_y_bit_17_         ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B2_Digit_hch_5_DTYPE0IR_lapChoice_x_bit_0_       ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B3_Digit_hch_5_DTYPE0IR_lapChoice_x_bit_8_       ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4093_Car_hcc_244_updateC_DTYPE0IR               ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B40_Car_hch_8_DTYPE0IR_redScore_b_v_bit_0_       ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4121_Car_hcc_225_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4134_Car_hcc_226_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4135_Car_hcc_226_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4136_Car_hcc_226_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4137_Car_hcc_226_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4138_Car_hcc_226_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4139_Car_hcc_226_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4140_Car_hcc_226_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4141_Car_hcc_226_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4142_Car_hcc_226_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4143_Car_hcc_226_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4144_Car_hcc_226_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4215_Car_hcc_228_updateC_DTYPE0IR               ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4224_Car_hcc_247_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4225_Car_hcc_248_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4262_Car_hcc_254_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4263_Car_hcc_255_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4298_Car_hcc_228_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B4398_Car_hcc_238_updateC_1_DTYPE0IR             ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B508_Car_hch_8_DTYPE0IR_redCar_b_v_bit_0_        ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B523_Car_hch_9_DTYPE0IR_redCar_b_y_bit_0_        ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B524_Car_hch_9_DTYPE0IR_redCar_b_y_bit_1_        ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B525_Car_hch_9_DTYPE0IR_redCar_b_y_bit_2_        ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B526_Car_hch_9_DTYPE0IR_redCar_b_y_bit_3_        ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B55_Car_hch_9_DTYPE0IR_redScore_b_y_bit_0_       ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B56_Car_hch_9_DTYPE0IR_redScore_b_y_bit_1_       ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B57_Car_hch_9_DTYPE0IR_redScore_b_y_bit_2_       ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B58_Car_hch_9_DTYPE0IR_redScore_b_y_bit_3_       ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B86_Digit_hch_5_DTYPE0IR_chooseLaps_x_bit_4_     ;
; 12.206 ; 12.426       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B87_Digit_hch_5_DTYPE0IR_chooseLaps_x_bit_8_     ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B100_Car_hch_5_DTYPE0IR                          ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1015_Car_hch_14_DTYPE0IR_blueCar_grass_bit_0_   ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B101_Car_hch_5_DTYPE0IR                          ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B102_Car_hch_5_DTYPE0IR                          ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B103_Car_hch_5_DTYPE0IR                          ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B108_Demo_hcc_233_main_DTYPE0IR                  ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B10_Demo_hcc_45_main_DTYPE0IR                    ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B10_Digit_hch_5_DTYPE0IR                         ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B114_Demo_hcc_247_main_DTYPE0IR                  ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B117_Demo_hcc_242_main_DTYPE0IR                  ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B11_Digit_hch_5_DTYPE0IR                         ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B122_Demo_hcc_243_main_DTYPE0IR                  ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B124_Demo_hcc_244_main_DTYPE0IR                  ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B126_Demo_hcc_236_main_DTYPE0IR                  ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B12_Digit_hch_5_DTYPE0IR_lapChoice_y_bit_0_      ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B131_Demo_hcc_237_main_DTYPE0IR                  ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B133_Demo_hcc_238_main_DTYPE0IR                  ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B137_Demo_hcc_227_main_DTYPE0IR                  ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B13_Digit_hch_5_DTYPE0IR_lapChoice_y_bit_8_      ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B141_Demo_hcc_224_main_DTYPE0IR                  ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B147_Demo_hcc_99_main_DTYPE0IR                   ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B148_Digit_hch_10_DTYPE0IR                       ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B14_Track_hcc_111_collisions_DTYPE0IR            ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B15_Track_hcc_112_collisions_DTYPE0IR            ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B18_Demo_hcc_40_DTYPE0IR                         ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B19_Car_hch_5_DTYPE0IR_redScore_y_bit_12_        ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1_Car_hcc_71_initialiseC_2_DTYPE0IR             ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1_Digit_hcc_12_initialiseD_3_DTYPE0IR           ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1_Digit_hcc_12_initialiseD_4_DTYPE0IR           ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1_Digit_hcc_12_initialiseD_5_DTYPE0IR           ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1_Digit_hch_5_DTYPE0IR                          ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1_Keyboard_hch_5_DTYPE0IR_keyboard_enter_bit_0_ ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B20_Car_hch_5_DTYPE0IR_redScore_y_bit_17_        ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B20_Demo_hcc_71_main_DTYPE0IR                    ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B21_Demo_hcc_72_main_DTYPE0IR                    ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B22_Demo_hcc_74_main_DTYPE0IR                    ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B2389_Car_hcc_151_updateC_1_DTYPE0IR             ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B23_Demo_hcc_75_main_DTYPE0IR                    ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B24_Demo_hcc_76_main_DTYPE0IR                    ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B25_Demo_hcc_77_main_DTYPE0IR                    ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B268_Car_hch_6_DTYPE0IR_redCar_vx_bit_7_         ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B269_Car_hch_6_DTYPE0IR_redCar_vx_bit_8_         ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B26_Demo_hcc_78_main_DTYPE0IR                    ;
; 12.207 ; 12.427       ; 0.220          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B270_Car_hch_6_DTYPE0IR_redCar_vx_bit_9_         ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; PIN_G6    ; PIN_Y2     ; 5.434 ; 5.866 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H5    ; PIN_Y2     ; 5.750 ; 6.296 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+-----------+------------+--------+--------+------------+-----------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                               ;
+-----------+------------+--------+--------+------------+-----------------------------------------------+
; PIN_G6    ; PIN_Y2     ; -4.588 ; -5.006 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H5    ; PIN_Y2     ; -4.879 ; -5.398 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; PIN_A10   ; PIN_Y2     ; 8.661 ; 8.653 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A11   ; PIN_Y2     ; 5.523 ; 5.587 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A12   ; PIN_Y2     ;       ; 3.523 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B8    ; PIN_Y2     ; 6.002 ; 6.066 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B10   ; PIN_Y2     ; 8.651 ; 8.643 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B11   ; PIN_Y2     ; 8.337 ; 8.333 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C8    ; PIN_Y2     ; 7.013 ; 6.996 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C9    ; PIN_Y2     ; 7.444 ; 7.604 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C11   ; PIN_Y2     ; 5.942 ; 5.977 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C12   ; PIN_Y2     ; 8.217 ; 8.157 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C13   ; PIN_Y2     ; 6.859 ; 6.918 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D10   ; PIN_Y2     ; 5.660 ; 5.685 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D11   ; PIN_Y2     ; 5.750 ; 5.842 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D12   ; PIN_Y2     ; 6.371 ; 6.523 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_E11   ; PIN_Y2     ; 5.634 ; 5.661 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_E12   ; PIN_Y2     ; 8.452 ; 8.448 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F8    ; PIN_Y2     ; 8.718 ; 8.587 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F10   ; PIN_Y2     ; 6.066 ; 6.142 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F11   ; PIN_Y2     ; 5.585 ; 5.620 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F12   ; PIN_Y2     ; 8.452 ; 8.448 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G8    ; PIN_Y2     ; 6.051 ; 6.144 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G10   ; PIN_Y2     ; 7.790 ; 7.758 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G11   ; PIN_Y2     ; 6.824 ; 6.812 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G13   ; PIN_Y2     ; 5.153 ; 5.201 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H8    ; PIN_Y2     ; 6.670 ; 6.710 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H10   ; PIN_Y2     ; 7.186 ; 7.264 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H12   ; PIN_Y2     ; 6.673 ; 6.780 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_J12   ; PIN_Y2     ; 7.742 ; 7.636 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A12   ; PIN_Y2     ; 3.586 ;       ; Fall       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; PIN_A10   ; PIN_Y2     ; 7.875 ; 7.866 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A11   ; PIN_Y2     ; 4.863 ; 4.923 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A12   ; PIN_Y2     ;       ; 2.951 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B8    ; PIN_Y2     ; 5.322 ; 5.383 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B10   ; PIN_Y2     ; 7.865 ; 7.856 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B11   ; PIN_Y2     ; 7.564 ; 7.559 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C8    ; PIN_Y2     ; 6.293 ; 6.274 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C9    ; PIN_Y2     ; 6.707 ; 6.859 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C11   ; PIN_Y2     ; 5.264 ; 5.296 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C12   ; PIN_Y2     ; 7.448 ; 7.388 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C13   ; PIN_Y2     ; 6.146 ; 6.200 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D10   ; PIN_Y2     ; 4.993 ; 5.016 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D11   ; PIN_Y2     ; 5.079 ; 5.165 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D12   ; PIN_Y2     ; 5.675 ; 5.819 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_E11   ; PIN_Y2     ; 4.968 ; 4.993 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_E12   ; PIN_Y2     ; 7.673 ; 7.667 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F8    ; PIN_Y2     ; 7.928 ; 7.801 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F10   ; PIN_Y2     ; 5.382 ; 5.453 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F11   ; PIN_Y2     ; 4.920 ; 4.952 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F12   ; PIN_Y2     ; 7.673 ; 7.667 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G8    ; PIN_Y2     ; 5.367 ; 5.455 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G10   ; PIN_Y2     ; 7.037 ; 7.005 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G11   ; PIN_Y2     ; 6.109 ; 6.096 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G13   ; PIN_Y2     ; 4.505 ; 4.551 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H8    ; PIN_Y2     ; 5.962 ; 5.999 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H10   ; PIN_Y2     ; 6.457 ; 6.530 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H12   ; PIN_Y2     ; 5.964 ; 6.065 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_J12   ; PIN_Y2     ; 6.991 ; 6.888 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A12   ; PIN_Y2     ; 3.013 ;       ; Fall       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                  ;
+-----------+-----------------+-----------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                    ; Note ;
+-----------+-----------------+-----------------------------------------------+------+
; 26.92 MHz ; 26.92 MHz       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                     ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; -6.074 ; -492.873      ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                     ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                       ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; PIN_Y2                                        ; 9.799  ; 0.000         ;
; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.184 ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                           ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -6.074 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B243_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_24_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.034      ; 18.607     ;
; -6.074 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B241_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_22_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.034      ; 18.607     ;
; -5.909 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B191_Car_hcc_79_updateC_DTYPE0IR_huge_bit_24_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.038      ; 18.446     ;
; -5.908 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B190_Car_hcc_79_updateC_DTYPE0IR_huge_bit_23_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.038      ; 18.445     ;
; -5.908 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B240_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_21_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.038      ; 18.445     ;
; -5.907 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B189_Car_hcc_79_updateC_DTYPE0IR_huge_bit_22_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.038      ; 18.444     ;
; -5.903 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B188_Car_hcc_79_updateC_DTYPE0IR_huge_bit_21_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.038      ; 18.440     ;
; -5.817 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B242_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_23_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.028      ; 18.344     ;
; -5.814 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B240_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_21_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.028      ; 18.341     ;
; -5.813 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B243_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_24_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.028      ; 18.340     ;
; -5.813 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B241_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_22_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.028      ; 18.340     ;
; -5.709 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B191_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_24_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.016      ; 18.224     ;
; -5.709 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B190_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_23_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.016      ; 18.224     ;
; -5.709 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B188_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_21_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.016      ; 18.224     ;
; -5.707 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B189_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_22_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.016      ; 18.222     ;
; -5.624 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B242_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_23_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.037      ; 18.160     ;
; -5.522 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B187_Car_hcc_79_updateC_DTYPE0IR_huge_bit_20_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.038      ; 18.059     ;
; -5.447 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B239_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_20_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.028      ; 17.974     ;
; -5.355 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B187_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_20_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.016      ; 17.870     ;
; -5.143 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B186_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_19_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.393     ; 17.249     ;
; -5.135 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B239_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_20_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.037      ; 17.671     ;
; -5.106 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B238_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_19_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.028      ; 17.633     ;
; -5.066 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B185_Car_hcc_79_updateC_DTYPE0IR_huge_bit_18_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.379     ; 17.186     ;
; -5.064 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B186_Car_hcc_79_updateC_DTYPE0IR_huge_bit_19_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.038      ; 17.601     ;
; -4.915 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B238_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_19_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.037      ; 17.451     ;
; -4.912 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B237_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_18_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.380     ; 17.031     ;
; -4.683 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B185_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_18_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.393     ; 16.789     ;
; -4.673 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B237_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_18_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.372     ; 16.800     ;
; -4.380 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B236_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_17_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.401     ; 16.478     ;
; -4.341 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B235_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_16_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.385     ; 16.455     ;
; -4.308 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B236_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_17_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.381     ; 16.426     ;
; -4.227 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B184_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_17_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.393     ; 16.333     ;
; -3.809 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B183_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_16_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.393     ; 15.915     ;
; -3.736 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B234_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_15_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.383     ; 15.852     ;
; -3.609 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B184_Car_hcc_79_updateC_DTYPE0IR_huge_bit_17_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.375     ; 15.733     ;
; -3.609 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B183_Car_hcc_79_updateC_DTYPE0IR_huge_bit_16_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.379     ; 15.729     ;
; -3.539 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B235_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_16_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.372     ; 15.666     ;
; -3.282 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B234_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_15_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.372     ; 15.409     ;
; -3.226 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B233_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_14_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.385     ; 15.340     ;
; -3.223 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B182_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_15_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.398     ; 15.324     ;
; -2.972 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B182_Car_hcc_79_updateC_DTYPE0IR_huge_bit_15_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.370     ; 15.101     ;
; -2.825 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B232_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_13_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.383     ; 14.941     ;
; -2.797 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B233_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_14_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.034      ; 15.330     ;
; -2.569 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B180_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_13_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.391     ; 14.677     ;
; -2.550 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B181_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_14_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.387     ; 14.662     ;
; -2.486 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B181_Car_hcc_79_updateC_DTYPE0IR_huge_bit_14_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.370     ; 14.615     ;
; -2.206 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B231_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_12_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.383     ; 14.322     ;
; -2.135 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B180_Car_hcc_79_updateC_DTYPE0IR_huge_bit_13_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.370     ; 14.264     ;
; -1.995 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B232_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_13_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.369     ; 14.125     ;
; -1.890 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B230_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_11_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.374     ; 14.015     ;
; -1.857 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B179_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_12_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.388     ; 13.968     ;
; -1.690 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B231_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_12_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.369     ; 13.820     ;
; -1.687 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.186      ; 14.403     ;
; -1.687 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.186      ; 14.403     ;
; -1.687 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.186      ; 14.403     ;
; -1.686 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.190      ; 14.406     ;
; -1.605 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B178_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_11_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.388     ; 13.716     ;
; -1.571 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B229_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_10_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.385     ; 13.685     ;
; -1.555 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.167      ; 14.252     ;
; -1.555 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.167      ; 14.252     ;
; -1.555 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.167      ; 14.252     ;
; -1.554 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.171      ; 14.255     ;
; -1.528 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B179_Car_hcc_79_updateC_DTYPE0IR_huge_bit_12_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.370     ; 13.657     ;
; -1.513 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.186      ; 14.229     ;
; -1.513 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.186      ; 14.229     ;
; -1.513 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.186      ; 14.229     ;
; -1.512 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.190      ; 14.232     ;
; -1.423 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.183      ; 14.136     ;
; -1.423 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.183      ; 14.136     ;
; -1.423 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.183      ; 14.136     ;
; -1.422 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.187      ; 14.139     ;
; -1.414 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a59~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.224      ; 14.168     ;
; -1.414 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a59~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.224      ; 14.168     ;
; -1.414 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a59~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.224      ; 14.168     ;
; -1.413 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a59~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.228      ; 14.171     ;
; -1.411 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a28~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.195      ; 14.136     ;
; -1.411 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a28~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.195      ; 14.136     ;
; -1.411 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a28~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.195      ; 14.136     ;
; -1.410 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a28~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.199      ; 14.139     ;
; -1.381 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.167      ; 14.078     ;
; -1.381 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.167      ; 14.078     ;
; -1.381 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.167      ; 14.078     ;
; -1.380 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.171      ; 14.081     ;
; -1.379 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.214      ; 14.123     ;
; -1.378 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.210      ; 14.118     ;
; -1.378 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.210      ; 14.118     ;
; -1.378 ; B22_Track_hcc_128_clearSkids_DTYPE0IR_i_bit_0_                                                          ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.210      ; 14.118     ;
; -1.304 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a25~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.181      ; 14.015     ;
; -1.304 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a25~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.181      ; 14.015     ;
; -1.304 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a25~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.181      ; 14.015     ;
; -1.303 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a25~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.185      ; 14.018     ;
; -1.250 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a57~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.229      ; 14.009     ;
; -1.250 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a57~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.229      ; 14.009     ;
; -1.250 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a57~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.229      ; 14.009     ;
; -1.249 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a57~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.233      ; 14.012     ;
; -1.249 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.183      ; 13.962     ;
; -1.249 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.183      ; 13.962     ;
; -1.249 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.183      ; 13.962     ;
; -1.248 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.187      ; 13.965     ;
; -1.243 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a38~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.137      ; 13.910     ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                                                ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.353 ; B770_Car_hch_6_DTYPE0IR_blueCar_vy_bit_17_                                                                   ; B770_Car_hch_6_DTYPE0IR_blueCar_vy_bit_17_                                                                                             ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; B6319_Car_hcc_152_updateC_1_DTYPE0IR                                                                         ; B6319_Car_hcc_152_updateC_1_DTYPE0IR                                                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; B725_Car_hch_6_DTYPE0IR_blueCar_vx_bit_17_                                                                   ; B725_Car_hch_6_DTYPE0IR_blueCar_vx_bit_17_                                                                                             ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[6]                                                            ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[6]                                                                                      ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[2]                                                            ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[2]                                                                                      ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[0]                                                            ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[0]                                                                                      ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; B6_Demo_hcc_40_DTYPE0IR                                                                                      ; B6_Demo_hcc_40_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; B115_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B115_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; B324_Car_hch_6_DTYPE0IR_redCar_vy_bit_17_                                                                    ; B324_Car_hch_6_DTYPE0IR_redCar_vy_bit_17_                                                                                              ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; B278_Car_hch_6_DTYPE0IR_redCar_vx_bit_17_                                                                    ; B278_Car_hch_6_DTYPE0IR_redCar_vx_bit_17_                                                                                              ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; B6234_Car_hcc_152_updateC_DTYPE0IR                                                                           ; B6234_Car_hcc_152_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; B7_Demo_hcc_42_main_DTYPE0IR_gmToggle_bit_0_                                                                 ; B7_Demo_hcc_42_main_DTYPE0IR_gmToggle_bit_0_                                                                                           ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4]                           ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.955      ;
; 0.368 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.956      ;
; 0.369 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.957      ;
; 0.370 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.958      ;
; 0.377 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[3] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.965      ;
; 0.379 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[3] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.967      ;
; 0.380 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[2] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.968      ;
; 0.381 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.969      ;
; 0.382 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[2] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.970      ;
; 0.383 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.971      ;
; 0.394 ; B451_Car_hch_6_DTYPE0IR                                                                                      ; B452_Car_hch_6_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; B4055_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4054_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; B16_Demo_hcc_40_DTYPE0IR                                                                                     ; B15_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; B100_Car_hch_5_DTYPE0IR                                                                                      ; B101_Car_hch_5_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; B8_Car_hch_5_DTYPE0IR                                                                                        ; B9_Car_hch_5_DTYPE0IR                                                                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; B17_Car_hch_5_DTYPE0IR                                                                                       ; B18_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; B412_Car_hch_6_DTYPE0IR                                                                                      ; B413_Car_hch_6_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; B4059_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4058_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; B4057_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4056_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; B4054_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4053_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; B10_Car_hcc_4_DTYPE0IR                                                                                       ; B11_Car_hcc_4_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; B12_Car_hcc_4_DTYPE0IR                                                                                       ; B13_Car_hcc_4_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; B14_Demo_hcc_40_DTYPE0IR                                                                                     ; B13_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; B117_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B113_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; B110_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B109_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; B108_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B107_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; B103_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B102_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; B102_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B101_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; B95_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B94_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; B11_Demo_hcc_46_main_DTYPE0IR                                                                                ; B12_Demo_hcc_48_main_DTYPE0IR                                                                                                          ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; B2_Digit_hcc_6_initialiseD_4_DTYPE0IR                                                                        ; B1_Digit_hcc_12_initialiseD_4_DTYPE0IR                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; B93_Car_hch_5_DTYPE0IR                                                                                       ; B94_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; B96_Car_hch_5_DTYPE0IR                                                                                       ; B97_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; B6_Car_hch_5_DTYPE0IR                                                                                        ; B7_Car_hch_5_DTYPE0IR                                                                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; B10_Car_hch_5_DTYPE0IR                                                                                       ; B11_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; B12_Car_hch_5_DTYPE0IR                                                                                       ; B13_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; B14_Car_hch_5_DTYPE0IR                                                                                       ; B15_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; B16_Car_hch_5_DTYPE0IR                                                                                       ; B17_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; B4061_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4060_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; B4060_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4059_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; B13_Demo_hcc_40_DTYPE0IR                                                                                     ; B12_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; B12_Demo_hcc_40_DTYPE0IR                                                                                     ; B11_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; B11_Demo_hcc_40_DTYPE0IR                                                                                     ; B10_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; B116_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B117_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; B112_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B111_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; B96_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B95_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; B86_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B85_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; B20_Demo_hcc_40_DTYPE0IR                                                                                     ; B19_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; B12_Demo_hcc_48_main_DTYPE0IR                                                                                ; B13_Demo_hcc_49_main_DTYPE0IR                                                                                                          ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; B13_Demo_hcc_49_main_DTYPE0IR                                                                                ; B14_Demo_hcc_50_main_DTYPE0IR                                                                                                          ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; B247_Digit_hch_10_DTYPE0IR                                                                                   ; B248_Digit_hch_10_DTYPE0IR                                                                                                             ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; B92_Car_hch_5_DTYPE0IR                                                                                       ; B93_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; B94_Car_hch_5_DTYPE0IR                                                                                       ; B95_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; B95_Car_hch_5_DTYPE0IR                                                                                       ; B96_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; B7_Car_hch_5_DTYPE0IR                                                                                        ; B8_Car_hch_5_DTYPE0IR                                                                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; B15_Car_hch_5_DTYPE0IR                                                                                       ; B16_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; B578_Car_hch_15_DTYPE0IR                                                                                     ; B579_Car_hch_15_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; B603_Car_hch_15_DTYPE0IR                                                                                     ; B604_Car_hch_15_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; B78_Car_hch_5_DTYPE0IR                                                                                       ; B79_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; B81_Car_hch_5_DTYPE0IR                                                                                       ; B82_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; B83_Car_hch_5_DTYPE0IR                                                                                       ; B84_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; B4056_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4055_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; B6_Track_hcc_101_collisions_1_DTYPE0IR                                                                       ; B5_Track_hcc_101_collisions_1_DTYPE0IR                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; B4_Track_hcc_101_collisions_DTYPE0IR                                                                         ; B3_Track_hcc_101_collisions_DTYPE0IR                                                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; B5_Digit_hch_5_DTYPE0IR                                                                                      ; B6_Digit_hch_5_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; B17_Demo_hcc_40_DTYPE0IR                                                                                     ; B16_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; B111_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B110_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; B107_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B106_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; B92_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B91_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; B90_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B89_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; B89_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B88_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; B88_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B87_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; B85_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B84_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; B1_Car_hcc_71_initialiseC_2_DTYPE0IR                                                                         ; B2_Digit_hcc_6_initialiseD_5_DTYPE0IR                                                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; B2_Digit_hcc_6_initialiseD_5_DTYPE0IR                                                                        ; B1_Digit_hcc_12_initialiseD_5_DTYPE0IR                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; B101_Car_hch_5_DTYPE0IR                                                                                      ; B102_Car_hch_5_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; B4139_Car_hcc_226_updateC_1_DTYPE0IR                                                                         ; B4138_Car_hcc_226_updateC_1_DTYPE0IR                                                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; B80_Car_hch_5_DTYPE0IR                                                                                       ; B81_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; B85_Car_hch_5_DTYPE0IR                                                                                       ; B86_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; B4051_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4050_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; B10_Track_hcc_108_collisions_1_DTYPE0IR                                                                      ; B6_Track_hcc_101_collisions_1_DTYPE0IR                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; B4_Digit_hch_5_DTYPE0IR                                                                                      ; B5_Digit_hch_5_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; B7_Digit_hch_5_DTYPE0IR                                                                                      ; B8_Digit_hch_5_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|n_blank                                                               ; B22_LCD_hcc_6_lcd_driver_DTYPE0IR_blankn_bit_0_                                                                                        ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; B94_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B93_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; B87_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B86_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; B4144_Car_hcc_226_updateC_1_DTYPE0IR                                                                         ; B4143_Car_hcc_226_updateC_1_DTYPE0IR                                                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PIN_Y2'                                                                                        ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; PIN_Y2 ; Rise       ; PIN_Y2~input|o                                          ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; PIN_Y2 ; Rise       ; PIN_Y2~input|i                                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; PIN_Y2 ; Rise       ; PIN_Y2~input|i                                          ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; PIN_Y2 ; Rise       ; PIN_Y2~input|o                                          ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; PIN_Y2 ; Rise       ; PIN_Y2                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------------------------+
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B3900_Car_hcc_203_updateC_1_DTYPE0IR              ;
; 12.191 ; 12.409       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B187_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_20_   ;
; 12.191 ; 12.409       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B188_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_21_   ;
; 12.191 ; 12.409       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B189_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_22_   ;
; 12.191 ; 12.409       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B190_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_23_   ;
; 12.191 ; 12.409       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B191_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_24_   ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B186_Car_hcc_79_updateC_DTYPE0IR_huge_bit_19_     ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B187_Car_hcc_79_updateC_DTYPE0IR_huge_bit_20_     ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B188_Car_hcc_79_updateC_DTYPE0IR_huge_bit_21_     ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B189_Car_hcc_79_updateC_DTYPE0IR_huge_bit_22_     ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B190_Car_hcc_79_updateC_DTYPE0IR_huge_bit_23_     ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B191_Car_hcc_79_updateC_DTYPE0IR_huge_bit_24_     ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B238_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_19_  ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B239_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_20_  ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B240_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_21_  ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B241_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_22_  ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B242_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_23_  ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B243_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_24_  ;
; 12.193 ; 12.411       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B226_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_7_     ;
; 12.193 ; 12.411       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B227_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_8_     ;
; 12.193 ; 12.411       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B228_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_9_     ;
; 12.193 ; 12.411       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B233_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_14_    ;
; 12.193 ; 12.411       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B238_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_19_    ;
; 12.193 ; 12.411       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B239_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_20_    ;
; 12.193 ; 12.411       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B240_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_21_    ;
; 12.193 ; 12.411       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B241_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_22_    ;
; 12.193 ; 12.411       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B242_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_23_    ;
; 12.193 ; 12.411       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B243_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_24_    ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1758_Car_hcc_142_updateC_DTYPE0IR                ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B235_Car_hch_6_DTYPE0IR                           ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B261_Car_hch_6_DTYPE0IR_redCar_vx_bit_0_          ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B262_Car_hch_6_DTYPE0IR_redCar_vx_bit_1_          ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B263_Car_hch_6_DTYPE0IR_redCar_vx_bit_2_          ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B264_Car_hch_6_DTYPE0IR_redCar_vx_bit_3_          ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B265_Car_hch_6_DTYPE0IR_redCar_vx_bit_4_          ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B271_Car_hch_6_DTYPE0IR_redCar_vx_bit_10_         ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B276_Car_hch_6_DTYPE0IR_redCar_vx_bit_15_         ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B277_Car_hch_6_DTYPE0IR_redCar_vx_bit_16_         ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B278_Car_hch_6_DTYPE0IR_redCar_vx_bit_17_         ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B281_Car_hch_6_DTYPE0IR                           ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B308_Car_hch_6_DTYPE0IR_redCar_vy_bit_1_          ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B309_Car_hch_6_DTYPE0IR_redCar_vy_bit_2_          ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B310_Car_hch_6_DTYPE0IR_redCar_vy_bit_3_          ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B317_Car_hch_6_DTYPE0IR_redCar_vy_bit_10_         ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B322_Car_hch_6_DTYPE0IR_redCar_vy_bit_15_         ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B323_Car_hch_6_DTYPE0IR_redCar_vy_bit_16_         ;
; 12.208 ; 12.426       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B324_Car_hch_6_DTYPE0IR_redCar_vy_bit_17_         ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1004_Car_hch_13_DTYPE0IR                         ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1009_Car_hch_13_DTYPE0IR                         ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B100_Digit_hch_6_DTYPE0IR_chooseLaps_pixel_bit_2_ ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1019_Car_hch_15_DTYPE0IR                         ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B101_Digit_hch_6_DTYPE0IR_chooseLaps_pixel_bit_3_ ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B102_Digit_hch_6_DTYPE0IR_chooseLaps_pixel_bit_4_ ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1037_Car_hch_6_DTYPE0IR                          ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B103_Digit_hch_6_DTYPE0IR_chooseLaps_pixel_bit_5_ ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1041_Car_hch_13_DTYPE0IR                         ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1043_Car_hch_15_DTYPE0IR                         ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B104_Digit_hch_6_DTYPE0IR_chooseLaps_pixel_bit_6_ ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B105_Digit_hch_6_DTYPE0IR_chooseLaps_pixel_bit_7_ ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B107_Digit_hch_7_DTYPE0IR_chooseLaps_b_h_bit_0_   ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B10_Car_hch_5_DTYPE0IR                            ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B10_Demo_hcc_40_DTYPE0IR                          ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B114_Car_hcc_78_updateC_DTYPE0IR_temp2_bit_16_    ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B115_Car_hcc_78_updateC_DTYPE0IR_temp2_bit_17_    ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B115_Digit_hch_8_DTYPE0IR_chooseLaps_b_x_bit_0_   ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B116_Digit_hch_8_DTYPE0IR_chooseLaps_b_x_bit_1_   ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B117_Digit_hch_8_DTYPE0IR_chooseLaps_b_x_bit_2_   ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B118_Digit_hch_8_DTYPE0IR_chooseLaps_b_x_bit_3_   ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B11_Car_hch_5_DTYPE0IR                            ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B11_Demo_hcc_40_DTYPE0IR                          ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B11_Track_hcc_118_collisions_DTYPE0IR             ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B12_Car_hch_5_DTYPE0IR                            ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B12_Demo_hcc_40_DTYPE0IR                          ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B12_Track_hcc_119_collisions_DTYPE0IR             ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B137_Demo_hcc_227_main_DTYPE0IR                   ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B13_Car_hch_5_DTYPE0IR                            ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B13_Demo_hcc_40_DTYPE0IR                          ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B13_Track_hcc_110_collisions_DTYPE0IR             ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B13_Track_hcc_119_collisions_1_DTYPE0IR           ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B14_Car_hch_5_DTYPE0IR                            ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B14_Demo_hcc_40_DTYPE0IR                          ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B14_Track_hcc_120_collisions_1_DTYPE0IR           ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B15_Car_hch_5_DTYPE0IR                            ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B15_Demo_hcc_40_DTYPE0IR                          ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B16_Car_hch_5_DTYPE0IR                            ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B16_Demo_hcc_40_DTYPE0IR                          ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B16_LCD_hcc_5_lcd_driver_DTYPE0IR_colour_bit_17_  ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B16_Track_hcc_111_collisions_1_DTYPE0IR           ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B17_Car_hch_5_DTYPE0IR                            ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B17_Demo_hcc_40_DTYPE0IR                          ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B17_Track_hcc_103_collisions_DTYPE0IR             ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B17_Track_hcc_112_collisions_1_DTYPE0IR           ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B18_Car_hch_5_DTYPE0IR                            ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1_Car_hcc_71_initialiseC_1_DTYPE0IR              ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1_Car_hcc_71_initialiseC_5_DTYPE0IR              ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1_Car_hcc_71_initialiseC_DTYPE0IR                ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1_Digit_hcc_12_initialiseD_1_DTYPE0IR            ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1_Digit_hcc_6_initialiseD_DTYPE0IR               ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B1_Keyboard_hch_5_DTYPE0IR_keyboard_enter_bit_0_  ;
; 12.209 ; 12.427       ; 0.218          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; B215_Car_hch_5_DTYPE0IR_redCar_y_bit_0_           ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; PIN_G6    ; PIN_Y2     ; 4.793 ; 5.070 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H5    ; PIN_Y2     ; 5.073 ; 5.454 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+-----------+------------+--------+--------+------------+-----------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                               ;
+-----------+------------+--------+--------+------------+-----------------------------------------------+
; PIN_G6    ; PIN_Y2     ; -4.040 ; -4.307 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H5    ; PIN_Y2     ; -4.298 ; -4.657 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; PIN_A10   ; PIN_Y2     ; 8.020 ; 7.847 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A11   ; PIN_Y2     ; 5.096 ; 5.084 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A12   ; PIN_Y2     ;       ; 3.231 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B8    ; PIN_Y2     ; 5.561 ; 5.500 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B10   ; PIN_Y2     ; 8.010 ; 7.837 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B11   ; PIN_Y2     ; 7.718 ; 7.558 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C8    ; PIN_Y2     ; 6.520 ; 6.334 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C9    ; PIN_Y2     ; 6.901 ; 6.884 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C11   ; PIN_Y2     ; 5.505 ; 5.426 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C12   ; PIN_Y2     ; 7.612 ; 7.411 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C13   ; PIN_Y2     ; 6.337 ; 6.286 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D10   ; PIN_Y2     ; 5.218 ; 5.160 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D11   ; PIN_Y2     ; 5.309 ; 5.300 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D12   ; PIN_Y2     ; 5.887 ; 5.923 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_E11   ; PIN_Y2     ; 5.197 ; 5.139 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_E12   ; PIN_Y2     ; 7.839 ; 7.659 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F8    ; PIN_Y2     ; 8.126 ; 7.776 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F10   ; PIN_Y2     ; 5.603 ; 5.571 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F11   ; PIN_Y2     ; 5.160 ; 5.101 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F12   ; PIN_Y2     ; 7.839 ; 7.659 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G8    ; PIN_Y2     ; 5.598 ; 5.572 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G10   ; PIN_Y2     ; 7.222 ; 7.041 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G11   ; PIN_Y2     ; 6.331 ; 6.182 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G13   ; PIN_Y2     ; 4.743 ; 4.739 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H8    ; PIN_Y2     ; 6.203 ; 6.071 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H10   ; PIN_Y2     ; 6.662 ; 6.573 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H12   ; PIN_Y2     ; 6.175 ; 6.143 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_J12   ; PIN_Y2     ; 7.165 ; 6.945 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A12   ; PIN_Y2     ; 3.285 ;       ; Fall       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; PIN_A10   ; PIN_Y2     ; 7.296 ; 7.129 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A11   ; PIN_Y2     ; 4.489 ; 4.477 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A12   ; PIN_Y2     ;       ; 2.707 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B8    ; PIN_Y2     ; 4.936 ; 4.877 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B10   ; PIN_Y2     ; 7.286 ; 7.119 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B11   ; PIN_Y2     ; 7.007 ; 6.852 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C8    ; PIN_Y2     ; 5.856 ; 5.676 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C9    ; PIN_Y2     ; 6.222 ; 6.205 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C11   ; PIN_Y2     ; 4.881 ; 4.804 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C12   ; PIN_Y2     ; 6.904 ; 6.710 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C13   ; PIN_Y2     ; 5.681 ; 5.631 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D10   ; PIN_Y2     ; 4.605 ; 4.548 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D11   ; PIN_Y2     ; 4.693 ; 4.683 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D12   ; PIN_Y2     ; 5.249 ; 5.283 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_E11   ; PIN_Y2     ; 4.584 ; 4.527 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_E12   ; PIN_Y2     ; 7.120 ; 6.946 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F8    ; PIN_Y2     ; 7.398 ; 7.061 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F10   ; PIN_Y2     ; 4.975 ; 4.943 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F11   ; PIN_Y2     ; 4.550 ; 4.492 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F12   ; PIN_Y2     ; 7.120 ; 6.946 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G8    ; PIN_Y2     ; 4.969 ; 4.944 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G10   ; PIN_Y2     ; 6.528 ; 6.353 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G11   ; PIN_Y2     ; 5.674 ; 5.530 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G13   ; PIN_Y2     ; 4.148 ; 4.144 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H8    ; PIN_Y2     ; 5.551 ; 5.423 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H10   ; PIN_Y2     ; 5.991 ; 5.905 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H12   ; PIN_Y2     ; 5.522 ; 5.491 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_J12   ; PIN_Y2     ; 6.475 ; 6.262 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A12   ; PIN_Y2     ; 2.760 ;       ; Fall       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                    ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 2.800 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                     ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.154 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                       ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; PIN_Y2                                        ; 9.400  ; 0.000         ;
; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.254 ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                           ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 2.800 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B243_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_24_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 9.651      ;
; 2.800 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B241_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_22_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 9.651      ;
; 2.878 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B240_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_21_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.035     ; 9.574      ;
; 2.884 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B242_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_23_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.042     ; 9.561      ;
; 2.887 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B240_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_21_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.042     ; 9.558      ;
; 2.887 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B241_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_22_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.042     ; 9.558      ;
; 2.888 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B243_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_24_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.042     ; 9.557      ;
; 2.902 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B191_Car_hcc_79_updateC_DTYPE0IR_huge_bit_24_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.030     ; 9.555      ;
; 2.903 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B190_Car_hcc_79_updateC_DTYPE0IR_huge_bit_23_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.030     ; 9.554      ;
; 2.904 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B189_Car_hcc_79_updateC_DTYPE0IR_huge_bit_22_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.030     ; 9.553      ;
; 2.907 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B188_Car_hcc_79_updateC_DTYPE0IR_huge_bit_21_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.030     ; 9.550      ;
; 2.941 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B191_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_24_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.055     ; 9.491      ;
; 2.942 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B190_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_23_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.055     ; 9.490      ;
; 2.942 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B188_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_21_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.055     ; 9.490      ;
; 2.944 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B189_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_22_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.055     ; 9.488      ;
; 3.031 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B242_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_23_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 9.420      ;
; 3.075 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B239_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_20_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.042     ; 9.370      ;
; 3.096 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B187_Car_hcc_79_updateC_DTYPE0IR_huge_bit_20_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.030     ; 9.361      ;
; 3.130 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B187_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_20_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.055     ; 9.302      ;
; 3.251 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B186_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_19_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.258     ; 8.978      ;
; 3.278 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B238_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_19_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.042     ; 9.167      ;
; 3.296 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B239_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_20_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 9.155      ;
; 3.345 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B186_Car_hcc_79_updateC_DTYPE0IR_huge_bit_19_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.030     ; 9.112      ;
; 3.377 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B237_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_18_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.247     ; 8.863      ;
; 3.379 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B185_Car_hcc_79_updateC_DTYPE0IR_huge_bit_18_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.246     ; 8.862      ;
; 3.404 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B238_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_19_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 9.047      ;
; 3.505 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B185_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_18_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.258     ; 8.724      ;
; 3.538 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B237_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_18_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.242     ; 8.707      ;
; 3.689 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B235_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_16_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.247     ; 8.551      ;
; 3.696 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B236_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_17_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.249     ; 8.542      ;
; 3.727 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B236_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_17_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.262     ; 8.498      ;
; 3.754 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B184_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_17_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.258     ; 8.475      ;
; 3.985 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B183_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_16_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.258     ; 8.244      ;
; 4.008 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B234_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_15_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.245     ; 8.234      ;
; 4.153 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B183_Car_hcc_79_updateC_DTYPE0IR_huge_bit_16_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.246     ; 8.088      ;
; 4.160 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B184_Car_hcc_79_updateC_DTYPE0IR_huge_bit_17_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.240     ; 8.087      ;
; 4.170 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B235_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_16_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.242     ; 8.075      ;
; 4.272 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B234_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_15_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.242     ; 7.973      ;
; 4.274 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B233_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_14_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.247     ; 7.966      ;
; 4.294 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B182_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_15_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.265     ; 7.928      ;
; 4.445 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B182_Car_hcc_79_updateC_DTYPE0IR_huge_bit_15_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.237     ; 7.805      ;
; 4.479 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B232_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_13_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.245     ; 7.763      ;
; 4.518 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B233_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_14_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 7.933      ;
; 4.650 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B181_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_14_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.257     ; 7.580      ;
; 4.653 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B180_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_13_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.256     ; 7.578      ;
; 4.703 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B181_Car_hcc_79_updateC_DTYPE0IR_huge_bit_14_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.237     ; 7.547      ;
; 4.773 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B231_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_12_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.245     ; 7.469      ;
; 4.839 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.122      ; 7.792      ;
; 4.839 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.122      ; 7.792      ;
; 4.839 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.122      ; 7.792      ;
; 4.840 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.124      ; 7.793      ;
; 4.893 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B180_Car_hcc_79_updateC_DTYPE0IR_huge_bit_13_                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.237     ; 7.357      ;
; 4.907 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.122      ; 7.724      ;
; 4.907 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.122      ; 7.724      ;
; 4.907 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.122      ; 7.724      ;
; 4.908 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.124      ; 7.725      ;
; 4.932 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a17~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.102      ; 7.679      ;
; 4.932 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a17~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.102      ; 7.679      ;
; 4.932 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a17~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.102      ; 7.679      ;
; 4.933 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a17~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.104      ; 7.680      ;
; 4.934 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a21~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.095      ; 7.670      ;
; 4.934 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a21~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.095      ; 7.670      ;
; 4.934 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a21~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.095      ; 7.670      ;
; 4.935 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a21~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.097      ; 7.671      ;
; 4.935 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.095      ; 7.669      ;
; 4.935 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.095      ; 7.669      ;
; 4.935 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.095      ; 7.669      ;
; 4.936 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.097      ; 7.670      ;
; 4.936 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a16~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 7.687      ;
; 4.936 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a16~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 7.687      ;
; 4.936 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a16~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 7.687      ;
; 4.937 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a16~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.116      ; 7.688      ;
; 4.948 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B230_Car_hcc_79_updateC_1_DTYPE0IR_huge2_bit_11_                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.240     ; 7.299      ;
; 4.976 ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg ; B232_Car_hcc_79_updateC_DTYPE0IR_huge2_bit_13_                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.238     ; 7.273      ;
; 5.000 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a17~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.102      ; 7.611      ;
; 5.000 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a17~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.102      ; 7.611      ;
; 5.000 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a17~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.102      ; 7.611      ;
; 5.001 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a17~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.104      ; 7.612      ;
; 5.002 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a21~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.095      ; 7.602      ;
; 5.002 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a21~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.095      ; 7.602      ;
; 5.002 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a21~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.095      ; 7.602      ;
; 5.003 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a21~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.097      ; 7.603      ;
; 5.003 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.095      ; 7.601      ;
; 5.003 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.095      ; 7.601      ;
; 5.003 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.095      ; 7.601      ;
; 5.004 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.097      ; 7.602      ;
; 5.004 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a16~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 7.619      ;
; 5.004 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a16~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 7.619      ;
; 5.004 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a16~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.114      ; 7.619      ;
; 5.005 ; B672_Car_hch_5_DTYPE0IR_blueCar_y_bit_9_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a16~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.116      ; 7.620      ;
; 5.006 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.120      ; 7.623      ;
; 5.006 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.120      ; 7.623      ;
; 5.006 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.120      ; 7.623      ;
; 5.007 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.122      ; 7.624      ;
; 5.015 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a59~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.151      ; 7.645      ;
; 5.015 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a59~porta_re_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.151      ; 7.645      ;
; 5.015 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a59~porta_we_reg       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.151      ; 7.645      ;
; 5.016 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a59~porta_datain_reg0  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.153      ; 7.646      ;
; 5.018 ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg ; B179_Car_hcc_79_updateC_1_DTYPE0IR_huge_bit_12_                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; -0.253     ; 7.216      ;
; 5.041 ; B671_Car_hch_5_DTYPE0IR_blueCar_y_bit_8_                                                                ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a28~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 12.500       ; 0.120      ; 7.588      ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                                                ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.154 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.481      ;
; 0.155 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.157 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.159 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[3] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.486      ;
; 0.160 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[2] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.160 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[3] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[2] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.489      ;
; 0.163 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.181 ; B6_Demo_hcc_40_DTYPE0IR                                                                                      ; B6_Demo_hcc_40_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; B115_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B115_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; B770_Car_hch_6_DTYPE0IR_blueCar_vy_bit_17_                                                                   ; B770_Car_hch_6_DTYPE0IR_blueCar_vy_bit_17_                                                                                             ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; B6319_Car_hcc_152_updateC_1_DTYPE0IR                                                                         ; B6319_Car_hcc_152_updateC_1_DTYPE0IR                                                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; B725_Car_hch_6_DTYPE0IR_blueCar_vx_bit_17_                                                                   ; B725_Car_hch_6_DTYPE0IR_blueCar_vx_bit_17_                                                                                             ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[6]                                                            ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[6]                                                                                      ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[2]                                                            ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[2]                                                                                      ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[0]                                                            ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|v_count[0]                                                                                      ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; B324_Car_hch_6_DTYPE0IR_redCar_vy_bit_17_                                                                    ; B324_Car_hch_6_DTYPE0IR_redCar_vy_bit_17_                                                                                              ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; B278_Car_hch_6_DTYPE0IR_redCar_vx_bit_17_                                                                    ; B278_Car_hch_6_DTYPE0IR_redCar_vx_bit_17_                                                                                              ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; B6234_Car_hcc_152_updateC_DTYPE0IR                                                                           ; B6234_Car_hcc_152_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.186 ; B451_Car_hch_6_DTYPE0IR                                                                                      ; B452_Car_hch_6_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; B412_Car_hch_6_DTYPE0IR                                                                                      ; B413_Car_hch_6_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; B4055_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4054_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; B10_Car_hcc_4_DTYPE0IR                                                                                       ; B11_Car_hcc_4_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; B11_Demo_hcc_46_main_DTYPE0IR                                                                                ; B12_Demo_hcc_48_main_DTYPE0IR                                                                                                          ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; B12_Demo_hcc_48_main_DTYPE0IR                                                                                ; B13_Demo_hcc_49_main_DTYPE0IR                                                                                                          ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; B13_Demo_hcc_49_main_DTYPE0IR                                                                                ; B14_Demo_hcc_50_main_DTYPE0IR                                                                                                          ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; B2_Digit_hcc_6_initialiseD_4_DTYPE0IR                                                                        ; B1_Digit_hcc_12_initialiseD_4_DTYPE0IR                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; B100_Car_hch_5_DTYPE0IR                                                                                      ; B101_Car_hch_5_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; B8_Car_hch_5_DTYPE0IR                                                                                        ; B9_Car_hch_5_DTYPE0IR                                                                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; B17_Car_hch_5_DTYPE0IR                                                                                       ; B18_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; B4059_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4058_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; B4057_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4056_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; B4054_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4053_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; B12_Car_hcc_4_DTYPE0IR                                                                                       ; B13_Car_hcc_4_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; B16_Demo_hcc_40_DTYPE0IR                                                                                     ; B15_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B14_Demo_hcc_40_DTYPE0IR                                                                                     ; B13_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B12_Demo_hcc_40_DTYPE0IR                                                                                     ; B11_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B117_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B113_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B112_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B111_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B110_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B109_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B108_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B107_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B103_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B102_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B102_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B101_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B95_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B94_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; B7_Demo_hcc_42_main_DTYPE0IR_gmToggle_bit_0_                                                                 ; B7_Demo_hcc_42_main_DTYPE0IR_gmToggle_bit_0_                                                                                           ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B1_Car_hcc_71_initialiseC_2_DTYPE0IR                                                                         ; B2_Digit_hcc_6_initialiseD_5_DTYPE0IR                                                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B2_Digit_hcc_6_initialiseD_5_DTYPE0IR                                                                        ; B1_Digit_hcc_12_initialiseD_5_DTYPE0IR                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B92_Car_hch_5_DTYPE0IR                                                                                       ; B93_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B93_Car_hch_5_DTYPE0IR                                                                                       ; B94_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B96_Car_hch_5_DTYPE0IR                                                                                       ; B97_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B6_Car_hch_5_DTYPE0IR                                                                                        ; B7_Car_hch_5_DTYPE0IR                                                                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B10_Car_hch_5_DTYPE0IR                                                                                       ; B11_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B12_Car_hch_5_DTYPE0IR                                                                                       ; B13_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B14_Car_hch_5_DTYPE0IR                                                                                       ; B15_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B15_Car_hch_5_DTYPE0IR                                                                                       ; B16_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B16_Car_hch_5_DTYPE0IR                                                                                       ; B17_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B78_Car_hch_5_DTYPE0IR                                                                                       ; B79_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B80_Car_hch_5_DTYPE0IR                                                                                       ; B81_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B81_Car_hch_5_DTYPE0IR                                                                                       ; B82_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B83_Car_hch_5_DTYPE0IR                                                                                       ; B84_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B4061_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4060_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; B4060_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4059_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; B4051_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4050_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; B10_Track_hcc_108_collisions_1_DTYPE0IR                                                                      ; B6_Track_hcc_101_collisions_1_DTYPE0IR                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; B6_Track_hcc_101_collisions_1_DTYPE0IR                                                                       ; B5_Track_hcc_101_collisions_1_DTYPE0IR                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; B4_Track_hcc_101_collisions_DTYPE0IR                                                                         ; B3_Track_hcc_101_collisions_DTYPE0IR                                                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; B4_Digit_hch_5_DTYPE0IR                                                                                      ; B5_Digit_hch_5_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B5_Digit_hch_5_DTYPE0IR                                                                                      ; B6_Digit_hch_5_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; B7_Digit_hch_5_DTYPE0IR                                                                                      ; B8_Digit_hch_5_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; B11_Demo_hcc_40_DTYPE0IR                                                                                     ; B10_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; B96_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B95_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; B92_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B91_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; B86_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B85_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; B85_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B84_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; B20_Demo_hcc_40_DTYPE0IR                                                                                     ; B19_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; B247_Digit_hch_10_DTYPE0IR                                                                                   ; B248_Digit_hch_10_DTYPE0IR                                                                                                             ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; B95_Car_hch_5_DTYPE0IR                                                                                       ; B96_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; B7_Car_hch_5_DTYPE0IR                                                                                        ; B8_Car_hch_5_DTYPE0IR                                                                                                                  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; B4143_Car_hcc_226_updateC_1_DTYPE0IR                                                                         ; B4142_Car_hcc_226_updateC_1_DTYPE0IR                                                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; B4139_Car_hcc_226_updateC_1_DTYPE0IR                                                                         ; B4138_Car_hcc_226_updateC_1_DTYPE0IR                                                                                                   ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; B85_Car_hch_5_DTYPE0IR                                                                                       ; B86_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; B4056_Car_hcc_226_updateC_DTYPE0IR                                                                           ; B4055_Car_hcc_226_updateC_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4] ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4]                           ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; vga:B81_LCD_hcc_42_lcd_driver_tpad_lcd|n_blank                                                               ; B22_LCD_hcc_6_lcd_driver_DTYPE0IR_blankn_bit_0_                                                                                        ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; B17_Demo_hcc_40_DTYPE0IR                                                                                     ; B16_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; B13_Demo_hcc_40_DTYPE0IR                                                                                     ; B12_Demo_hcc_40_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; B116_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B117_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; B111_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B110_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; B107_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                          ; B106_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                    ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; B90_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B89_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; B89_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B88_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; B88_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                           ; B87_LCD_hcc_44_lcd_driver_DTYPE0IR                                                                                                     ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; B94_Car_hch_5_DTYPE0IR                                                                                       ; B95_Car_hch_5_DTYPE0IR                                                                                                                 ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; B101_Car_hch_5_DTYPE0IR                                                                                      ; B102_Car_hch_5_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; B578_Car_hch_15_DTYPE0IR                                                                                     ; B579_Car_hch_15_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; B603_Car_hch_15_DTYPE0IR                                                                                     ; B604_Car_hch_15_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; B8_Digit_hch_5_DTYPE0IR                                                                                      ; B9_Digit_hch_5_DTYPE0IR                                                                                                                ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; B9_Digit_hch_5_DTYPE0IR                                                                                      ; B10_Digit_hch_5_DTYPE0IR                                                                                                               ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PIN_Y2'                                                                                        ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; PIN_Y2 ; Rise       ; PIN_Y2~input|o                                          ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; PIN_Y2 ; Rise       ; PIN_Y2~input|i                                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; PIN_Y2 ; Rise       ; PIN_Y2~input|i                                          ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; PIN_Y2 ; Rise       ; PIN_Y2~input|o                                          ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; PIN_Y2 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; PIN_Y2 ; Rise       ; PIN_Y2                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 12.254 ; 12.484       ; 0.230          ; Low Pulse Width  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 12.255 ; 12.485       ; 0.230          ; Low Pulse Width  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0                    ;
; 12.255 ; 12.485       ; 0.230          ; Low Pulse Width  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 12.255 ; 12.485       ; 0.230          ; Low Pulse Width  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1                    ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Rise       ; altshift_taps:B67_Digit_hch_5_DTYPE0IR_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 12.261 ; 12.491       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_address_reg0                          ;
; 12.261 ; 12.491       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPROM_B25_Car_hcc_5_LPMROM_cosTable|altsyncram_6071:auto_generated|ram_block1a0~porta_re_reg                                ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a21~porta_address_reg0                      ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a21~porta_datain_reg0                       ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a21~porta_re_reg                            ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a21~porta_we_reg                            ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_address_reg0                      ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_datain_reg0                       ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_re_reg                            ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a24~porta_we_reg                            ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a43~porta_address_reg0                      ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a43~porta_datain_reg0                       ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a43~porta_re_reg                            ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a43~porta_we_reg                            ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_address_reg0                      ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_datain_reg0                       ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_re_reg                            ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a48~porta_we_reg                            ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a70~porta_address_reg0                      ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a70~porta_datain_reg0                       ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a70~porta_re_reg                            ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a70~porta_we_reg                            ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_address_reg0                          ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPROM_B14_Car_hcc_4_LPMROM_sinTable|altsyncram_5071:auto_generated|ram_block1a0~porta_re_reg                                ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPROM_B732_Sprites_hcc_813_LPMROM_TrackSprite|altsyncram_3571:auto_generated|ram_block1a12~porta_address_reg0               ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPROM_B732_Sprites_hcc_813_LPMROM_TrackSprite|altsyncram_3571:auto_generated|ram_block1a12~porta_re_reg                     ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPROM_B732_Sprites_hcc_813_LPMROM_TrackSprite|altsyncram_3571:auto_generated|ram_block1a3~porta_address_reg0                ;
; 12.262 ; 12.492       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPROM_B732_Sprites_hcc_813_LPMROM_TrackSprite|altsyncram_3571:auto_generated|ram_block1a3~porta_re_reg                      ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a11~porta_address_reg0                      ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a11~porta_datain_reg0                       ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a11~porta_re_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a11~porta_we_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a17~porta_address_reg0                      ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a17~porta_datain_reg0                       ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a17~porta_re_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a17~porta_we_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a1~porta_address_reg0                       ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a1~porta_datain_reg0                        ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a1~porta_re_reg                             ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a1~porta_we_reg                             ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a29~porta_address_reg0                      ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a29~porta_datain_reg0                       ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a29~porta_re_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a29~porta_we_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a31~porta_address_reg0                      ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a31~porta_datain_reg0                       ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a31~porta_re_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a31~porta_we_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a34~porta_address_reg0                      ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a34~porta_datain_reg0                       ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a34~porta_re_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a34~porta_we_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a36~porta_address_reg0                      ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a36~porta_datain_reg0                       ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a36~porta_re_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a36~porta_we_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a37~porta_address_reg0                      ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a37~porta_datain_reg0                       ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a37~porta_re_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a37~porta_we_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a38~porta_address_reg0                      ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a38~porta_datain_reg0                       ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a38~porta_re_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a38~porta_we_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a3~porta_address_reg0                       ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a3~porta_datain_reg0                        ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a3~porta_re_reg                             ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a3~porta_we_reg                             ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a41~porta_address_reg0                      ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a41~porta_datain_reg0                       ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a41~porta_re_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a41~porta_we_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a42~porta_address_reg0                      ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a42~porta_datain_reg0                       ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a42~porta_re_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a42~porta_we_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a44~porta_address_reg0                      ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a44~porta_datain_reg0                       ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a44~porta_re_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a44~porta_we_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a45~porta_address_reg0                      ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a45~porta_datain_reg0                       ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a45~porta_re_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a45~porta_we_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a46~porta_address_reg0                      ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a46~porta_datain_reg0                       ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a46~porta_re_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a46~porta_we_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a49~porta_address_reg0                      ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a49~porta_datain_reg0                       ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a49~porta_re_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a49~porta_we_reg                            ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_address_reg0                      ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_datain_reg0                       ;
; 12.263 ; 12.493       ; 0.230          ; High Pulse Width ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; Fall       ; altsyncram:SPRAM_B683_Sprites_hcc_12_LPMRAM_Skids|altsyncram_g991:auto_generated|ram_block1a51~porta_re_reg                            ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; PIN_G6    ; PIN_Y2     ; 2.762 ; 3.577 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H5    ; PIN_Y2     ; 3.000 ; 3.892 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+-----------+------------+--------+--------+------------+-----------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                               ;
+-----------+------------+--------+--------+------------+-----------------------------------------------+
; PIN_G6    ; PIN_Y2     ; -2.326 ; -3.132 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H5    ; PIN_Y2     ; -2.552 ; -3.425 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; PIN_A10   ; PIN_Y2     ; 4.319 ; 4.703 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A11   ; PIN_Y2     ; 2.788 ; 2.964 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A12   ; PIN_Y2     ;       ; 1.830 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B8    ; PIN_Y2     ; 2.996 ; 3.203 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B10   ; PIN_Y2     ; 4.309 ; 4.693 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B11   ; PIN_Y2     ; 4.174 ; 4.528 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C8    ; PIN_Y2     ; 3.466 ; 3.720 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C9    ; PIN_Y2     ; 3.734 ; 4.072 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C11   ; PIN_Y2     ; 2.956 ; 3.161 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C12   ; PIN_Y2     ; 4.112 ; 4.436 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C13   ; PIN_Y2     ; 3.471 ; 3.743 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D10   ; PIN_Y2     ; 2.804 ; 2.975 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D11   ; PIN_Y2     ; 2.869 ; 3.074 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D12   ; PIN_Y2     ; 3.210 ; 3.482 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_E11   ; PIN_Y2     ; 2.780 ; 2.954 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_E12   ; PIN_Y2     ; 4.204 ; 4.573 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F8    ; PIN_Y2     ; 4.294 ; 4.631 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F10   ; PIN_Y2     ; 3.009 ; 3.233 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F11   ; PIN_Y2     ; 2.763 ; 2.939 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F12   ; PIN_Y2     ; 4.204 ; 4.573 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G8    ; PIN_Y2     ; 3.019 ; 3.244 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G10   ; PIN_Y2     ; 3.866 ; 4.183 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G11   ; PIN_Y2     ; 3.387 ; 3.638 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G13   ; PIN_Y2     ; 2.580 ; 2.733 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H8    ; PIN_Y2     ; 3.299 ; 3.550 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H10   ; PIN_Y2     ; 3.558 ; 3.860 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H12   ; PIN_Y2     ; 3.323 ; 3.597 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_J12   ; PIN_Y2     ; 3.844 ; 4.129 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A12   ; PIN_Y2     ; 1.836 ;       ; Fall       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; PIN_A10   ; PIN_Y2     ; 3.913 ; 4.281 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A11   ; PIN_Y2     ; 2.442 ; 2.612 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A12   ; PIN_Y2     ;       ; 1.529 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B8    ; PIN_Y2     ; 2.642 ; 2.841 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B10   ; PIN_Y2     ; 3.903 ; 4.271 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B11   ; PIN_Y2     ; 3.773 ; 4.113 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C8    ; PIN_Y2     ; 3.094 ; 3.337 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C9    ; PIN_Y2     ; 3.350 ; 3.674 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C11   ; PIN_Y2     ; 2.603 ; 2.800 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C12   ; PIN_Y2     ; 3.713 ; 4.024 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C13   ; PIN_Y2     ; 3.098 ; 3.359 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D10   ; PIN_Y2     ; 2.457 ; 2.622 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D11   ; PIN_Y2     ; 2.519 ; 2.715 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D12   ; PIN_Y2     ; 2.847 ; 3.108 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_E11   ; PIN_Y2     ; 2.433 ; 2.601 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_E12   ; PIN_Y2     ; 3.801 ; 4.154 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F8    ; PIN_Y2     ; 3.888 ; 4.211 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F10   ; PIN_Y2     ; 2.653 ; 2.868 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F11   ; PIN_Y2     ; 2.417 ; 2.586 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F12   ; PIN_Y2     ; 3.801 ; 4.154 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G8    ; PIN_Y2     ; 2.663 ; 2.879 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G10   ; PIN_Y2     ; 3.476 ; 3.780 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G11   ; PIN_Y2     ; 3.016 ; 3.256 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G13   ; PIN_Y2     ; 2.241 ; 2.387 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H8    ; PIN_Y2     ; 2.932 ; 3.173 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H10   ; PIN_Y2     ; 3.180 ; 3.470 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H12   ; PIN_Y2     ; 2.954 ; 3.217 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_J12   ; PIN_Y2     ; 3.455 ; 3.728 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A12   ; PIN_Y2     ; 1.533 ;       ; Fall       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                          ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                               ; -7.537    ; 0.154 ; N/A      ; N/A     ; 9.400               ;
;  B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; -7.537    ; 0.154 ; N/A      ; N/A     ; 12.184              ;
;  PIN_Y2                                        ; N/A       ; N/A   ; N/A      ; N/A     ; 9.400               ;
; Design-wide TNS                                ; -1031.377 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; -1031.377 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PIN_Y2                                        ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; PIN_G6    ; PIN_Y2     ; 5.434 ; 5.866 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H5    ; PIN_Y2     ; 5.750 ; 6.296 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+-----------+------------+--------+--------+------------+-----------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                               ;
+-----------+------------+--------+--------+------------+-----------------------------------------------+
; PIN_G6    ; PIN_Y2     ; -2.326 ; -3.132 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H5    ; PIN_Y2     ; -2.552 ; -3.425 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; PIN_A10   ; PIN_Y2     ; 8.661 ; 8.653 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A11   ; PIN_Y2     ; 5.523 ; 5.587 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A12   ; PIN_Y2     ;       ; 3.523 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B8    ; PIN_Y2     ; 6.002 ; 6.066 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B10   ; PIN_Y2     ; 8.651 ; 8.643 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B11   ; PIN_Y2     ; 8.337 ; 8.333 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C8    ; PIN_Y2     ; 7.013 ; 6.996 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C9    ; PIN_Y2     ; 7.444 ; 7.604 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C11   ; PIN_Y2     ; 5.942 ; 5.977 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C12   ; PIN_Y2     ; 8.217 ; 8.157 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C13   ; PIN_Y2     ; 6.859 ; 6.918 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D10   ; PIN_Y2     ; 5.660 ; 5.685 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D11   ; PIN_Y2     ; 5.750 ; 5.842 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D12   ; PIN_Y2     ; 6.371 ; 6.523 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_E11   ; PIN_Y2     ; 5.634 ; 5.661 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_E12   ; PIN_Y2     ; 8.452 ; 8.448 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F8    ; PIN_Y2     ; 8.718 ; 8.587 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F10   ; PIN_Y2     ; 6.066 ; 6.142 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F11   ; PIN_Y2     ; 5.585 ; 5.620 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F12   ; PIN_Y2     ; 8.452 ; 8.448 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G8    ; PIN_Y2     ; 6.051 ; 6.144 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G10   ; PIN_Y2     ; 7.790 ; 7.758 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G11   ; PIN_Y2     ; 6.824 ; 6.812 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G13   ; PIN_Y2     ; 5.153 ; 5.201 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H8    ; PIN_Y2     ; 6.670 ; 6.710 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H10   ; PIN_Y2     ; 7.186 ; 7.264 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H12   ; PIN_Y2     ; 6.673 ; 6.780 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_J12   ; PIN_Y2     ; 7.742 ; 7.636 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A12   ; PIN_Y2     ; 3.586 ;       ; Fall       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+
; PIN_A10   ; PIN_Y2     ; 3.913 ; 4.281 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A11   ; PIN_Y2     ; 2.442 ; 2.612 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A12   ; PIN_Y2     ;       ; 1.529 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B8    ; PIN_Y2     ; 2.642 ; 2.841 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B10   ; PIN_Y2     ; 3.903 ; 4.271 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_B11   ; PIN_Y2     ; 3.773 ; 4.113 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C8    ; PIN_Y2     ; 3.094 ; 3.337 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C9    ; PIN_Y2     ; 3.350 ; 3.674 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C11   ; PIN_Y2     ; 2.603 ; 2.800 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C12   ; PIN_Y2     ; 3.713 ; 4.024 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_C13   ; PIN_Y2     ; 3.098 ; 3.359 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D10   ; PIN_Y2     ; 2.457 ; 2.622 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D11   ; PIN_Y2     ; 2.519 ; 2.715 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_D12   ; PIN_Y2     ; 2.847 ; 3.108 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_E11   ; PIN_Y2     ; 2.433 ; 2.601 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_E12   ; PIN_Y2     ; 3.801 ; 4.154 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F8    ; PIN_Y2     ; 3.888 ; 4.211 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F10   ; PIN_Y2     ; 2.653 ; 2.868 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F11   ; PIN_Y2     ; 2.417 ; 2.586 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_F12   ; PIN_Y2     ; 3.801 ; 4.154 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G8    ; PIN_Y2     ; 2.663 ; 2.879 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G10   ; PIN_Y2     ; 3.476 ; 3.780 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G11   ; PIN_Y2     ; 3.016 ; 3.256 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_G13   ; PIN_Y2     ; 2.241 ; 2.387 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H8    ; PIN_Y2     ; 2.932 ; 3.173 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H10   ; PIN_Y2     ; 3.180 ; 3.470 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_H12   ; PIN_Y2     ; 2.954 ; 3.217 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_J12   ; PIN_Y2     ; 3.455 ; 3.728 ; Rise       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
; PIN_A12   ; PIN_Y2     ; 1.533 ;       ; Fall       ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; PIN_A10       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_A11       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_A12       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_B10       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_B11       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_B8        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_C10       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_C11       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_C12       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_C13       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_C8        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_C9        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_D10       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_D11       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_D12       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_E11       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_E12       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_F10       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_F11       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_F12       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_F8        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_G10       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_G11       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_G13       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_G8        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_H10       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_H12       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_H8        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_J12       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; PIN_Y2                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PIN_G6                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PIN_H5                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PIN_A10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_A11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_A12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_B10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_B11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_B8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_C10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_C11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_C12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_C13       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_C8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_C9        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_D10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_D11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_D12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_E11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_E12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_F10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_F11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_F12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_F8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_G10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_G11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_G13       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_G8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_H10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_H12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_H8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_J12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PIN_A10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_A11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_A12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_B10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_B11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_B8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_C10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_C11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_C12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_C13       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_C8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_C9        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_D10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_D11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_D12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_E11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_E12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_F10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_F11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_F12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_F8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_G10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_G11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_G13       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_G8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_H10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_H12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_H8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_J12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PIN_A10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_A11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_A12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_B10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_B11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_B8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_C10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_C11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_C12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_C13       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_C8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_C9        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_D10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_D11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_D12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_E11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_E12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_F10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_F11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_F12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_F8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_G10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_G11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_G13       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_G8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_H10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_H12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_H8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_J12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                            ;
+-----------------------------------------------+-----------------------------------------------+-----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+-----------+----------+----------+----------+
; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 413200068 ; 12541503 ; 2044655  ; 648      ;
+-----------------------------------------------+-----------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                             ;
+-----------------------------------------------+-----------------------------------------------+-----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+-----------+----------+----------+----------+
; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] ; 413200068 ; 12541503 ; 2044655  ; 648      ;
+-----------------------------------------------+-----------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Oct 14 05:56:51 2013
Info: Command: quartus_sta Video -c Video
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Video.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name PIN_Y2 PIN_Y2
    Info (332110): create_generated_clock -source {B3_Demo_hcc_12_pll|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]} {B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: B2_Keyboard_hcc_5_kbDriver_DTYPE0IR_clk_bit_0_ was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.537
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.537     -1031.377 B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.360
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.360         0.000 B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.819         0.000 PIN_Y2 
    Info (332119):    12.194         0.000 B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: B2_Keyboard_hcc_5_kbDriver_DTYPE0IR_clk_bit_0_ was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.074
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.074      -492.873 B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.353         0.000 B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.799         0.000 PIN_Y2 
    Info (332119):    12.184         0.000 B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: B2_Keyboard_hcc_5_kbDriver_DTYPE0IR_clk_bit_0_ was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.800
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.800         0.000 B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.154         0.000 B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.400         0.000 PIN_Y2 
    Info (332119):    12.254         0.000 B3_Demo_hcc_12_pll|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 718 megabytes
    Info: Processing ended: Mon Oct 14 05:57:13 2013
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:18


