//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//Tool Version: V1.9.9.01 (64-bit)
//Created Time: Tue Feb 11 23:11:50 2025

`timescale 100 ps/100 ps
module SDRAM_controller_top_SIP(
	I_sdrc_rst_n,
	I_sdrc_clk,
	I_sdram_clk,
	I_sdrc_selfrefresh,
	I_sdrc_power_down,
	I_sdrc_wr_n,
	I_sdrc_rd_n,
	I_sdrc_addr,
	I_sdrc_data_len,
	I_sdrc_dqm,
	I_sdrc_data,
	O_sdram_clk,
	O_sdram_cke,
	O_sdram_cs_n,
	O_sdram_cas_n,
	O_sdram_ras_n,
	O_sdram_wen_n,
	O_sdram_dqm,
	O_sdram_addr,
	O_sdram_ba,
	O_sdrc_data,
	O_sdrc_init_done,
	O_sdrc_busy_n,
	O_sdrc_rd_valid,
	O_sdrc_wrd_ack,
	IO_sdram_dq
);
input I_sdrc_rst_n;
input I_sdrc_clk;
input I_sdram_clk;
input I_sdrc_selfrefresh;
input I_sdrc_power_down;
input I_sdrc_wr_n;
input I_sdrc_rd_n;
input [22:0] I_sdrc_addr;
input [7:0] I_sdrc_data_len;
input [1:0] I_sdrc_dqm;
input [15:0] I_sdrc_data;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_cas_n;
output O_sdram_ras_n;
output O_sdram_wen_n;
output [1:0] O_sdram_dqm;
output [12:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [15:0] O_sdrc_data;
output O_sdrc_init_done;
output O_sdrc_busy_n;
output O_sdrc_rd_valid;
output O_sdrc_wrd_ack;
inout [15:0] IO_sdram_dq;
wire [15:0] Ctrl_fsm_data;
wire GND;
wire [15:0] IO_sdram_dq;
wire IO_sdram_dq_0_6;
wire [15:0] IO_sdram_dq_in;
wire I_sdram_clk;
wire [22:0] I_sdrc_addr;
wire [22:0] I_sdrc_addr_d;
wire I_sdrc_clk;
wire I_sdrc_clk_d;
wire [15:0] I_sdrc_data;
wire [15:0] I_sdrc_data_d;
wire [7:0] I_sdrc_data_len;
wire [7:0] I_sdrc_data_len_d;
wire [1:0] I_sdrc_dqm;
wire [1:0] I_sdrc_dqm_d;
wire I_sdrc_power_down;
wire I_sdrc_power_down_d;
wire I_sdrc_rd_n;
wire I_sdrc_rd_n_d;
wire I_sdrc_rst_n;
wire I_sdrc_rst_n_d;
wire I_sdrc_selfrefresh;
wire I_sdrc_selfrefresh_d;
wire I_sdrc_wr_n;
wire I_sdrc_wr_n_d;
wire [12:0] O_sdram_addr;
wire [12:0] O_sdram_addr_d;
wire [1:0] O_sdram_ba;
wire [1:0] O_sdram_ba_d;
wire O_sdram_cas_n;
wire O_sdram_cas_n_d;
wire O_sdram_cke;
wire O_sdram_cke_d;
wire O_sdram_clk;
wire O_sdram_clk_d;
wire O_sdram_cs_n;
wire [1:0] O_sdram_dqm;
wire [1:0] O_sdram_dqm_d;
wire O_sdram_ras_n;
wire O_sdram_ras_n_d;
wire O_sdram_wen_n;
wire O_sdram_wen_n_d;
wire O_sdrc_busy_n;
wire O_sdrc_busy_n_d;
wire [15:0] O_sdrc_data;
wire [15:0] O_sdrc_data_d;
wire O_sdrc_init_done;
wire O_sdrc_init_done_d;
wire O_sdrc_rd_valid;
wire O_sdrc_rd_valid_d;
wire O_sdrc_wrd_ack;
wire O_sdrc_wrd_ack_d;
wire VCC;
wire \sdrc_top_inst/ctrl_fsm_init ;
wire \sdrc_top_inst/ctrl_fsm_busy_n ;
wire \sdrc_top_inst/ctrl_fsm_data_valid ;
wire \sdrc_top_inst/ctrl_fsm_wrd_done ;
wire \sdrc_top_inst/autorefresh_ack ;
wire \sdrc_top_inst/n308_6 ;
wire \sdrc_top_inst/ctrl_double_wrd_flag ;
wire \sdrc_top_inst/ctrl_fsm_rd_n ;
wire \sdrc_top_inst/ctrl_fsm_wr_n ;
wire \sdrc_top_inst/autorefresh_req ;
wire \sdrc_top_inst/autorefresh_req_a ;
wire [15:0] \sdrc_top_inst/ctrl_fsm_data1 ;
wire [1:0] \sdrc_top_inst/ctrl_fsm_addr_bk ;
wire [12:0] \sdrc_top_inst/ctrl_fsm_addr_row ;
wire [7:0] \sdrc_top_inst/ctrl_fsm_addr_col ;
wire [7:0] \sdrc_top_inst/ctrl_fsm_data_len ;
wire [15:0] \sdrc_top_inst/ctrl_fsm_data0 ;
wire [1:0] \sdrc_top_inst/ctrl_fsm_dqm ;
wire \sdrc_top_inst/U0/Reset_init_count ;
wire \sdrc_top_inst/U0/Reset_cmd_count ;
wire \sdrc_top_inst/U0/n185_3 ;
wire \sdrc_top_inst/U0/n265_3 ;
wire \sdrc_top_inst/U0/n266_3 ;
wire \sdrc_top_inst/U0/n267_3 ;
wire \sdrc_top_inst/U0/n269_3 ;
wire \sdrc_top_inst/U0/n270_3 ;
wire \sdrc_top_inst/U0/n885_3 ;
wire \sdrc_top_inst/U0/n888_3 ;
wire \sdrc_top_inst/U0/n891_7 ;
wire \sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_5 ;
wire \sdrc_top_inst/U0/n652_9 ;
wire \sdrc_top_inst/U0/n856_8 ;
wire \sdrc_top_inst/U0/n890_10 ;
wire \sdrc_top_inst/U0/n907_10 ;
wire \sdrc_top_inst/U0/n909_10 ;
wire \sdrc_top_inst/U0/n912_10 ;
wire \sdrc_top_inst/U0/n914_10 ;
wire \sdrc_top_inst/U0/n916_10 ;
wire \sdrc_top_inst/U0/n918_10 ;
wire \sdrc_top_inst/U0/n920_10 ;
wire \sdrc_top_inst/U0/n617_11 ;
wire \sdrc_top_inst/U0/n627_9 ;
wire \sdrc_top_inst/U0/n633_11 ;
wire \sdrc_top_inst/U0/n643_9 ;
wire \sdrc_top_inst/U0/n99_14 ;
wire \sdrc_top_inst/U0/n101_14 ;
wire \sdrc_top_inst/U0/n103_14 ;
wire \sdrc_top_inst/U0/n105_14 ;
wire \sdrc_top_inst/U0/n107_14 ;
wire \sdrc_top_inst/U0/n109_14 ;
wire \sdrc_top_inst/U0/n111_14 ;
wire \sdrc_top_inst/U0/n113_14 ;
wire \sdrc_top_inst/U0/n115_15 ;
wire \sdrc_top_inst/U0/n587_23 ;
wire \sdrc_top_inst/U0/n589_23 ;
wire \sdrc_top_inst/U0/n591_22 ;
wire \sdrc_top_inst/U0/n593_22 ;
wire \sdrc_top_inst/U0/n597_22 ;
wire \sdrc_top_inst/U0/n599_23 ;
wire \sdrc_top_inst/U0/n601_22 ;
wire \sdrc_top_inst/U0/n605_21 ;
wire \sdrc_top_inst/U0/n607_22 ;
wire \sdrc_top_inst/U0/n609_23 ;
wire \sdrc_top_inst/U0/n611_22 ;
wire \sdrc_top_inst/U0/n613_21 ;
wire \sdrc_top_inst/U0/n615_21 ;
wire \sdrc_top_inst/U0/n884_10 ;
wire \sdrc_top_inst/U0/n893_10 ;
wire \sdrc_top_inst/U0/n895_10 ;
wire \sdrc_top_inst/U0/n897_10 ;
wire \sdrc_top_inst/U0/n899_10 ;
wire \sdrc_top_inst/U0/n901_10 ;
wire \sdrc_top_inst/U0/n903_10 ;
wire \sdrc_top_inst/U0/n905_10 ;
wire \sdrc_top_inst/U0/n97_15 ;
wire \sdrc_top_inst/U0/n696_5 ;
wire \sdrc_top_inst/U0/O_autorefresh_ack_6 ;
wire \sdrc_top_inst/U0/n9_4 ;
wire \sdrc_top_inst/U0/n8_4 ;
wire \sdrc_top_inst/U0/n7_4 ;
wire \sdrc_top_inst/U0/n159_4 ;
wire \sdrc_top_inst/U0/n158_4 ;
wire \sdrc_top_inst/U0/n157_4 ;
wire \sdrc_top_inst/U0/n264_4 ;
wire \sdrc_top_inst/U0/n266_4 ;
wire \sdrc_top_inst/U0/n267_4 ;
wire \sdrc_top_inst/U0/n269_4 ;
wire \sdrc_top_inst/U0/n888_4 ;
wire \sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ;
wire \sdrc_top_inst/U0/Flag_sdrc_wrd_8 ;
wire \sdrc_top_inst/U0/n856_9 ;
wire \sdrc_top_inst/U0/n856_10 ;
wire \sdrc_top_inst/U0/n887_11 ;
wire \sdrc_top_inst/U0/n907_11 ;
wire \sdrc_top_inst/U0/n909_11 ;
wire \sdrc_top_inst/U0/n912_11 ;
wire \sdrc_top_inst/U0/n914_11 ;
wire \sdrc_top_inst/U0/n916_11 ;
wire \sdrc_top_inst/U0/n918_11 ;
wire \sdrc_top_inst/U0/n920_11 ;
wire \sdrc_top_inst/U0/n625_10 ;
wire \sdrc_top_inst/U0/n641_10 ;
wire \sdrc_top_inst/U0/n103_15 ;
wire \sdrc_top_inst/U0/n107_15 ;
wire \sdrc_top_inst/U0/n584_23 ;
wire \sdrc_top_inst/U0/n587_24 ;
wire \sdrc_top_inst/U0/n587_25 ;
wire \sdrc_top_inst/U0/n587_26 ;
wire \sdrc_top_inst/U0/n589_24 ;
wire \sdrc_top_inst/U0/n589_25 ;
wire \sdrc_top_inst/U0/n591_23 ;
wire \sdrc_top_inst/U0/n591_24 ;
wire \sdrc_top_inst/U0/n597_23 ;
wire \sdrc_top_inst/U0/n597_24 ;
wire \sdrc_top_inst/U0/n599_24 ;
wire \sdrc_top_inst/U0/n603_24 ;
wire \sdrc_top_inst/U0/n607_23 ;
wire \sdrc_top_inst/U0/n607_24 ;
wire \sdrc_top_inst/U0/n609_24 ;
wire \sdrc_top_inst/U0/n609_25 ;
wire \sdrc_top_inst/U0/n611_23 ;
wire \sdrc_top_inst/U0/n615_22 ;
wire \sdrc_top_inst/U0/n884_11 ;
wire \sdrc_top_inst/U0/n897_11 ;
wire \sdrc_top_inst/U0/n899_11 ;
wire \sdrc_top_inst/U0/n901_11 ;
wire \sdrc_top_inst/U0/n903_11 ;
wire \sdrc_top_inst/U0/n905_11 ;
wire \sdrc_top_inst/U0/n856_12 ;
wire \sdrc_top_inst/U0/n99_16 ;
wire \sdrc_top_inst/U0/n587_27 ;
wire \sdrc_top_inst/U0/n587_28 ;
wire \sdrc_top_inst/U0/n591_25 ;
wire \sdrc_top_inst/U0/n591_27 ;
wire \sdrc_top_inst/U0/n591_28 ;
wire \sdrc_top_inst/U0/n607_25 ;
wire \sdrc_top_inst/U0/n856_13 ;
wire \sdrc_top_inst/U0/n587_29 ;
wire \sdrc_top_inst/U0/Flag_sdrc_wrd_10 ;
wire \sdrc_top_inst/U0/n265_6 ;
wire \sdrc_top_inst/U0/n268_6 ;
wire \sdrc_top_inst/U0/n623_12 ;
wire \sdrc_top_inst/U0/n639_12 ;
wire \sdrc_top_inst/U0/n591_30 ;
wire \sdrc_top_inst/U0/n892_5 ;
wire \sdrc_top_inst/U0/n105_17 ;
wire \sdrc_top_inst/U0/n856_15 ;
wire \sdrc_top_inst/U0/n101_17 ;
wire \sdrc_top_inst/U0/n99_18 ;
wire \sdrc_top_inst/U0/n605_25 ;
wire \sdrc_top_inst/U0/n605_27 ;
wire \sdrc_top_inst/U0/n893_13 ;
wire \sdrc_top_inst/U0/n887_13 ;
wire \sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ;
wire \sdrc_top_inst/U0/n271_5 ;
wire \sdrc_top_inst/U0/n268_8 ;
wire \sdrc_top_inst/U0/n264_6 ;
wire \sdrc_top_inst/U0/n136_10 ;
wire \sdrc_top_inst/U0/n136_14 ;
wire \sdrc_top_inst/U0/Ctrl_wr_data_valid_11 ;
wire \sdrc_top_inst/U0/n619_14 ;
wire \sdrc_top_inst/U0/n617_19 ;
wire \sdrc_top_inst/U0/n623_17 ;
wire \sdrc_top_inst/U0/n625_15 ;
wire \sdrc_top_inst/U0/n629_14 ;
wire \sdrc_top_inst/U0/n631_12 ;
wire \sdrc_top_inst/U0/n635_14 ;
wire \sdrc_top_inst/U0/n633_19 ;
wire \sdrc_top_inst/U0/n639_17 ;
wire \sdrc_top_inst/U0/n641_15 ;
wire \sdrc_top_inst/U0/n645_14 ;
wire \sdrc_top_inst/U0/n647_12 ;
wire \sdrc_top_inst/U0/n783_12 ;
wire \sdrc_top_inst/U0/n784_12 ;
wire \sdrc_top_inst/U0/n621_17 ;
wire \sdrc_top_inst/U0/n617_21 ;
wire \sdrc_top_inst/U0/n637_17 ;
wire \sdrc_top_inst/U0/n633_21 ;
wire \sdrc_top_inst/U0/n595_24 ;
wire \sdrc_top_inst/U0/n584_25 ;
wire \sdrc_top_inst/U0/n603_26 ;
wire \sdrc_top_inst/U0/n629_16 ;
wire \sdrc_top_inst/U0/n625_17 ;
wire \sdrc_top_inst/U0/n623_19 ;
wire \sdrc_top_inst/U0/n621_19 ;
wire \sdrc_top_inst/U0/n619_16 ;
wire \sdrc_top_inst/U0/n645_16 ;
wire \sdrc_top_inst/U0/n641_17 ;
wire \sdrc_top_inst/U0/n639_19 ;
wire \sdrc_top_inst/U0/n637_19 ;
wire \sdrc_top_inst/U0/n635_16 ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGE_DELAY ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1 ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2 ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ;
wire \sdrc_top_inst/U0/I_selfrefresh_reg ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT ;
wire \sdrc_top_inst/U0/Flag_sdrc_wrd ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE ;
wire \sdrc_top_inst/U0/Ctrl_wr_data_valid ;
wire \sdrc_top_inst/U0/Reset_autorefresh ;
wire \sdrc_top_inst/U0/Flag_autorefresh ;
wire \sdrc_top_inst/U0/Flag_autorefresh0 ;
wire \sdrc_top_inst/U0/n500_1_SUM ;
wire \sdrc_top_inst/U0/n500_3 ;
wire \sdrc_top_inst/U0/n501_1_SUM ;
wire \sdrc_top_inst/U0/n501_3 ;
wire \sdrc_top_inst/U0/n502_1_SUM ;
wire \sdrc_top_inst/U0/n502_3 ;
wire \sdrc_top_inst/U0/n503_1_SUM ;
wire \sdrc_top_inst/U0/n503_3 ;
wire \sdrc_top_inst/U0/n504_1_SUM ;
wire \sdrc_top_inst/U0/n504_3 ;
wire \sdrc_top_inst/U0/n505_1_SUM ;
wire \sdrc_top_inst/U0/n505_3 ;
wire \sdrc_top_inst/U0/n506_1_SUM ;
wire \sdrc_top_inst/U0/n506_3 ;
wire \sdrc_top_inst/U0/n507_1_SUM ;
wire \sdrc_top_inst/U0/n507_3 ;
wire \sdrc_top_inst/U0/n520_1_SUM ;
wire \sdrc_top_inst/U0/n520_3 ;
wire \sdrc_top_inst/U0/n521_1_SUM ;
wire \sdrc_top_inst/U0/n521_3 ;
wire \sdrc_top_inst/U0/n522_1_SUM ;
wire \sdrc_top_inst/U0/n522_3 ;
wire \sdrc_top_inst/U0/n523_1_SUM ;
wire \sdrc_top_inst/U0/n523_3 ;
wire \sdrc_top_inst/U0/n524_1_SUM ;
wire \sdrc_top_inst/U0/n524_3 ;
wire \sdrc_top_inst/U0/n525_1_SUM ;
wire \sdrc_top_inst/U0/n525_3 ;
wire \sdrc_top_inst/U0/n526_1_SUM ;
wire \sdrc_top_inst/U0/n526_3 ;
wire \sdrc_top_inst/U0/n527_1_SUM ;
wire \sdrc_top_inst/U0/n527_3 ;
wire \sdrc_top_inst/U0/n891_8 ;
wire \sdrc_top_inst/U0/n333_7 ;
wire \sdrc_top_inst/U0/n10_6 ;
wire \sdrc_top_inst/U0/n160_6 ;
wire [3:0] \sdrc_top_inst/U0/Count_init_delay ;
wire [3:0] \sdrc_top_inst/U0/Count_cmd_delay ;
wire [1:0] \sdrc_top_inst/U0/Ctrl_fsm_addr_bk ;
wire [12:0] \sdrc_top_inst/U0/Ctrl_fsm_addr_row ;
wire [7:0] \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i ;
wire [2:0] \sdrc_top_inst/U0/Rd_data_valid_reg ;
wire [7:0] \sdrc_top_inst/U0/Ctrl_fsm_addr_col ;
wire [7:0] \sdrc_top_inst/U0/Count_burst_num_wr ;
wire [7:0] \sdrc_top_inst/U0/Count_burst_num_rd ;
wire \sdrc_top_inst/U1/n9_4 ;
wire \sdrc_top_inst/U1/n1306_5 ;
wire \sdrc_top_inst/U1/n859_3 ;
wire \sdrc_top_inst/U1/n860_3 ;
wire \sdrc_top_inst/U1/n861_3 ;
wire \sdrc_top_inst/U1/n862_3 ;
wire \sdrc_top_inst/U1/n863_3 ;
wire \sdrc_top_inst/U1/n864_3 ;
wire \sdrc_top_inst/U1/n865_3 ;
wire \sdrc_top_inst/U1/n866_3 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_data_15_7 ;
wire \sdrc_top_inst/U1/n97_13 ;
wire \sdrc_top_inst/U1/n583_13 ;
wire \sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ;
wire \sdrc_top_inst/U1/n98_13 ;
wire \sdrc_top_inst/U1/n99_13 ;
wire \sdrc_top_inst/U1/n100_14 ;
wire \sdrc_top_inst/U1/n583_15 ;
wire \sdrc_top_inst/U1/n502_12 ;
wire \sdrc_top_inst/U1/n504_12 ;
wire \sdrc_top_inst/U1/n506_12 ;
wire \sdrc_top_inst/U1/n508_12 ;
wire \sdrc_top_inst/U1/n510_12 ;
wire \sdrc_top_inst/U1/n512_12 ;
wire \sdrc_top_inst/U1/n514_12 ;
wire \sdrc_top_inst/U1/n516_12 ;
wire \sdrc_top_inst/U1/n518_12 ;
wire \sdrc_top_inst/U1/n520_12 ;
wire \sdrc_top_inst/U1/n522_12 ;
wire \sdrc_top_inst/U1/n524_12 ;
wire \sdrc_top_inst/U1/n526_12 ;
wire \sdrc_top_inst/U1/n528_12 ;
wire \sdrc_top_inst/U1/n530_12 ;
wire \sdrc_top_inst/U1/n532_20 ;
wire \sdrc_top_inst/U1/n534_20 ;
wire \sdrc_top_inst/U1/n536_20 ;
wire \sdrc_top_inst/U1/n538_20 ;
wire \sdrc_top_inst/U1/n540_20 ;
wire \sdrc_top_inst/U1/n542_20 ;
wire \sdrc_top_inst/U1/n544_20 ;
wire \sdrc_top_inst/U1/n546_20 ;
wire \sdrc_top_inst/U1/n563_12 ;
wire \sdrc_top_inst/U1/n565_12 ;
wire \sdrc_top_inst/U1/n567_12 ;
wire \sdrc_top_inst/U1/n569_12 ;
wire \sdrc_top_inst/U1/n571_12 ;
wire \sdrc_top_inst/U1/n573_12 ;
wire \sdrc_top_inst/U1/n575_12 ;
wire \sdrc_top_inst/U1/n577_12 ;
wire \sdrc_top_inst/U1/n479_20 ;
wire \sdrc_top_inst/U1/n481_25 ;
wire \sdrc_top_inst/U1/n494_18 ;
wire \sdrc_top_inst/U1/n497_16 ;
wire \sdrc_top_inst/U1/n491_17 ;
wire \sdrc_top_inst/U1/n500_18 ;
wire \sdrc_top_inst/U1/O_sdrc_wrd_ack_6 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_7_11 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_5_11 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_4_11 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_3_11 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_2_11 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_1_11 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_0_11 ;
wire \sdrc_top_inst/U1/n607_21 ;
wire \sdrc_top_inst/U1/n604_21 ;
wire \sdrc_top_inst/U1/n601_21 ;
wire \sdrc_top_inst/U1/n598_21 ;
wire \sdrc_top_inst/U1/n595_21 ;
wire \sdrc_top_inst/U1/n592_21 ;
wire \sdrc_top_inst/U1/n589_21 ;
wire \sdrc_top_inst/U1/n586_21 ;
wire \sdrc_top_inst/U1/n13_4 ;
wire \sdrc_top_inst/U1/n12_4 ;
wire \sdrc_top_inst/U1/n11_4 ;
wire \sdrc_top_inst/U1/n860_5 ;
wire \sdrc_top_inst/U1/n860_6 ;
wire \sdrc_top_inst/U1/n862_4 ;
wire \sdrc_top_inst/U1/n863_4 ;
wire \sdrc_top_inst/U1/n864_4 ;
wire \sdrc_top_inst/U1/n865_4 ;
wire \sdrc_top_inst/U1/n866_4 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_data_15_8 ;
wire \sdrc_top_inst/U1/n494_19 ;
wire \sdrc_top_inst/U1/n580_16 ;
wire \sdrc_top_inst/U1/n491_18 ;
wire \sdrc_top_inst/U1/User_model_state.STATE_READ_10 ;
wire \sdrc_top_inst/U1/n97_16 ;
wire \sdrc_top_inst/U1/n97_17 ;
wire \sdrc_top_inst/U1/n97_18 ;
wire \sdrc_top_inst/U1/n98_14 ;
wire \sdrc_top_inst/U1/n98_16 ;
wire \sdrc_top_inst/U1/n99_14 ;
wire \sdrc_top_inst/U1/n99_15 ;
wire \sdrc_top_inst/U1/n99_16 ;
wire \sdrc_top_inst/U1/n100_15 ;
wire \sdrc_top_inst/U1/n583_16 ;
wire \sdrc_top_inst/U1/n580_17 ;
wire \sdrc_top_inst/U1/n502_13 ;
wire \sdrc_top_inst/U1/n502_14 ;
wire \sdrc_top_inst/U1/n504_13 ;
wire \sdrc_top_inst/U1/n506_13 ;
wire \sdrc_top_inst/U1/n508_13 ;
wire \sdrc_top_inst/U1/n510_13 ;
wire \sdrc_top_inst/U1/n512_13 ;
wire \sdrc_top_inst/U1/n514_13 ;
wire \sdrc_top_inst/U1/n516_13 ;
wire \sdrc_top_inst/U1/n518_13 ;
wire \sdrc_top_inst/U1/n520_13 ;
wire \sdrc_top_inst/U1/n522_13 ;
wire \sdrc_top_inst/U1/n524_13 ;
wire \sdrc_top_inst/U1/n526_13 ;
wire \sdrc_top_inst/U1/n528_13 ;
wire \sdrc_top_inst/U1/n530_13 ;
wire \sdrc_top_inst/U1/n563_13 ;
wire \sdrc_top_inst/U1/n565_13 ;
wire \sdrc_top_inst/U1/n567_13 ;
wire \sdrc_top_inst/U1/n569_13 ;
wire \sdrc_top_inst/U1/n571_13 ;
wire \sdrc_top_inst/U1/n573_13 ;
wire \sdrc_top_inst/U1/n575_13 ;
wire \sdrc_top_inst/U1/n577_13 ;
wire \sdrc_top_inst/U1/n479_23 ;
wire \sdrc_top_inst/U1/n479_24 ;
wire \sdrc_top_inst/U1/n480_27 ;
wire \sdrc_top_inst/U1/n486_30 ;
wire \sdrc_top_inst/U1/n491_19 ;
wire \sdrc_top_inst/U1/n491_20 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_7_12 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_7_13 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_6_12 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_5_12 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_3_12 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_2_12 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_1_12 ;
wire \sdrc_top_inst/U1/n601_22 ;
wire \sdrc_top_inst/U1/n598_22 ;
wire \sdrc_top_inst/U1/n598_24 ;
wire \sdrc_top_inst/U1/n595_22 ;
wire \sdrc_top_inst/U1/n595_23 ;
wire \sdrc_top_inst/U1/n589_22 ;
wire \sdrc_top_inst/U1/n586_22 ;
wire \sdrc_top_inst/U1/n586_23 ;
wire \sdrc_top_inst/U1/n860_7 ;
wire \sdrc_top_inst/U1/n860_8 ;
wire \sdrc_top_inst/U1/n860_9 ;
wire \sdrc_top_inst/U1/n860_10 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_data_15_10 ;
wire \sdrc_top_inst/U1/n97_19 ;
wire \sdrc_top_inst/U1/n100_16 ;
wire \sdrc_top_inst/U1/n479_25 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_7_14 ;
wire \sdrc_top_inst/U1/n860_11 ;
wire \sdrc_top_inst/U1/n860_12 ;
wire \sdrc_top_inst/U1/n860_13 ;
wire \sdrc_top_inst/U1/n860_14 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_6_14 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_data_15_12 ;
wire \sdrc_top_inst/U1/n480_29 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_9 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_6_8 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_5_8 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_4_8 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_3_8 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_2_8 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_1_8 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_0_8 ;
wire \sdrc_top_inst/U1/n98_18 ;
wire \sdrc_top_inst/U1/n479_27 ;
wire \sdrc_top_inst/U1/n586_26 ;
wire \sdrc_top_inst/U1/n861_6 ;
wire \sdrc_top_inst/U1/n860_16 ;
wire \sdrc_top_inst/U1/n859_6 ;
wire \sdrc_top_inst/U1/n1434_6 ;
wire \sdrc_top_inst/U1/n488_31 ;
wire \sdrc_top_inst/U1/n486_32 ;
wire \sdrc_top_inst/U1/User_model_state.STATE_READ_12 ;
wire \sdrc_top_inst/U1/n491_22 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ;
wire \sdrc_top_inst/U1/n494_22 ;
wire \sdrc_top_inst/U1/n494_24 ;
wire \sdrc_top_inst/U1/n580_19 ;
wire \sdrc_top_inst/U1/n580_21 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_3_15 ;
wire \sdrc_top_inst/U1/n604_25 ;
wire \sdrc_top_inst/U1/n479_29 ;
wire \sdrc_top_inst/U1/n487_29 ;
wire \sdrc_top_inst/U1/n485_29 ;
wire \sdrc_top_inst/U1/n483_29 ;
wire \sdrc_top_inst/U1/n482_31 ;
wire \sdrc_top_inst/U1/n601_25 ;
wire \sdrc_top_inst/U1/n97_21 ;
wire \sdrc_top_inst/U1/n858_24 ;
wire \sdrc_top_inst/U1/n598_26 ;
wire \sdrc_top_inst/U1/n604_27 ;
wire \sdrc_top_inst/U1/Count_data_len_0_wr_4_14 ;
wire \sdrc_top_inst/U1/n1404_5 ;
wire \sdrc_top_inst/U1/n133_13 ;
wire \sdrc_top_inst/U1/User_model_state.STATE_IDLE ;
wire \sdrc_top_inst/U1/Double_wrd_flag ;
wire \sdrc_top_inst/U1/Sdrc_wr_n_i ;
wire \sdrc_top_inst/U1/Sdrc_rd_n_i ;
wire \sdrc_top_inst/U1/Sdrc_wr_n_i_reg ;
wire \sdrc_top_inst/U1/Sdrc_rd_n_i_reg ;
wire \sdrc_top_inst/U1/User_busy_flag_n ;
wire \sdrc_top_inst/U1/User_model_state.STATE_READ ;
wire \sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT ;
wire \sdrc_top_inst/U1/User_model_state.STATE_WRITE ;
wire \sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ;
wire \sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ;
wire \sdrc_top_inst/U1/User_model_state.STATE_READ_2 ;
wire \sdrc_top_inst/U1/User_model_state.STATE_READ_2_WAIT ;
wire \sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT ;
wire \sdrc_top_inst/U1/User_model_state.STATE_WAITING ;
wire \sdrc_top_inst/U1/n246_17_SUM ;
wire \sdrc_top_inst/U1/n246_20 ;
wire \sdrc_top_inst/U1/n246_18_SUM ;
wire \sdrc_top_inst/U1/n246_22 ;
wire \sdrc_top_inst/U1/n246_19_SUM ;
wire \sdrc_top_inst/U1/n246_24 ;
wire \sdrc_top_inst/U1/n246_20_SUM ;
wire \sdrc_top_inst/U1/n246_26 ;
wire \sdrc_top_inst/U1/n246_21_SUM ;
wire \sdrc_top_inst/U1/n246_28 ;
wire \sdrc_top_inst/U1/n246_22_SUM ;
wire \sdrc_top_inst/U1/n246_30 ;
wire \sdrc_top_inst/U1/n246_23_SUM ;
wire \sdrc_top_inst/U1/n246_32 ;
wire \sdrc_top_inst/U1/n403_17_SUM ;
wire \sdrc_top_inst/U1/n403_20 ;
wire \sdrc_top_inst/U1/n403_18_SUM ;
wire \sdrc_top_inst/U1/n403_22 ;
wire \sdrc_top_inst/U1/n403_19_SUM ;
wire \sdrc_top_inst/U1/n403_24 ;
wire \sdrc_top_inst/U1/n403_20_SUM ;
wire \sdrc_top_inst/U1/n403_26 ;
wire \sdrc_top_inst/U1/n403_21_SUM ;
wire \sdrc_top_inst/U1/n403_28 ;
wire \sdrc_top_inst/U1/n403_22_SUM ;
wire \sdrc_top_inst/U1/n403_30 ;
wire \sdrc_top_inst/U1/n403_23_SUM ;
wire \sdrc_top_inst/U1/n403_32 ;
wire \sdrc_top_inst/U1/n132_1 ;
wire \sdrc_top_inst/U1/n132_2 ;
wire \sdrc_top_inst/U1/n131_1 ;
wire \sdrc_top_inst/U1/n131_2 ;
wire \sdrc_top_inst/U1/n130_1 ;
wire \sdrc_top_inst/U1/n130_2 ;
wire \sdrc_top_inst/U1/n129_1 ;
wire \sdrc_top_inst/U1/n129_2 ;
wire \sdrc_top_inst/U1/n128_1 ;
wire \sdrc_top_inst/U1/n128_2 ;
wire \sdrc_top_inst/U1/n127_1 ;
wire \sdrc_top_inst/U1/n127_2 ;
wire \sdrc_top_inst/U1/n126_1 ;
wire \sdrc_top_inst/U1/n126_2 ;
wire \sdrc_top_inst/U1/n125_1 ;
wire \sdrc_top_inst/U1/n125_2 ;
wire \sdrc_top_inst/U1/n124_1 ;
wire \sdrc_top_inst/U1/n124_2 ;
wire \sdrc_top_inst/U1/n123_1 ;
wire \sdrc_top_inst/U1/n123_2 ;
wire \sdrc_top_inst/U1/n122_1 ;
wire \sdrc_top_inst/U1/n122_2 ;
wire \sdrc_top_inst/U1/n121_1 ;
wire \sdrc_top_inst/U1/n121_2 ;
wire \sdrc_top_inst/U1/n120_1 ;
wire \sdrc_top_inst/U1/n120_2 ;
wire \sdrc_top_inst/U1/n119_1 ;
wire \sdrc_top_inst/U1/n119_0_COUT ;
wire \sdrc_top_inst/U1/n857_1 ;
wire \sdrc_top_inst/U1/n857_2 ;
wire \sdrc_top_inst/U1/n856_1 ;
wire \sdrc_top_inst/U1/n856_2 ;
wire \sdrc_top_inst/U1/n855_1 ;
wire \sdrc_top_inst/U1/n855_2 ;
wire \sdrc_top_inst/U1/n854_1 ;
wire \sdrc_top_inst/U1/n854_2 ;
wire \sdrc_top_inst/U1/n853_1 ;
wire \sdrc_top_inst/U1/n853_2 ;
wire \sdrc_top_inst/U1/n852_1 ;
wire \sdrc_top_inst/U1/n852_2 ;
wire \sdrc_top_inst/U1/n851_1 ;
wire \sdrc_top_inst/U1/n851_2 ;
wire \sdrc_top_inst/U1/n850_1 ;
wire \sdrc_top_inst/U1/n850_0_COUT ;
wire \sdrc_top_inst/U1/n1052_6 ;
wire \sdrc_top_inst/U1/n1053_6 ;
wire \sdrc_top_inst/U1/n1054_6 ;
wire \sdrc_top_inst/U1/n1055_6 ;
wire \sdrc_top_inst/U1/n1056_6 ;
wire \sdrc_top_inst/U1/n1057_6 ;
wire \sdrc_top_inst/U1/n1058_6 ;
wire \sdrc_top_inst/U1/n1059_6 ;
wire \sdrc_top_inst/U1/n14_6 ;
wire [3:0] \sdrc_top_inst/U1/Count_buffer_wr ;
wire [12:0] \sdrc_top_inst/U1/Addr_row_reg ;
wire [1:0] \sdrc_top_inst/U1/Addr_bank_reg ;
wire [15:0] \sdrc_top_inst/U1/User_data_i ;
wire [15:0] \sdrc_top_inst/U1/User_data_i_reg ;
wire [1:0] \sdrc_top_inst/U1/Dqm_data_i ;
wire [1:0] \sdrc_top_inst/U1/Dqm_data_i_reg ;
wire [7:0] \sdrc_top_inst/U1/Sdrc_data_len_i ;
wire [22:0] \sdrc_top_inst/U1/Sdrc_addr_i ;
wire [7:0] \sdrc_top_inst/U1/Column_remain_len_wrd ;
wire [7:0] \sdrc_top_inst/U1/Data_len_1_wrd ;
wire [7:0] \sdrc_top_inst/U1/Data_len_0_wrd ;
wire [3:0] \sdrc_top_inst/U1/Count_buffer_rd ;
wire [2:0] \sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY ;
wire [7:0] \sdrc_top_inst/U1/Count_data_len_0_wr ;
wire [35:18] \sdrc_top_inst/U1/DO ;
wire \sdrc_top_inst/U2/n73_3 ;
wire \sdrc_top_inst/U2/n52_7 ;
wire \sdrc_top_inst/U2/n49_7 ;
wire \sdrc_top_inst/U2/n48_7 ;
wire \sdrc_top_inst/U2/n55_6 ;
wire \sdrc_top_inst/U2/n73_4 ;
wire \sdrc_top_inst/U2/n54_8 ;
wire \sdrc_top_inst/U2/n51_8 ;
wire \sdrc_top_inst/U2/n50_8 ;
wire \sdrc_top_inst/U2/n49_8 ;
wire \sdrc_top_inst/U2/n48_8 ;
wire \sdrc_top_inst/U2/n47_8 ;
wire \sdrc_top_inst/U2/n46_8 ;
wire \sdrc_top_inst/U2/n45_8 ;
wire \sdrc_top_inst/U2/n44_8 ;
wire \sdrc_top_inst/U2/n55_7 ;
wire \sdrc_top_inst/U2/n73_6 ;
wire \sdrc_top_inst/U2/Count_autorefresh_11_12 ;
wire \sdrc_top_inst/U2/n44_11 ;
wire \sdrc_top_inst/U2/Count_autorefresh_11_21 ;
wire \sdrc_top_inst/U2/n45_11 ;
wire \sdrc_top_inst/U2/n46_13 ;
wire \sdrc_top_inst/U2/n47_13 ;
wire \sdrc_top_inst/U2/n50_11 ;
wire \sdrc_top_inst/U2/n51_11 ;
wire \sdrc_top_inst/U2/n53_10 ;
wire \sdrc_top_inst/U2/n54_13 ;
wire \sdrc_top_inst/U2/Count_autorefresh_11_25 ;
wire \sdrc_top_inst/U2/n73_11 ;
wire \sdrc_top_inst/U2/O_autorefresh_req_5 ;
wire [10:0] \sdrc_top_inst/U2/Count_autorefresh ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
IBUF I_sdrc_rst_n_ibuf (
	.I(I_sdrc_rst_n),
	.O(I_sdrc_rst_n_d)
);
IBUF I_sdrc_clk_ibuf (
	.I(I_sdrc_clk),
	.O(I_sdrc_clk_d)
);
IBUF I_sdram_clk_ibuf (
	.I(I_sdram_clk),
	.O(O_sdram_clk_d)
);
IBUF I_sdrc_selfrefresh_ibuf (
	.I(I_sdrc_selfrefresh),
	.O(I_sdrc_selfrefresh_d)
);
IBUF I_sdrc_power_down_ibuf (
	.I(I_sdrc_power_down),
	.O(I_sdrc_power_down_d)
);
IBUF I_sdrc_wr_n_ibuf (
	.I(I_sdrc_wr_n),
	.O(I_sdrc_wr_n_d)
);
IBUF I_sdrc_rd_n_ibuf (
	.I(I_sdrc_rd_n),
	.O(I_sdrc_rd_n_d)
);
IBUF I_sdrc_addr_0_ibuf (
	.I(I_sdrc_addr[0]),
	.O(I_sdrc_addr_d[0])
);
IBUF I_sdrc_addr_1_ibuf (
	.I(I_sdrc_addr[1]),
	.O(I_sdrc_addr_d[1])
);
IBUF I_sdrc_addr_2_ibuf (
	.I(I_sdrc_addr[2]),
	.O(I_sdrc_addr_d[2])
);
IBUF I_sdrc_addr_3_ibuf (
	.I(I_sdrc_addr[3]),
	.O(I_sdrc_addr_d[3])
);
IBUF I_sdrc_addr_4_ibuf (
	.I(I_sdrc_addr[4]),
	.O(I_sdrc_addr_d[4])
);
IBUF I_sdrc_addr_5_ibuf (
	.I(I_sdrc_addr[5]),
	.O(I_sdrc_addr_d[5])
);
IBUF I_sdrc_addr_6_ibuf (
	.I(I_sdrc_addr[6]),
	.O(I_sdrc_addr_d[6])
);
IBUF I_sdrc_addr_7_ibuf (
	.I(I_sdrc_addr[7]),
	.O(I_sdrc_addr_d[7])
);
IBUF I_sdrc_addr_8_ibuf (
	.I(I_sdrc_addr[8]),
	.O(I_sdrc_addr_d[8])
);
IBUF I_sdrc_addr_9_ibuf (
	.I(I_sdrc_addr[9]),
	.O(I_sdrc_addr_d[9])
);
IBUF I_sdrc_addr_10_ibuf (
	.I(I_sdrc_addr[10]),
	.O(I_sdrc_addr_d[10])
);
IBUF I_sdrc_addr_11_ibuf (
	.I(I_sdrc_addr[11]),
	.O(I_sdrc_addr_d[11])
);
IBUF I_sdrc_addr_12_ibuf (
	.I(I_sdrc_addr[12]),
	.O(I_sdrc_addr_d[12])
);
IBUF I_sdrc_addr_13_ibuf (
	.I(I_sdrc_addr[13]),
	.O(I_sdrc_addr_d[13])
);
IBUF I_sdrc_addr_14_ibuf (
	.I(I_sdrc_addr[14]),
	.O(I_sdrc_addr_d[14])
);
IBUF I_sdrc_addr_15_ibuf (
	.I(I_sdrc_addr[15]),
	.O(I_sdrc_addr_d[15])
);
IBUF I_sdrc_addr_16_ibuf (
	.I(I_sdrc_addr[16]),
	.O(I_sdrc_addr_d[16])
);
IBUF I_sdrc_addr_17_ibuf (
	.I(I_sdrc_addr[17]),
	.O(I_sdrc_addr_d[17])
);
IBUF I_sdrc_addr_18_ibuf (
	.I(I_sdrc_addr[18]),
	.O(I_sdrc_addr_d[18])
);
IBUF I_sdrc_addr_19_ibuf (
	.I(I_sdrc_addr[19]),
	.O(I_sdrc_addr_d[19])
);
IBUF I_sdrc_addr_20_ibuf (
	.I(I_sdrc_addr[20]),
	.O(I_sdrc_addr_d[20])
);
IBUF I_sdrc_addr_21_ibuf (
	.I(I_sdrc_addr[21]),
	.O(I_sdrc_addr_d[21])
);
IBUF I_sdrc_addr_22_ibuf (
	.I(I_sdrc_addr[22]),
	.O(I_sdrc_addr_d[22])
);
IBUF I_sdrc_data_len_0_ibuf (
	.I(I_sdrc_data_len[0]),
	.O(I_sdrc_data_len_d[0])
);
IBUF I_sdrc_data_len_1_ibuf (
	.I(I_sdrc_data_len[1]),
	.O(I_sdrc_data_len_d[1])
);
IBUF I_sdrc_data_len_2_ibuf (
	.I(I_sdrc_data_len[2]),
	.O(I_sdrc_data_len_d[2])
);
IBUF I_sdrc_data_len_3_ibuf (
	.I(I_sdrc_data_len[3]),
	.O(I_sdrc_data_len_d[3])
);
IBUF I_sdrc_data_len_4_ibuf (
	.I(I_sdrc_data_len[4]),
	.O(I_sdrc_data_len_d[4])
);
IBUF I_sdrc_data_len_5_ibuf (
	.I(I_sdrc_data_len[5]),
	.O(I_sdrc_data_len_d[5])
);
IBUF I_sdrc_data_len_6_ibuf (
	.I(I_sdrc_data_len[6]),
	.O(I_sdrc_data_len_d[6])
);
IBUF I_sdrc_data_len_7_ibuf (
	.I(I_sdrc_data_len[7]),
	.O(I_sdrc_data_len_d[7])
);
IBUF I_sdrc_dqm_0_ibuf (
	.I(I_sdrc_dqm[0]),
	.O(I_sdrc_dqm_d[0])
);
IBUF I_sdrc_dqm_1_ibuf (
	.I(I_sdrc_dqm[1]),
	.O(I_sdrc_dqm_d[1])
);
IBUF I_sdrc_data_0_ibuf (
	.I(I_sdrc_data[0]),
	.O(I_sdrc_data_d[0])
);
IBUF I_sdrc_data_1_ibuf (
	.I(I_sdrc_data[1]),
	.O(I_sdrc_data_d[1])
);
IBUF I_sdrc_data_2_ibuf (
	.I(I_sdrc_data[2]),
	.O(I_sdrc_data_d[2])
);
IBUF I_sdrc_data_3_ibuf (
	.I(I_sdrc_data[3]),
	.O(I_sdrc_data_d[3])
);
IBUF I_sdrc_data_4_ibuf (
	.I(I_sdrc_data[4]),
	.O(I_sdrc_data_d[4])
);
IBUF I_sdrc_data_5_ibuf (
	.I(I_sdrc_data[5]),
	.O(I_sdrc_data_d[5])
);
IBUF I_sdrc_data_6_ibuf (
	.I(I_sdrc_data[6]),
	.O(I_sdrc_data_d[6])
);
IBUF I_sdrc_data_7_ibuf (
	.I(I_sdrc_data[7]),
	.O(I_sdrc_data_d[7])
);
IBUF I_sdrc_data_8_ibuf (
	.I(I_sdrc_data[8]),
	.O(I_sdrc_data_d[8])
);
IBUF I_sdrc_data_9_ibuf (
	.I(I_sdrc_data[9]),
	.O(I_sdrc_data_d[9])
);
IBUF I_sdrc_data_10_ibuf (
	.I(I_sdrc_data[10]),
	.O(I_sdrc_data_d[10])
);
IBUF I_sdrc_data_11_ibuf (
	.I(I_sdrc_data[11]),
	.O(I_sdrc_data_d[11])
);
IBUF I_sdrc_data_12_ibuf (
	.I(I_sdrc_data[12]),
	.O(I_sdrc_data_d[12])
);
IBUF I_sdrc_data_13_ibuf (
	.I(I_sdrc_data[13]),
	.O(I_sdrc_data_d[13])
);
IBUF I_sdrc_data_14_ibuf (
	.I(I_sdrc_data[14]),
	.O(I_sdrc_data_d[14])
);
IBUF I_sdrc_data_15_ibuf (
	.I(I_sdrc_data[15]),
	.O(I_sdrc_data_d[15])
);
IOBUF IO_sdram_dq_0_iobuf (
	.I(Ctrl_fsm_data[0]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[0]),
	.O(IO_sdram_dq_in[0])
);
IOBUF IO_sdram_dq_1_iobuf (
	.I(Ctrl_fsm_data[1]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[1]),
	.O(IO_sdram_dq_in[1])
);
IOBUF IO_sdram_dq_2_iobuf (
	.I(Ctrl_fsm_data[2]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[2]),
	.O(IO_sdram_dq_in[2])
);
IOBUF IO_sdram_dq_3_iobuf (
	.I(Ctrl_fsm_data[3]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[3]),
	.O(IO_sdram_dq_in[3])
);
IOBUF IO_sdram_dq_4_iobuf (
	.I(Ctrl_fsm_data[4]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[4]),
	.O(IO_sdram_dq_in[4])
);
IOBUF IO_sdram_dq_5_iobuf (
	.I(Ctrl_fsm_data[5]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[5]),
	.O(IO_sdram_dq_in[5])
);
IOBUF IO_sdram_dq_6_iobuf (
	.I(Ctrl_fsm_data[6]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[6]),
	.O(IO_sdram_dq_in[6])
);
IOBUF IO_sdram_dq_7_iobuf (
	.I(Ctrl_fsm_data[7]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[7]),
	.O(IO_sdram_dq_in[7])
);
IOBUF IO_sdram_dq_8_iobuf (
	.I(Ctrl_fsm_data[8]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[8]),
	.O(IO_sdram_dq_in[8])
);
IOBUF IO_sdram_dq_9_iobuf (
	.I(Ctrl_fsm_data[9]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[9]),
	.O(IO_sdram_dq_in[9])
);
IOBUF IO_sdram_dq_10_iobuf (
	.I(Ctrl_fsm_data[10]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[10]),
	.O(IO_sdram_dq_in[10])
);
IOBUF IO_sdram_dq_11_iobuf (
	.I(Ctrl_fsm_data[11]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[11]),
	.O(IO_sdram_dq_in[11])
);
IOBUF IO_sdram_dq_12_iobuf (
	.I(Ctrl_fsm_data[12]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[12]),
	.O(IO_sdram_dq_in[12])
);
IOBUF IO_sdram_dq_13_iobuf (
	.I(Ctrl_fsm_data[13]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[13]),
	.O(IO_sdram_dq_in[13])
);
IOBUF IO_sdram_dq_14_iobuf (
	.I(Ctrl_fsm_data[14]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[14]),
	.O(IO_sdram_dq_in[14])
);
IOBUF IO_sdram_dq_15_iobuf (
	.I(Ctrl_fsm_data[15]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[15]),
	.O(IO_sdram_dq_in[15])
);
OBUF O_sdram_clk_obuf (
	.I(O_sdram_clk_d),
	.O(O_sdram_clk)
);
OBUF O_sdram_cke_obuf (
	.I(O_sdram_cke_d),
	.O(O_sdram_cke)
);
OBUF O_sdram_cs_n_obuf (
	.I(GND),
	.O(O_sdram_cs_n)
);
OBUF O_sdram_cas_n_obuf (
	.I(O_sdram_cas_n_d),
	.O(O_sdram_cas_n)
);
OBUF O_sdram_ras_n_obuf (
	.I(O_sdram_ras_n_d),
	.O(O_sdram_ras_n)
);
OBUF O_sdram_wen_n_obuf (
	.I(O_sdram_wen_n_d),
	.O(O_sdram_wen_n)
);
OBUF O_sdram_dqm_0_obuf (
	.I(O_sdram_dqm_d[0]),
	.O(O_sdram_dqm[0])
);
OBUF O_sdram_dqm_1_obuf (
	.I(O_sdram_dqm_d[1]),
	.O(O_sdram_dqm[1])
);
OBUF O_sdram_addr_0_obuf (
	.I(O_sdram_addr_d[0]),
	.O(O_sdram_addr[0])
);
OBUF O_sdram_addr_1_obuf (
	.I(O_sdram_addr_d[1]),
	.O(O_sdram_addr[1])
);
OBUF O_sdram_addr_2_obuf (
	.I(O_sdram_addr_d[2]),
	.O(O_sdram_addr[2])
);
OBUF O_sdram_addr_3_obuf (
	.I(O_sdram_addr_d[3]),
	.O(O_sdram_addr[3])
);
OBUF O_sdram_addr_4_obuf (
	.I(O_sdram_addr_d[4]),
	.O(O_sdram_addr[4])
);
OBUF O_sdram_addr_5_obuf (
	.I(O_sdram_addr_d[5]),
	.O(O_sdram_addr[5])
);
OBUF O_sdram_addr_6_obuf (
	.I(O_sdram_addr_d[6]),
	.O(O_sdram_addr[6])
);
OBUF O_sdram_addr_7_obuf (
	.I(O_sdram_addr_d[7]),
	.O(O_sdram_addr[7])
);
OBUF O_sdram_addr_8_obuf (
	.I(O_sdram_addr_d[8]),
	.O(O_sdram_addr[8])
);
OBUF O_sdram_addr_9_obuf (
	.I(O_sdram_addr_d[9]),
	.O(O_sdram_addr[9])
);
OBUF O_sdram_addr_10_obuf (
	.I(O_sdram_addr_d[10]),
	.O(O_sdram_addr[10])
);
OBUF O_sdram_addr_11_obuf (
	.I(O_sdram_addr_d[11]),
	.O(O_sdram_addr[11])
);
OBUF O_sdram_addr_12_obuf (
	.I(O_sdram_addr_d[12]),
	.O(O_sdram_addr[12])
);
OBUF O_sdram_ba_0_obuf (
	.I(O_sdram_ba_d[0]),
	.O(O_sdram_ba[0])
);
OBUF O_sdram_ba_1_obuf (
	.I(O_sdram_ba_d[1]),
	.O(O_sdram_ba[1])
);
OBUF O_sdrc_data_0_obuf (
	.I(O_sdrc_data_d[0]),
	.O(O_sdrc_data[0])
);
OBUF O_sdrc_data_1_obuf (
	.I(O_sdrc_data_d[1]),
	.O(O_sdrc_data[1])
);
OBUF O_sdrc_data_2_obuf (
	.I(O_sdrc_data_d[2]),
	.O(O_sdrc_data[2])
);
OBUF O_sdrc_data_3_obuf (
	.I(O_sdrc_data_d[3]),
	.O(O_sdrc_data[3])
);
OBUF O_sdrc_data_4_obuf (
	.I(O_sdrc_data_d[4]),
	.O(O_sdrc_data[4])
);
OBUF O_sdrc_data_5_obuf (
	.I(O_sdrc_data_d[5]),
	.O(O_sdrc_data[5])
);
OBUF O_sdrc_data_6_obuf (
	.I(O_sdrc_data_d[6]),
	.O(O_sdrc_data[6])
);
OBUF O_sdrc_data_7_obuf (
	.I(O_sdrc_data_d[7]),
	.O(O_sdrc_data[7])
);
OBUF O_sdrc_data_8_obuf (
	.I(O_sdrc_data_d[8]),
	.O(O_sdrc_data[8])
);
OBUF O_sdrc_data_9_obuf (
	.I(O_sdrc_data_d[9]),
	.O(O_sdrc_data[9])
);
OBUF O_sdrc_data_10_obuf (
	.I(O_sdrc_data_d[10]),
	.O(O_sdrc_data[10])
);
OBUF O_sdrc_data_11_obuf (
	.I(O_sdrc_data_d[11]),
	.O(O_sdrc_data[11])
);
OBUF O_sdrc_data_12_obuf (
	.I(O_sdrc_data_d[12]),
	.O(O_sdrc_data[12])
);
OBUF O_sdrc_data_13_obuf (
	.I(O_sdrc_data_d[13]),
	.O(O_sdrc_data[13])
);
OBUF O_sdrc_data_14_obuf (
	.I(O_sdrc_data_d[14]),
	.O(O_sdrc_data[14])
);
OBUF O_sdrc_data_15_obuf (
	.I(O_sdrc_data_d[15]),
	.O(O_sdrc_data[15])
);
OBUF O_sdrc_init_done_obuf (
	.I(O_sdrc_init_done_d),
	.O(O_sdrc_init_done)
);
OBUF O_sdrc_busy_n_obuf (
	.I(O_sdrc_busy_n_d),
	.O(O_sdrc_busy_n)
);
OBUF O_sdrc_rd_valid_obuf (
	.I(O_sdrc_rd_valid_d),
	.O(O_sdrc_rd_valid)
);
OBUF O_sdrc_wrd_ack_obuf (
	.I(O_sdrc_wrd_ack_d),
	.O(O_sdrc_wrd_ack)
);
LUT4 \sdrc_top_inst/U0/Reset_init_count_s0  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1 ),
	.I3(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL ),
	.F(\sdrc_top_inst/U0/Reset_init_count )
);
defparam \sdrc_top_inst/U0/Reset_init_count_s0 .INIT=16'hFFFE;
LUT4 \sdrc_top_inst/U0/Reset_cmd_count_s0  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH ),
	.F(\sdrc_top_inst/U0/Reset_cmd_count )
);
defparam \sdrc_top_inst/U0/Reset_cmd_count_s0 .INIT=16'hFFFE;
LUT2 \sdrc_top_inst/U0/n185_s0  (
	.I0(\sdrc_top_inst/ctrl_fsm_wr_n ),
	.I1(\sdrc_top_inst/ctrl_fsm_rd_n ),
	.F(\sdrc_top_inst/U0/n185_3 )
);
defparam \sdrc_top_inst/U0/n185_s0 .INIT=4'h7;
LUT4 \sdrc_top_inst/U0/n265_s0  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_col [6]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [6]),
	.I2(\sdrc_top_inst/U0/n265_6 ),
	.I3(\sdrc_top_inst/U0/n185_3 ),
	.F(\sdrc_top_inst/U0/n265_3 )
);
defparam \sdrc_top_inst/U0/n265_s0 .INIT=16'hAA3C;
LUT4 \sdrc_top_inst/U0/n266_s0  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_col [5]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [5]),
	.I2(\sdrc_top_inst/U0/n266_4 ),
	.I3(\sdrc_top_inst/U0/n185_3 ),
	.F(\sdrc_top_inst/U0/n266_3 )
);
defparam \sdrc_top_inst/U0/n266_s0 .INIT=16'hAA3C;
LUT4 \sdrc_top_inst/U0/n267_s0  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_col [4]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [4]),
	.I2(\sdrc_top_inst/U0/n267_4 ),
	.I3(\sdrc_top_inst/U0/n185_3 ),
	.F(\sdrc_top_inst/U0/n267_3 )
);
defparam \sdrc_top_inst/U0/n267_s0 .INIT=16'hAA3C;
LUT4 \sdrc_top_inst/U0/n269_s0  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_col [2]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [2]),
	.I2(\sdrc_top_inst/U0/n269_4 ),
	.I3(\sdrc_top_inst/U0/n185_3 ),
	.F(\sdrc_top_inst/U0/n269_3 )
);
defparam \sdrc_top_inst/U0/n269_s0 .INIT=16'hAA3C;
LUT4 \sdrc_top_inst/U0/n270_s0  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_col [1]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [0]),
	.I2(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [1]),
	.I3(\sdrc_top_inst/U0/n185_3 ),
	.F(\sdrc_top_inst/U0/n270_3 )
);
defparam \sdrc_top_inst/U0/n270_s0 .INIT=16'hAA3C;
LUT2 \sdrc_top_inst/U0/n885_s0  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL ),
	.I1(\sdrc_top_inst/U0/n888_3 ),
	.F(\sdrc_top_inst/U0/n885_3 )
);
defparam \sdrc_top_inst/U0/n885_s0 .INIT=4'hE;
LUT4 \sdrc_top_inst/U0/n888_s0  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGE_DELAY ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE ),
	.I3(\sdrc_top_inst/U0/n888_4 ),
	.F(\sdrc_top_inst/U0/n888_3 )
);
defparam \sdrc_top_inst/U0/n888_s0 .INIT=16'hFEFF;
LUT3 \sdrc_top_inst/U0/n891_s3  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT ),
	.F(\sdrc_top_inst/U0/n891_7 )
);
defparam \sdrc_top_inst/U0/n891_s3 .INIT=8'h01;
LUT2 \sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_s3  (
	.I0(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY ),
	.F(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_5 )
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_s3 .INIT=4'hB;
LUT2 \sdrc_top_inst/U0/n652_s5  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY ),
	.F(\sdrc_top_inst/U0/n652_9 )
);
defparam \sdrc_top_inst/U0/n652_s5 .INIT=4'hE;
LUT2 \sdrc_top_inst/U0/n856_s4  (
	.I0(\sdrc_top_inst/U0/n856_9 ),
	.I1(\sdrc_top_inst/U0/n856_10 ),
	.F(\sdrc_top_inst/U0/n856_8 )
);
defparam \sdrc_top_inst/U0/n856_s4 .INIT=4'h7;
LUT3 \sdrc_top_inst/U0/n890_s5  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I2(\sdrc_top_inst/U0/n887_11 ),
	.F(\sdrc_top_inst/U0/n890_10 )
);
defparam \sdrc_top_inst/U0/n890_s5 .INIT=8'h10;
LUT3 \sdrc_top_inst/U0/n907_s5  (
	.I0(\sdrc_top_inst/U0/n907_11 ),
	.I1(\sdrc_top_inst/U0/n856_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n907_10 )
);
defparam \sdrc_top_inst/U0/n907_s5 .INIT=8'h70;
LUT3 \sdrc_top_inst/U0/n909_s5  (
	.I0(\sdrc_top_inst/U0/n909_11 ),
	.I1(\sdrc_top_inst/U0/n856_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n909_10 )
);
defparam \sdrc_top_inst/U0/n909_s5 .INIT=8'h70;
LUT3 \sdrc_top_inst/U0/n912_s5  (
	.I0(\sdrc_top_inst/U0/n912_11 ),
	.I1(\sdrc_top_inst/U0/n856_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n912_10 )
);
defparam \sdrc_top_inst/U0/n912_s5 .INIT=8'h70;
LUT3 \sdrc_top_inst/U0/n914_s5  (
	.I0(\sdrc_top_inst/U0/n914_11 ),
	.I1(\sdrc_top_inst/U0/n856_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n914_10 )
);
defparam \sdrc_top_inst/U0/n914_s5 .INIT=8'h70;
LUT3 \sdrc_top_inst/U0/n916_s5  (
	.I0(\sdrc_top_inst/U0/n916_11 ),
	.I1(\sdrc_top_inst/U0/n856_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n916_10 )
);
defparam \sdrc_top_inst/U0/n916_s5 .INIT=8'h70;
LUT3 \sdrc_top_inst/U0/n918_s5  (
	.I0(\sdrc_top_inst/U0/n918_11 ),
	.I1(\sdrc_top_inst/U0/n856_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n918_10 )
);
defparam \sdrc_top_inst/U0/n918_s5 .INIT=8'h70;
LUT3 \sdrc_top_inst/U0/n920_s5  (
	.I0(\sdrc_top_inst/U0/n920_11 ),
	.I1(\sdrc_top_inst/U0/n856_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n920_10 )
);
defparam \sdrc_top_inst/U0/n920_s5 .INIT=8'h70;
LUT4 \sdrc_top_inst/U0/n617_s6  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [6]),
	.I1(\sdrc_top_inst/U0/n617_21 ),
	.I2(\sdrc_top_inst/U0/Count_burst_num_wr [7]),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.F(\sdrc_top_inst/U0/n617_11 )
);
defparam \sdrc_top_inst/U0/n617_s6 .INIT=16'h7800;
LUT4 \sdrc_top_inst/U0/n627_s5  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [0]),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [1]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_wr [2]),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.F(\sdrc_top_inst/U0/n627_9 )
);
defparam \sdrc_top_inst/U0/n627_s5 .INIT=16'h7800;
LUT4 \sdrc_top_inst/U0/n633_s6  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [6]),
	.I1(\sdrc_top_inst/U0/n633_21 ),
	.I2(\sdrc_top_inst/U0/Count_burst_num_rd [7]),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.F(\sdrc_top_inst/U0/n633_11 )
);
defparam \sdrc_top_inst/U0/n633_s6 .INIT=16'h7800;
LUT4 \sdrc_top_inst/U0/n643_s5  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [0]),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [1]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_rd [2]),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.F(\sdrc_top_inst/U0/n643_9 )
);
defparam \sdrc_top_inst/U0/n643_s5 .INIT=16'h7800;
LUT3 \sdrc_top_inst/U0/n99_s10  (
	.I0(\sdrc_top_inst/U0/n99_18 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE ),
	.F(\sdrc_top_inst/U0/n99_14 )
);
defparam \sdrc_top_inst/U0/n99_s10 .INIT=8'hF4;
LUT3 \sdrc_top_inst/U0/n101_s10  (
	.I0(\sdrc_top_inst/U0/n101_17 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGE_DELAY ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL ),
	.F(\sdrc_top_inst/U0/n101_14 )
);
defparam \sdrc_top_inst/U0/n101_s10 .INIT=8'hF4;
LUT4 \sdrc_top_inst/U0/n103_s10  (
	.I0(\sdrc_top_inst/U0/n103_15 ),
	.I1(\sdrc_top_inst/U0/n99_18 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1 ),
	.I3(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGE_DELAY ),
	.F(\sdrc_top_inst/U0/n103_14 )
);
defparam \sdrc_top_inst/U0/n103_s10 .INIT=16'hFA30;
LUT3 \sdrc_top_inst/U0/n105_s10  (
	.I0(\sdrc_top_inst/U0/n105_17 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1 ),
	.F(\sdrc_top_inst/U0/n105_14 )
);
defparam \sdrc_top_inst/U0/n105_s10 .INIT=8'hF4;
LUT4 \sdrc_top_inst/U0/n107_s10  (
	.I0(\sdrc_top_inst/U0/n107_15 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY ),
	.I2(\sdrc_top_inst/U0/n99_18 ),
	.I3(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2 ),
	.F(\sdrc_top_inst/U0/n107_14 )
);
defparam \sdrc_top_inst/U0/n107_s10 .INIT=16'h8F88;
LUT3 \sdrc_top_inst/U0/n109_s10  (
	.I0(\sdrc_top_inst/U0/n105_17 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2 ),
	.F(\sdrc_top_inst/U0/n109_14 )
);
defparam \sdrc_top_inst/U0/n109_s10 .INIT=8'hF4;
LUT4 \sdrc_top_inst/U0/n111_s10  (
	.I0(\sdrc_top_inst/U0/n107_15 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY ),
	.I2(\sdrc_top_inst/U0/n99_18 ),
	.I3(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG ),
	.F(\sdrc_top_inst/U0/n111_14 )
);
defparam \sdrc_top_inst/U0/n111_s10 .INIT=16'h8F88;
LUT3 \sdrc_top_inst/U0/n113_s10  (
	.I0(\sdrc_top_inst/U0/n101_17 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG ),
	.F(\sdrc_top_inst/U0/n113_14 )
);
defparam \sdrc_top_inst/U0/n113_s10 .INIT=8'hF4;
LUT3 \sdrc_top_inst/U0/n115_s11  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY ),
	.I1(\sdrc_top_inst/U0/n103_15 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n115_15 )
);
defparam \sdrc_top_inst/U0/n115_s11 .INIT=8'hF8;
LUT4 \sdrc_top_inst/U0/n587_s19  (
	.I0(\sdrc_top_inst/U0/n587_24 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY ),
	.I2(\sdrc_top_inst/U0/n587_25 ),
	.I3(\sdrc_top_inst/U0/n587_26 ),
	.F(\sdrc_top_inst/U0/n587_23 )
);
defparam \sdrc_top_inst/U0/n587_s19 .INIT=16'hF8FF;
LUT4 \sdrc_top_inst/U0/n589_s19  (
	.I0(\sdrc_top_inst/ctrl_double_wrd_flag ),
	.I1(\sdrc_top_inst/U0/n589_24 ),
	.I2(\sdrc_top_inst/U0/Flag_autorefresh ),
	.I3(\sdrc_top_inst/U0/n589_25 ),
	.F(\sdrc_top_inst/U0/n589_23 )
);
defparam \sdrc_top_inst/U0/n589_s19 .INIT=16'hFF40;
LUT4 \sdrc_top_inst/U0/n591_s18  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH ),
	.I1(\sdrc_top_inst/U0/n591_23 ),
	.I2(\sdrc_top_inst/U0/n591_24 ),
	.I3(\sdrc_top_inst/U0/n652_9 ),
	.F(\sdrc_top_inst/U0/n591_22 )
);
defparam \sdrc_top_inst/U0/n591_s18 .INIT=16'hEF00;
LUT4 \sdrc_top_inst/U0/n593_s18  (
	.I0(\sdrc_top_inst/U0/n185_3 ),
	.I1(\sdrc_top_inst/U0/n591_24 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Flag_sdrc_wrd_8 ),
	.F(\sdrc_top_inst/U0/n593_22 )
);
defparam \sdrc_top_inst/U0/n593_s18 .INIT=16'hFA30;
LUT4 \sdrc_top_inst/U0/n597_s18  (
	.I0(\sdrc_top_inst/U0/n507_3 ),
	.I1(\sdrc_top_inst/U0/n597_23 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I3(\sdrc_top_inst/U0/n597_24 ),
	.F(\sdrc_top_inst/U0/n597_22 )
);
defparam \sdrc_top_inst/U0/n597_s18 .INIT=16'hFFB0;
LUT4 \sdrc_top_inst/U0/n599_s19  (
	.I0(\sdrc_top_inst/U0/n527_3 ),
	.I1(\sdrc_top_inst/U0/n597_23 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I3(\sdrc_top_inst/U0/n599_24 ),
	.F(\sdrc_top_inst/U0/n599_23 )
);
defparam \sdrc_top_inst/U0/n599_s19 .INIT=16'hFFB0;
LUT4 \sdrc_top_inst/U0/n601_s18  (
	.I0(\sdrc_top_inst/U0/n584_23 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE ),
	.I2(\sdrc_top_inst/U0/n527_3 ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.F(\sdrc_top_inst/U0/n601_22 )
);
defparam \sdrc_top_inst/U0/n601_s18 .INIT=16'h4F44;
LUT3 \sdrc_top_inst/U0/n605_s17  (
	.I0(\sdrc_top_inst/U0/n605_27 ),
	.I1(\sdrc_top_inst/U0/n605_25 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT ),
	.F(\sdrc_top_inst/U0/n605_21 )
);
defparam \sdrc_top_inst/U0/n605_s17 .INIT=8'h70;
LUT4 \sdrc_top_inst/U0/n607_s18  (
	.I0(I_sdrc_power_down_d),
	.I1(\sdrc_top_inst/U0/n607_23 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN ),
	.I3(\sdrc_top_inst/U0/n607_24 ),
	.F(\sdrc_top_inst/U0/n607_22 )
);
defparam \sdrc_top_inst/U0/n607_s18 .INIT=16'hFFB0;
LUT4 \sdrc_top_inst/U0/n609_s19  (
	.I0(\sdrc_top_inst/U0/n609_24 ),
	.I1(\sdrc_top_inst/U0/n609_25 ),
	.I2(\sdrc_top_inst/U0/n591_24 ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH ),
	.F(\sdrc_top_inst/U0/n609_23 )
);
defparam \sdrc_top_inst/U0/n609_s19 .INIT=16'h4F44;
LUT4 \sdrc_top_inst/U0/n611_s18  (
	.I0(\sdrc_top_inst/U0/I_selfrefresh_reg ),
	.I1(\sdrc_top_inst/U0/n611_23 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH ),
	.F(\sdrc_top_inst/U0/n611_22 )
);
defparam \sdrc_top_inst/U0/n611_s18 .INIT=16'hFFB0;
LUT4 \sdrc_top_inst/U0/n613_s17  (
	.I0(\sdrc_top_inst/U0/n611_23 ),
	.I1(\sdrc_top_inst/U0/I_selfrefresh_reg ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT ),
	.F(\sdrc_top_inst/U0/n613_21 )
);
defparam \sdrc_top_inst/U0/n613_s17 .INIT=16'hF530;
LUT3 \sdrc_top_inst/U0/n615_s17  (
	.I0(I_sdrc_power_down_d),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN ),
	.I2(\sdrc_top_inst/U0/n615_22 ),
	.F(\sdrc_top_inst/U0/n615_21 )
);
defparam \sdrc_top_inst/U0/n615_s17 .INIT=8'hF4;
LUT4 \sdrc_top_inst/U0/n884_s5  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1 ),
	.I2(\sdrc_top_inst/U0/n888_3 ),
	.I3(\sdrc_top_inst/U0/n884_11 ),
	.F(\sdrc_top_inst/U0/n884_10 )
);
defparam \sdrc_top_inst/U0/n884_s5 .INIT=16'hFFFE;
LUT4 \sdrc_top_inst/U0/n893_s5  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_bk [1]),
	.I1(\sdrc_top_inst/U0/n893_13 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.I3(\sdrc_top_inst/U0/n892_5 ),
	.F(\sdrc_top_inst/U0/n893_10 )
);
defparam \sdrc_top_inst/U0/n893_s5 .INIT=16'hFFE0;
LUT4 \sdrc_top_inst/U0/n895_s5  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_bk [0]),
	.I1(\sdrc_top_inst/U0/n893_13 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.I3(\sdrc_top_inst/U0/n892_5 ),
	.F(\sdrc_top_inst/U0/n895_10 )
);
defparam \sdrc_top_inst/U0/n895_s5 .INIT=16'hFFE0;
LUT4 \sdrc_top_inst/U0/n897_s5  (
	.I0(\sdrc_top_inst/U0/n897_11 ),
	.I1(\sdrc_top_inst/U0/n856_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.I3(\sdrc_top_inst/U0/n892_5 ),
	.F(\sdrc_top_inst/U0/n897_10 )
);
defparam \sdrc_top_inst/U0/n897_s5 .INIT=16'hFFB0;
LUT4 \sdrc_top_inst/U0/n899_s5  (
	.I0(\sdrc_top_inst/U0/n899_11 ),
	.I1(\sdrc_top_inst/U0/n856_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.I3(\sdrc_top_inst/U0/n892_5 ),
	.F(\sdrc_top_inst/U0/n899_10 )
);
defparam \sdrc_top_inst/U0/n899_s5 .INIT=16'hFFB0;
LUT4 \sdrc_top_inst/U0/n901_s5  (
	.I0(\sdrc_top_inst/U0/n901_11 ),
	.I1(\sdrc_top_inst/U0/n856_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.I3(\sdrc_top_inst/U0/n892_5 ),
	.F(\sdrc_top_inst/U0/n901_10 )
);
defparam \sdrc_top_inst/U0/n901_s5 .INIT=16'hFFB0;
LUT4 \sdrc_top_inst/U0/n903_s5  (
	.I0(\sdrc_top_inst/U0/n903_11 ),
	.I1(\sdrc_top_inst/U0/n856_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.I3(\sdrc_top_inst/U0/n892_5 ),
	.F(\sdrc_top_inst/U0/n903_10 )
);
defparam \sdrc_top_inst/U0/n903_s5 .INIT=16'hFFB0;
LUT4 \sdrc_top_inst/U0/n905_s5  (
	.I0(\sdrc_top_inst/U0/n905_11 ),
	.I1(\sdrc_top_inst/U0/n856_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.I3(\sdrc_top_inst/U0/n892_5 ),
	.F(\sdrc_top_inst/U0/n905_10 )
);
defparam \sdrc_top_inst/U0/n905_s5 .INIT=16'hFFB0;
LUT2 \sdrc_top_inst/U0/n97_s10  (
	.I0(\sdrc_top_inst/U0/n99_18 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE ),
	.F(\sdrc_top_inst/U0/n97_15 )
);
defparam \sdrc_top_inst/U0/n97_s10 .INIT=4'h4;
LUT4 \sdrc_top_inst/U0/n696_s1  (
	.I0(I_sdrc_power_down_d),
	.I1(\sdrc_top_inst/U0/I_selfrefresh_reg ),
	.I2(\sdrc_top_inst/U0/Flag_autorefresh0 ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.F(\sdrc_top_inst/U0/n696_5 )
);
defparam \sdrc_top_inst/U0/n696_s1 .INIT=16'h0100;
LUT3 \sdrc_top_inst/U0/O_autorefresh_ack_s4  (
	.I0(\sdrc_top_inst/U0/n587_24 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY ),
	.F(\sdrc_top_inst/U0/O_autorefresh_ack_6 )
);
defparam \sdrc_top_inst/U0/O_autorefresh_ack_s4 .INIT=8'hAC;
LUT2 \sdrc_top_inst/U0/n9_s0  (
	.I0(\sdrc_top_inst/U0/Count_init_delay [0]),
	.I1(\sdrc_top_inst/U0/Count_init_delay [1]),
	.F(\sdrc_top_inst/U0/n9_4 )
);
defparam \sdrc_top_inst/U0/n9_s0 .INIT=4'h6;
LUT3 \sdrc_top_inst/U0/n8_s0  (
	.I0(\sdrc_top_inst/U0/Count_init_delay [0]),
	.I1(\sdrc_top_inst/U0/Count_init_delay [1]),
	.I2(\sdrc_top_inst/U0/Count_init_delay [2]),
	.F(\sdrc_top_inst/U0/n8_4 )
);
defparam \sdrc_top_inst/U0/n8_s0 .INIT=8'h78;
LUT4 \sdrc_top_inst/U0/n7_s0  (
	.I0(\sdrc_top_inst/U0/Count_init_delay [0]),
	.I1(\sdrc_top_inst/U0/Count_init_delay [1]),
	.I2(\sdrc_top_inst/U0/Count_init_delay [2]),
	.I3(\sdrc_top_inst/U0/Count_init_delay [3]),
	.F(\sdrc_top_inst/U0/n7_4 )
);
defparam \sdrc_top_inst/U0/n7_s0 .INIT=16'h7F80;
LUT2 \sdrc_top_inst/U0/n159_s0  (
	.I0(\sdrc_top_inst/U0/Count_cmd_delay [0]),
	.I1(\sdrc_top_inst/U0/Count_cmd_delay [1]),
	.F(\sdrc_top_inst/U0/n159_4 )
);
defparam \sdrc_top_inst/U0/n159_s0 .INIT=4'h6;
LUT3 \sdrc_top_inst/U0/n158_s0  (
	.I0(\sdrc_top_inst/U0/Count_cmd_delay [0]),
	.I1(\sdrc_top_inst/U0/Count_cmd_delay [1]),
	.I2(\sdrc_top_inst/U0/Count_cmd_delay [2]),
	.F(\sdrc_top_inst/U0/n158_4 )
);
defparam \sdrc_top_inst/U0/n158_s0 .INIT=8'h78;
LUT4 \sdrc_top_inst/U0/n157_s0  (
	.I0(\sdrc_top_inst/U0/Count_cmd_delay [0]),
	.I1(\sdrc_top_inst/U0/Count_cmd_delay [1]),
	.I2(\sdrc_top_inst/U0/Count_cmd_delay [2]),
	.I3(\sdrc_top_inst/U0/Count_cmd_delay [3]),
	.F(\sdrc_top_inst/U0/n157_4 )
);
defparam \sdrc_top_inst/U0/n157_s0 .INIT=16'h7F80;
LUT3 \sdrc_top_inst/U0/n264_s1  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [6]),
	.I1(\sdrc_top_inst/U0/n265_6 ),
	.I2(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [7]),
	.F(\sdrc_top_inst/U0/n264_4 )
);
defparam \sdrc_top_inst/U0/n264_s1 .INIT=8'h78;
LUT2 \sdrc_top_inst/U0/n266_s1  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [4]),
	.I1(\sdrc_top_inst/U0/n267_4 ),
	.F(\sdrc_top_inst/U0/n266_4 )
);
defparam \sdrc_top_inst/U0/n266_s1 .INIT=4'h8;
LUT4 \sdrc_top_inst/U0/n267_s1  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [0]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [3]),
	.I2(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [2]),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [1]),
	.F(\sdrc_top_inst/U0/n267_4 )
);
defparam \sdrc_top_inst/U0/n267_s1 .INIT=16'h8000;
LUT2 \sdrc_top_inst/U0/n269_s1  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [0]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [1]),
	.F(\sdrc_top_inst/U0/n269_4 )
);
defparam \sdrc_top_inst/U0/n269_s1 .INIT=4'h8;
LUT2 \sdrc_top_inst/U0/n888_s1  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY ),
	.F(\sdrc_top_inst/U0/n888_4 )
);
defparam \sdrc_top_inst/U0/n888_s1 .INIT=4'h1;
LUT4 \sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_s4  (
	.I0(\sdrc_top_inst/U0/Count_cmd_delay [1]),
	.I1(\sdrc_top_inst/U0/Count_cmd_delay [2]),
	.I2(\sdrc_top_inst/U0/Count_cmd_delay [3]),
	.I3(\sdrc_top_inst/U0/Count_cmd_delay [0]),
	.F(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 )
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_s4 .INIT=16'h0100;
LUT3 \sdrc_top_inst/U0/Flag_sdrc_wrd_s4  (
	.I0(\sdrc_top_inst/U0/Flag_autorefresh ),
	.I1(\sdrc_top_inst/ctrl_double_wrd_flag ),
	.I2(\sdrc_top_inst/U0/n589_24 ),
	.F(\sdrc_top_inst/U0/Flag_sdrc_wrd_8 )
);
defparam \sdrc_top_inst/U0/Flag_sdrc_wrd_s4 .INIT=8'hD0;
LUT4 \sdrc_top_inst/U0/n856_s5  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE ),
	.I1(\sdrc_top_inst/U0/n891_7 ),
	.I2(\sdrc_top_inst/U0/n856_15 ),
	.I3(\sdrc_top_inst/U0/n856_12 ),
	.F(\sdrc_top_inst/U0/n856_9 )
);
defparam \sdrc_top_inst/U0/n856_s5 .INIT=16'h4000;
LUT4 \sdrc_top_inst/U0/n856_s6  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [5]),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_11 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [5]),
	.F(\sdrc_top_inst/U0/n856_10 )
);
defparam \sdrc_top_inst/U0/n856_s6 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U0/n887_s6  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH ),
	.I3(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n887_11 )
);
defparam \sdrc_top_inst/U0/n887_s6 .INIT=16'h0100;
LUT4 \sdrc_top_inst/U0/n907_s6  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [7]),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_11 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [7]),
	.F(\sdrc_top_inst/U0/n907_11 )
);
defparam \sdrc_top_inst/U0/n907_s6 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U0/n909_s6  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [6]),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_11 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [6]),
	.F(\sdrc_top_inst/U0/n909_11 )
);
defparam \sdrc_top_inst/U0/n909_s6 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U0/n912_s6  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [4]),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_11 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [4]),
	.F(\sdrc_top_inst/U0/n912_11 )
);
defparam \sdrc_top_inst/U0/n912_s6 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U0/n914_s6  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [3]),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_11 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [3]),
	.F(\sdrc_top_inst/U0/n914_11 )
);
defparam \sdrc_top_inst/U0/n914_s6 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U0/n916_s6  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [2]),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_11 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [2]),
	.F(\sdrc_top_inst/U0/n916_11 )
);
defparam \sdrc_top_inst/U0/n916_s6 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U0/n918_s6  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [1]),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_11 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [1]),
	.F(\sdrc_top_inst/U0/n918_11 )
);
defparam \sdrc_top_inst/U0/n918_s6 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U0/n920_s6  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [0]),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_11 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [0]),
	.F(\sdrc_top_inst/U0/n920_11 )
);
defparam \sdrc_top_inst/U0/n920_s6 .INIT=16'h0777;
LUT3 \sdrc_top_inst/U0/n625_s6  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [0]),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [1]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_wr [2]),
	.F(\sdrc_top_inst/U0/n625_10 )
);
defparam \sdrc_top_inst/U0/n625_s6 .INIT=8'h80;
LUT3 \sdrc_top_inst/U0/n641_s6  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [0]),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [1]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_rd [2]),
	.F(\sdrc_top_inst/U0/n641_10 )
);
defparam \sdrc_top_inst/U0/n641_s6 .INIT=8'h80;
LUT4 \sdrc_top_inst/U0/n103_s11  (
	.I0(\sdrc_top_inst/U0/Count_init_delay [1]),
	.I1(\sdrc_top_inst/U0/Count_init_delay [2]),
	.I2(\sdrc_top_inst/U0/Count_init_delay [3]),
	.I3(\sdrc_top_inst/U0/Count_init_delay [0]),
	.F(\sdrc_top_inst/U0/n103_15 )
);
defparam \sdrc_top_inst/U0/n103_s11 .INIT=16'h0100;
LUT4 \sdrc_top_inst/U0/n107_s11  (
	.I0(\sdrc_top_inst/U0/Count_init_delay [3]),
	.I1(\sdrc_top_inst/U0/Count_init_delay [1]),
	.I2(\sdrc_top_inst/U0/Count_init_delay [2]),
	.I3(\sdrc_top_inst/U0/Count_init_delay [0]),
	.F(\sdrc_top_inst/U0/n107_15 )
);
defparam \sdrc_top_inst/U0/n107_s11 .INIT=16'h4000;
LUT2 \sdrc_top_inst/U0/n584_s19  (
	.I0(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.I1(\sdrc_top_inst/U0/n605_25 ),
	.F(\sdrc_top_inst/U0/n584_23 )
);
defparam \sdrc_top_inst/U0/n584_s19 .INIT=4'h8;
LUT4 \sdrc_top_inst/U0/n587_s20  (
	.I0(\sdrc_top_inst/U0/Count_cmd_delay [0]),
	.I1(\sdrc_top_inst/U0/Count_cmd_delay [1]),
	.I2(\sdrc_top_inst/U0/Count_cmd_delay [2]),
	.I3(\sdrc_top_inst/U0/Count_cmd_delay [3]),
	.F(\sdrc_top_inst/U0/n587_24 )
);
defparam \sdrc_top_inst/U0/n587_s20 .INIT=16'h0100;
LUT4 \sdrc_top_inst/U0/n587_s21  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY ),
	.I1(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I3(\sdrc_top_inst/U0/n587_27 ),
	.F(\sdrc_top_inst/U0/n587_25 )
);
defparam \sdrc_top_inst/U0/n587_s21 .INIT=16'h00F8;
LUT4 \sdrc_top_inst/U0/n587_s22  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT ),
	.I2(\sdrc_top_inst/U0/n591_23 ),
	.I3(\sdrc_top_inst/U0/n587_28 ),
	.F(\sdrc_top_inst/U0/n587_26 )
);
defparam \sdrc_top_inst/U0/n587_s22 .INIT=16'h0001;
LUT4 \sdrc_top_inst/U0/n589_s20  (
	.I0(I_sdrc_power_down_d),
	.I1(\sdrc_top_inst/U0/I_selfrefresh_reg ),
	.I2(\sdrc_top_inst/ctrl_double_wrd_flag ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.F(\sdrc_top_inst/U0/n589_24 )
);
defparam \sdrc_top_inst/U0/n589_s20 .INIT=16'hF100;
LUT4 \sdrc_top_inst/U0/n589_s21  (
	.I0(\sdrc_top_inst/U0/n185_3 ),
	.I1(\sdrc_top_inst/U0/n589_24 ),
	.I2(\sdrc_top_inst/U0/n591_24 ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH ),
	.F(\sdrc_top_inst/U0/n589_25 )
);
defparam \sdrc_top_inst/U0/n589_s21 .INIT=16'h4F00;
LUT2 \sdrc_top_inst/U0/n591_s19  (
	.I0(\sdrc_top_inst/U0/n589_24 ),
	.I1(\sdrc_top_inst/U0/n591_25 ),
	.F(\sdrc_top_inst/U0/n591_23 )
);
defparam \sdrc_top_inst/U0/n591_s19 .INIT=4'h8;
LUT3 \sdrc_top_inst/U0/n591_s20  (
	.I0(\sdrc_top_inst/U0/n591_30 ),
	.I1(\sdrc_top_inst/U0/n591_27 ),
	.I2(\sdrc_top_inst/U0/n591_28 ),
	.F(\sdrc_top_inst/U0/n591_24 )
);
defparam \sdrc_top_inst/U0/n591_s20 .INIT=8'h40;
LUT2 \sdrc_top_inst/U0/n597_s19  (
	.I0(\sdrc_top_inst/U0/n591_30 ),
	.I1(\sdrc_top_inst/U0/n605_25 ),
	.F(\sdrc_top_inst/U0/n597_23 )
);
defparam \sdrc_top_inst/U0/n597_s19 .INIT=4'h4;
LUT3 \sdrc_top_inst/U0/n597_s20  (
	.I0(\sdrc_top_inst/U0/Flag_sdrc_wrd ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY ),
	.I2(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.F(\sdrc_top_inst/U0/n597_24 )
);
defparam \sdrc_top_inst/U0/n597_s20 .INIT=8'h40;
LUT3 \sdrc_top_inst/U0/n599_s20  (
	.I0(\sdrc_top_inst/U0/Flag_sdrc_wrd ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY ),
	.I2(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.F(\sdrc_top_inst/U0/n599_24 )
);
defparam \sdrc_top_inst/U0/n599_s20 .INIT=8'h80;
LUT4 \sdrc_top_inst/U0/n603_s20  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE ),
	.I1(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.I2(\sdrc_top_inst/U0/n507_3 ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.F(\sdrc_top_inst/U0/n603_24 )
);
defparam \sdrc_top_inst/U0/n603_s20 .INIT=16'h7077;
LUT4 \sdrc_top_inst/U0/n607_s19  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT ),
	.I1(\sdrc_top_inst/U0/I_selfrefresh_reg ),
	.I2(\sdrc_top_inst/U0/n591_30 ),
	.I3(\sdrc_top_inst/U0/n591_27 ),
	.F(\sdrc_top_inst/U0/n607_23 )
);
defparam \sdrc_top_inst/U0/n607_s19 .INIT=16'h0700;
LUT4 \sdrc_top_inst/U0/n607_s20  (
	.I0(\sdrc_top_inst/ctrl_double_wrd_flag ),
	.I1(I_sdrc_power_down_d),
	.I2(\sdrc_top_inst/U0/n607_25 ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.F(\sdrc_top_inst/U0/n607_24 )
);
defparam \sdrc_top_inst/U0/n607_s20 .INIT=16'hF400;
LUT4 \sdrc_top_inst/U0/n609_s20  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH ),
	.I1(\sdrc_top_inst/U0/n591_25 ),
	.I2(\sdrc_top_inst/ctrl_double_wrd_flag ),
	.I3(\sdrc_top_inst/U0/I_selfrefresh_reg ),
	.F(\sdrc_top_inst/U0/n609_24 )
);
defparam \sdrc_top_inst/U0/n609_s20 .INIT=16'h7077;
LUT3 \sdrc_top_inst/U0/n609_s21  (
	.I0(\sdrc_top_inst/ctrl_double_wrd_flag ),
	.I1(I_sdrc_power_down_d),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.F(\sdrc_top_inst/U0/n609_25 )
);
defparam \sdrc_top_inst/U0/n609_s21 .INIT=8'hB0;
LUT4 \sdrc_top_inst/U0/n611_s19  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN ),
	.I1(I_sdrc_power_down_d),
	.I2(\sdrc_top_inst/U0/n591_27 ),
	.I3(\sdrc_top_inst/U0/n605_27 ),
	.F(\sdrc_top_inst/U0/n611_23 )
);
defparam \sdrc_top_inst/U0/n611_s19 .INIT=16'h7000;
LUT4 \sdrc_top_inst/U0/n615_s18  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN ),
	.I1(\sdrc_top_inst/U0/n591_23 ),
	.I2(\sdrc_top_inst/U0/n607_23 ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT ),
	.F(\sdrc_top_inst/U0/n615_22 )
);
defparam \sdrc_top_inst/U0/n615_s18 .INIT=16'hEF00;
LUT3 \sdrc_top_inst/U0/n884_s6  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n884_11 )
);
defparam \sdrc_top_inst/U0/n884_s6 .INIT=8'h10;
LUT2 \sdrc_top_inst/U0/n897_s6  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [12]),
	.F(\sdrc_top_inst/U0/n897_11 )
);
defparam \sdrc_top_inst/U0/n897_s6 .INIT=4'h8;
LUT2 \sdrc_top_inst/U0/n899_s6  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [11]),
	.F(\sdrc_top_inst/U0/n899_11 )
);
defparam \sdrc_top_inst/U0/n899_s6 .INIT=4'h8;
LUT2 \sdrc_top_inst/U0/n901_s6  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [10]),
	.F(\sdrc_top_inst/U0/n901_11 )
);
defparam \sdrc_top_inst/U0/n901_s6 .INIT=4'h8;
LUT2 \sdrc_top_inst/U0/n903_s6  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [9]),
	.F(\sdrc_top_inst/U0/n903_11 )
);
defparam \sdrc_top_inst/U0/n903_s6 .INIT=4'h8;
LUT2 \sdrc_top_inst/U0/n905_s6  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [8]),
	.F(\sdrc_top_inst/U0/n905_11 )
);
defparam \sdrc_top_inst/U0/n905_s6 .INIT=4'h8;
LUT3 \sdrc_top_inst/U0/n856_s8  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT ),
	.I2(\sdrc_top_inst/U0/n856_13 ),
	.F(\sdrc_top_inst/U0/n856_12 )
);
defparam \sdrc_top_inst/U0/n856_s8 .INIT=8'h10;
LUT3 \sdrc_top_inst/U0/n99_s12  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGE_DELAY ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY ),
	.I2(\sdrc_top_inst/U0/n103_15 ),
	.F(\sdrc_top_inst/U0/n99_16 )
);
defparam \sdrc_top_inst/U0/n99_s12 .INIT=8'h0E;
LUT4 \sdrc_top_inst/U0/n587_s23  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE ),
	.I2(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.I3(\sdrc_top_inst/U0/n587_29 ),
	.F(\sdrc_top_inst/U0/n587_27 )
);
defparam \sdrc_top_inst/U0/n587_s23 .INIT=16'hF100;
LUT3 \sdrc_top_inst/U0/n587_s24  (
	.I0(\sdrc_top_inst/ctrl_fsm_init ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT ),
	.F(\sdrc_top_inst/U0/n587_28 )
);
defparam \sdrc_top_inst/U0/n587_s24 .INIT=8'hE0;
LUT4 \sdrc_top_inst/U0/n591_s21  (
	.I0(\sdrc_top_inst/U0/Flag_autorefresh ),
	.I1(\sdrc_top_inst/ctrl_double_wrd_flag ),
	.I2(\sdrc_top_inst/ctrl_fsm_wr_n ),
	.I3(\sdrc_top_inst/ctrl_fsm_rd_n ),
	.F(\sdrc_top_inst/U0/n591_25 )
);
defparam \sdrc_top_inst/U0/n591_s21 .INIT=16'hD000;
LUT4 \sdrc_top_inst/U0/n591_s23  (
	.I0(\sdrc_top_inst/ctrl_fsm_init ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT ),
	.I2(\sdrc_top_inst/U0/n587_24 ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY ),
	.F(\sdrc_top_inst/U0/n591_27 )
);
defparam \sdrc_top_inst/U0/n591_s23 .INIT=16'hB0BB;
LUT4 \sdrc_top_inst/U0/n591_s24  (
	.I0(\sdrc_top_inst/U0/I_selfrefresh_reg ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT ),
	.I2(I_sdrc_power_down_d),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN ),
	.F(\sdrc_top_inst/U0/n591_28 )
);
defparam \sdrc_top_inst/U0/n591_s24 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U0/n607_s21  (
	.I0(\sdrc_top_inst/U0/I_selfrefresh_reg ),
	.I1(\sdrc_top_inst/ctrl_double_wrd_flag ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN ),
	.I3(\sdrc_top_inst/U0/n591_25 ),
	.F(\sdrc_top_inst/U0/n607_25 )
);
defparam \sdrc_top_inst/U0/n607_s21 .INIT=16'hD000;
LUT3 \sdrc_top_inst/U0/n856_s9  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY ),
	.F(\sdrc_top_inst/U0/n856_13 )
);
defparam \sdrc_top_inst/U0/n856_s9 .INIT=8'h01;
LUT3 \sdrc_top_inst/U0/n587_s25  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY ),
	.I2(\sdrc_top_inst/U0/n591_28 ),
	.F(\sdrc_top_inst/U0/n587_29 )
);
defparam \sdrc_top_inst/U0/n587_s25 .INIT=8'h10;
LUT4 \sdrc_top_inst/U0/Flag_sdrc_wrd_s5  (
	.I0(\sdrc_top_inst/U0/n185_3 ),
	.I1(\sdrc_top_inst/U0/Flag_autorefresh ),
	.I2(\sdrc_top_inst/ctrl_double_wrd_flag ),
	.I3(\sdrc_top_inst/U0/n589_24 ),
	.F(\sdrc_top_inst/U0/Flag_sdrc_wrd_10 )
);
defparam \sdrc_top_inst/U0/Flag_sdrc_wrd_s5 .INIT=16'hA200;
LUT3 \sdrc_top_inst/U0/n265_s2  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [5]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [4]),
	.I2(\sdrc_top_inst/U0/n267_4 ),
	.F(\sdrc_top_inst/U0/n265_6 )
);
defparam \sdrc_top_inst/U0/n265_s2 .INIT=8'h80;
LUT4 \sdrc_top_inst/U0/n268_s2  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [2]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [0]),
	.I2(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [1]),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [3]),
	.F(\sdrc_top_inst/U0/n268_6 )
);
defparam \sdrc_top_inst/U0/n268_s2 .INIT=16'h7F80;
LUT4 \sdrc_top_inst/U0/n623_s7  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [3]),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [0]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_wr [1]),
	.I3(\sdrc_top_inst/U0/Count_burst_num_wr [2]),
	.F(\sdrc_top_inst/U0/n623_12 )
);
defparam \sdrc_top_inst/U0/n623_s7 .INIT=16'h8000;
LUT4 \sdrc_top_inst/U0/n639_s7  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [3]),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [0]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_rd [1]),
	.I3(\sdrc_top_inst/U0/Count_burst_num_rd [2]),
	.F(\sdrc_top_inst/U0/n639_12 )
);
defparam \sdrc_top_inst/U0/n639_s7 .INIT=16'h8000;
LUT4 \sdrc_top_inst/U0/n591_s25  (
	.I0(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY ),
	.F(\sdrc_top_inst/U0/n591_30 )
);
defparam \sdrc_top_inst/U0/n591_s25 .INIT=16'h5554;
LUT4 \sdrc_top_inst/U0/n892_s1  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL ),
	.I3(\sdrc_top_inst/U0/n888_3 ),
	.F(\sdrc_top_inst/U0/n892_5 )
);
defparam \sdrc_top_inst/U0/n892_s1 .INIT=16'hFFFE;
LUT4 \sdrc_top_inst/U0/n105_s12  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGE_DELAY ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY ),
	.I2(\sdrc_top_inst/U0/n103_15 ),
	.I3(\sdrc_top_inst/U0/n107_15 ),
	.F(\sdrc_top_inst/U0/n105_17 )
);
defparam \sdrc_top_inst/U0/n105_s12 .INIT=16'hF100;
LUT4 \sdrc_top_inst/U0/n856_s10  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY ),
	.F(\sdrc_top_inst/U0/n856_15 )
);
defparam \sdrc_top_inst/U0/n856_s10 .INIT=16'h0001;
LUT3 \sdrc_top_inst/U0/n101_s12  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY ),
	.I2(\sdrc_top_inst/U0/n103_15 ),
	.F(\sdrc_top_inst/U0/n101_17 )
);
defparam \sdrc_top_inst/U0/n101_s12 .INIT=8'h10;
LUT4 \sdrc_top_inst/U0/n99_s13  (
	.I0(\sdrc_top_inst/U0/n107_15 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY ),
	.I3(\sdrc_top_inst/U0/n99_16 ),
	.F(\sdrc_top_inst/U0/n99_18 )
);
defparam \sdrc_top_inst/U0/n99_s13 .INIT=16'h00AB;
LUT4 \sdrc_top_inst/U0/n605_s20  (
	.I0(\sdrc_top_inst/U0/n589_24 ),
	.I1(\sdrc_top_inst/U0/n591_25 ),
	.I2(\sdrc_top_inst/U0/n591_28 ),
	.I3(\sdrc_top_inst/U0/n591_27 ),
	.F(\sdrc_top_inst/U0/n605_25 )
);
defparam \sdrc_top_inst/U0/n605_s20 .INIT=16'h7000;
LUT3 \sdrc_top_inst/U0/n605_s21  (
	.I0(\sdrc_top_inst/U0/n589_24 ),
	.I1(\sdrc_top_inst/U0/n591_25 ),
	.I2(\sdrc_top_inst/U0/n591_30 ),
	.F(\sdrc_top_inst/U0/n605_27 )
);
defparam \sdrc_top_inst/U0/n605_s21 .INIT=8'h07;
LUT3 \sdrc_top_inst/U0/n893_s7  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.F(\sdrc_top_inst/U0/n893_13 )
);
defparam \sdrc_top_inst/U0/n893_s7 .INIT=8'h01;
LUT3 \sdrc_top_inst/U0/n887_s7  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I2(\sdrc_top_inst/U0/n887_11 ),
	.F(\sdrc_top_inst/U0/n887_13 )
);
defparam \sdrc_top_inst/U0/n887_s7 .INIT=8'h10;
LUT4 \sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_s5  (
	.I0(\sdrc_top_inst/ctrl_fsm_wr_n ),
	.I1(\sdrc_top_inst/ctrl_fsm_rd_n ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.F(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 )
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_s5 .INIT=16'hFFF7;
LUT4 \sdrc_top_inst/U0/n271_s1  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_col [0]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [0]),
	.I2(\sdrc_top_inst/ctrl_fsm_wr_n ),
	.I3(\sdrc_top_inst/ctrl_fsm_rd_n ),
	.F(\sdrc_top_inst/U0/n271_5 )
);
defparam \sdrc_top_inst/U0/n271_s1 .INIT=16'h3AAA;
LUT4 \sdrc_top_inst/U0/n268_s3  (
	.I0(\sdrc_top_inst/U0/n268_6 ),
	.I1(\sdrc_top_inst/ctrl_fsm_addr_col [3]),
	.I2(\sdrc_top_inst/ctrl_fsm_wr_n ),
	.I3(\sdrc_top_inst/ctrl_fsm_rd_n ),
	.F(\sdrc_top_inst/U0/n268_8 )
);
defparam \sdrc_top_inst/U0/n268_s3 .INIT=16'hACCC;
LUT4 \sdrc_top_inst/U0/n264_s2  (
	.I0(\sdrc_top_inst/U0/n264_4 ),
	.I1(\sdrc_top_inst/ctrl_fsm_addr_col [7]),
	.I2(\sdrc_top_inst/ctrl_fsm_wr_n ),
	.I3(\sdrc_top_inst/ctrl_fsm_rd_n ),
	.F(\sdrc_top_inst/U0/n264_6 )
);
defparam \sdrc_top_inst/U0/n264_s2 .INIT=16'hACCC;
LUT3 \sdrc_top_inst/U0/n136_s5  (
	.I0(\sdrc_top_inst/U0/Flag_autorefresh ),
	.I1(\sdrc_top_inst/U0/Reset_autorefresh ),
	.I2(\sdrc_top_inst/autorefresh_req ),
	.F(\sdrc_top_inst/U0/n136_10 )
);
defparam \sdrc_top_inst/U0/n136_s5 .INIT=8'h32;
LUT3 \sdrc_top_inst/U0/n136_s7  (
	.I0(\sdrc_top_inst/U0/Reset_autorefresh ),
	.I1(\sdrc_top_inst/U0/Flag_autorefresh0 ),
	.I2(\sdrc_top_inst/autorefresh_req_a ),
	.F(\sdrc_top_inst/U0/n136_14 )
);
defparam \sdrc_top_inst/U0/n136_s7 .INIT=8'h54;
LUT2 \sdrc_top_inst/U0/Ctrl_wr_data_valid_s4  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.F(\sdrc_top_inst/U0/Ctrl_wr_data_valid_11 )
);
defparam \sdrc_top_inst/U0/Ctrl_wr_data_valid_s4 .INIT=4'hE;
LUT3 \sdrc_top_inst/U0/n619_s8  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [6]),
	.I2(\sdrc_top_inst/U0/n617_21 ),
	.F(\sdrc_top_inst/U0/n619_14 )
);
defparam \sdrc_top_inst/U0/n619_s8 .INIT=8'h28;
LUT2 \sdrc_top_inst/U0/n617_s8  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.F(\sdrc_top_inst/U0/n617_19 )
);
defparam \sdrc_top_inst/U0/n617_s8 .INIT=4'hE;
LUT3 \sdrc_top_inst/U0/n623_s10  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [4]),
	.I2(\sdrc_top_inst/U0/n623_12 ),
	.F(\sdrc_top_inst/U0/n623_17 )
);
defparam \sdrc_top_inst/U0/n623_s10 .INIT=8'h28;
LUT3 \sdrc_top_inst/U0/n625_s9  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [3]),
	.I2(\sdrc_top_inst/U0/n625_10 ),
	.F(\sdrc_top_inst/U0/n625_15 )
);
defparam \sdrc_top_inst/U0/n625_s9 .INIT=8'h28;
LUT3 \sdrc_top_inst/U0/n629_s8  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [1]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_wr [0]),
	.F(\sdrc_top_inst/U0/n629_14 )
);
defparam \sdrc_top_inst/U0/n629_s8 .INIT=8'h28;
LUT3 \sdrc_top_inst/U0/n631_s7  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/Count_burst_num_wr [0]),
	.F(\sdrc_top_inst/U0/n631_12 )
);
defparam \sdrc_top_inst/U0/n631_s7 .INIT=8'h1A;
LUT3 \sdrc_top_inst/U0/n635_s8  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [6]),
	.I2(\sdrc_top_inst/U0/n633_21 ),
	.F(\sdrc_top_inst/U0/n635_14 )
);
defparam \sdrc_top_inst/U0/n635_s8 .INIT=8'h28;
LUT2 \sdrc_top_inst/U0/n633_s8  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.F(\sdrc_top_inst/U0/n633_19 )
);
defparam \sdrc_top_inst/U0/n633_s8 .INIT=4'hE;
LUT3 \sdrc_top_inst/U0/n639_s10  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [4]),
	.I2(\sdrc_top_inst/U0/n639_12 ),
	.F(\sdrc_top_inst/U0/n639_17 )
);
defparam \sdrc_top_inst/U0/n639_s10 .INIT=8'h28;
LUT3 \sdrc_top_inst/U0/n641_s9  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [3]),
	.I2(\sdrc_top_inst/U0/n641_10 ),
	.F(\sdrc_top_inst/U0/n641_15 )
);
defparam \sdrc_top_inst/U0/n641_s9 .INIT=8'h28;
LUT3 \sdrc_top_inst/U0/n645_s8  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [1]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_rd [0]),
	.F(\sdrc_top_inst/U0/n645_14 )
);
defparam \sdrc_top_inst/U0/n645_s8 .INIT=8'h28;
LUT3 \sdrc_top_inst/U0/n647_s7  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/Count_burst_num_rd [0]),
	.F(\sdrc_top_inst/U0/n647_12 )
);
defparam \sdrc_top_inst/U0/n647_s7 .INIT=8'h1A;
LUT4 \sdrc_top_inst/U0/n783_s5  (
	.I0(\sdrc_top_inst/U0/Ctrl_wr_data_valid_11 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I2(\sdrc_top_inst/ctrl_fsm_dqm [1]),
	.I3(O_sdram_dqm_d[1]),
	.F(\sdrc_top_inst/U0/n783_12 )
);
defparam \sdrc_top_inst/U0/n783_s5 .INIT=16'hD5C0;
LUT4 \sdrc_top_inst/U0/n784_s5  (
	.I0(\sdrc_top_inst/U0/Ctrl_wr_data_valid_11 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I2(\sdrc_top_inst/ctrl_fsm_dqm [0]),
	.I3(O_sdram_dqm_d[0]),
	.F(\sdrc_top_inst/U0/n784_12 )
);
defparam \sdrc_top_inst/U0/n784_s5 .INIT=16'hD5C0;
LUT4 \sdrc_top_inst/U0/n621_s10  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [5]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_wr [4]),
	.I3(\sdrc_top_inst/U0/n623_12 ),
	.F(\sdrc_top_inst/U0/n621_17 )
);
defparam \sdrc_top_inst/U0/n621_s10 .INIT=16'h2888;
LUT3 \sdrc_top_inst/U0/n617_s9  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [5]),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [4]),
	.I2(\sdrc_top_inst/U0/n623_12 ),
	.F(\sdrc_top_inst/U0/n617_21 )
);
defparam \sdrc_top_inst/U0/n617_s9 .INIT=8'h80;
LUT4 \sdrc_top_inst/U0/n637_s10  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [5]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_rd [4]),
	.I3(\sdrc_top_inst/U0/n639_12 ),
	.F(\sdrc_top_inst/U0/n637_17 )
);
defparam \sdrc_top_inst/U0/n637_s10 .INIT=16'h2888;
LUT3 \sdrc_top_inst/U0/n633_s9  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [5]),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [4]),
	.I2(\sdrc_top_inst/U0/n639_12 ),
	.F(\sdrc_top_inst/U0/n633_21 )
);
defparam \sdrc_top_inst/U0/n633_s9 .INIT=8'h80;
LUT4 \sdrc_top_inst/U0/n595_s19  (
	.I0(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.I1(\sdrc_top_inst/U0/n605_25 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.F(\sdrc_top_inst/U0/n595_24 )
);
defparam \sdrc_top_inst/U0/n595_s19 .INIT=16'hFF70;
LUT4 \sdrc_top_inst/U0/n584_s20  (
	.I0(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.I1(\sdrc_top_inst/U0/n605_25 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE ),
	.F(\sdrc_top_inst/U0/n584_25 )
);
defparam \sdrc_top_inst/U0/n584_s20 .INIT=16'hFF70;
LUT4 \sdrc_top_inst/U0/n603_s21  (
	.I0(\sdrc_top_inst/U0/n591_30 ),
	.I1(\sdrc_top_inst/U0/n605_25 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE ),
	.I3(\sdrc_top_inst/U0/n603_24 ),
	.F(\sdrc_top_inst/U0/n603_26 )
);
defparam \sdrc_top_inst/U0/n603_s21 .INIT=16'hB0FF;
LUT4 \sdrc_top_inst/U0/n629_s9  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/n629_14 ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_wr [1]),
	.F(\sdrc_top_inst/U0/n629_16 )
);
defparam \sdrc_top_inst/U0/n629_s9 .INIT=16'hF1F0;
LUT4 \sdrc_top_inst/U0/n625_s10  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/n625_15 ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_wr [3]),
	.F(\sdrc_top_inst/U0/n625_17 )
);
defparam \sdrc_top_inst/U0/n625_s10 .INIT=16'hF1F0;
LUT4 \sdrc_top_inst/U0/n623_s11  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/n623_17 ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_wr [4]),
	.F(\sdrc_top_inst/U0/n623_19 )
);
defparam \sdrc_top_inst/U0/n623_s11 .INIT=16'hF1F0;
LUT4 \sdrc_top_inst/U0/n621_s11  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/n621_17 ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_wr [5]),
	.F(\sdrc_top_inst/U0/n621_19 )
);
defparam \sdrc_top_inst/U0/n621_s11 .INIT=16'hF1F0;
LUT4 \sdrc_top_inst/U0/n619_s9  (
	.I0(\sdrc_top_inst/U0/n619_14 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_wr [6]),
	.F(\sdrc_top_inst/U0/n619_16 )
);
defparam \sdrc_top_inst/U0/n619_s9 .INIT=16'hABAA;
LUT4 \sdrc_top_inst/U0/n645_s9  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/n645_14 ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_rd [1]),
	.F(\sdrc_top_inst/U0/n645_16 )
);
defparam \sdrc_top_inst/U0/n645_s9 .INIT=16'hF1F0;
LUT4 \sdrc_top_inst/U0/n641_s10  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/n641_15 ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_rd [3]),
	.F(\sdrc_top_inst/U0/n641_17 )
);
defparam \sdrc_top_inst/U0/n641_s10 .INIT=16'hF1F0;
LUT4 \sdrc_top_inst/U0/n639_s11  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/n639_17 ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_rd [4]),
	.F(\sdrc_top_inst/U0/n639_19 )
);
defparam \sdrc_top_inst/U0/n639_s11 .INIT=16'hF1F0;
LUT4 \sdrc_top_inst/U0/n637_s11  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/n637_17 ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_rd [5]),
	.F(\sdrc_top_inst/U0/n637_19 )
);
defparam \sdrc_top_inst/U0/n637_s11 .INIT=16'hF1F0;
LUT4 \sdrc_top_inst/U0/n635_s9  (
	.I0(\sdrc_top_inst/U0/n635_14 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_rd [6]),
	.F(\sdrc_top_inst/U0/n635_16 )
);
defparam \sdrc_top_inst/U0/n635_s9 .INIT=16'hABAA;
DFFRE \sdrc_top_inst/U0/Count_init_delay_2_s0  (
	.D(\sdrc_top_inst/U0/n8_4 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Reset_init_count ),
	.Q(\sdrc_top_inst/U0/Count_init_delay [2])
);
defparam \sdrc_top_inst/U0/Count_init_delay_2_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Count_init_delay_1_s0  (
	.D(\sdrc_top_inst/U0/n9_4 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Reset_init_count ),
	.Q(\sdrc_top_inst/U0/Count_init_delay [1])
);
defparam \sdrc_top_inst/U0/Count_init_delay_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Count_init_delay_0_s0  (
	.D(\sdrc_top_inst/U0/n10_6 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Reset_init_count ),
	.Q(\sdrc_top_inst/U0/Count_init_delay [0])
);
defparam \sdrc_top_inst/U0/Count_init_delay_0_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL_s0  (
	.D(\sdrc_top_inst/U0/n99_14 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGE_DELAY_s0  (
	.D(\sdrc_top_inst/U0/n101_14 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGE_DELAY )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGE_DELAY_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_s0  (
	.D(\sdrc_top_inst/U0/n103_14 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1 )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY_s0  (
	.D(\sdrc_top_inst/U0/n105_14 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_s0  (
	.D(\sdrc_top_inst/U0/n107_14 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2 )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY_s0  (
	.D(\sdrc_top_inst/U0/n109_14 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_s0  (
	.D(\sdrc_top_inst/U0/n111_14 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY_s0  (
	.D(\sdrc_top_inst/U0/n113_14 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE_s0  (
	.D(\sdrc_top_inst/U0/n115_15 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Flag_init_done_s0  (
	.D(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/ctrl_fsm_init )
);
defparam \sdrc_top_inst/U0/Flag_init_done_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Count_cmd_delay_3_s0  (
	.D(\sdrc_top_inst/U0/n157_4 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Reset_cmd_count ),
	.Q(\sdrc_top_inst/U0/Count_cmd_delay [3])
);
defparam \sdrc_top_inst/U0/Count_cmd_delay_3_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Count_cmd_delay_2_s0  (
	.D(\sdrc_top_inst/U0/n158_4 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Reset_cmd_count ),
	.Q(\sdrc_top_inst/U0/Count_cmd_delay [2])
);
defparam \sdrc_top_inst/U0/Count_cmd_delay_2_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Count_cmd_delay_1_s0  (
	.D(\sdrc_top_inst/U0/n159_4 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Reset_cmd_count ),
	.Q(\sdrc_top_inst/U0/Count_cmd_delay [1])
);
defparam \sdrc_top_inst/U0/Count_cmd_delay_1_s0 .INIT=1'b0;
DFFSE \sdrc_top_inst/U0/Count_cmd_delay_0_s0  (
	.D(\sdrc_top_inst/U0/n160_6 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.SET(\sdrc_top_inst/U0/Reset_cmd_count ),
	.Q(\sdrc_top_inst/U0/Count_cmd_delay [0])
);
defparam \sdrc_top_inst/U0/Count_cmd_delay_0_s0 .INIT=1'b1;
DFFCE \sdrc_top_inst/U0/Ctrl_fsm_data_15_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [15]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(Ctrl_fsm_data[15])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_15_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Ctrl_fsm_data_14_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [14]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(Ctrl_fsm_data[14])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_14_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Ctrl_fsm_data_13_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [13]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(Ctrl_fsm_data[13])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_13_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Ctrl_fsm_data_12_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [12]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(Ctrl_fsm_data[12])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_12_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Ctrl_fsm_data_11_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [11]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(Ctrl_fsm_data[11])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_11_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Ctrl_fsm_data_10_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [10]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(Ctrl_fsm_data[10])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_10_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Ctrl_fsm_data_9_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [9]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(Ctrl_fsm_data[9])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_9_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Ctrl_fsm_data_8_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [8]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(Ctrl_fsm_data[8])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_8_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Ctrl_fsm_data_7_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [7]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(Ctrl_fsm_data[7])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_7_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Ctrl_fsm_data_6_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [6]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(Ctrl_fsm_data[6])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_6_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Ctrl_fsm_data_5_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [5]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(Ctrl_fsm_data[5])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_5_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Ctrl_fsm_data_4_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [4]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(Ctrl_fsm_data[4])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_4_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Ctrl_fsm_data_3_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [3]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(Ctrl_fsm_data[3])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_3_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Ctrl_fsm_data_2_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [2]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(Ctrl_fsm_data[2])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_2_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Ctrl_fsm_data_1_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [1]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(Ctrl_fsm_data[1])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_1_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Ctrl_fsm_data_0_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [0]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(Ctrl_fsm_data[0])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_0_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_bk_1_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_bk [1]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_bk [1])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_bk_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_bk_0_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_bk [0]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_bk [0])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_bk_0_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_12_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [12]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [12])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_12_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_11_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [11]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [11])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_11_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_10_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [10]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [10])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_10_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_9_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [9]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [9])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_9_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_8_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [8]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [8])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_8_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_7_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [7]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [7])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_7_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_6_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [6]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [6])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_6_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_5_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [5]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [5])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_5_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_4_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [4]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [4])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_4_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_3_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [3]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [3])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_3_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_2_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [2]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [2])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_2_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_1_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [1]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [1])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_0_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [0]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [0])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_0_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_7_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_len [7]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [7])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_7_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_6_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_len [6]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [6])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_6_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_5_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_len [5]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [5])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_5_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_4_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_len [4]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [4])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_4_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_3_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_len [3]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [3])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_3_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_2_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_len [2]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [2])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_2_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_1_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_len [1]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [1])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_0_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_len [0]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n185_3 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [0])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_0_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/I_selfrefresh_reg_s0  (
	.D(I_sdrc_selfrefresh_d),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\sdrc_top_inst/U0/I_selfrefresh_reg )
);
defparam \sdrc_top_inst/U0/I_selfrefresh_reg_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY_s0  (
	.D(\sdrc_top_inst/U0/n584_25 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE_s0  (
	.D(\sdrc_top_inst/U0/n587_23 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_s0  (
	.D(\sdrc_top_inst/U0/n589_23 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY_s0  (
	.D(\sdrc_top_inst/U0/n591_22 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE_s0  (
	.D(\sdrc_top_inst/U0/n593_22 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY_s0  (
	.D(\sdrc_top_inst/U0/n595_24 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE_s0  (
	.D(\sdrc_top_inst/U0/n597_22 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE_s0  (
	.D(\sdrc_top_inst/U0/n599_23 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0  (
	.D(\sdrc_top_inst/U0/n601_22 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_s0  (
	.D(\sdrc_top_inst/U0/n603_26 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_s0 .INIT=1'b0;
DFFPE \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT_s0  (
	.D(\sdrc_top_inst/U0/n605_21 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.PRESET(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT_s0 .INIT=1'b1;
DFFCE \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_s0  (
	.D(\sdrc_top_inst/U0/n607_22 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_s0  (
	.D(\sdrc_top_inst/U0/n609_23 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT_s0  (
	.D(\sdrc_top_inst/U0/n611_22 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0  (
	.D(\sdrc_top_inst/U0/n613_21 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT_s0  (
	.D(\sdrc_top_inst/U0/n615_21 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Flag_sdrc_wrd_s0  (
	.D(\sdrc_top_inst/U0/n333_7 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/Flag_sdrc_wrd_10 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Flag_sdrc_wrd )
);
defparam \sdrc_top_inst/U0/Flag_sdrc_wrd_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/O_ctrl_fsm_busy_n_s0  (
	.D(\sdrc_top_inst/U0/n696_5 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/ctrl_fsm_busy_n )
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_busy_n_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/O_ctrl_fsm_data_15_s0  (
	.D(IO_sdram_dq_in[15]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [15])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_15_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/O_ctrl_fsm_data_14_s0  (
	.D(IO_sdram_dq_in[14]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [14])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_14_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/O_ctrl_fsm_data_13_s0  (
	.D(IO_sdram_dq_in[13]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [13])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_13_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/O_ctrl_fsm_data_12_s0  (
	.D(IO_sdram_dq_in[12]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [12])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_12_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/O_ctrl_fsm_data_11_s0  (
	.D(IO_sdram_dq_in[11]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [11])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_11_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/O_ctrl_fsm_data_10_s0  (
	.D(IO_sdram_dq_in[10]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [10])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_10_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/O_ctrl_fsm_data_9_s0  (
	.D(IO_sdram_dq_in[9]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [9])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_9_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/O_ctrl_fsm_data_8_s0  (
	.D(IO_sdram_dq_in[8]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [8])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_8_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/O_ctrl_fsm_data_7_s0  (
	.D(IO_sdram_dq_in[7]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [7])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_7_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/O_ctrl_fsm_data_6_s0  (
	.D(IO_sdram_dq_in[6]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [6])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_6_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/O_ctrl_fsm_data_5_s0  (
	.D(IO_sdram_dq_in[5]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [5])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_5_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/O_ctrl_fsm_data_4_s0  (
	.D(IO_sdram_dq_in[4]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [4])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_4_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/O_ctrl_fsm_data_3_s0  (
	.D(IO_sdram_dq_in[3]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [3])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_3_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/O_ctrl_fsm_data_2_s0  (
	.D(IO_sdram_dq_in[2]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [2])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_2_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/O_ctrl_fsm_data_1_s0  (
	.D(IO_sdram_dq_in[1]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [1])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/O_ctrl_fsm_data_0_s0  (
	.D(IO_sdram_dq_in[0]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [0])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_0_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Ctrl_rd_data_valid_s0  (
	.D(\sdrc_top_inst/U0/Rd_data_valid_reg [2]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/ctrl_fsm_data_valid )
);
defparam \sdrc_top_inst/U0/Ctrl_rd_data_valid_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Rd_data_valid_reg_2_s0  (
	.D(\sdrc_top_inst/U0/Rd_data_valid_reg [1]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Rd_data_valid_reg [2])
);
defparam \sdrc_top_inst/U0/Rd_data_valid_reg_2_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Rd_data_valid_reg_1_s0  (
	.D(\sdrc_top_inst/U0/Rd_data_valid_reg [0]),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Rd_data_valid_reg [1])
);
defparam \sdrc_top_inst/U0/Rd_data_valid_reg_1_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Rd_data_valid_reg_0_s0  (
	.D(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Rd_data_valid_reg [0])
);
defparam \sdrc_top_inst/U0/Rd_data_valid_reg_0_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/O_sdram_wen_n_s0  (
	.D(\sdrc_top_inst/U0/n884_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(O_sdram_wen_n_d)
);
defparam \sdrc_top_inst/U0/O_sdram_wen_n_s0 .INIT=1'b0;
DFFSE \sdrc_top_inst/U0/O_sdram_cke_s0  (
	.D(\sdrc_top_inst/U0/n891_7 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.SET(\sdrc_top_inst/U0/n891_8 ),
	.Q(O_sdram_cke_d)
);
defparam \sdrc_top_inst/U0/O_sdram_cke_s0 .INIT=1'b1;
DFFCE \sdrc_top_inst/U0/O_sdram_ba_1_s0  (
	.D(\sdrc_top_inst/U0/n893_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(O_sdram_ba_d[1])
);
defparam \sdrc_top_inst/U0/O_sdram_ba_1_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/O_sdram_ba_0_s0  (
	.D(\sdrc_top_inst/U0/n895_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(O_sdram_ba_d[0])
);
defparam \sdrc_top_inst/U0/O_sdram_ba_0_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/O_sdram_addr_12_s0  (
	.D(\sdrc_top_inst/U0/n897_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(O_sdram_addr_d[12])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_12_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/O_sdram_addr_11_s0  (
	.D(\sdrc_top_inst/U0/n899_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(O_sdram_addr_d[11])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_11_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/O_sdram_addr_10_s0  (
	.D(\sdrc_top_inst/U0/n901_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(O_sdram_addr_d[10])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_10_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/O_sdram_addr_9_s0  (
	.D(\sdrc_top_inst/U0/n903_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(O_sdram_addr_d[9])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_9_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/O_sdram_addr_8_s0  (
	.D(\sdrc_top_inst/U0/n905_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(O_sdram_addr_d[8])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_8_s0 .INIT=1'b0;
DFFSE \sdrc_top_inst/U0/O_sdram_addr_5_s0  (
	.D(\sdrc_top_inst/U0/n856_8 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.SET(\sdrc_top_inst/U0/n891_8 ),
	.Q(O_sdram_addr_d[5])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_5_s0 .INIT=1'b1;
DFFRE \sdrc_top_inst/U0/Count_init_delay_3_s0  (
	.D(\sdrc_top_inst/U0/n7_4 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.RESET(\sdrc_top_inst/U0/Reset_init_count ),
	.Q(\sdrc_top_inst/U0/Count_init_delay [3])
);
defparam \sdrc_top_inst/U0/Count_init_delay_3_s0 .INIT=1'b0;
DFFPE \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE_s0  (
	.D(\sdrc_top_inst/U0/n97_15 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.PRESET(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE_s0 .INIT=1'b1;
DFFCE \sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_s1  (
	.D(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_5 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/ctrl_fsm_wrd_done )
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_s1 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_s1  (
	.D(\sdrc_top_inst/U0/n264_6 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [7])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_s1 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_col_6_s1  (
	.D(\sdrc_top_inst/U0/n265_3 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [6])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_6_s1 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_col_5_s1  (
	.D(\sdrc_top_inst/U0/n266_3 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [5])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_5_s1 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_col_4_s1  (
	.D(\sdrc_top_inst/U0/n267_3 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [4])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_4_s1 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_col_3_s1  (
	.D(\sdrc_top_inst/U0/n268_8 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [3])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_3_s1 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_col_2_s1  (
	.D(\sdrc_top_inst/U0/n269_3 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [2])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_2_s1 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_col_1_s1  (
	.D(\sdrc_top_inst/U0/n270_3 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [1])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_1_s1 .INIT=1'b0;
DFFRE \sdrc_top_inst/U0/Ctrl_fsm_addr_col_0_s1  (
	.D(\sdrc_top_inst/U0/n271_5 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [0])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_0_s1 .INIT=1'b0;
(*gowin_io_reg = "FALSE" *) DFFCE \sdrc_top_inst/U0/Ctrl_wr_data_valid_s1  (
	.D(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/Ctrl_wr_data_valid_11 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Ctrl_wr_data_valid )
);
defparam \sdrc_top_inst/U0/Ctrl_wr_data_valid_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Reset_autorefresh_s1  (
	.D(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n652_9 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Reset_autorefresh )
);
defparam \sdrc_top_inst/U0/Reset_autorefresh_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_wr_7_s1  (
	.D(\sdrc_top_inst/U0/n617_11 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n617_19 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_wr [7])
);
defparam \sdrc_top_inst/U0/Count_burst_num_wr_7_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_wr_2_s1  (
	.D(\sdrc_top_inst/U0/n627_9 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n617_19 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_wr [2])
);
defparam \sdrc_top_inst/U0/Count_burst_num_wr_2_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_rd_7_s1  (
	.D(\sdrc_top_inst/U0/n633_11 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n633_19 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_rd [7])
);
defparam \sdrc_top_inst/U0/Count_burst_num_rd_7_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_rd_2_s1  (
	.D(\sdrc_top_inst/U0/n643_9 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/n633_19 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_rd [2])
);
defparam \sdrc_top_inst/U0/Count_burst_num_rd_2_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/O_autorefresh_ack_s2  (
	.D(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U0/O_autorefresh_ack_6 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/autorefresh_ack )
);
defparam \sdrc_top_inst/U0/O_autorefresh_ack_s2 .INIT=1'b0;
DFFSE \sdrc_top_inst/U0/O_sdram_cas_n_s1  (
	.D(\sdrc_top_inst/U0/n887_13 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.SET(\sdrc_top_inst/U0/n885_3 ),
	.Q(O_sdram_cas_n_d)
);
defparam \sdrc_top_inst/U0/O_sdram_cas_n_s1 .INIT=1'b1;
DFFSE \sdrc_top_inst/U0/O_sdram_ras_n_s1  (
	.D(\sdrc_top_inst/U0/n890_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.SET(\sdrc_top_inst/U0/n888_3 ),
	.Q(O_sdram_ras_n_d)
);
defparam \sdrc_top_inst/U0/O_sdram_ras_n_s1 .INIT=1'b1;
DFFSE \sdrc_top_inst/U0/O_sdram_addr_7_s1  (
	.D(\sdrc_top_inst/U0/n907_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.SET(\sdrc_top_inst/U0/n892_5 ),
	.Q(O_sdram_addr_d[7])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_7_s1 .INIT=1'b1;
DFFSE \sdrc_top_inst/U0/O_sdram_addr_6_s1  (
	.D(\sdrc_top_inst/U0/n909_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.SET(\sdrc_top_inst/U0/n892_5 ),
	.Q(O_sdram_addr_d[6])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_6_s1 .INIT=1'b1;
DFFSE \sdrc_top_inst/U0/O_sdram_addr_4_s1  (
	.D(\sdrc_top_inst/U0/n912_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.SET(\sdrc_top_inst/U0/n892_5 ),
	.Q(O_sdram_addr_d[4])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_4_s1 .INIT=1'b1;
DFFSE \sdrc_top_inst/U0/O_sdram_addr_3_s1  (
	.D(\sdrc_top_inst/U0/n914_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.SET(\sdrc_top_inst/U0/n892_5 ),
	.Q(O_sdram_addr_d[3])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_3_s1 .INIT=1'b1;
DFFSE \sdrc_top_inst/U0/O_sdram_addr_2_s1  (
	.D(\sdrc_top_inst/U0/n916_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.SET(\sdrc_top_inst/U0/n892_5 ),
	.Q(O_sdram_addr_d[2])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_2_s1 .INIT=1'b1;
DFFSE \sdrc_top_inst/U0/O_sdram_addr_1_s1  (
	.D(\sdrc_top_inst/U0/n918_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.SET(\sdrc_top_inst/U0/n892_5 ),
	.Q(O_sdram_addr_d[1])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_1_s1 .INIT=1'b1;
DFFSE \sdrc_top_inst/U0/O_sdram_addr_0_s1  (
	.D(\sdrc_top_inst/U0/n920_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.SET(\sdrc_top_inst/U0/n892_5 ),
	.Q(O_sdram_addr_d[0])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_0_s1 .INIT=1'b1;
DFFCE \sdrc_top_inst/U0/Flag_autorefresh_s4  (
	.D(\sdrc_top_inst/U0/n136_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Flag_autorefresh )
);
defparam \sdrc_top_inst/U0/Flag_autorefresh_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Flag_autorefresh0_s4  (
	.D(\sdrc_top_inst/U0/n136_14 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Flag_autorefresh0 )
);
defparam \sdrc_top_inst/U0/Flag_autorefresh0_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/O_sdram_dqm_1_s3  (
	.D(\sdrc_top_inst/U0/n783_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(O_sdram_dqm_d[1])
);
defparam \sdrc_top_inst/U0/O_sdram_dqm_1_s3 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/O_sdram_dqm_0_s3  (
	.D(\sdrc_top_inst/U0/n784_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(O_sdram_dqm_d[0])
);
defparam \sdrc_top_inst/U0/O_sdram_dqm_0_s3 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_wr_6_s2  (
	.D(\sdrc_top_inst/U0/n619_16 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_wr [6])
);
defparam \sdrc_top_inst/U0/Count_burst_num_wr_6_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_wr_5_s2  (
	.D(\sdrc_top_inst/U0/n621_19 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_wr [5])
);
defparam \sdrc_top_inst/U0/Count_burst_num_wr_5_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_wr_4_s2  (
	.D(\sdrc_top_inst/U0/n623_19 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_wr [4])
);
defparam \sdrc_top_inst/U0/Count_burst_num_wr_4_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_wr_3_s2  (
	.D(\sdrc_top_inst/U0/n625_17 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_wr [3])
);
defparam \sdrc_top_inst/U0/Count_burst_num_wr_3_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_wr_1_s2  (
	.D(\sdrc_top_inst/U0/n629_16 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_wr [1])
);
defparam \sdrc_top_inst/U0/Count_burst_num_wr_1_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_wr_0_s2  (
	.D(\sdrc_top_inst/U0/n631_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_wr [0])
);
defparam \sdrc_top_inst/U0/Count_burst_num_wr_0_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_rd_6_s2  (
	.D(\sdrc_top_inst/U0/n635_16 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_rd [6])
);
defparam \sdrc_top_inst/U0/Count_burst_num_rd_6_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_rd_5_s2  (
	.D(\sdrc_top_inst/U0/n637_19 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_rd [5])
);
defparam \sdrc_top_inst/U0/Count_burst_num_rd_5_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_rd_4_s2  (
	.D(\sdrc_top_inst/U0/n639_19 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_rd [4])
);
defparam \sdrc_top_inst/U0/Count_burst_num_rd_4_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_rd_3_s2  (
	.D(\sdrc_top_inst/U0/n641_17 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_rd [3])
);
defparam \sdrc_top_inst/U0/Count_burst_num_rd_3_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_rd_1_s2  (
	.D(\sdrc_top_inst/U0/n645_16 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_rd [1])
);
defparam \sdrc_top_inst/U0/Count_burst_num_rd_1_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_rd_0_s2  (
	.D(\sdrc_top_inst/U0/n647_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_rd [0])
);
defparam \sdrc_top_inst/U0/Count_burst_num_rd_0_s2 .INIT=1'b0;
ALU \sdrc_top_inst/U0/n500_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [0]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\sdrc_top_inst/U0/n500_3 ),
	.SUM(\sdrc_top_inst/U0/n500_1_SUM )
);
defparam \sdrc_top_inst/U0/n500_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n501_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [1]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [1]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n500_3 ),
	.COUT(\sdrc_top_inst/U0/n501_3 ),
	.SUM(\sdrc_top_inst/U0/n501_1_SUM )
);
defparam \sdrc_top_inst/U0/n501_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n502_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [2]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [2]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n501_3 ),
	.COUT(\sdrc_top_inst/U0/n502_3 ),
	.SUM(\sdrc_top_inst/U0/n502_1_SUM )
);
defparam \sdrc_top_inst/U0/n502_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n503_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [3]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [3]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n502_3 ),
	.COUT(\sdrc_top_inst/U0/n503_3 ),
	.SUM(\sdrc_top_inst/U0/n503_1_SUM )
);
defparam \sdrc_top_inst/U0/n503_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n504_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [4]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [4]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n503_3 ),
	.COUT(\sdrc_top_inst/U0/n504_3 ),
	.SUM(\sdrc_top_inst/U0/n504_1_SUM )
);
defparam \sdrc_top_inst/U0/n504_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n505_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [5]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [5]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n504_3 ),
	.COUT(\sdrc_top_inst/U0/n505_3 ),
	.SUM(\sdrc_top_inst/U0/n505_1_SUM )
);
defparam \sdrc_top_inst/U0/n505_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n506_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [6]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [6]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n505_3 ),
	.COUT(\sdrc_top_inst/U0/n506_3 ),
	.SUM(\sdrc_top_inst/U0/n506_1_SUM )
);
defparam \sdrc_top_inst/U0/n506_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n507_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [7]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [7]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n506_3 ),
	.COUT(\sdrc_top_inst/U0/n507_3 ),
	.SUM(\sdrc_top_inst/U0/n507_1_SUM )
);
defparam \sdrc_top_inst/U0/n507_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n520_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [0]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\sdrc_top_inst/U0/n520_3 ),
	.SUM(\sdrc_top_inst/U0/n520_1_SUM )
);
defparam \sdrc_top_inst/U0/n520_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n521_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [1]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [1]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n520_3 ),
	.COUT(\sdrc_top_inst/U0/n521_3 ),
	.SUM(\sdrc_top_inst/U0/n521_1_SUM )
);
defparam \sdrc_top_inst/U0/n521_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n522_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [2]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [2]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n521_3 ),
	.COUT(\sdrc_top_inst/U0/n522_3 ),
	.SUM(\sdrc_top_inst/U0/n522_1_SUM )
);
defparam \sdrc_top_inst/U0/n522_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n523_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [3]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [3]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n522_3 ),
	.COUT(\sdrc_top_inst/U0/n523_3 ),
	.SUM(\sdrc_top_inst/U0/n523_1_SUM )
);
defparam \sdrc_top_inst/U0/n523_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n524_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [4]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [4]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n523_3 ),
	.COUT(\sdrc_top_inst/U0/n524_3 ),
	.SUM(\sdrc_top_inst/U0/n524_1_SUM )
);
defparam \sdrc_top_inst/U0/n524_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n525_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [5]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [5]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n524_3 ),
	.COUT(\sdrc_top_inst/U0/n525_3 ),
	.SUM(\sdrc_top_inst/U0/n525_1_SUM )
);
defparam \sdrc_top_inst/U0/n525_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n526_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [6]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [6]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n525_3 ),
	.COUT(\sdrc_top_inst/U0/n526_3 ),
	.SUM(\sdrc_top_inst/U0/n526_1_SUM )
);
defparam \sdrc_top_inst/U0/n526_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n527_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [7]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [7]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n526_3 ),
	.COUT(\sdrc_top_inst/U0/n527_3 ),
	.SUM(\sdrc_top_inst/U0/n527_1_SUM )
);
defparam \sdrc_top_inst/U0/n527_s0 .ALU_MODE=3;
INV \sdrc_top_inst/U0/n308_s2  (
	.I(I_sdrc_rst_n_d),
	.O(\sdrc_top_inst/n308_6 )
);
INV \sdrc_top_inst/U0/IO_sdram_dq_0_s3  (
	.I(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.O(IO_sdram_dq_0_6)
);
INV \sdrc_top_inst/U0/n891_s4  (
	.I(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.O(\sdrc_top_inst/U0/n891_8 )
);
LUT1 \sdrc_top_inst/U0/n333_s3  (
	.I0(\sdrc_top_inst/ctrl_fsm_wr_n ),
	.F(\sdrc_top_inst/U0/n333_7 )
);
defparam \sdrc_top_inst/U0/n333_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U0/n10_s2  (
	.I0(\sdrc_top_inst/U0/Count_init_delay [0]),
	.F(\sdrc_top_inst/U0/n10_6 )
);
defparam \sdrc_top_inst/U0/n10_s2 .INIT=2'h1;
LUT1 \sdrc_top_inst/U0/n160_s2  (
	.I0(\sdrc_top_inst/U0/Count_cmd_delay [0]),
	.F(\sdrc_top_inst/U0/n160_6 )
);
defparam \sdrc_top_inst/U0/n160_s2 .INIT=2'h1;
LUT2 \sdrc_top_inst/U1/n9_s1  (
	.I0(\sdrc_top_inst/autorefresh_req_a ),
	.I1(\sdrc_top_inst/U1/User_busy_flag_n ),
	.F(\sdrc_top_inst/U1/n9_4 )
);
defparam \sdrc_top_inst/U1/n9_s1 .INIT=4'h4;
LUT2 \sdrc_top_inst/U1/n1306_s2  (
	.I0(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.I1(\sdrc_top_inst/U1/Sdrc_rd_n_i_reg ),
	.F(\sdrc_top_inst/U1/n1306_5 )
);
defparam \sdrc_top_inst/U1/n1306_s2 .INIT=4'h7;
LUT2 \sdrc_top_inst/U1/n859_s0  (
	.I0(\sdrc_top_inst/U1/Sdrc_data_len_i [7]),
	.I1(\sdrc_top_inst/U1/n859_6 ),
	.F(\sdrc_top_inst/U1/n859_3 )
);
defparam \sdrc_top_inst/U1/n859_s0 .INIT=4'h2;
LUT4 \sdrc_top_inst/U1/n860_s0  (
	.I0(\sdrc_top_inst/U1/n860_16 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [6]),
	.I2(\sdrc_top_inst/U1/n860_5 ),
	.I3(\sdrc_top_inst/U1/n860_6 ),
	.F(\sdrc_top_inst/U1/n860_3 )
);
defparam \sdrc_top_inst/U1/n860_s0 .INIT=16'hCCC5;
LUT4 \sdrc_top_inst/U1/n861_s0  (
	.I0(\sdrc_top_inst/U1/n861_6 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [5]),
	.I2(\sdrc_top_inst/U1/n860_5 ),
	.I3(\sdrc_top_inst/U1/n860_6 ),
	.F(\sdrc_top_inst/U1/n861_3 )
);
defparam \sdrc_top_inst/U1/n861_s0 .INIT=16'hCCC5;
LUT4 \sdrc_top_inst/U1/n862_s0  (
	.I0(\sdrc_top_inst/U1/n862_4 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [4]),
	.I2(\sdrc_top_inst/U1/n860_5 ),
	.I3(\sdrc_top_inst/U1/n860_6 ),
	.F(\sdrc_top_inst/U1/n862_3 )
);
defparam \sdrc_top_inst/U1/n862_s0 .INIT=16'hCCC5;
LUT4 \sdrc_top_inst/U1/n863_s0  (
	.I0(\sdrc_top_inst/U1/n863_4 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [3]),
	.I2(\sdrc_top_inst/U1/n860_5 ),
	.I3(\sdrc_top_inst/U1/n860_6 ),
	.F(\sdrc_top_inst/U1/n863_3 )
);
defparam \sdrc_top_inst/U1/n863_s0 .INIT=16'hCCC5;
LUT4 \sdrc_top_inst/U1/n864_s0  (
	.I0(\sdrc_top_inst/U1/n864_4 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [2]),
	.I2(\sdrc_top_inst/U1/n860_5 ),
	.I3(\sdrc_top_inst/U1/n860_6 ),
	.F(\sdrc_top_inst/U1/n864_3 )
);
defparam \sdrc_top_inst/U1/n864_s0 .INIT=16'hCCC5;
LUT4 \sdrc_top_inst/U1/n865_s0  (
	.I0(\sdrc_top_inst/U1/n865_4 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [1]),
	.I2(\sdrc_top_inst/U1/n860_5 ),
	.I3(\sdrc_top_inst/U1/n860_6 ),
	.F(\sdrc_top_inst/U1/n865_3 )
);
defparam \sdrc_top_inst/U1/n865_s0 .INIT=16'hCCC5;
LUT4 \sdrc_top_inst/U1/n866_s0  (
	.I0(\sdrc_top_inst/U1/n866_4 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [0]),
	.I2(\sdrc_top_inst/U1/n860_5 ),
	.I3(\sdrc_top_inst/U1/n860_6 ),
	.F(\sdrc_top_inst/U1/n866_3 )
);
defparam \sdrc_top_inst/U1/n866_s0 .INIT=16'hCCC5;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_data_15_s5  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_data_15_8 ),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_data_15_12 ),
	.I3(I_sdrc_rst_n_d),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_data_15_7 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_data_15_s5 .INIT=16'hF200;
LUT3 \sdrc_top_inst/U1/n97_s9  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.F(\sdrc_top_inst/U1/n97_13 )
);
defparam \sdrc_top_inst/U1/n97_s9 .INIT=8'hFE;
LUT4 \sdrc_top_inst/U1/n583_s9  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_READ ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_READ_2 ),
	.F(\sdrc_top_inst/U1/n583_13 )
);
defparam \sdrc_top_inst/U1/n583_s9 .INIT=16'hFFFE;
LUT4 \sdrc_top_inst/U1/User_model_state.STATE_READ_s3  (
	.I0(\sdrc_top_inst/ctrl_fsm_wrd_done ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_READ_12 ),
	.I2(\sdrc_top_inst/ctrl_fsm_busy_n ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_READ_10 ),
	.F(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_READ_s3 .INIT=16'hFE00;
LUT4 \sdrc_top_inst/U1/n98_s9  (
	.I0(\sdrc_top_inst/U1/n97_17 ),
	.I1(\sdrc_top_inst/U1/n98_14 ),
	.I2(\sdrc_top_inst/U1/n98_18 ),
	.I3(\sdrc_top_inst/U1/n98_16 ),
	.F(\sdrc_top_inst/U1/n98_13 )
);
defparam \sdrc_top_inst/U1/n98_s9 .INIT=16'hFF01;
LUT3 \sdrc_top_inst/U1/n99_s9  (
	.I0(\sdrc_top_inst/U1/n99_14 ),
	.I1(\sdrc_top_inst/U1/n99_15 ),
	.I2(\sdrc_top_inst/U1/n99_16 ),
	.F(\sdrc_top_inst/U1/n99_13 )
);
defparam \sdrc_top_inst/U1/n99_s9 .INIT=8'hF4;
LUT4 \sdrc_top_inst/U1/n100_s10  (
	.I0(\sdrc_top_inst/U1/n100_15 ),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [0]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_data_15_8 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.F(\sdrc_top_inst/U1/n100_14 )
);
defparam \sdrc_top_inst/U1/n100_s10 .INIT=16'hD755;
LUT4 \sdrc_top_inst/U1/n583_s10  (
	.I0(\sdrc_top_inst/U1/n583_16 ),
	.I1(\sdrc_top_inst/ctrl_fsm_rd_n ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_READ_2 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_READ ),
	.F(\sdrc_top_inst/U1/n583_15 )
);
defparam \sdrc_top_inst/U1/n583_s10 .INIT=16'hFFF4;
LUT3 \sdrc_top_inst/U1/n502_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Addr_bank_reg [1]),
	.I2(\sdrc_top_inst/U1/n502_14 ),
	.F(\sdrc_top_inst/U1/n502_12 )
);
defparam \sdrc_top_inst/U1/n502_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n504_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Addr_bank_reg [0]),
	.I2(\sdrc_top_inst/U1/n504_13 ),
	.F(\sdrc_top_inst/U1/n504_12 )
);
defparam \sdrc_top_inst/U1/n504_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n506_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [12]),
	.I2(\sdrc_top_inst/U1/n506_13 ),
	.F(\sdrc_top_inst/U1/n506_12 )
);
defparam \sdrc_top_inst/U1/n506_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n508_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [11]),
	.I2(\sdrc_top_inst/U1/n508_13 ),
	.F(\sdrc_top_inst/U1/n508_12 )
);
defparam \sdrc_top_inst/U1/n508_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n510_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [10]),
	.I2(\sdrc_top_inst/U1/n510_13 ),
	.F(\sdrc_top_inst/U1/n510_12 )
);
defparam \sdrc_top_inst/U1/n510_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n512_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [9]),
	.I2(\sdrc_top_inst/U1/n512_13 ),
	.F(\sdrc_top_inst/U1/n512_12 )
);
defparam \sdrc_top_inst/U1/n512_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n514_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [8]),
	.I2(\sdrc_top_inst/U1/n514_13 ),
	.F(\sdrc_top_inst/U1/n514_12 )
);
defparam \sdrc_top_inst/U1/n514_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n516_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [7]),
	.I2(\sdrc_top_inst/U1/n516_13 ),
	.F(\sdrc_top_inst/U1/n516_12 )
);
defparam \sdrc_top_inst/U1/n516_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n518_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [6]),
	.I2(\sdrc_top_inst/U1/n518_13 ),
	.F(\sdrc_top_inst/U1/n518_12 )
);
defparam \sdrc_top_inst/U1/n518_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n520_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [5]),
	.I2(\sdrc_top_inst/U1/n520_13 ),
	.F(\sdrc_top_inst/U1/n520_12 )
);
defparam \sdrc_top_inst/U1/n520_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n522_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [4]),
	.I2(\sdrc_top_inst/U1/n522_13 ),
	.F(\sdrc_top_inst/U1/n522_12 )
);
defparam \sdrc_top_inst/U1/n522_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n524_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [3]),
	.I2(\sdrc_top_inst/U1/n524_13 ),
	.F(\sdrc_top_inst/U1/n524_12 )
);
defparam \sdrc_top_inst/U1/n524_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n526_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [2]),
	.I2(\sdrc_top_inst/U1/n526_13 ),
	.F(\sdrc_top_inst/U1/n526_12 )
);
defparam \sdrc_top_inst/U1/n526_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n528_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [1]),
	.I2(\sdrc_top_inst/U1/n528_13 ),
	.F(\sdrc_top_inst/U1/n528_12 )
);
defparam \sdrc_top_inst/U1/n528_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n530_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [0]),
	.I2(\sdrc_top_inst/U1/n530_13 ),
	.F(\sdrc_top_inst/U1/n530_12 )
);
defparam \sdrc_top_inst/U1/n530_s8 .INIT=8'h4F;
LUT2 \sdrc_top_inst/U1/n532_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [7]),
	.F(\sdrc_top_inst/U1/n532_20 )
);
defparam \sdrc_top_inst/U1/n532_s14 .INIT=4'h8;
LUT2 \sdrc_top_inst/U1/n534_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [6]),
	.F(\sdrc_top_inst/U1/n534_20 )
);
defparam \sdrc_top_inst/U1/n534_s14 .INIT=4'h8;
LUT2 \sdrc_top_inst/U1/n536_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [5]),
	.F(\sdrc_top_inst/U1/n536_20 )
);
defparam \sdrc_top_inst/U1/n536_s14 .INIT=4'h8;
LUT2 \sdrc_top_inst/U1/n538_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [4]),
	.F(\sdrc_top_inst/U1/n538_20 )
);
defparam \sdrc_top_inst/U1/n538_s14 .INIT=4'h8;
LUT2 \sdrc_top_inst/U1/n540_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [3]),
	.F(\sdrc_top_inst/U1/n540_20 )
);
defparam \sdrc_top_inst/U1/n540_s14 .INIT=4'h8;
LUT2 \sdrc_top_inst/U1/n542_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [2]),
	.F(\sdrc_top_inst/U1/n542_20 )
);
defparam \sdrc_top_inst/U1/n542_s14 .INIT=4'h8;
LUT2 \sdrc_top_inst/U1/n544_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [1]),
	.F(\sdrc_top_inst/U1/n544_20 )
);
defparam \sdrc_top_inst/U1/n544_s14 .INIT=4'h8;
LUT2 \sdrc_top_inst/U1/n546_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [0]),
	.F(\sdrc_top_inst/U1/n546_20 )
);
defparam \sdrc_top_inst/U1/n546_s14 .INIT=4'h8;
LUT3 \sdrc_top_inst/U1/n563_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [7]),
	.I2(\sdrc_top_inst/U1/n563_13 ),
	.F(\sdrc_top_inst/U1/n563_12 )
);
defparam \sdrc_top_inst/U1/n563_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n565_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [6]),
	.I2(\sdrc_top_inst/U1/n565_13 ),
	.F(\sdrc_top_inst/U1/n565_12 )
);
defparam \sdrc_top_inst/U1/n565_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n567_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [5]),
	.I2(\sdrc_top_inst/U1/n567_13 ),
	.F(\sdrc_top_inst/U1/n567_12 )
);
defparam \sdrc_top_inst/U1/n567_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n569_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [4]),
	.I2(\sdrc_top_inst/U1/n569_13 ),
	.F(\sdrc_top_inst/U1/n569_12 )
);
defparam \sdrc_top_inst/U1/n569_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n571_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [3]),
	.I2(\sdrc_top_inst/U1/n571_13 ),
	.F(\sdrc_top_inst/U1/n571_12 )
);
defparam \sdrc_top_inst/U1/n571_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n573_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [2]),
	.I2(\sdrc_top_inst/U1/n573_13 ),
	.F(\sdrc_top_inst/U1/n573_12 )
);
defparam \sdrc_top_inst/U1/n573_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n575_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [1]),
	.I2(\sdrc_top_inst/U1/n575_13 ),
	.F(\sdrc_top_inst/U1/n575_12 )
);
defparam \sdrc_top_inst/U1/n575_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n577_s8  (
	.I0(\sdrc_top_inst/U1/n502_13 ),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [0]),
	.I2(\sdrc_top_inst/U1/n577_13 ),
	.F(\sdrc_top_inst/U1/n577_12 )
);
defparam \sdrc_top_inst/U1/n577_s8 .INIT=8'h4F;
LUT4 \sdrc_top_inst/U1/n479_s16  (
	.I0(\sdrc_top_inst/U1/n479_29 ),
	.I1(\sdrc_top_inst/U1/n479_27 ),
	.I2(\sdrc_top_inst/U1/n479_23 ),
	.I3(\sdrc_top_inst/U1/n479_24 ),
	.F(\sdrc_top_inst/U1/n479_20 )
);
defparam \sdrc_top_inst/U1/n479_s16 .INIT=16'hFF0B;
LUT2 \sdrc_top_inst/U1/n481_s21  (
	.I0(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/n481_25 )
);
defparam \sdrc_top_inst/U1/n481_s21 .INIT=4'h4;
LUT4 \sdrc_top_inst/U1/n494_s13  (
	.I0(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0]),
	.I1(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [1]),
	.I2(\sdrc_top_inst/U1/n494_24 ),
	.I3(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [2]),
	.F(\sdrc_top_inst/U1/n494_18 )
);
defparam \sdrc_top_inst/U1/n494_s13 .INIT=16'h0708;
LUT3 \sdrc_top_inst/U1/n497_s12  (
	.I0(\sdrc_top_inst/U1/n494_24 ),
	.I1(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0]),
	.I2(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [1]),
	.F(\sdrc_top_inst/U1/n497_16 )
);
defparam \sdrc_top_inst/U1/n497_s12 .INIT=8'h14;
LUT4 \sdrc_top_inst/U1/n491_s12  (
	.I0(\sdrc_top_inst/U1/n491_19 ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WAITING ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_READ_12 ),
	.I3(\sdrc_top_inst/U1/n491_20 ),
	.F(\sdrc_top_inst/U1/n491_17 )
);
defparam \sdrc_top_inst/U1/n491_s12 .INIT=16'h00EF;
LUT3 \sdrc_top_inst/U1/n500_s13  (
	.I0(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0]),
	.I1(\sdrc_top_inst/U1/n494_24 ),
	.I2(\sdrc_top_inst/U1/n494_19 ),
	.F(\sdrc_top_inst/U1/n500_18 )
);
defparam \sdrc_top_inst/U1/n500_s13 .INIT=8'h1F;
LUT4 \sdrc_top_inst/U1/O_sdrc_wrd_ack_s4  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_READ ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT ),
	.I2(\sdrc_top_inst/U1/n1306_5 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/O_sdrc_wrd_ack_6 )
);
defparam \sdrc_top_inst/U1/O_sdrc_wrd_ack_s4 .INIT=16'hF0EE;
LUT2 \sdrc_top_inst/U1/Count_data_len_0_wr_7_s6  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr_7_12 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr_7_13 ),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_7_11 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_7_s6 .INIT=4'hE;
LUT2 \sdrc_top_inst/U1/Count_data_len_0_wr_5_s6  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr_7_12 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr_5_12 ),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_5_11 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_5_s6 .INIT=4'hE;
LUT4 \sdrc_top_inst/U1/Count_data_len_0_wr_4_s6  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr_7_12 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [4]),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr_4_14 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_4_11 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_4_s6 .INIT=16'hBEAA;
LUT2 \sdrc_top_inst/U1/Count_data_len_0_wr_3_s6  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr_7_12 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr_3_12 ),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_3_11 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_3_s6 .INIT=4'hE;
LUT2 \sdrc_top_inst/U1/Count_data_len_0_wr_2_s6  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr_7_12 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr_2_12 ),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_2_11 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_2_s6 .INIT=4'hE;
LUT2 \sdrc_top_inst/U1/Count_data_len_0_wr_1_s6  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr_7_12 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr_1_12 ),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_1_11 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_1_s6 .INIT=4'hE;
LUT4 \sdrc_top_inst/U1/Count_data_len_0_wr_0_s6  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr_7_12 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [0]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_data_15_8 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_0_11 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_0_s6 .INIT=16'hEBAA;
LUT4 \sdrc_top_inst/U1/n607_s15  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_data_15_8 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I3(\sdrc_top_inst/U1/Count_data_len_0_wr [0]),
	.F(\sdrc_top_inst/U1/n607_21 )
);
defparam \sdrc_top_inst/U1/n607_s15 .INIT=16'hC0BA;
LUT4 \sdrc_top_inst/U1/n604_s15  (
	.I0(\sdrc_top_inst/U1/n604_27 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [0]),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [1]),
	.I3(\sdrc_top_inst/U1/n604_25 ),
	.F(\sdrc_top_inst/U1/n604_21 )
);
defparam \sdrc_top_inst/U1/n604_s15 .INIT=16'hF400;
LUT4 \sdrc_top_inst/U1/n601_s15  (
	.I0(\sdrc_top_inst/U1/n604_27 ),
	.I1(\sdrc_top_inst/U1/n601_22 ),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [2]),
	.I3(\sdrc_top_inst/U1/n601_25 ),
	.F(\sdrc_top_inst/U1/n601_21 )
);
defparam \sdrc_top_inst/U1/n601_s15 .INIT=16'hF400;
LUT4 \sdrc_top_inst/U1/n598_s15  (
	.I0(\sdrc_top_inst/U1/n598_22 ),
	.I1(\sdrc_top_inst/U1/n598_26 ),
	.I2(\sdrc_top_inst/U1/n97_17 ),
	.I3(\sdrc_top_inst/U1/n598_24 ),
	.F(\sdrc_top_inst/U1/n598_21 )
);
defparam \sdrc_top_inst/U1/n598_s15 .INIT=16'h000D;
LUT3 \sdrc_top_inst/U1/n595_s15  (
	.I0(\sdrc_top_inst/U1/n595_22 ),
	.I1(\sdrc_top_inst/U1/n595_23 ),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [4]),
	.F(\sdrc_top_inst/U1/n595_21 )
);
defparam \sdrc_top_inst/U1/n595_s15 .INIT=8'hCA;
LUT4 \sdrc_top_inst/U1/n592_s15  (
	.I0(\sdrc_top_inst/U1/n595_23 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [4]),
	.I2(\sdrc_top_inst/U1/n595_22 ),
	.I3(\sdrc_top_inst/U1/Count_data_len_0_wr [5]),
	.F(\sdrc_top_inst/U1/n592_21 )
);
defparam \sdrc_top_inst/U1/n592_s15 .INIT=16'hBAC0;
LUT4 \sdrc_top_inst/U1/n589_s15  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr_6_12 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [6]),
	.I2(\sdrc_top_inst/U1/n589_22 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.F(\sdrc_top_inst/U1/n589_21 )
);
defparam \sdrc_top_inst/U1/n589_s15 .INIT=16'hBEAA;
LUT4 \sdrc_top_inst/U1/n586_s15  (
	.I0(\sdrc_top_inst/U1/n586_22 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [6]),
	.I2(\sdrc_top_inst/U1/n586_23 ),
	.I3(\sdrc_top_inst/U1/Count_data_len_0_wr [7]),
	.F(\sdrc_top_inst/U1/n586_21 )
);
defparam \sdrc_top_inst/U1/n586_s15 .INIT=16'hF044;
LUT2 \sdrc_top_inst/U1/n13_s0  (
	.I0(\sdrc_top_inst/U1/Count_buffer_wr [1]),
	.I1(\sdrc_top_inst/U1/Count_buffer_wr [0]),
	.F(\sdrc_top_inst/U1/n13_4 )
);
defparam \sdrc_top_inst/U1/n13_s0 .INIT=4'h6;
LUT3 \sdrc_top_inst/U1/n12_s0  (
	.I0(\sdrc_top_inst/U1/Count_buffer_wr [1]),
	.I1(\sdrc_top_inst/U1/Count_buffer_wr [0]),
	.I2(\sdrc_top_inst/U1/Count_buffer_wr [2]),
	.F(\sdrc_top_inst/U1/n12_4 )
);
defparam \sdrc_top_inst/U1/n12_s0 .INIT=8'h78;
LUT4 \sdrc_top_inst/U1/n11_s0  (
	.I0(\sdrc_top_inst/U1/Count_buffer_wr [2]),
	.I1(\sdrc_top_inst/U1/Count_buffer_wr [1]),
	.I2(\sdrc_top_inst/U1/Count_buffer_wr [0]),
	.I3(\sdrc_top_inst/U1/Count_buffer_wr [3]),
	.F(\sdrc_top_inst/U1/n11_4 )
);
defparam \sdrc_top_inst/U1/n11_s0 .INIT=16'h7F80;
LUT4 \sdrc_top_inst/U1/n860_s2  (
	.I0(\sdrc_top_inst/U1/n860_7 ),
	.I1(\sdrc_top_inst/U1/n860_8 ),
	.I2(\sdrc_top_inst/U1/n860_9 ),
	.I3(\sdrc_top_inst/U1/n860_10 ),
	.F(\sdrc_top_inst/U1/n860_5 )
);
defparam \sdrc_top_inst/U1/n860_s2 .INIT=16'h4F00;
LUT2 \sdrc_top_inst/U1/n860_s3  (
	.I0(\sdrc_top_inst/U1/Sdrc_data_len_i [7]),
	.I1(\sdrc_top_inst/U1/n859_6 ),
	.F(\sdrc_top_inst/U1/n860_6 )
);
defparam \sdrc_top_inst/U1/n860_s3 .INIT=4'h1;
LUT4 \sdrc_top_inst/U1/n862_s1  (
	.I0(\sdrc_top_inst/U1/Column_remain_len_wrd [4]),
	.I1(I_sdrc_addr_d[4]),
	.I2(I_sdrc_wr_n_d),
	.I3(I_sdrc_rd_n_d),
	.F(\sdrc_top_inst/U1/n862_4 )
);
defparam \sdrc_top_inst/U1/n862_s1 .INIT=16'h5CCC;
LUT4 \sdrc_top_inst/U1/n863_s1  (
	.I0(\sdrc_top_inst/U1/Column_remain_len_wrd [3]),
	.I1(I_sdrc_addr_d[3]),
	.I2(I_sdrc_wr_n_d),
	.I3(I_sdrc_rd_n_d),
	.F(\sdrc_top_inst/U1/n863_4 )
);
defparam \sdrc_top_inst/U1/n863_s1 .INIT=16'h5CCC;
LUT4 \sdrc_top_inst/U1/n864_s1  (
	.I0(\sdrc_top_inst/U1/Column_remain_len_wrd [2]),
	.I1(I_sdrc_addr_d[2]),
	.I2(I_sdrc_wr_n_d),
	.I3(I_sdrc_rd_n_d),
	.F(\sdrc_top_inst/U1/n864_4 )
);
defparam \sdrc_top_inst/U1/n864_s1 .INIT=16'h5CCC;
LUT4 \sdrc_top_inst/U1/n865_s1  (
	.I0(\sdrc_top_inst/U1/Column_remain_len_wrd [1]),
	.I1(I_sdrc_addr_d[1]),
	.I2(I_sdrc_wr_n_d),
	.I3(I_sdrc_rd_n_d),
	.F(\sdrc_top_inst/U1/n865_4 )
);
defparam \sdrc_top_inst/U1/n865_s1 .INIT=16'h5CCC;
LUT4 \sdrc_top_inst/U1/n866_s1  (
	.I0(\sdrc_top_inst/U1/Column_remain_len_wrd [0]),
	.I1(I_sdrc_addr_d[0]),
	.I2(I_sdrc_wr_n_d),
	.I3(I_sdrc_rd_n_d),
	.F(\sdrc_top_inst/U1/n866_4 )
);
defparam \sdrc_top_inst/U1/n866_s1 .INIT=16'h5CCC;
LUT3 \sdrc_top_inst/U1/O_ctrl_fsm_data_15_s6  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [7]),
	.I1(\sdrc_top_inst/U1/Data_len_0_wrd [7]),
	.I2(\sdrc_top_inst/U1/n246_32 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_data_15_8 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_data_15_s6 .INIT=8'h2B;
LUT3 \sdrc_top_inst/U1/n494_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ),
	.F(\sdrc_top_inst/U1/n494_19 )
);
defparam \sdrc_top_inst/U1/n494_s14 .INIT=8'h01;
LUT2 \sdrc_top_inst/U1/n580_s11  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT ),
	.F(\sdrc_top_inst/U1/n580_16 )
);
defparam \sdrc_top_inst/U1/n580_s11 .INIT=4'h1;
LUT2 \sdrc_top_inst/U1/n491_s13  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_READ_2_WAIT ),
	.F(\sdrc_top_inst/U1/n491_18 )
);
defparam \sdrc_top_inst/U1/n491_s13 .INIT=4'h1;
LUT4 \sdrc_top_inst/U1/User_model_state.STATE_READ_s5  (
	.I0(O_sdrc_init_done_d),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WAITING ),
	.I2(\sdrc_top_inst/U1/n479_29 ),
	.I3(\sdrc_top_inst/U1/n491_19 ),
	.F(\sdrc_top_inst/U1/User_model_state.STATE_READ_10 )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_READ_s5 .INIT=16'h000B;
LUT4 \sdrc_top_inst/U1/n97_s11  (
	.I0(\sdrc_top_inst/U1/n598_26 ),
	.I1(\sdrc_top_inst/U1/n604_27 ),
	.I2(\sdrc_top_inst/U1/n97_19 ),
	.I3(\sdrc_top_inst/U1/Count_buffer_rd [3]),
	.F(\sdrc_top_inst/U1/n97_16 )
);
defparam \sdrc_top_inst/U1/n97_s11 .INIT=16'hAF30;
LUT2 \sdrc_top_inst/U1/n97_s12  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.F(\sdrc_top_inst/U1/n97_17 )
);
defparam \sdrc_top_inst/U1/n97_s12 .INIT=4'h1;
LUT4 \sdrc_top_inst/U1/n97_s13  (
	.I0(\sdrc_top_inst/U1/Count_buffer_wr [3]),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [3]),
	.I2(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/n97_18 )
);
defparam \sdrc_top_inst/U1/n97_s13 .INIT=16'hCA00;
LUT4 \sdrc_top_inst/U1/n98_s10  (
	.I0(\sdrc_top_inst/U1/n604_27 ),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [0]),
	.I2(\sdrc_top_inst/U1/Count_buffer_rd [1]),
	.I3(\sdrc_top_inst/U1/Count_buffer_rd [2]),
	.F(\sdrc_top_inst/U1/n98_14 )
);
defparam \sdrc_top_inst/U1/n98_s10 .INIT=16'h00BF;
LUT4 \sdrc_top_inst/U1/n98_s12  (
	.I0(\sdrc_top_inst/U1/Count_buffer_wr [2]),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [2]),
	.I2(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/n98_16 )
);
defparam \sdrc_top_inst/U1/n98_s12 .INIT=16'hCA00;
LUT3 \sdrc_top_inst/U1/n99_s10  (
	.I0(\sdrc_top_inst/U1/n604_27 ),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [0]),
	.I2(\sdrc_top_inst/U1/Count_buffer_rd [1]),
	.F(\sdrc_top_inst/U1/n99_14 )
);
defparam \sdrc_top_inst/U1/n99_s10 .INIT=8'h0B;
LUT4 \sdrc_top_inst/U1/n99_s11  (
	.I0(\sdrc_top_inst/U1/n598_26 ),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [0]),
	.I2(\sdrc_top_inst/U1/Count_buffer_rd [1]),
	.I3(\sdrc_top_inst/U1/n97_17 ),
	.F(\sdrc_top_inst/U1/n99_15 )
);
defparam \sdrc_top_inst/U1/n99_s11 .INIT=16'h00BF;
LUT4 \sdrc_top_inst/U1/n99_s12  (
	.I0(\sdrc_top_inst/U1/Count_buffer_wr [1]),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [1]),
	.I2(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/n99_16 )
);
defparam \sdrc_top_inst/U1/n99_s12 .INIT=16'hCA00;
LUT3 \sdrc_top_inst/U1/n100_s11  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [0]),
	.I2(\sdrc_top_inst/U1/n100_16 ),
	.F(\sdrc_top_inst/U1/n100_15 )
);
defparam \sdrc_top_inst/U1/n100_s11 .INIT=8'h0D;
LUT4 \sdrc_top_inst/U1/n583_s11  (
	.I0(\sdrc_top_inst/U1/n486_30 ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ),
	.I2(\sdrc_top_inst/U1/n480_27 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/n583_16 )
);
defparam \sdrc_top_inst/U1/n583_s11 .INIT=16'hB0BB;
LUT4 \sdrc_top_inst/U1/n580_s12  (
	.I0(\sdrc_top_inst/U1/n486_30 ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.F(\sdrc_top_inst/U1/n580_17 )
);
defparam \sdrc_top_inst/U1/n580_s12 .INIT=16'h0BBB;
LUT4 \sdrc_top_inst/U1/n502_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_busy_n ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I2(\sdrc_top_inst/ctrl_fsm_wrd_done ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ),
	.F(\sdrc_top_inst/U1/n502_13 )
);
defparam \sdrc_top_inst/U1/n502_s9 .INIT=16'h00BF;
LUT4 \sdrc_top_inst/U1/n502_s10  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_bk [1]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [22]),
	.F(\sdrc_top_inst/U1/n502_14 )
);
defparam \sdrc_top_inst/U1/n502_s10 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n504_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_bk [0]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [21]),
	.F(\sdrc_top_inst/U1/n504_13 )
);
defparam \sdrc_top_inst/U1/n504_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n506_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [12]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [20]),
	.F(\sdrc_top_inst/U1/n506_13 )
);
defparam \sdrc_top_inst/U1/n506_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n508_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [11]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [19]),
	.F(\sdrc_top_inst/U1/n508_13 )
);
defparam \sdrc_top_inst/U1/n508_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n510_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [10]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [18]),
	.F(\sdrc_top_inst/U1/n510_13 )
);
defparam \sdrc_top_inst/U1/n510_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n512_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [9]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [17]),
	.F(\sdrc_top_inst/U1/n512_13 )
);
defparam \sdrc_top_inst/U1/n512_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n514_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [8]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [16]),
	.F(\sdrc_top_inst/U1/n514_13 )
);
defparam \sdrc_top_inst/U1/n514_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n516_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [7]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [15]),
	.F(\sdrc_top_inst/U1/n516_13 )
);
defparam \sdrc_top_inst/U1/n516_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n518_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [6]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [14]),
	.F(\sdrc_top_inst/U1/n518_13 )
);
defparam \sdrc_top_inst/U1/n518_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n520_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [5]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [13]),
	.F(\sdrc_top_inst/U1/n520_13 )
);
defparam \sdrc_top_inst/U1/n520_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n522_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [4]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [12]),
	.F(\sdrc_top_inst/U1/n522_13 )
);
defparam \sdrc_top_inst/U1/n522_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n524_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [3]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [11]),
	.F(\sdrc_top_inst/U1/n524_13 )
);
defparam \sdrc_top_inst/U1/n524_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n526_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [2]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [10]),
	.F(\sdrc_top_inst/U1/n526_13 )
);
defparam \sdrc_top_inst/U1/n526_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n528_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [1]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [9]),
	.F(\sdrc_top_inst/U1/n528_13 )
);
defparam \sdrc_top_inst/U1/n528_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n530_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [0]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [8]),
	.F(\sdrc_top_inst/U1/n530_13 )
);
defparam \sdrc_top_inst/U1/n530_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n563_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_data_len [7]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Data_len_0_wrd [7]),
	.F(\sdrc_top_inst/U1/n563_13 )
);
defparam \sdrc_top_inst/U1/n563_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n565_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_data_len [6]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Data_len_0_wrd [6]),
	.F(\sdrc_top_inst/U1/n565_13 )
);
defparam \sdrc_top_inst/U1/n565_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n567_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_data_len [5]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Data_len_0_wrd [5]),
	.F(\sdrc_top_inst/U1/n567_13 )
);
defparam \sdrc_top_inst/U1/n567_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n569_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_data_len [4]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Data_len_0_wrd [4]),
	.F(\sdrc_top_inst/U1/n569_13 )
);
defparam \sdrc_top_inst/U1/n569_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n571_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_data_len [3]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Data_len_0_wrd [3]),
	.F(\sdrc_top_inst/U1/n571_13 )
);
defparam \sdrc_top_inst/U1/n571_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n573_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_data_len [2]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Data_len_0_wrd [2]),
	.F(\sdrc_top_inst/U1/n573_13 )
);
defparam \sdrc_top_inst/U1/n573_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n575_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_data_len [1]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Data_len_0_wrd [1]),
	.F(\sdrc_top_inst/U1/n575_13 )
);
defparam \sdrc_top_inst/U1/n575_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n577_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_data_len [0]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Data_len_0_wrd [0]),
	.F(\sdrc_top_inst/U1/n577_13 )
);
defparam \sdrc_top_inst/U1/n577_s9 .INIT=16'h0777;
LUT3 \sdrc_top_inst/U1/n479_s19  (
	.I0(O_sdrc_init_done_d),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WAITING ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/n479_23 )
);
defparam \sdrc_top_inst/U1/n479_s19 .INIT=8'h07;
LUT3 \sdrc_top_inst/U1/n479_s20  (
	.I0(\sdrc_top_inst/U1/n479_25 ),
	.I1(\sdrc_top_inst/ctrl_fsm_busy_n ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_READ_12 ),
	.F(\sdrc_top_inst/U1/n479_24 )
);
defparam \sdrc_top_inst/U1/n479_s20 .INIT=8'h0E;
LUT2 \sdrc_top_inst/U1/n480_s23  (
	.I0(\sdrc_top_inst/U1/Sdrc_rd_n_i_reg ),
	.I1(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.F(\sdrc_top_inst/U1/n480_27 )
);
defparam \sdrc_top_inst/U1/n480_s23 .INIT=4'h4;
LUT3 \sdrc_top_inst/U1/n486_s26  (
	.I0(\sdrc_top_inst/ctrl_fsm_busy_n ),
	.I1(\sdrc_top_inst/ctrl_fsm_wrd_done ),
	.I2(\sdrc_top_inst/U1/Double_wrd_flag ),
	.F(\sdrc_top_inst/U1/n486_30 )
);
defparam \sdrc_top_inst/U1/n486_s26 .INIT=8'h40;
LUT3 \sdrc_top_inst/U1/n491_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.I2(\sdrc_top_inst/U1/Sdrc_rd_n_i_reg ),
	.F(\sdrc_top_inst/U1/n491_19 )
);
defparam \sdrc_top_inst/U1/n491_s14 .INIT=8'h80;
LUT4 \sdrc_top_inst/U1/n491_s15  (
	.I0(\sdrc_top_inst/ctrl_fsm_wrd_done ),
	.I1(\sdrc_top_inst/U1/n491_18 ),
	.I2(\sdrc_top_inst/U1/User_busy_flag_n ),
	.I3(\sdrc_top_inst/ctrl_fsm_busy_n ),
	.F(\sdrc_top_inst/U1/n491_20 )
);
defparam \sdrc_top_inst/U1/n491_s15 .INIT=16'h00EF;
LUT3 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_s5  (
	.I0(\sdrc_top_inst/ctrl_fsm_wrd_done ),
	.I1(\sdrc_top_inst/ctrl_fsm_busy_n ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_s5 .INIT=8'hD0;
LUT4 \sdrc_top_inst/U1/Count_data_len_0_wr_7_s7  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I1(\sdrc_top_inst/U1/n580_16 ),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_data_15_10 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_7_12 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_7_s7 .INIT=16'h0FBB;
LUT4 \sdrc_top_inst/U1/Count_data_len_0_wr_7_s8  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [6]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr_7_14 ),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [7]),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_7_13 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_7_s8 .INIT=16'h7800;
LUT3 \sdrc_top_inst/U1/Count_data_len_0_wr_6_s7  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [6]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr_7_14 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_6_12 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_6_s7 .INIT=8'h60;
LUT4 \sdrc_top_inst/U1/Count_data_len_0_wr_5_s7  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [4]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr_4_14 ),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [5]),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_5_12 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_5_s7 .INIT=16'h7800;
LUT4 \sdrc_top_inst/U1/Count_data_len_0_wr_3_s7  (
	.I0(\sdrc_top_inst/U1/O_ctrl_fsm_data_15_8 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr_3_15 ),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [3]),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_3_12 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_3_s7 .INIT=16'hB400;
LUT4 \sdrc_top_inst/U1/Count_data_len_0_wr_2_s7  (
	.I0(\sdrc_top_inst/U1/O_ctrl_fsm_data_15_8 ),
	.I1(\sdrc_top_inst/U1/n601_22 ),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [2]),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_2_12 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_2_s7 .INIT=16'hB400;
LUT4 \sdrc_top_inst/U1/Count_data_len_0_wr_1_s7  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [0]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_data_15_8 ),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [1]),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_1_12 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_1_s7 .INIT=16'hD200;
LUT2 \sdrc_top_inst/U1/n601_s16  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [1]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [0]),
	.F(\sdrc_top_inst/U1/n601_22 )
);
defparam \sdrc_top_inst/U1/n601_s16 .INIT=4'h8;
LUT4 \sdrc_top_inst/U1/n598_s16  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [3]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [2]),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [1]),
	.I3(\sdrc_top_inst/U1/Count_data_len_0_wr [0]),
	.F(\sdrc_top_inst/U1/n598_22 )
);
defparam \sdrc_top_inst/U1/n598_s16 .INIT=16'h8000;
LUT3 \sdrc_top_inst/U1/n598_s18  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr_3_15 ),
	.I1(\sdrc_top_inst/U1/n604_27 ),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [3]),
	.F(\sdrc_top_inst/U1/n598_24 )
);
defparam \sdrc_top_inst/U1/n598_s18 .INIT=8'h0D;
LUT4 \sdrc_top_inst/U1/n595_s16  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_data_15_8 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I3(\sdrc_top_inst/U1/n598_22 ),
	.F(\sdrc_top_inst/U1/n595_22 )
);
defparam \sdrc_top_inst/U1/n595_s16 .INIT=16'hF200;
LUT4 \sdrc_top_inst/U1/n595_s17  (
	.I0(\sdrc_top_inst/U1/O_ctrl_fsm_data_15_8 ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I3(\sdrc_top_inst/U1/n598_22 ),
	.F(\sdrc_top_inst/U1/n595_23 )
);
defparam \sdrc_top_inst/U1/n595_s17 .INIT=16'hA0FC;
LUT3 \sdrc_top_inst/U1/n589_s16  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [5]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [4]),
	.I2(\sdrc_top_inst/U1/n598_22 ),
	.F(\sdrc_top_inst/U1/n589_22 )
);
defparam \sdrc_top_inst/U1/n589_s16 .INIT=8'h80;
LUT4 \sdrc_top_inst/U1/n586_s16  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I1(\sdrc_top_inst/U1/n589_22 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I3(\sdrc_top_inst/U1/Count_data_len_0_wr_7_14 ),
	.F(\sdrc_top_inst/U1/n586_22 )
);
defparam \sdrc_top_inst/U1/n586_s16 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n586_s17  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr_7_14 ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I3(\sdrc_top_inst/U1/n586_26 ),
	.F(\sdrc_top_inst/U1/n586_23 )
);
defparam \sdrc_top_inst/U1/n586_s17 .INIT=16'h50FC;
LUT4 \sdrc_top_inst/U1/n860_s4  (
	.I0(\sdrc_top_inst/U1/n860_11 ),
	.I1(\sdrc_top_inst/U1/n860_12 ),
	.I2(\sdrc_top_inst/U1/n860_13 ),
	.I3(\sdrc_top_inst/U1/n860_14 ),
	.F(\sdrc_top_inst/U1/n860_7 )
);
defparam \sdrc_top_inst/U1/n860_s4 .INIT=16'h4F00;
LUT4 \sdrc_top_inst/U1/n860_s5  (
	.I0(\sdrc_top_inst/U1/n862_4 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [4]),
	.I2(\sdrc_top_inst/U1/n861_6 ),
	.I3(\sdrc_top_inst/U1/Sdrc_data_len_i [5]),
	.F(\sdrc_top_inst/U1/n860_8 )
);
defparam \sdrc_top_inst/U1/n860_s5 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n860_s6  (
	.I0(\sdrc_top_inst/U1/Sdrc_data_len_i [5]),
	.I1(\sdrc_top_inst/U1/n861_6 ),
	.I2(\sdrc_top_inst/U1/Sdrc_data_len_i [6]),
	.I3(\sdrc_top_inst/U1/n860_16 ),
	.F(\sdrc_top_inst/U1/n860_9 )
);
defparam \sdrc_top_inst/U1/n860_s6 .INIT=16'hEEE0;
LUT4 \sdrc_top_inst/U1/n860_s7  (
	.I0(\sdrc_top_inst/U1/n860_16 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [6]),
	.I2(\sdrc_top_inst/U1/n859_6 ),
	.I3(\sdrc_top_inst/U1/Sdrc_data_len_i [7]),
	.F(\sdrc_top_inst/U1/n860_10 )
);
defparam \sdrc_top_inst/U1/n860_s7 .INIT=16'h0777;
LUT3 \sdrc_top_inst/U1/O_ctrl_fsm_data_15_s8  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [7]),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [7]),
	.I2(\sdrc_top_inst/U1/n403_32 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_data_15_10 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_data_15_s8 .INIT=8'h2B;
LUT3 \sdrc_top_inst/U1/n97_s14  (
	.I0(\sdrc_top_inst/U1/Count_buffer_rd [2]),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [1]),
	.I2(\sdrc_top_inst/U1/Count_buffer_rd [0]),
	.F(\sdrc_top_inst/U1/n97_19 )
);
defparam \sdrc_top_inst/U1/n97_s14 .INIT=8'h80;
LUT4 \sdrc_top_inst/U1/n100_s12  (
	.I0(\sdrc_top_inst/U1/Count_buffer_wr [0]),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [0]),
	.I2(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/n100_16 )
);
defparam \sdrc_top_inst/U1/n100_s12 .INIT=16'hCA00;
LUT4 \sdrc_top_inst/U1/n479_s21  (
	.I0(\sdrc_top_inst/U1/Double_wrd_flag ),
	.I1(\sdrc_top_inst/U1/n491_18 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/ctrl_fsm_wrd_done ),
	.F(\sdrc_top_inst/U1/n479_25 )
);
defparam \sdrc_top_inst/U1/n479_s21 .INIT=16'h77F0;
LUT3 \sdrc_top_inst/U1/Count_data_len_0_wr_7_s9  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [5]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [4]),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr_4_14 ),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_7_14 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_7_s9 .INIT=8'h80;
LUT4 \sdrc_top_inst/U1/n860_s8  (
	.I0(\sdrc_top_inst/U1/n866_4 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [0]),
	.I2(\sdrc_top_inst/U1/n865_4 ),
	.I3(\sdrc_top_inst/U1/Sdrc_data_len_i [1]),
	.F(\sdrc_top_inst/U1/n860_11 )
);
defparam \sdrc_top_inst/U1/n860_s8 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n860_s9  (
	.I0(\sdrc_top_inst/U1/Sdrc_data_len_i [1]),
	.I1(\sdrc_top_inst/U1/n865_4 ),
	.I2(\sdrc_top_inst/U1/Sdrc_data_len_i [2]),
	.I3(\sdrc_top_inst/U1/n864_4 ),
	.F(\sdrc_top_inst/U1/n860_12 )
);
defparam \sdrc_top_inst/U1/n860_s9 .INIT=16'hEEE0;
LUT4 \sdrc_top_inst/U1/n860_s10  (
	.I0(\sdrc_top_inst/U1/n864_4 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [2]),
	.I2(\sdrc_top_inst/U1/n863_4 ),
	.I3(\sdrc_top_inst/U1/Sdrc_data_len_i [3]),
	.F(\sdrc_top_inst/U1/n860_13 )
);
defparam \sdrc_top_inst/U1/n860_s10 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n860_s11  (
	.I0(\sdrc_top_inst/U1/Sdrc_data_len_i [3]),
	.I1(\sdrc_top_inst/U1/n863_4 ),
	.I2(\sdrc_top_inst/U1/Sdrc_data_len_i [4]),
	.I3(\sdrc_top_inst/U1/n862_4 ),
	.F(\sdrc_top_inst/U1/n860_14 )
);
defparam \sdrc_top_inst/U1/n860_s11 .INIT=16'hEEE0;
LUT4 \sdrc_top_inst/U1/Count_data_len_0_wr_6_s8  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr_7_12 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [6]),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr_7_14 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_6_14 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_6_s8 .INIT=16'hBEAA;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_data_15_s9  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [7]),
	.I2(\sdrc_top_inst/U1/Data_len_1_wrd [7]),
	.I3(\sdrc_top_inst/U1/n403_32 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_data_15_12 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_data_15_s9 .INIT=16'hA220;
LUT3 \sdrc_top_inst/U1/n480_s24  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_rd_n_i_reg ),
	.I2(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.F(\sdrc_top_inst/U1/n480_29 )
);
defparam \sdrc_top_inst/U1/n480_s24 .INIT=8'h20;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_s6  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [7]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I3(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_9 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_s6 .INIT=16'h8F00;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_6_s5  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [6]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I3(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_6_8 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_6_s5 .INIT=16'h8F00;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_5_s5  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [5]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I3(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_5_8 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_5_s5 .INIT=16'h8F00;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_4_s5  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [4]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I3(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_4_8 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_4_s5 .INIT=16'h8F00;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_3_s5  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [3]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I3(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_3_8 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_3_s5 .INIT=16'h8F00;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_2_s5  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [2]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I3(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_2_8 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_2_s5 .INIT=16'h8F00;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_1_s5  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [1]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I3(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_1_8 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_1_s5 .INIT=16'h8F00;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_0_s5  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [0]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I3(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_0_8 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_0_s5 .INIT=16'h8F00;
LUT4 \sdrc_top_inst/U1/n98_s13  (
	.I0(\sdrc_top_inst/U1/n598_26 ),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [2]),
	.I2(\sdrc_top_inst/U1/Count_buffer_rd [1]),
	.I3(\sdrc_top_inst/U1/Count_buffer_rd [0]),
	.F(\sdrc_top_inst/U1/n98_18 )
);
defparam \sdrc_top_inst/U1/n98_s13 .INIT=16'h4000;
LUT3 \sdrc_top_inst/U1/n479_s22  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WAITING ),
	.I1(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.I2(\sdrc_top_inst/U1/Sdrc_rd_n_i_reg ),
	.F(\sdrc_top_inst/U1/n479_27 )
);
defparam \sdrc_top_inst/U1/n479_s22 .INIT=8'h15;
LUT4 \sdrc_top_inst/U1/n586_s19  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [6]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [5]),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [4]),
	.I3(\sdrc_top_inst/U1/n598_22 ),
	.F(\sdrc_top_inst/U1/n586_26 )
);
defparam \sdrc_top_inst/U1/n586_s19 .INIT=16'h8000;
LUT4 \sdrc_top_inst/U1/n861_s2  (
	.I0(I_sdrc_addr_d[5]),
	.I1(\sdrc_top_inst/U1/Column_remain_len_wrd [5]),
	.I2(I_sdrc_wr_n_d),
	.I3(I_sdrc_rd_n_d),
	.F(\sdrc_top_inst/U1/n861_6 )
);
defparam \sdrc_top_inst/U1/n861_s2 .INIT=16'h3AAA;
LUT4 \sdrc_top_inst/U1/n860_s12  (
	.I0(I_sdrc_addr_d[6]),
	.I1(\sdrc_top_inst/U1/Column_remain_len_wrd [6]),
	.I2(I_sdrc_wr_n_d),
	.I3(I_sdrc_rd_n_d),
	.F(\sdrc_top_inst/U1/n860_16 )
);
defparam \sdrc_top_inst/U1/n860_s12 .INIT=16'h3AAA;
LUT4 \sdrc_top_inst/U1/n859_s2  (
	.I0(I_sdrc_addr_d[7]),
	.I1(\sdrc_top_inst/U1/Column_remain_len_wrd [7]),
	.I2(I_sdrc_wr_n_d),
	.I3(I_sdrc_rd_n_d),
	.F(\sdrc_top_inst/U1/n859_6 )
);
defparam \sdrc_top_inst/U1/n859_s2 .INIT=16'h3AAA;
LUT3 \sdrc_top_inst/U1/n1434_s2  (
	.I0(I_sdrc_wr_n_d),
	.I1(I_sdrc_rd_n_d),
	.I2(I_sdrc_rst_n_d),
	.F(\sdrc_top_inst/U1/n1434_6 )
);
defparam \sdrc_top_inst/U1/n1434_s2 .INIT=8'h70;
LUT4 \sdrc_top_inst/U1/n488_s26  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I1(\sdrc_top_inst/ctrl_fsm_busy_n ),
	.I2(\sdrc_top_inst/ctrl_fsm_wrd_done ),
	.I3(\sdrc_top_inst/U1/Double_wrd_flag ),
	.F(\sdrc_top_inst/U1/n488_31 )
);
defparam \sdrc_top_inst/U1/n488_s26 .INIT=16'h2000;
LUT4 \sdrc_top_inst/U1/n486_s27  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ),
	.I1(\sdrc_top_inst/ctrl_fsm_busy_n ),
	.I2(\sdrc_top_inst/ctrl_fsm_wrd_done ),
	.I3(\sdrc_top_inst/U1/Double_wrd_flag ),
	.F(\sdrc_top_inst/U1/n486_32 )
);
defparam \sdrc_top_inst/U1/n486_s27 .INIT=16'h2000;
LUT4 \sdrc_top_inst/U1/User_model_state.STATE_READ_s6  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_READ_2_WAIT ),
	.F(\sdrc_top_inst/U1/User_model_state.STATE_READ_12 )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_READ_s6 .INIT=16'h0001;
LUT4 \sdrc_top_inst/U1/n491_s16  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WAITING ),
	.I1(\sdrc_top_inst/U1/n494_19 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_READ_2_WAIT ),
	.F(\sdrc_top_inst/U1/n491_22 )
);
defparam \sdrc_top_inst/U1/n491_s16 .INIT=16'hFFFB;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_s4  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ),
	.I3(I_sdrc_rst_n_d),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_s4 .INIT=16'hFE00;
LUT4 \sdrc_top_inst/U1/n494_s16  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ),
	.I3(\sdrc_top_inst/U1/n494_24 ),
	.F(\sdrc_top_inst/U1/n494_22 )
);
defparam \sdrc_top_inst/U1/n494_s16 .INIT=16'hFEFF;
LUT4 \sdrc_top_inst/U1/n494_s17  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_READ ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_READ_2 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT ),
	.F(\sdrc_top_inst/U1/n494_24 )
);
defparam \sdrc_top_inst/U1/n494_s17 .INIT=16'h0001;
LUT4 \sdrc_top_inst/U1/n580_s13  (
	.I0(\sdrc_top_inst/U1/n580_17 ),
	.I1(\sdrc_top_inst/ctrl_fsm_wr_n ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT ),
	.F(\sdrc_top_inst/U1/n580_19 )
);
defparam \sdrc_top_inst/U1/n580_s13 .INIT=16'hFFF4;
LUT4 \sdrc_top_inst/U1/n580_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT ),
	.F(\sdrc_top_inst/U1/n580_21 )
);
defparam \sdrc_top_inst/U1/n580_s14 .INIT=16'hFFFE;
LUT3 \sdrc_top_inst/U1/Count_data_len_0_wr_3_s9  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [2]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [1]),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [0]),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_3_15 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_3_s9 .INIT=8'h80;
LUT4 \sdrc_top_inst/U1/n604_s18  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [1]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [0]),
	.I2(\sdrc_top_inst/U1/n598_26 ),
	.I3(\sdrc_top_inst/U1/n97_17 ),
	.F(\sdrc_top_inst/U1/n604_25 )
);
defparam \sdrc_top_inst/U1/n604_s18 .INIT=16'h00F7;
LUT4 \sdrc_top_inst/U1/n479_s23  (
	.I0(\sdrc_top_inst/U1/n494_24 ),
	.I1(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0]),
	.I2(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [2]),
	.I3(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [1]),
	.F(\sdrc_top_inst/U1/n479_29 )
);
defparam \sdrc_top_inst/U1/n479_s23 .INIT=16'h5455;
LUT4 \sdrc_top_inst/U1/n487_s24  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_READ_2 ),
	.I1(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0]),
	.I2(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [2]),
	.I3(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [1]),
	.F(\sdrc_top_inst/U1/n487_29 )
);
defparam \sdrc_top_inst/U1/n487_s24 .INIT=16'h0200;
LUT4 \sdrc_top_inst/U1/n485_s24  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_READ ),
	.I1(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0]),
	.I2(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [2]),
	.I3(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [1]),
	.F(\sdrc_top_inst/U1/n485_29 )
);
defparam \sdrc_top_inst/U1/n485_s24 .INIT=16'h0200;
LUT4 \sdrc_top_inst/U1/n483_s24  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT ),
	.I1(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0]),
	.I2(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [2]),
	.I3(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [1]),
	.F(\sdrc_top_inst/U1/n483_29 )
);
defparam \sdrc_top_inst/U1/n483_s24 .INIT=16'h0200;
LUT4 \sdrc_top_inst/U1/n482_s26  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT ),
	.I1(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0]),
	.I2(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [2]),
	.I3(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [1]),
	.F(\sdrc_top_inst/U1/n482_31 )
);
defparam \sdrc_top_inst/U1/n482_s26 .INIT=16'h0200;
LUT4 \sdrc_top_inst/U1/n601_s18  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr_3_15 ),
	.I1(\sdrc_top_inst/U1/n598_26 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.F(\sdrc_top_inst/U1/n601_25 )
);
defparam \sdrc_top_inst/U1/n601_s18 .INIT=16'hDDD0;
LUT4 \sdrc_top_inst/U1/n97_s15  (
	.I0(\sdrc_top_inst/U1/n97_16 ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I3(\sdrc_top_inst/U1/n97_18 ),
	.F(\sdrc_top_inst/U1/n97_21 )
);
defparam \sdrc_top_inst/U1/n97_s15 .INIT=16'hFFA8;
LUT3 \sdrc_top_inst/U1/n858_s18  (
	.I0(\sdrc_top_inst/U1/n860_5 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [7]),
	.I2(\sdrc_top_inst/U1/n859_6 ),
	.F(\sdrc_top_inst/U1/n858_24 )
);
defparam \sdrc_top_inst/U1/n858_s18 .INIT=8'h54;
LUT4 \sdrc_top_inst/U1/n598_s19  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [7]),
	.I1(\sdrc_top_inst/U1/Data_len_0_wrd [7]),
	.I2(\sdrc_top_inst/U1/n246_32 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.F(\sdrc_top_inst/U1/n598_26 )
);
defparam \sdrc_top_inst/U1/n598_s19 .INIT=16'h2B00;
LUT4 \sdrc_top_inst/U1/n604_s19  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [7]),
	.I2(\sdrc_top_inst/U1/Data_len_0_wrd [7]),
	.I3(\sdrc_top_inst/U1/n246_32 ),
	.F(\sdrc_top_inst/U1/n604_27 )
);
defparam \sdrc_top_inst/U1/n604_s19 .INIT=16'h0445;
LUT4 \sdrc_top_inst/U1/Count_data_len_0_wr_4_s8  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [7]),
	.I1(\sdrc_top_inst/U1/Data_len_0_wrd [7]),
	.I2(\sdrc_top_inst/U1/n246_32 ),
	.I3(\sdrc_top_inst/U1/n598_22 ),
	.F(\sdrc_top_inst/U1/Count_data_len_0_wr_4_14 )
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_4_s8 .INIT=16'hD400;
LUT2 \sdrc_top_inst/U1/n1404_s1  (
	.I0(I_sdrc_rst_n_d),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/n1404_5 )
);
defparam \sdrc_top_inst/U1/n1404_s1 .INIT=4'h8;
LUT4 \sdrc_top_inst/U1/n133_s5  (
	.I0(I_sdrc_rst_n_d),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I2(\sdrc_top_inst/U1/Addr_row_reg [0]),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [8]),
	.F(\sdrc_top_inst/U1/n133_13 )
);
defparam \sdrc_top_inst/U1/n133_s5 .INIT=16'h70F8;
DFFCE \sdrc_top_inst/U1/Count_buffer_wr_3_s0  (
	.D(\sdrc_top_inst/U1/n11_4 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_buffer_wr [3])
);
defparam \sdrc_top_inst/U1/Count_buffer_wr_3_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_buffer_wr_2_s0  (
	.D(\sdrc_top_inst/U1/n12_4 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_buffer_wr [2])
);
defparam \sdrc_top_inst/U1/Count_buffer_wr_2_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_buffer_wr_1_s0  (
	.D(\sdrc_top_inst/U1/n13_4 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_buffer_wr [1])
);
defparam \sdrc_top_inst/U1/Count_buffer_wr_1_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_buffer_wr_0_s0  (
	.D(\sdrc_top_inst/U1/n14_6 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_buffer_wr [0])
);
defparam \sdrc_top_inst/U1/Count_buffer_wr_0_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/O_ctrl_double_wrd_flag_s0  (
	.D(\sdrc_top_inst/U1/n1306_5 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/ctrl_double_wrd_flag )
);
defparam \sdrc_top_inst/U1/O_ctrl_double_wrd_flag_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/User_model_state.STATE_IDLE_s0  (
	.D(\sdrc_top_inst/U1/n479_20 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_IDLE )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_IDLE_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_s0  (
	.D(\sdrc_top_inst/U1/n502_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_bk [1])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_0_s0  (
	.D(\sdrc_top_inst/U1/n504_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_bk [0])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_0_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_12_s0  (
	.D(\sdrc_top_inst/U1/n506_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [12])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_12_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_11_s0  (
	.D(\sdrc_top_inst/U1/n508_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [11])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_11_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_10_s0  (
	.D(\sdrc_top_inst/U1/n510_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [10])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_10_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_9_s0  (
	.D(\sdrc_top_inst/U1/n512_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [9])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_9_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_8_s0  (
	.D(\sdrc_top_inst/U1/n514_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [8])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_8_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_7_s0  (
	.D(\sdrc_top_inst/U1/n516_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [7])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_7_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_6_s0  (
	.D(\sdrc_top_inst/U1/n518_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [6])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_6_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_5_s0  (
	.D(\sdrc_top_inst/U1/n520_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [5])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_5_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_4_s0  (
	.D(\sdrc_top_inst/U1/n522_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [4])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_4_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_3_s0  (
	.D(\sdrc_top_inst/U1/n524_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [3])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_3_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_2_s0  (
	.D(\sdrc_top_inst/U1/n526_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [2])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_2_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_1_s0  (
	.D(\sdrc_top_inst/U1/n528_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [1])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_0_s0  (
	.D(\sdrc_top_inst/U1/n530_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [0])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_0_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_s0  (
	.D(\sdrc_top_inst/U1/n532_20 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_9 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_col [7])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_6_s0  (
	.D(\sdrc_top_inst/U1/n534_20 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_6_8 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_col [6])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_6_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_5_s0  (
	.D(\sdrc_top_inst/U1/n536_20 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_5_8 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_col [5])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_5_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_4_s0  (
	.D(\sdrc_top_inst/U1/n538_20 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_4_8 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_col [4])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_4_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_3_s0  (
	.D(\sdrc_top_inst/U1/n540_20 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_3_8 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_col [3])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_3_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_2_s0  (
	.D(\sdrc_top_inst/U1/n542_20 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_2_8 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_col [2])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_2_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_1_s0  (
	.D(\sdrc_top_inst/U1/n544_20 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_1_8 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_col [1])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_0_s0  (
	.D(\sdrc_top_inst/U1/n546_20 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_0_8 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_col [0])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_0_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Addr_row_reg_12_s0  (
	.D(\sdrc_top_inst/U1/n121_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1404_5 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [12])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_12_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Addr_row_reg_11_s0  (
	.D(\sdrc_top_inst/U1/n122_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1404_5 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [11])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_11_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Addr_row_reg_10_s0  (
	.D(\sdrc_top_inst/U1/n123_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1404_5 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [10])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_10_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Addr_row_reg_9_s0  (
	.D(\sdrc_top_inst/U1/n124_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1404_5 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [9])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_9_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Addr_row_reg_8_s0  (
	.D(\sdrc_top_inst/U1/n125_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1404_5 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [8])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_8_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Addr_row_reg_7_s0  (
	.D(\sdrc_top_inst/U1/n126_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1404_5 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [7])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_7_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Addr_row_reg_6_s0  (
	.D(\sdrc_top_inst/U1/n127_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1404_5 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [6])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_6_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Addr_row_reg_5_s0  (
	.D(\sdrc_top_inst/U1/n128_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1404_5 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [5])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_5_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Addr_row_reg_4_s0  (
	.D(\sdrc_top_inst/U1/n129_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1404_5 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [4])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_4_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Addr_row_reg_3_s0  (
	.D(\sdrc_top_inst/U1/n130_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1404_5 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [3])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_3_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Addr_row_reg_2_s0  (
	.D(\sdrc_top_inst/U1/n131_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1404_5 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [2])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_2_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Addr_row_reg_1_s0  (
	.D(\sdrc_top_inst/U1/n132_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1404_5 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [1])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Addr_bank_reg_1_s0  (
	.D(\sdrc_top_inst/U1/n119_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1404_5 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Addr_bank_reg [1])
);
defparam \sdrc_top_inst/U1/Addr_bank_reg_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Addr_bank_reg_0_s0  (
	.D(\sdrc_top_inst/U1/n120_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1404_5 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Addr_bank_reg [0])
);
defparam \sdrc_top_inst/U1/Addr_bank_reg_0_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_7_s0  (
	.D(\sdrc_top_inst/U1/n563_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_data_len [7])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_7_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_6_s0  (
	.D(\sdrc_top_inst/U1/n565_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_data_len [6])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_6_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_5_s0  (
	.D(\sdrc_top_inst/U1/n567_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_data_len [5])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_5_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_4_s0  (
	.D(\sdrc_top_inst/U1/n569_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_data_len [4])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_4_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_3_s0  (
	.D(\sdrc_top_inst/U1/n571_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_data_len [3])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_3_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_2_s0  (
	.D(\sdrc_top_inst/U1/n573_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_data_len [2])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_2_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_1_s0  (
	.D(\sdrc_top_inst/U1/n575_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_data_len [1])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_0_s0  (
	.D(\sdrc_top_inst/U1/n577_12 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/ctrl_fsm_data_len [0])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_0_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/O_sdrc_rd_flag_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_valid ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(O_sdrc_rd_valid_d)
);
defparam \sdrc_top_inst/U1/O_sdrc_rd_flag_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Double_wrd_flag_s0  (
	.D(\sdrc_top_inst/U1/n858_24 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Double_wrd_flag )
);
defparam \sdrc_top_inst/U1/Double_wrd_flag_s0 .INIT=1'b0;
DFFPE \sdrc_top_inst/U1/Sdrc_wr_n_i_s0  (
	.D(I_sdrc_wr_n_d),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.PRESET(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_wr_n_i )
);
defparam \sdrc_top_inst/U1/Sdrc_wr_n_i_s0 .INIT=1'b1;
DFFPE \sdrc_top_inst/U1/Sdrc_rd_n_i_s0  (
	.D(I_sdrc_rd_n_d),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.PRESET(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_rd_n_i )
);
defparam \sdrc_top_inst/U1/Sdrc_rd_n_i_s0 .INIT=1'b1;
DFFRE \sdrc_top_inst/U1/O_user_data_15_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [15]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(O_sdrc_data_d[15])
);
defparam \sdrc_top_inst/U1/O_user_data_15_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_user_data_14_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [14]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(O_sdrc_data_d[14])
);
defparam \sdrc_top_inst/U1/O_user_data_14_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_user_data_13_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [13]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(O_sdrc_data_d[13])
);
defparam \sdrc_top_inst/U1/O_user_data_13_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_user_data_12_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [12]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(O_sdrc_data_d[12])
);
defparam \sdrc_top_inst/U1/O_user_data_12_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_user_data_11_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [11]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(O_sdrc_data_d[11])
);
defparam \sdrc_top_inst/U1/O_user_data_11_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_user_data_10_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [10]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(O_sdrc_data_d[10])
);
defparam \sdrc_top_inst/U1/O_user_data_10_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_user_data_9_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [9]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(O_sdrc_data_d[9])
);
defparam \sdrc_top_inst/U1/O_user_data_9_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_user_data_8_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [8]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(O_sdrc_data_d[8])
);
defparam \sdrc_top_inst/U1/O_user_data_8_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_user_data_7_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [7]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(O_sdrc_data_d[7])
);
defparam \sdrc_top_inst/U1/O_user_data_7_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_user_data_6_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [6]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(O_sdrc_data_d[6])
);
defparam \sdrc_top_inst/U1/O_user_data_6_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_user_data_5_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [5]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(O_sdrc_data_d[5])
);
defparam \sdrc_top_inst/U1/O_user_data_5_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_user_data_4_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [4]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(O_sdrc_data_d[4])
);
defparam \sdrc_top_inst/U1/O_user_data_4_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_user_data_3_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [3]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(O_sdrc_data_d[3])
);
defparam \sdrc_top_inst/U1/O_user_data_3_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_user_data_2_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [2]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(O_sdrc_data_d[2])
);
defparam \sdrc_top_inst/U1/O_user_data_2_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_user_data_1_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [1]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(O_sdrc_data_d[1])
);
defparam \sdrc_top_inst/U1/O_user_data_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/O_user_data_0_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [0]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(O_sdrc_data_d[0])
);
defparam \sdrc_top_inst/U1/O_user_data_0_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/sdrc_init_done_done_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_init ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(O_sdrc_init_done_d)
);
defparam \sdrc_top_inst/U1/sdrc_init_done_done_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_wr_n_i_reg_s0  (
	.D(\sdrc_top_inst/U1/Sdrc_wr_n_i ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg )
);
defparam \sdrc_top_inst/U1/Sdrc_wr_n_i_reg_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_rd_n_i_reg_s0  (
	.D(\sdrc_top_inst/U1/Sdrc_rd_n_i ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_rd_n_i_reg )
);
defparam \sdrc_top_inst/U1/Sdrc_rd_n_i_reg_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_15_s0  (
	.D(I_sdrc_data_d[15]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i [15])
);
defparam \sdrc_top_inst/U1/User_data_i_15_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_14_s0  (
	.D(I_sdrc_data_d[14]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i [14])
);
defparam \sdrc_top_inst/U1/User_data_i_14_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_13_s0  (
	.D(I_sdrc_data_d[13]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i [13])
);
defparam \sdrc_top_inst/U1/User_data_i_13_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_12_s0  (
	.D(I_sdrc_data_d[12]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i [12])
);
defparam \sdrc_top_inst/U1/User_data_i_12_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_11_s0  (
	.D(I_sdrc_data_d[11]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i [11])
);
defparam \sdrc_top_inst/U1/User_data_i_11_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_10_s0  (
	.D(I_sdrc_data_d[10]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i [10])
);
defparam \sdrc_top_inst/U1/User_data_i_10_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_9_s0  (
	.D(I_sdrc_data_d[9]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i [9])
);
defparam \sdrc_top_inst/U1/User_data_i_9_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_8_s0  (
	.D(I_sdrc_data_d[8]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i [8])
);
defparam \sdrc_top_inst/U1/User_data_i_8_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_7_s0  (
	.D(I_sdrc_data_d[7]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i [7])
);
defparam \sdrc_top_inst/U1/User_data_i_7_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_6_s0  (
	.D(I_sdrc_data_d[6]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i [6])
);
defparam \sdrc_top_inst/U1/User_data_i_6_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_5_s0  (
	.D(I_sdrc_data_d[5]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i [5])
);
defparam \sdrc_top_inst/U1/User_data_i_5_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_4_s0  (
	.D(I_sdrc_data_d[4]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i [4])
);
defparam \sdrc_top_inst/U1/User_data_i_4_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_3_s0  (
	.D(I_sdrc_data_d[3]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i [3])
);
defparam \sdrc_top_inst/U1/User_data_i_3_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_2_s0  (
	.D(I_sdrc_data_d[2]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i [2])
);
defparam \sdrc_top_inst/U1/User_data_i_2_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_1_s0  (
	.D(I_sdrc_data_d[1]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i [1])
);
defparam \sdrc_top_inst/U1/User_data_i_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_0_s0  (
	.D(I_sdrc_data_d[0]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i [0])
);
defparam \sdrc_top_inst/U1/User_data_i_0_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_reg_15_s0  (
	.D(\sdrc_top_inst/U1/User_data_i [15]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i_reg [15])
);
defparam \sdrc_top_inst/U1/User_data_i_reg_15_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_reg_14_s0  (
	.D(\sdrc_top_inst/U1/User_data_i [14]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i_reg [14])
);
defparam \sdrc_top_inst/U1/User_data_i_reg_14_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_reg_13_s0  (
	.D(\sdrc_top_inst/U1/User_data_i [13]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i_reg [13])
);
defparam \sdrc_top_inst/U1/User_data_i_reg_13_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_reg_12_s0  (
	.D(\sdrc_top_inst/U1/User_data_i [12]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i_reg [12])
);
defparam \sdrc_top_inst/U1/User_data_i_reg_12_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_reg_11_s0  (
	.D(\sdrc_top_inst/U1/User_data_i [11]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i_reg [11])
);
defparam \sdrc_top_inst/U1/User_data_i_reg_11_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_reg_10_s0  (
	.D(\sdrc_top_inst/U1/User_data_i [10]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i_reg [10])
);
defparam \sdrc_top_inst/U1/User_data_i_reg_10_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_reg_9_s0  (
	.D(\sdrc_top_inst/U1/User_data_i [9]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i_reg [9])
);
defparam \sdrc_top_inst/U1/User_data_i_reg_9_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_reg_8_s0  (
	.D(\sdrc_top_inst/U1/User_data_i [8]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i_reg [8])
);
defparam \sdrc_top_inst/U1/User_data_i_reg_8_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_reg_7_s0  (
	.D(\sdrc_top_inst/U1/User_data_i [7]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i_reg [7])
);
defparam \sdrc_top_inst/U1/User_data_i_reg_7_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_reg_6_s0  (
	.D(\sdrc_top_inst/U1/User_data_i [6]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i_reg [6])
);
defparam \sdrc_top_inst/U1/User_data_i_reg_6_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_reg_5_s0  (
	.D(\sdrc_top_inst/U1/User_data_i [5]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i_reg [5])
);
defparam \sdrc_top_inst/U1/User_data_i_reg_5_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_reg_4_s0  (
	.D(\sdrc_top_inst/U1/User_data_i [4]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i_reg [4])
);
defparam \sdrc_top_inst/U1/User_data_i_reg_4_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_reg_3_s0  (
	.D(\sdrc_top_inst/U1/User_data_i [3]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i_reg [3])
);
defparam \sdrc_top_inst/U1/User_data_i_reg_3_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_reg_2_s0  (
	.D(\sdrc_top_inst/U1/User_data_i [2]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i_reg [2])
);
defparam \sdrc_top_inst/U1/User_data_i_reg_2_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_reg_1_s0  (
	.D(\sdrc_top_inst/U1/User_data_i [1]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i_reg [1])
);
defparam \sdrc_top_inst/U1/User_data_i_reg_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/User_data_i_reg_0_s0  (
	.D(\sdrc_top_inst/U1/User_data_i [0]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/User_data_i_reg [0])
);
defparam \sdrc_top_inst/U1/User_data_i_reg_0_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Dqm_data_i_1_s0  (
	.D(I_sdrc_dqm_d[1]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Dqm_data_i [1])
);
defparam \sdrc_top_inst/U1/Dqm_data_i_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Dqm_data_i_0_s0  (
	.D(I_sdrc_dqm_d[0]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Dqm_data_i [0])
);
defparam \sdrc_top_inst/U1/Dqm_data_i_0_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Dqm_data_i_reg_1_s0  (
	.D(\sdrc_top_inst/U1/Dqm_data_i [1]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Dqm_data_i_reg [1])
);
defparam \sdrc_top_inst/U1/Dqm_data_i_reg_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Dqm_data_i_reg_0_s0  (
	.D(\sdrc_top_inst/U1/Dqm_data_i [0]),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Dqm_data_i_reg [0])
);
defparam \sdrc_top_inst/U1/Dqm_data_i_reg_0_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_data_len_i_7_s0  (
	.D(I_sdrc_data_len_d[7]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_data_len_i [7])
);
defparam \sdrc_top_inst/U1/Sdrc_data_len_i_7_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_data_len_i_6_s0  (
	.D(I_sdrc_data_len_d[6]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_data_len_i [6])
);
defparam \sdrc_top_inst/U1/Sdrc_data_len_i_6_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_data_len_i_5_s0  (
	.D(I_sdrc_data_len_d[5]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_data_len_i [5])
);
defparam \sdrc_top_inst/U1/Sdrc_data_len_i_5_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_data_len_i_4_s0  (
	.D(I_sdrc_data_len_d[4]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_data_len_i [4])
);
defparam \sdrc_top_inst/U1/Sdrc_data_len_i_4_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_data_len_i_3_s0  (
	.D(I_sdrc_data_len_d[3]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_data_len_i [3])
);
defparam \sdrc_top_inst/U1/Sdrc_data_len_i_3_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_data_len_i_2_s0  (
	.D(I_sdrc_data_len_d[2]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_data_len_i [2])
);
defparam \sdrc_top_inst/U1/Sdrc_data_len_i_2_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_data_len_i_1_s0  (
	.D(I_sdrc_data_len_d[1]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_data_len_i [1])
);
defparam \sdrc_top_inst/U1/Sdrc_data_len_i_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_data_len_i_0_s0  (
	.D(I_sdrc_data_len_d[0]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_data_len_i [0])
);
defparam \sdrc_top_inst/U1/Sdrc_data_len_i_0_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_22_s0  (
	.D(I_sdrc_addr_d[22]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [22])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_22_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_21_s0  (
	.D(I_sdrc_addr_d[21]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [21])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_21_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_20_s0  (
	.D(I_sdrc_addr_d[20]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [20])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_20_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_19_s0  (
	.D(I_sdrc_addr_d[19]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [19])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_19_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_18_s0  (
	.D(I_sdrc_addr_d[18]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [18])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_18_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_17_s0  (
	.D(I_sdrc_addr_d[17]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [17])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_17_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_16_s0  (
	.D(I_sdrc_addr_d[16]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [16])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_16_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_15_s0  (
	.D(I_sdrc_addr_d[15]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [15])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_15_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_14_s0  (
	.D(I_sdrc_addr_d[14]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [14])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_14_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_13_s0  (
	.D(I_sdrc_addr_d[13]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [13])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_13_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_12_s0  (
	.D(I_sdrc_addr_d[12]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [12])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_12_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_11_s0  (
	.D(I_sdrc_addr_d[11]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [11])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_11_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_10_s0  (
	.D(I_sdrc_addr_d[10]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [10])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_10_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_9_s0  (
	.D(I_sdrc_addr_d[9]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [9])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_9_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_8_s0  (
	.D(I_sdrc_addr_d[8]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [8])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_8_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_7_s0  (
	.D(I_sdrc_addr_d[7]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [7])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_7_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_6_s0  (
	.D(I_sdrc_addr_d[6]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [6])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_6_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_5_s0  (
	.D(I_sdrc_addr_d[5]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [5])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_5_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_4_s0  (
	.D(I_sdrc_addr_d[4]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [4])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_4_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_3_s0  (
	.D(I_sdrc_addr_d[3]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [3])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_3_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_2_s0  (
	.D(I_sdrc_addr_d[2]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [2])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_2_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_1_s0  (
	.D(I_sdrc_addr_d[1]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [1])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Sdrc_addr_i_0_s0  (
	.D(I_sdrc_addr_d[0]),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [0])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_0_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Column_remain_len_wrd_7_s0  (
	.D(\sdrc_top_inst/U1/n1052_6 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Column_remain_len_wrd [7])
);
defparam \sdrc_top_inst/U1/Column_remain_len_wrd_7_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Column_remain_len_wrd_6_s0  (
	.D(\sdrc_top_inst/U1/n1053_6 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Column_remain_len_wrd [6])
);
defparam \sdrc_top_inst/U1/Column_remain_len_wrd_6_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Column_remain_len_wrd_5_s0  (
	.D(\sdrc_top_inst/U1/n1054_6 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Column_remain_len_wrd [5])
);
defparam \sdrc_top_inst/U1/Column_remain_len_wrd_5_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Column_remain_len_wrd_4_s0  (
	.D(\sdrc_top_inst/U1/n1055_6 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Column_remain_len_wrd [4])
);
defparam \sdrc_top_inst/U1/Column_remain_len_wrd_4_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Column_remain_len_wrd_3_s0  (
	.D(\sdrc_top_inst/U1/n1056_6 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Column_remain_len_wrd [3])
);
defparam \sdrc_top_inst/U1/Column_remain_len_wrd_3_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Column_remain_len_wrd_2_s0  (
	.D(\sdrc_top_inst/U1/n1057_6 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Column_remain_len_wrd [2])
);
defparam \sdrc_top_inst/U1/Column_remain_len_wrd_2_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Column_remain_len_wrd_1_s0  (
	.D(\sdrc_top_inst/U1/n1058_6 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Column_remain_len_wrd [1])
);
defparam \sdrc_top_inst/U1/Column_remain_len_wrd_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Column_remain_len_wrd_0_s0  (
	.D(\sdrc_top_inst/U1/n1059_6 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n1434_6 ),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Column_remain_len_wrd [0])
);
defparam \sdrc_top_inst/U1/Column_remain_len_wrd_0_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Data_len_1_wrd_7_s0  (
	.D(\sdrc_top_inst/U1/n850_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Data_len_1_wrd [7])
);
defparam \sdrc_top_inst/U1/Data_len_1_wrd_7_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Data_len_1_wrd_6_s0  (
	.D(\sdrc_top_inst/U1/n851_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Data_len_1_wrd [6])
);
defparam \sdrc_top_inst/U1/Data_len_1_wrd_6_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Data_len_1_wrd_5_s0  (
	.D(\sdrc_top_inst/U1/n852_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Data_len_1_wrd [5])
);
defparam \sdrc_top_inst/U1/Data_len_1_wrd_5_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Data_len_1_wrd_4_s0  (
	.D(\sdrc_top_inst/U1/n853_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Data_len_1_wrd [4])
);
defparam \sdrc_top_inst/U1/Data_len_1_wrd_4_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Data_len_1_wrd_3_s0  (
	.D(\sdrc_top_inst/U1/n854_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Data_len_1_wrd [3])
);
defparam \sdrc_top_inst/U1/Data_len_1_wrd_3_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Data_len_1_wrd_2_s0  (
	.D(\sdrc_top_inst/U1/n855_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Data_len_1_wrd [2])
);
defparam \sdrc_top_inst/U1/Data_len_1_wrd_2_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Data_len_1_wrd_1_s0  (
	.D(\sdrc_top_inst/U1/n856_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Data_len_1_wrd [1])
);
defparam \sdrc_top_inst/U1/Data_len_1_wrd_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Data_len_1_wrd_0_s0  (
	.D(\sdrc_top_inst/U1/n857_1 ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Data_len_1_wrd [0])
);
defparam \sdrc_top_inst/U1/Data_len_1_wrd_0_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Data_len_0_wrd_7_s0  (
	.D(\sdrc_top_inst/U1/n859_3 ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Data_len_0_wrd [7])
);
defparam \sdrc_top_inst/U1/Data_len_0_wrd_7_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Data_len_0_wrd_6_s0  (
	.D(\sdrc_top_inst/U1/n860_3 ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Data_len_0_wrd [6])
);
defparam \sdrc_top_inst/U1/Data_len_0_wrd_6_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Data_len_0_wrd_5_s0  (
	.D(\sdrc_top_inst/U1/n861_3 ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Data_len_0_wrd [5])
);
defparam \sdrc_top_inst/U1/Data_len_0_wrd_5_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Data_len_0_wrd_4_s0  (
	.D(\sdrc_top_inst/U1/n862_3 ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Data_len_0_wrd [4])
);
defparam \sdrc_top_inst/U1/Data_len_0_wrd_4_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Data_len_0_wrd_3_s0  (
	.D(\sdrc_top_inst/U1/n863_3 ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Data_len_0_wrd [3])
);
defparam \sdrc_top_inst/U1/Data_len_0_wrd_3_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Data_len_0_wrd_2_s0  (
	.D(\sdrc_top_inst/U1/n864_3 ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Data_len_0_wrd [2])
);
defparam \sdrc_top_inst/U1/Data_len_0_wrd_2_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Data_len_0_wrd_1_s0  (
	.D(\sdrc_top_inst/U1/n865_3 ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Data_len_0_wrd [1])
);
defparam \sdrc_top_inst/U1/Data_len_0_wrd_1_s0 .INIT=1'b0;
DFFRE \sdrc_top_inst/U1/Data_len_0_wrd_0_s0  (
	.D(\sdrc_top_inst/U1/n866_3 ),
	.CLK(I_sdrc_clk_d),
	.CE(I_sdrc_rst_n_d),
	.RESET(GND),
	.Q(\sdrc_top_inst/U1/Data_len_0_wrd [0])
);
defparam \sdrc_top_inst/U1/Data_len_0_wrd_0_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/O_sdrc_busy_n_s0  (
	.D(\sdrc_top_inst/U1/n9_4 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(O_sdrc_busy_n_d)
);
defparam \sdrc_top_inst/U1/O_sdrc_busy_n_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/O_sdrc_wrd_ack_s2  (
	.D(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/O_sdrc_wrd_ack_6 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(O_sdrc_wrd_ack_d)
);
defparam \sdrc_top_inst/U1/O_sdrc_wrd_ack_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_buffer_rd_3_s2  (
	.D(\sdrc_top_inst/U1/n97_21 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n97_13 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_buffer_rd [3])
);
defparam \sdrc_top_inst/U1/Count_buffer_rd_3_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_buffer_rd_2_s2  (
	.D(\sdrc_top_inst/U1/n98_13 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n97_13 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_buffer_rd [2])
);
defparam \sdrc_top_inst/U1/Count_buffer_rd_2_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_buffer_rd_1_s2  (
	.D(\sdrc_top_inst/U1/n99_13 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n97_13 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_buffer_rd [1])
);
defparam \sdrc_top_inst/U1/Count_buffer_rd_1_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_buffer_rd_0_s2  (
	.D(\sdrc_top_inst/U1/n100_14 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n97_13 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_buffer_rd [0])
);
defparam \sdrc_top_inst/U1/Count_buffer_rd_0_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY_2_s1  (
	.D(\sdrc_top_inst/U1/n494_18 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n494_22 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [2])
);
defparam \sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY_2_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY_1_s1  (
	.D(\sdrc_top_inst/U1/n497_16 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n494_22 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [1])
);
defparam \sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY_1_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY_0_s1  (
	.D(\sdrc_top_inst/U1/n500_18 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n494_22 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0])
);
defparam \sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY_0_s1 .INIT=1'b0;
DFFPE \sdrc_top_inst/U1/O_ctrl_fsm_rd_n_s4  (
	.D(\sdrc_top_inst/U1/n583_15 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n583_13 ),
	.PRESET(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/ctrl_fsm_rd_n )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_rd_n_s4 .INIT=1'b1;
DFFPE \sdrc_top_inst/U1/O_ctrl_fsm_wr_n_s4  (
	.D(\sdrc_top_inst/U1/n580_19 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n580_21 ),
	.PRESET(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/ctrl_fsm_wr_n )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_wr_n_s4 .INIT=1'b1;
DFFCE \sdrc_top_inst/U1/User_busy_flag_n_s1  (
	.D(\sdrc_top_inst/U1/n491_17 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/n491_22 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/User_busy_flag_n )
);
defparam \sdrc_top_inst/U1/User_busy_flag_n_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_data_len_0_wr_7_s4  (
	.D(\sdrc_top_inst/U1/n586_21 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/Count_data_len_0_wr_7_11 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_data_len_0_wr [7])
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_7_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_data_len_0_wr_6_s4  (
	.D(\sdrc_top_inst/U1/n589_21 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/Count_data_len_0_wr_6_14 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_data_len_0_wr [6])
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_6_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_data_len_0_wr_5_s4  (
	.D(\sdrc_top_inst/U1/n592_21 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/Count_data_len_0_wr_5_11 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_data_len_0_wr [5])
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_5_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_data_len_0_wr_4_s4  (
	.D(\sdrc_top_inst/U1/n595_21 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/Count_data_len_0_wr_4_11 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_data_len_0_wr [4])
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_4_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_data_len_0_wr_3_s4  (
	.D(\sdrc_top_inst/U1/n598_21 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/Count_data_len_0_wr_3_11 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_data_len_0_wr [3])
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_3_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_data_len_0_wr_2_s4  (
	.D(\sdrc_top_inst/U1/n601_21 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/Count_data_len_0_wr_2_11 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_data_len_0_wr [2])
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_2_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_data_len_0_wr_1_s4  (
	.D(\sdrc_top_inst/U1/n604_21 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/Count_data_len_0_wr_1_11 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_data_len_0_wr [1])
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_1_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_data_len_0_wr_0_s4  (
	.D(\sdrc_top_inst/U1/n607_21 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/Count_data_len_0_wr_0_11 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/Count_data_len_0_wr [0])
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_0_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/User_model_state.STATE_READ_s1  (
	.D(\sdrc_top_inst/U1/n480_29 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_READ )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_READ_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT_s1  (
	.D(\sdrc_top_inst/U1/n481_25 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/User_model_state.STATE_WRITE_s2  (
	.D(\sdrc_top_inst/U1/n482_31 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_WRITE )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_WRITE_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_s2  (
	.D(\sdrc_top_inst/U1/n483_29 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT_s2  (
	.D(\sdrc_top_inst/U1/n485_29 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/User_model_state.STATE_READ_2_s1  (
	.D(\sdrc_top_inst/U1/n486_32 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_READ_2 )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_READ_2_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/User_model_state.STATE_READ_2_WAIT_s2  (
	.D(\sdrc_top_inst/U1/n487_29 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_READ_2_WAIT )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_READ_2_WAIT_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT_s1  (
	.D(\sdrc_top_inst/U1/n488_31 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT_s1 .INIT=1'b0;
DFFPE \sdrc_top_inst/U1/User_model_state.STATE_WAITING_s4  (
	.D(GND),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.PRESET(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_WAITING )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_WAITING_s4 .INIT=1'b1;
DFFCE \sdrc_top_inst/U1/Addr_row_reg_0_s1  (
	.D(\sdrc_top_inst/U1/n133_13 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [0])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_0_s1 .INIT=1'b0;
SDPX9B \sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s  (
	.CLKA(I_sdrc_clk_d),
	.CEA(I_sdrc_rst_n_d),
	.CLKB(I_sdrc_clk_d),
	.CEB(\sdrc_top_inst/U1/O_ctrl_fsm_data_15_7 ),
	.OCE(GND),
	.RESET(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \sdrc_top_inst/U1/Dqm_data_i_reg [1:0], \sdrc_top_inst/U1/User_data_i_reg [15:0]}),
	.ADA({GND, GND, GND, GND, GND, GND, \sdrc_top_inst/U1/Count_buffer_wr [3:0], GND, GND, VCC, VCC}),
	.ADB({GND, GND, GND, GND, GND, GND, \sdrc_top_inst/U1/Count_buffer_rd [3:0], GND, GND, GND, GND}),
	.DO({\sdrc_top_inst/U1/DO [35:18], \sdrc_top_inst/ctrl_fsm_dqm [1:0], \sdrc_top_inst/ctrl_fsm_data0 [15:0]})
);
defparam \sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s .READ_MODE=1'b0;
defparam \sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s .BIT_WIDTH_0=18;
defparam \sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s .BIT_WIDTH_1=18;
defparam \sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s .RESET_MODE="SYNC";
defparam \sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s .BLK_SEL_0=3'b000;
defparam \sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s .BLK_SEL_1=3'b000;
ALU \sdrc_top_inst/U1/n246_s16  (
	.I0(VCC),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [0]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/Data_len_0_wrd [0]),
	.COUT(\sdrc_top_inst/U1/n246_20 ),
	.SUM(\sdrc_top_inst/U1/n246_17_SUM )
);
defparam \sdrc_top_inst/U1/n246_s16 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n246_s17  (
	.I0(\sdrc_top_inst/U1/Data_len_0_wrd [1]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [1]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n246_20 ),
	.COUT(\sdrc_top_inst/U1/n246_22 ),
	.SUM(\sdrc_top_inst/U1/n246_18_SUM )
);
defparam \sdrc_top_inst/U1/n246_s17 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n246_s18  (
	.I0(\sdrc_top_inst/U1/Data_len_0_wrd [2]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [2]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n246_22 ),
	.COUT(\sdrc_top_inst/U1/n246_24 ),
	.SUM(\sdrc_top_inst/U1/n246_19_SUM )
);
defparam \sdrc_top_inst/U1/n246_s18 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n246_s19  (
	.I0(\sdrc_top_inst/U1/Data_len_0_wrd [3]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [3]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n246_24 ),
	.COUT(\sdrc_top_inst/U1/n246_26 ),
	.SUM(\sdrc_top_inst/U1/n246_20_SUM )
);
defparam \sdrc_top_inst/U1/n246_s19 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n246_s20  (
	.I0(\sdrc_top_inst/U1/Data_len_0_wrd [4]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [4]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n246_26 ),
	.COUT(\sdrc_top_inst/U1/n246_28 ),
	.SUM(\sdrc_top_inst/U1/n246_21_SUM )
);
defparam \sdrc_top_inst/U1/n246_s20 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n246_s21  (
	.I0(\sdrc_top_inst/U1/Data_len_0_wrd [5]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [5]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n246_28 ),
	.COUT(\sdrc_top_inst/U1/n246_30 ),
	.SUM(\sdrc_top_inst/U1/n246_22_SUM )
);
defparam \sdrc_top_inst/U1/n246_s21 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n246_s22  (
	.I0(\sdrc_top_inst/U1/Data_len_0_wrd [6]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [6]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n246_30 ),
	.COUT(\sdrc_top_inst/U1/n246_32 ),
	.SUM(\sdrc_top_inst/U1/n246_23_SUM )
);
defparam \sdrc_top_inst/U1/n246_s22 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n403_s16  (
	.I0(VCC),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [0]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/Data_len_1_wrd [0]),
	.COUT(\sdrc_top_inst/U1/n403_20 ),
	.SUM(\sdrc_top_inst/U1/n403_17_SUM )
);
defparam \sdrc_top_inst/U1/n403_s16 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n403_s17  (
	.I0(\sdrc_top_inst/U1/Data_len_1_wrd [1]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [1]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n403_20 ),
	.COUT(\sdrc_top_inst/U1/n403_22 ),
	.SUM(\sdrc_top_inst/U1/n403_18_SUM )
);
defparam \sdrc_top_inst/U1/n403_s17 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n403_s18  (
	.I0(\sdrc_top_inst/U1/Data_len_1_wrd [2]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [2]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n403_22 ),
	.COUT(\sdrc_top_inst/U1/n403_24 ),
	.SUM(\sdrc_top_inst/U1/n403_19_SUM )
);
defparam \sdrc_top_inst/U1/n403_s18 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n403_s19  (
	.I0(\sdrc_top_inst/U1/Data_len_1_wrd [3]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [3]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n403_24 ),
	.COUT(\sdrc_top_inst/U1/n403_26 ),
	.SUM(\sdrc_top_inst/U1/n403_20_SUM )
);
defparam \sdrc_top_inst/U1/n403_s19 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n403_s20  (
	.I0(\sdrc_top_inst/U1/Data_len_1_wrd [4]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [4]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n403_26 ),
	.COUT(\sdrc_top_inst/U1/n403_28 ),
	.SUM(\sdrc_top_inst/U1/n403_21_SUM )
);
defparam \sdrc_top_inst/U1/n403_s20 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n403_s21  (
	.I0(\sdrc_top_inst/U1/Data_len_1_wrd [5]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [5]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n403_28 ),
	.COUT(\sdrc_top_inst/U1/n403_30 ),
	.SUM(\sdrc_top_inst/U1/n403_22_SUM )
);
defparam \sdrc_top_inst/U1/n403_s21 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n403_s22  (
	.I0(\sdrc_top_inst/U1/Data_len_1_wrd [6]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [6]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n403_30 ),
	.COUT(\sdrc_top_inst/U1/n403_32 ),
	.SUM(\sdrc_top_inst/U1/n403_23_SUM )
);
defparam \sdrc_top_inst/U1/n403_s22 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n132_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [9]),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [8]),
	.I3(GND),
	.CIN(GND),
	.COUT(\sdrc_top_inst/U1/n132_2 ),
	.SUM(\sdrc_top_inst/U1/n132_1 )
);
defparam \sdrc_top_inst/U1/n132_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n131_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [10]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n132_2 ),
	.COUT(\sdrc_top_inst/U1/n131_2 ),
	.SUM(\sdrc_top_inst/U1/n131_1 )
);
defparam \sdrc_top_inst/U1/n131_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n130_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [11]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n131_2 ),
	.COUT(\sdrc_top_inst/U1/n130_2 ),
	.SUM(\sdrc_top_inst/U1/n130_1 )
);
defparam \sdrc_top_inst/U1/n130_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n129_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [12]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n130_2 ),
	.COUT(\sdrc_top_inst/U1/n129_2 ),
	.SUM(\sdrc_top_inst/U1/n129_1 )
);
defparam \sdrc_top_inst/U1/n129_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n128_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [13]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n129_2 ),
	.COUT(\sdrc_top_inst/U1/n128_2 ),
	.SUM(\sdrc_top_inst/U1/n128_1 )
);
defparam \sdrc_top_inst/U1/n128_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n127_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [14]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n128_2 ),
	.COUT(\sdrc_top_inst/U1/n127_2 ),
	.SUM(\sdrc_top_inst/U1/n127_1 )
);
defparam \sdrc_top_inst/U1/n127_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n126_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [15]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n127_2 ),
	.COUT(\sdrc_top_inst/U1/n126_2 ),
	.SUM(\sdrc_top_inst/U1/n126_1 )
);
defparam \sdrc_top_inst/U1/n126_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n125_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [16]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n126_2 ),
	.COUT(\sdrc_top_inst/U1/n125_2 ),
	.SUM(\sdrc_top_inst/U1/n125_1 )
);
defparam \sdrc_top_inst/U1/n125_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n124_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [17]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n125_2 ),
	.COUT(\sdrc_top_inst/U1/n124_2 ),
	.SUM(\sdrc_top_inst/U1/n124_1 )
);
defparam \sdrc_top_inst/U1/n124_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n123_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [18]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n124_2 ),
	.COUT(\sdrc_top_inst/U1/n123_2 ),
	.SUM(\sdrc_top_inst/U1/n123_1 )
);
defparam \sdrc_top_inst/U1/n123_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n122_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [19]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n123_2 ),
	.COUT(\sdrc_top_inst/U1/n122_2 ),
	.SUM(\sdrc_top_inst/U1/n122_1 )
);
defparam \sdrc_top_inst/U1/n122_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n121_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [20]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n122_2 ),
	.COUT(\sdrc_top_inst/U1/n121_2 ),
	.SUM(\sdrc_top_inst/U1/n121_1 )
);
defparam \sdrc_top_inst/U1/n121_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n120_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [21]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n121_2 ),
	.COUT(\sdrc_top_inst/U1/n120_2 ),
	.SUM(\sdrc_top_inst/U1/n120_1 )
);
defparam \sdrc_top_inst/U1/n120_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n119_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [22]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n120_2 ),
	.COUT(\sdrc_top_inst/U1/n119_0_COUT ),
	.SUM(\sdrc_top_inst/U1/n119_1 )
);
defparam \sdrc_top_inst/U1/n119_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n857_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [0]),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\sdrc_top_inst/U1/n857_2 ),
	.SUM(\sdrc_top_inst/U1/n857_1 )
);
defparam \sdrc_top_inst/U1/n857_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n856_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [1]),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [1]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n857_2 ),
	.COUT(\sdrc_top_inst/U1/n856_2 ),
	.SUM(\sdrc_top_inst/U1/n856_1 )
);
defparam \sdrc_top_inst/U1/n856_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n855_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [2]),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [2]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n856_2 ),
	.COUT(\sdrc_top_inst/U1/n855_2 ),
	.SUM(\sdrc_top_inst/U1/n855_1 )
);
defparam \sdrc_top_inst/U1/n855_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n854_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [3]),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [3]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n855_2 ),
	.COUT(\sdrc_top_inst/U1/n854_2 ),
	.SUM(\sdrc_top_inst/U1/n854_1 )
);
defparam \sdrc_top_inst/U1/n854_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n853_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [4]),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [4]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n854_2 ),
	.COUT(\sdrc_top_inst/U1/n853_2 ),
	.SUM(\sdrc_top_inst/U1/n853_1 )
);
defparam \sdrc_top_inst/U1/n853_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n852_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [5]),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [5]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n853_2 ),
	.COUT(\sdrc_top_inst/U1/n852_2 ),
	.SUM(\sdrc_top_inst/U1/n852_1 )
);
defparam \sdrc_top_inst/U1/n852_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n851_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [6]),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [6]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n852_2 ),
	.COUT(\sdrc_top_inst/U1/n851_2 ),
	.SUM(\sdrc_top_inst/U1/n851_1 )
);
defparam \sdrc_top_inst/U1/n851_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n850_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [7]),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [7]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n851_2 ),
	.COUT(\sdrc_top_inst/U1/n850_0_COUT ),
	.SUM(\sdrc_top_inst/U1/n850_1 )
);
defparam \sdrc_top_inst/U1/n850_s .ALU_MODE=0;
LUT1 \sdrc_top_inst/U1/n1052_s3  (
	.I0(I_sdrc_addr_d[7]),
	.F(\sdrc_top_inst/U1/n1052_6 )
);
defparam \sdrc_top_inst/U1/n1052_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U1/n1053_s3  (
	.I0(I_sdrc_addr_d[6]),
	.F(\sdrc_top_inst/U1/n1053_6 )
);
defparam \sdrc_top_inst/U1/n1053_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U1/n1054_s3  (
	.I0(I_sdrc_addr_d[5]),
	.F(\sdrc_top_inst/U1/n1054_6 )
);
defparam \sdrc_top_inst/U1/n1054_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U1/n1055_s3  (
	.I0(I_sdrc_addr_d[4]),
	.F(\sdrc_top_inst/U1/n1055_6 )
);
defparam \sdrc_top_inst/U1/n1055_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U1/n1056_s3  (
	.I0(I_sdrc_addr_d[3]),
	.F(\sdrc_top_inst/U1/n1056_6 )
);
defparam \sdrc_top_inst/U1/n1056_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U1/n1057_s3  (
	.I0(I_sdrc_addr_d[2]),
	.F(\sdrc_top_inst/U1/n1057_6 )
);
defparam \sdrc_top_inst/U1/n1057_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U1/n1058_s3  (
	.I0(I_sdrc_addr_d[1]),
	.F(\sdrc_top_inst/U1/n1058_6 )
);
defparam \sdrc_top_inst/U1/n1058_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U1/n1059_s3  (
	.I0(I_sdrc_addr_d[0]),
	.F(\sdrc_top_inst/U1/n1059_6 )
);
defparam \sdrc_top_inst/U1/n1059_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U1/n14_s2  (
	.I0(\sdrc_top_inst/U1/Count_buffer_wr [0]),
	.F(\sdrc_top_inst/U1/n14_6 )
);
defparam \sdrc_top_inst/U1/n14_s2 .INIT=2'h1;
LUT3 \sdrc_top_inst/U2/n73_s0  (
	.I0(\sdrc_top_inst/U2/n73_4 ),
	.I1(\sdrc_top_inst/U2/n73_11 ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [4]),
	.F(\sdrc_top_inst/U2/n73_3 )
);
defparam \sdrc_top_inst/U2/n73_s0 .INIT=8'h40;
LUT4 \sdrc_top_inst/U2/n52_s3  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [0]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [1]),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [2]),
	.I3(\sdrc_top_inst/U2/n54_8 ),
	.F(\sdrc_top_inst/U2/n52_7 )
);
defparam \sdrc_top_inst/U2/n52_s3 .INIT=16'h7800;
LUT4 \sdrc_top_inst/U2/n49_s3  (
	.I0(\sdrc_top_inst/U2/n49_8 ),
	.I1(\sdrc_top_inst/U2/n51_8 ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [5]),
	.I3(\sdrc_top_inst/U2/n54_8 ),
	.F(\sdrc_top_inst/U2/n49_7 )
);
defparam \sdrc_top_inst/U2/n49_s3 .INIT=16'h7800;
LUT4 \sdrc_top_inst/U2/n48_s3  (
	.I0(\sdrc_top_inst/U2/n49_8 ),
	.I1(\sdrc_top_inst/U2/n48_8 ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [6]),
	.I3(\sdrc_top_inst/U2/n54_8 ),
	.F(\sdrc_top_inst/U2/n48_7 )
);
defparam \sdrc_top_inst/U2/n48_s3 .INIT=16'h7800;
LUT4 \sdrc_top_inst/U2/n55_s2  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [0]),
	.I1(\sdrc_top_inst/U2/n73_11 ),
	.I2(\sdrc_top_inst/U2/n55_7 ),
	.I3(\sdrc_top_inst/U2/n49_8 ),
	.F(\sdrc_top_inst/U2/n55_6 )
);
defparam \sdrc_top_inst/U2/n55_s2 .INIT=16'h8000;
LUT3 \sdrc_top_inst/U2/n73_s1  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [1]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [2]),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [3]),
	.F(\sdrc_top_inst/U2/n73_4 )
);
defparam \sdrc_top_inst/U2/n73_s1 .INIT=8'hE3;
LUT2 \sdrc_top_inst/U2/n54_s4  (
	.I0(\sdrc_top_inst/autorefresh_ack ),
	.I1(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.F(\sdrc_top_inst/U2/n54_8 )
);
defparam \sdrc_top_inst/U2/n54_s4 .INIT=4'h4;
LUT3 \sdrc_top_inst/U2/n51_s4  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [0]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [1]),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [2]),
	.F(\sdrc_top_inst/U2/n51_8 )
);
defparam \sdrc_top_inst/U2/n51_s4 .INIT=8'h80;
LUT3 \sdrc_top_inst/U2/n50_s4  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [3]),
	.I1(\sdrc_top_inst/U2/n51_8 ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [4]),
	.F(\sdrc_top_inst/U2/n50_8 )
);
defparam \sdrc_top_inst/U2/n50_s4 .INIT=8'h78;
LUT2 \sdrc_top_inst/U2/n49_s4  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [3]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [4]),
	.F(\sdrc_top_inst/U2/n49_8 )
);
defparam \sdrc_top_inst/U2/n49_s4 .INIT=4'h8;
LUT4 \sdrc_top_inst/U2/n48_s4  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [0]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [1]),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [2]),
	.I3(\sdrc_top_inst/U2/Count_autorefresh [5]),
	.F(\sdrc_top_inst/U2/n48_8 )
);
defparam \sdrc_top_inst/U2/n48_s4 .INIT=16'h8000;
LUT4 \sdrc_top_inst/U2/n47_s4  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [6]),
	.I1(\sdrc_top_inst/U2/n49_8 ),
	.I2(\sdrc_top_inst/U2/n48_8 ),
	.I3(\sdrc_top_inst/U2/Count_autorefresh [7]),
	.F(\sdrc_top_inst/U2/n47_8 )
);
defparam \sdrc_top_inst/U2/n47_s4 .INIT=16'h7F80;
LUT4 \sdrc_top_inst/U2/n46_s4  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [6]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [7]),
	.I2(\sdrc_top_inst/U2/n49_8 ),
	.I3(\sdrc_top_inst/U2/n48_8 ),
	.F(\sdrc_top_inst/U2/n46_8 )
);
defparam \sdrc_top_inst/U2/n46_s4 .INIT=16'h8000;
LUT2 \sdrc_top_inst/U2/n45_s4  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [8]),
	.I1(\sdrc_top_inst/U2/n46_8 ),
	.F(\sdrc_top_inst/U2/n45_8 )
);
defparam \sdrc_top_inst/U2/n45_s4 .INIT=4'h8;
LUT4 \sdrc_top_inst/U2/n44_s4  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [9]),
	.I1(\sdrc_top_inst/U2/n45_8 ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [10]),
	.I3(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.F(\sdrc_top_inst/U2/n44_8 )
);
defparam \sdrc_top_inst/U2/n44_s4 .INIT=16'h8700;
LUT2 \sdrc_top_inst/U2/n55_s3  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [1]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [2]),
	.F(\sdrc_top_inst/U2/n55_7 )
);
defparam \sdrc_top_inst/U2/n55_s3 .INIT=4'h1;
LUT4 \sdrc_top_inst/U2/n73_s3  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [5]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [6]),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [7]),
	.I3(\sdrc_top_inst/U2/Count_autorefresh [8]),
	.F(\sdrc_top_inst/U2/n73_6 )
);
defparam \sdrc_top_inst/U2/n73_s3 .INIT=16'h0001;
LUT4 \sdrc_top_inst/U2/Count_autorefresh_11_s6  (
	.I0(\sdrc_top_inst/U2/n49_8 ),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [1]),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [2]),
	.I3(\sdrc_top_inst/U2/n73_6 ),
	.F(\sdrc_top_inst/U2/Count_autorefresh_11_12 )
);
defparam \sdrc_top_inst/U2/Count_autorefresh_11_s6 .INIT=16'h5700;
LUT4 \sdrc_top_inst/U2/n44_s6  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [10]),
	.I2(\sdrc_top_inst/autorefresh_ack ),
	.I3(\sdrc_top_inst/U2/n44_8 ),
	.F(\sdrc_top_inst/U2/n44_11 )
);
defparam \sdrc_top_inst/U2/n44_s6 .INIT=16'h040E;
LUT2 \sdrc_top_inst/U2/Count_autorefresh_11_s7  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/autorefresh_ack ),
	.F(\sdrc_top_inst/U2/Count_autorefresh_11_21 )
);
defparam \sdrc_top_inst/U2/Count_autorefresh_11_s7 .INIT=4'hE;
LUT4 \sdrc_top_inst/U2/n45_s6  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/autorefresh_ack ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [9]),
	.I3(\sdrc_top_inst/U2/n45_8 ),
	.F(\sdrc_top_inst/U2/n45_11 )
);
defparam \sdrc_top_inst/U2/n45_s6 .INIT=16'h1230;
LUT4 \sdrc_top_inst/U2/n46_s7  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/autorefresh_ack ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [8]),
	.I3(\sdrc_top_inst/U2/n46_8 ),
	.F(\sdrc_top_inst/U2/n46_13 )
);
defparam \sdrc_top_inst/U2/n46_s7 .INIT=16'h1230;
LUT4 \sdrc_top_inst/U2/n47_s7  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/autorefresh_ack ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [7]),
	.I3(\sdrc_top_inst/U2/n47_8 ),
	.F(\sdrc_top_inst/U2/n47_13 )
);
defparam \sdrc_top_inst/U2/n47_s7 .INIT=16'h3210;
LUT4 \sdrc_top_inst/U2/n50_s6  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/autorefresh_ack ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [4]),
	.I3(\sdrc_top_inst/U2/n50_8 ),
	.F(\sdrc_top_inst/U2/n50_11 )
);
defparam \sdrc_top_inst/U2/n50_s6 .INIT=16'h3210;
LUT4 \sdrc_top_inst/U2/n51_s6  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/autorefresh_ack ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [3]),
	.I3(\sdrc_top_inst/U2/n51_8 ),
	.F(\sdrc_top_inst/U2/n51_11 )
);
defparam \sdrc_top_inst/U2/n51_s6 .INIT=16'h1230;
LUT4 \sdrc_top_inst/U2/n53_s5  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/autorefresh_ack ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [1]),
	.I3(\sdrc_top_inst/U2/Count_autorefresh [0]),
	.F(\sdrc_top_inst/U2/n53_10 )
);
defparam \sdrc_top_inst/U2/n53_s5 .INIT=16'h1230;
LUT3 \sdrc_top_inst/U2/n54_s7  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/autorefresh_ack ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [0]),
	.F(\sdrc_top_inst/U2/n54_13 )
);
defparam \sdrc_top_inst/U2/n54_s7 .INIT=8'h12;
LUT3 \sdrc_top_inst/U2/Count_autorefresh_11_s9  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [9]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [10]),
	.I2(\sdrc_top_inst/U2/Count_autorefresh_11_12 ),
	.F(\sdrc_top_inst/U2/Count_autorefresh_11_25 )
);
defparam \sdrc_top_inst/U2/Count_autorefresh_11_s9 .INIT=8'hF7;
LUT3 \sdrc_top_inst/U2/n73_s6  (
	.I0(\sdrc_top_inst/U2/n73_6 ),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [9]),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [10]),
	.F(\sdrc_top_inst/U2/n73_11 )
);
defparam \sdrc_top_inst/U2/n73_s6 .INIT=8'h80;
DFFCE \sdrc_top_inst/U2/O_autorefresh_req_s0  (
	.D(\sdrc_top_inst/U2/n55_6 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U2/O_autorefresh_req_5 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/autorefresh_req )
);
defparam \sdrc_top_inst/U2/O_autorefresh_req_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U2/O_autorefresh_req_a_s0  (
	.D(\sdrc_top_inst/U2/n73_3 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/autorefresh_req_a )
);
defparam \sdrc_top_inst/U2/O_autorefresh_req_a_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U2/Count_autorefresh_6_s1  (
	.D(\sdrc_top_inst/U2/n48_7 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U2/Count_autorefresh_11_21 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [6])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_6_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U2/Count_autorefresh_5_s1  (
	.D(\sdrc_top_inst/U2/n49_7 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U2/Count_autorefresh_11_21 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [5])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_5_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U2/Count_autorefresh_2_s1  (
	.D(\sdrc_top_inst/U2/n52_7 ),
	.CLK(I_sdrc_clk_d),
	.CE(\sdrc_top_inst/U2/Count_autorefresh_11_21 ),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [2])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_2_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U2/Count_autorefresh_10_s3  (
	.D(\sdrc_top_inst/U2/n44_11 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [10])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_10_s3 .INIT=1'b0;
DFFCE \sdrc_top_inst/U2/Count_autorefresh_9_s3  (
	.D(\sdrc_top_inst/U2/n45_11 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [9])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_9_s3 .INIT=1'b0;
DFFCE \sdrc_top_inst/U2/Count_autorefresh_8_s3  (
	.D(\sdrc_top_inst/U2/n46_13 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [8])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_8_s3 .INIT=1'b0;
DFFCE \sdrc_top_inst/U2/Count_autorefresh_7_s3  (
	.D(\sdrc_top_inst/U2/n47_13 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [7])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_7_s3 .INIT=1'b0;
DFFCE \sdrc_top_inst/U2/Count_autorefresh_4_s3  (
	.D(\sdrc_top_inst/U2/n50_11 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [4])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_4_s3 .INIT=1'b0;
DFFCE \sdrc_top_inst/U2/Count_autorefresh_3_s3  (
	.D(\sdrc_top_inst/U2/n51_11 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [3])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_3_s3 .INIT=1'b0;
DFFCE \sdrc_top_inst/U2/Count_autorefresh_1_s3  (
	.D(\sdrc_top_inst/U2/n53_10 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [1])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_1_s3 .INIT=1'b0;
DFFCE \sdrc_top_inst/U2/Count_autorefresh_0_s3  (
	.D(\sdrc_top_inst/U2/n54_13 ),
	.CLK(I_sdrc_clk_d),
	.CE(VCC),
	.CLEAR(\sdrc_top_inst/n308_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [0])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_0_s3 .INIT=1'b0;
INV \sdrc_top_inst/U2/O_autorefresh_req_s3  (
	.I(\sdrc_top_inst/autorefresh_ack ),
	.O(\sdrc_top_inst/U2/O_autorefresh_req_5 )
);
endmodule
