<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › vr41xx › common › cmu.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cmu.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  cmu.c, Clock Mask Unit routines for the NEC VR4100 series.</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2001-2002  MontaVista Software Inc.</span>
<span class="cm"> *    Author: Yoichi Yuasa &lt;source@mvista.com&gt;</span>
<span class="cm"> *  Copuright (C) 2003-2005  Yoichi Yuasa &lt;yuasa@linux-mips.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *  (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> * Changes:</span>
<span class="cm"> *  MontaVista Software Inc. &lt;source@mvista.com&gt;</span>
<span class="cm"> *  - New creation, NEC VR4122 and VR4131 are supported.</span>
<span class="cm"> *  - Added support for NEC VR4111 and VR4121.</span>
<span class="cm"> *</span>
<span class="cm"> *  Yoichi Yuasa &lt;yuasa@linux-mips.org&gt;</span>
<span class="cm"> *  - Added support for NEC VR4133.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cp">#include &lt;asm/cpu.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/vr41xx/vr41xx.h&gt;</span>

<span class="cp">#define CMU_TYPE1_BASE	0x0b000060UL</span>
<span class="cp">#define CMU_TYPE1_SIZE	0x4</span>

<span class="cp">#define CMU_TYPE2_BASE	0x0f000060UL</span>
<span class="cp">#define CMU_TYPE2_SIZE	0x4</span>

<span class="cp">#define CMU_TYPE3_BASE	0x0f000060UL</span>
<span class="cp">#define CMU_TYPE3_SIZE	0x8</span>

<span class="cp">#define CMUCLKMSK	0x0</span>
 <span class="cp">#define MSKPIU		0x0001</span>
 <span class="cp">#define MSKSIU		0x0002</span>
 <span class="cp">#define MSKAIU		0x0004</span>
 <span class="cp">#define MSKKIU		0x0008</span>
 <span class="cp">#define MSKFIR		0x0010</span>
 <span class="cp">#define MSKDSIU	0x0820</span>
 <span class="cp">#define MSKCSI		0x0040</span>
 <span class="cp">#define MSKPCIU	0x0080</span>
 <span class="cp">#define MSKSSIU	0x0100</span>
 <span class="cp">#define MSKSHSP	0x0200</span>
 <span class="cp">#define MSKFFIR	0x0400</span>
 <span class="cp">#define MSKSCSI	0x1000</span>
 <span class="cp">#define MSKPPCIU	0x2000</span>
<span class="cp">#define CMUCLKMSK2	0x4</span>
 <span class="cp">#define MSKCEU		0x0001</span>
 <span class="cp">#define MSKMAC0	0x0002</span>
 <span class="cp">#define MSKMAC1	0x0004</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cmu_base</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">uint16_t</span> <span class="n">cmuclkmsk</span><span class="p">,</span> <span class="n">cmuclkmsk2</span><span class="p">;</span>
<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">cmu_lock</span><span class="p">);</span>

<span class="cp">#define cmu_read(offset)		readw(cmu_base + (offset))</span>
<span class="cp">#define cmu_write(offset, value)	writew((value), cmu_base + (offset))</span>

<span class="kt">void</span> <span class="nf">vr41xx_supply_clock</span><span class="p">(</span><span class="n">vr41xx_clock_t</span> <span class="n">clock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmu_lock</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">clock</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PIU_CLOCK</span>:
		<span class="n">cmuclkmsk</span> <span class="o">|=</span> <span class="n">MSKPIU</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SIU_CLOCK</span>:
		<span class="n">cmuclkmsk</span> <span class="o">|=</span> <span class="n">MSKSIU</span> <span class="o">|</span> <span class="n">MSKSSIU</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AIU_CLOCK</span>:
		<span class="n">cmuclkmsk</span> <span class="o">|=</span> <span class="n">MSKAIU</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">KIU_CLOCK</span>:
		<span class="n">cmuclkmsk</span> <span class="o">|=</span> <span class="n">MSKKIU</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FIR_CLOCK</span>:
		<span class="n">cmuclkmsk</span> <span class="o">|=</span> <span class="n">MSKFIR</span> <span class="o">|</span> <span class="n">MSKFFIR</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DSIU_CLOCK</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4111</span> <span class="o">||</span>
		    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4121</span><span class="p">)</span>
			<span class="n">cmuclkmsk</span> <span class="o">|=</span> <span class="n">MSKDSIU</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">cmuclkmsk</span> <span class="o">|=</span> <span class="n">MSKSIU</span> <span class="o">|</span> <span class="n">MSKDSIU</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CSI_CLOCK</span>:
		<span class="n">cmuclkmsk</span> <span class="o">|=</span> <span class="n">MSKCSI</span> <span class="o">|</span> <span class="n">MSKSCSI</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCIU_CLOCK</span>:
		<span class="n">cmuclkmsk</span> <span class="o">|=</span> <span class="n">MSKPCIU</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HSP_CLOCK</span>:
		<span class="n">cmuclkmsk</span> <span class="o">|=</span> <span class="n">MSKSHSP</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_CLOCK</span>:
		<span class="n">cmuclkmsk</span> <span class="o">|=</span> <span class="n">MSKPPCIU</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CEU_CLOCK</span>:
		<span class="n">cmuclkmsk2</span> <span class="o">|=</span> <span class="n">MSKCEU</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ETHER0_CLOCK</span>:
		<span class="n">cmuclkmsk2</span> <span class="o">|=</span> <span class="n">MSKMAC0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ETHER1_CLOCK</span>:
		<span class="n">cmuclkmsk2</span> <span class="o">|=</span> <span class="n">MSKMAC1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clock</span> <span class="o">==</span> <span class="n">CEU_CLOCK</span> <span class="o">||</span> <span class="n">clock</span> <span class="o">==</span> <span class="n">ETHER0_CLOCK</span> <span class="o">||</span>
	    <span class="n">clock</span> <span class="o">==</span> <span class="n">ETHER1_CLOCK</span><span class="p">)</span>
		<span class="n">cmu_write</span><span class="p">(</span><span class="n">CMUCLKMSK2</span><span class="p">,</span> <span class="n">cmuclkmsk2</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">cmu_write</span><span class="p">(</span><span class="n">CMUCLKMSK</span><span class="p">,</span> <span class="n">cmuclkmsk</span><span class="p">);</span>

	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmu_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">vr41xx_supply_clock</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_mask_clock</span><span class="p">(</span><span class="n">vr41xx_clock_t</span> <span class="n">clock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmu_lock</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">clock</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PIU_CLOCK</span>:
		<span class="n">cmuclkmsk</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSKPIU</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SIU_CLOCK</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4111</span> <span class="o">||</span>
		    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4121</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cmuclkmsk</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MSKSIU</span> <span class="o">|</span> <span class="n">MSKSSIU</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cmuclkmsk</span> <span class="o">&amp;</span> <span class="n">MSKDSIU</span><span class="p">)</span>
				<span class="n">cmuclkmsk</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSKSSIU</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">cmuclkmsk</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MSKSIU</span> <span class="o">|</span> <span class="n">MSKSSIU</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AIU_CLOCK</span>:
		<span class="n">cmuclkmsk</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSKAIU</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">KIU_CLOCK</span>:
		<span class="n">cmuclkmsk</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSKKIU</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">FIR_CLOCK</span>:
		<span class="n">cmuclkmsk</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MSKFIR</span> <span class="o">|</span> <span class="n">MSKFFIR</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DSIU_CLOCK</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4111</span> <span class="o">||</span>
		    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4121</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cmuclkmsk</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSKDSIU</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cmuclkmsk</span> <span class="o">&amp;</span> <span class="n">MSKSSIU</span><span class="p">)</span>
				<span class="n">cmuclkmsk</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSKDSIU</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">cmuclkmsk</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MSKSIU</span> <span class="o">|</span> <span class="n">MSKDSIU</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CSI_CLOCK</span>:
		<span class="n">cmuclkmsk</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MSKCSI</span> <span class="o">|</span> <span class="n">MSKSCSI</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCIU_CLOCK</span>:
		<span class="n">cmuclkmsk</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSKPCIU</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HSP_CLOCK</span>:
		<span class="n">cmuclkmsk</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSKSHSP</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_CLOCK</span>:
		<span class="n">cmuclkmsk</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSKPPCIU</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CEU_CLOCK</span>:
		<span class="n">cmuclkmsk2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSKCEU</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ETHER0_CLOCK</span>:
		<span class="n">cmuclkmsk2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSKMAC0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ETHER1_CLOCK</span>:
		<span class="n">cmuclkmsk2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSKMAC1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clock</span> <span class="o">==</span> <span class="n">CEU_CLOCK</span> <span class="o">||</span> <span class="n">clock</span> <span class="o">==</span> <span class="n">ETHER0_CLOCK</span> <span class="o">||</span>
	    <span class="n">clock</span> <span class="o">==</span> <span class="n">ETHER1_CLOCK</span><span class="p">)</span>
		<span class="n">cmu_write</span><span class="p">(</span><span class="n">CMUCLKMSK2</span><span class="p">,</span> <span class="n">cmuclkmsk2</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">cmu_write</span><span class="p">(</span><span class="n">CMUCLKMSK</span><span class="p">,</span> <span class="n">cmuclkmsk</span><span class="p">);</span>

	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmu_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">vr41xx_mask_clock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">vr41xx_cmu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="n">size</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">())</span> <span class="p">{</span>
        <span class="k">case</span> <span class="n">CPU_VR4111</span>:
        <span class="k">case</span> <span class="n">CPU_VR4121</span>:
		<span class="n">start</span> <span class="o">=</span> <span class="n">CMU_TYPE1_BASE</span><span class="p">;</span>
		<span class="n">size</span> <span class="o">=</span> <span class="n">CMU_TYPE1_SIZE</span><span class="p">;</span>
                <span class="k">break</span><span class="p">;</span>
        <span class="k">case</span> <span class="n">CPU_VR4122</span>:
        <span class="k">case</span> <span class="n">CPU_VR4131</span>:
		<span class="n">start</span> <span class="o">=</span> <span class="n">CMU_TYPE2_BASE</span><span class="p">;</span>
		<span class="n">size</span> <span class="o">=</span> <span class="n">CMU_TYPE2_SIZE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
        <span class="k">case</span> <span class="n">CPU_VR4133</span>:
		<span class="n">start</span> <span class="o">=</span> <span class="n">CMU_TYPE3_BASE</span><span class="p">;</span>
		<span class="n">size</span> <span class="o">=</span> <span class="n">CMU_TYPE3_SIZE</span><span class="p">;</span>
                <span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Unexpected CPU of NEC VR4100 series&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
        <span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="s">&quot;CMU&quot;</span><span class="p">)</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">cmu_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cmu_base</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">release_mem_region</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cmuclkmsk</span> <span class="o">=</span> <span class="n">cmu_read</span><span class="p">(</span><span class="n">CMUCLKMSK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4133</span><span class="p">)</span>
		<span class="n">cmuclkmsk2</span> <span class="o">=</span> <span class="n">cmu_read</span><span class="p">(</span><span class="n">CMUCLKMSK2</span><span class="p">);</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmu_lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">core_initcall</span><span class="p">(</span><span class="n">vr41xx_cmu_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
