<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6408415 - Test mode setup circuit for microcontroller unit - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Test mode setup circuit for microcontroller unit"><meta name="DC.contributor" content="Ho Hyun Kim" scheme="inventor"><meta name="DC.contributor" content="Hyundai Electronics Industries Co., Ltd." scheme="assignee"><meta name="DC.date" content="1999-3-31" scheme="dateSubmitted"><meta name="DC.description" content="A test mode setup circuit for a microcontroller unit (MCU) operates a test mode for an internal circuit or the like using only a reset pin and a clock pin, which are required pins. Thus, the microcontroller uses the test mode setup circuit without providing a separate test pin. The test mode setup circuit is suitable for an MCU having a small number of pins. In addition, various test modes for the microcontroller can be achieved by decoding a test mode count value of a test mode counter in alternative ways."><meta name="DC.date" content="2002-6-18" scheme="issued"><meta name="DC.relation" content="US:3873818" scheme="references"><meta name="DC.relation" content="US:4148099" scheme="references"><meta name="DC.relation" content="US:5331571" scheme="references"><meta name="DC.relation" content="US:5757705" scheme="references"><meta name="citation_patent_number" content="US:6408415"><meta name="citation_patent_application_number" content="US:09/281,973"><link rel="canonical" href="http://www.google.com/patents/US6408415"/><meta property="og:url" content="http://www.google.com/patents/US6408415"/><meta name="title" content="Patent US6408415 - Test mode setup circuit for microcontroller unit"/><meta name="description" content="A test mode setup circuit for a microcontroller unit (MCU) operates a test mode for an internal circuit or the like using only a reset pin and a clock pin, which are required pins. Thus, the microcontroller uses the test mode setup circuit without providing a separate test pin. The test mode setup circuit is suitable for an MCU having a small number of pins. In addition, various test modes for the microcontroller can be achieved by decoding a test mode count value of a test mode counter in alternative ways."/><meta property="og:title" content="Patent US6408415 - Test mode setup circuit for microcontroller unit"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("PE3sU8z7K4OtyAT89IHQDg"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("CAN"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("PE3sU8z7K4OtyAT89IHQDg"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("CAN"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6408415?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6408415"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=xONaBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6408415&amp;usg=AFQjCNHRMM1mgX1xPQjLT7IBGYU6BT_YTA" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6408415.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6408415.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6408415" style="display:none"><span itemprop="description">A test mode setup circuit for a microcontroller unit (MCU) operates a test mode for an internal circuit or the like using only a reset pin and a clock pin, which are required pins. Thus, the microcontroller uses the test mode setup circuit without providing a separate test pin. The test mode setup circuit...</span><span itemprop="url">http://www.google.com/patents/US6408415?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6408415 - Test mode setup circuit for microcontroller unit</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6408415 - Test mode setup circuit for microcontroller unit" title="Patent US6408415 - Test mode setup circuit for microcontroller unit"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6408415 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/281,973</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Jun 18, 2002</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Mar 31, 1999</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">May 13, 1998</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/DE19855182A1">DE19855182A1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09281973, </span><span class="patent-bibdata-value">281973, </span><span class="patent-bibdata-value">US 6408415 B1, </span><span class="patent-bibdata-value">US 6408415B1, </span><span class="patent-bibdata-value">US-B1-6408415, </span><span class="patent-bibdata-value">US6408415 B1, </span><span class="patent-bibdata-value">US6408415B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Ho+Hyun+Kim%22">Ho Hyun Kim</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Hyundai+Electronics+Industries+Co.,+Ltd.%22">Hyundai Electronics Industries Co., Ltd.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6408415.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6408415.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6408415.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (4),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (10),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (13),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (15)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=xONaBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6408415&usg=AFQjCNFzlkFMZP6m8WHZQ5Cq9R1gF-EQGg">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=xONaBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6408415&usg=AFQjCNEdTpQXvquWYkgs2seGfQALcuHBlg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=xONaBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6408415B1%26KC%3DB1%26FT%3DD&usg=AFQjCNHZue18OtakJxBu6F7qYkmMi6wxBg">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54946976" lang="EN" load-source="patent-office">Test mode setup circuit for microcontroller unit</invention-title></span><br><span class="patent-number">US 6408415 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50337541" lang="EN" load-source="patent-office"> <div class="abstract">A test mode setup circuit for a microcontroller unit (MCU) operates a test mode for an internal circuit or the like using only a reset pin and a clock pin, which are required pins. Thus, the microcontroller uses the test mode setup circuit without providing a separate test pin. The test mode setup circuit is suitable for an MCU having a small number of pins. In addition, various test modes for the microcontroller can be achieved by decoding a test mode count value of a test mode counter in alternative ways.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(3)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6408415B1/US06408415-20020618-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6408415B1/US06408415-20020618-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6408415B1/US06408415-20020618-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6408415B1/US06408415-20020618-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6408415B1/US06408415-20020618-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6408415B1/US06408415-20020618-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(24)</span></span></div><div class="patent-text"><div mxw-id="PCLM8312349" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6408415-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A test circuit for a microcontroller unit, comprising:</div>
      <div class="claim-text">an input circuit that comprises, </div>
      <div class="claim-text">a first pin receiving a first signal, and </div>
      <div class="claim-text">a second pin receiving a second signal; and </div>
      <div class="claim-text">a test signal generating circuit that generates a test signal in response to a logical combination of the first signal and the second signal, wherein the test signal generating circuit comprises, </div>
      <div class="claim-text">a counter that is enabled and disabled based on the first signal and the second signal, wherein the counter uses the second signal as a counting signal when enabled, and </div>
      <div class="claim-text">a decoder that outputs the test signal when a count value from the counter reaches a prescribed count value. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6408415-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The circuit of <claim-ref idref="US-6408415-B1-CLM-00001">claim 1</claim-ref>, wherein the test signal generating circuit comprises a logic circuit that logically processes the first signal and the second signal, wherein the counter is enabled and disabled based on an output signal from the logic circuit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6408415-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The circuit of <claim-ref idref="US-6408415-B1-CLM-00002">claim 2</claim-ref>, wherein the counter is disabled and reset when the output signal from the logic circuit is a low level.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6408415-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The circuit of <claim-ref idref="US-6408415-B1-CLM-00003">claim 3</claim-ref>, wherein the logic circuit is an OR-gate, and wherein the first and second signals are a clock signal, and a reset signal, respectively.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6408415-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The circuit of <claim-ref idref="US-6408415-B1-CLM-00002">claim 2</claim-ref>, comprising:</div>
      <div class="claim-text">a test mode related circuit operated by the first signal and the second signal; and </div>
      <div class="claim-text">an internal circuit that enters a test mode in accordance with the test signal from the test signal generating circuit, wherein the counter counts a plurality of prescribed values of the second signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6408415-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The circuit of <claim-ref idref="US-6408415-B1-CLM-00005">claim 5</claim-ref>, wherein the internal circuit operates in a second mode when the count value reaches a second prescribed count value.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6408415-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The circuit of <claim-ref idref="US-6408415-B1-CLM-00001">claim 1</claim-ref>, wherein the first signal is a high level in the test mode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6408415-B1-CLM-00008" class="claim">
      <div class="claim-text">8. The circuit of <claim-ref idref="US-6408415-B1-CLM-00001">claim 1</claim-ref>, wherein the test circuit does not have a test signal input terminal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6408415-B1-CLM-00009" class="claim">
      <div class="claim-text">9. The circuit of <claim-ref idref="US-6408415-B1-CLM-00001">claim 1</claim-ref>, wherein the test circuit does not receive a separate enable test signal.</div>
    </div>
    </div> <div class="claim"> <div num="10" id="US-6408415-B1-CLM-00010" class="claim">
      <div class="claim-text">10. A microcontroller unit having a test mode setup circuit, the test mode setup circuit comprising:</div>
      <div class="claim-text">a clock pin that receives a clock signal; </div>
      <div class="claim-text">a reset pin that receives a reset signal; </div>
      <div class="claim-text">a test mode counter that is set and reset based on the clock signal and the reset signal, wherein the test mode counter counts the reset signal; and </div>
      <div class="claim-text">a decoder that receives a count value from the test mode counter and activates a test mode flag when the count value reaches a prescribed value. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6408415-B1-CLM-00011" class="claim">
      <div class="claim-text">11. The microcontroller unit of <claim-ref idref="US-6408415-B1-CLM-00010">claim 10</claim-ref>, further comprising a test mode related circuit operated by the clock signal and the reset signal that outputs a test signal based on the test mode flag.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6408415-B1-CLM-00012" class="claim">
      <div class="claim-text">12. The microcontroller unit of <claim-ref idref="US-6408415-B1-CLM-00011">claim 11</claim-ref>, further comprising an internal circuit that enters a test mode in accordance with the test signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6408415-B1-CLM-00013" class="claim">
      <div class="claim-text">13. The microcontroller unit of <claim-ref idref="US-6408415-B1-CLM-00010">claim 10</claim-ref>, wherein the clock signal is a high level in the test mode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6408415-B1-CLM-00014" class="claim">
      <div class="claim-text">14. The microcontroller unit of <claim-ref idref="US-6408415-B1-CLM-00010">claim 10</claim-ref>, wherein the test mode setup circuit comprises:</div>
      <div class="claim-text">an input circuit that consists of first and second pins, wherein the first pin is the clock pin and the second pin is the reset pin; and </div>
      <div class="claim-text">an OR gate ORing the clock signal and the reset signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6408415-B1-CLM-00015" class="claim">
      <div class="claim-text">15. The microcontroller unit of <claim-ref idref="US-6408415-B1-CLM-00010">claim 10</claim-ref>, further comprising a logic gate that logically combines the clock signal and the reset signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6408415-B1-CLM-00016" class="claim">
      <div class="claim-text">16. The microcontroller unit of <claim-ref idref="US-6408415-B1-CLM-00015">claim 15</claim-ref>, wherein the test mode counter is reset when an output value from the logic-gate is a low level, and wherein the logic-gate is an OR gate.</div>
    </div>
    </div> <div class="claim"> <div num="17" id="US-6408415-B1-CLM-00017" class="claim">
      <div class="claim-text">17. A test mode setup circuit for a microcontroller unit, comprising:</div>
      <div class="claim-text">a clock pin that receives a clock signal; </div>
      <div class="claim-text">a reset pin that receives a reset signal; </div>
      <div class="claim-text">a test signal generator that counts the reset signal in accordance with a logical combination of the clock signal and the reset signal to generate a test signal, wherein the test signal generator comprises, </div>
      <div class="claim-text">a logic gate that logically processes the clock signal and the reset signal, </div>
      <div class="claim-text">a test mode counter that is set and reset in accordance with an output signal from the logic gate to count the reset signal and output a count signal, and </div>
      <div class="claim-text">a decoder that outputs a test signal when the count signal from the test mode counter is a prescribed value; and </div>
      <div class="claim-text">a test mode related circuit operated by the clock signal and the reset signal that enters an internal circuit into a test mode in accordance with the test signal from the test signal generator. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6408415-B1-CLM-00018" class="claim">
      <div class="claim-text">18. The circuit of <claim-ref idref="US-6408415-B1-CLM-00017">claim 17</claim-ref>, wherein the clock signal is a high level in the test mode, wherein the logic-gate is an OR-gate, and wherein the test mode counter is reset when an output value from the OR-gate is a low level.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6408415-B1-CLM-00019" class="claim">
      <div class="claim-text">19. The circuit of <claim-ref idref="US-6408415-B1-CLM-00017">claim 17</claim-ref>, wherein the test mode related circuit enters the internal circuit into a second mode when the count signal reaches a second prescribed value.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6408415-B1-CLM-00020" class="claim">
      <div class="claim-text">20. The circuit of <claim-ref idref="US-6408415-B1-CLM-00017">claim 17</claim-ref>, wherein the test mode counter counts a plurality of prescribed values of the reset signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" id="US-6408415-B1-CLM-00021" class="claim">
      <div class="claim-text">21. The circuit of <claim-ref idref="US-6408415-B1-CLM-00017">claim 17</claim-ref>, further comprising a test input circuit that consists of first and second pins, wherein the first pin is the clock pin and the second pin is the reset pin.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" id="US-6408415-B1-CLM-00022" class="claim">
      <div class="claim-text">22. The circuit of <claim-ref idref="US-6408415-B1-CLM-00021">claim 21</claim-ref>, wherein the counting means counts a plurality of prescribed values of the second signal.</div>
    </div>
    </div> <div class="claim"> <div num="23" id="US-6408415-B1-CLM-00023" class="claim">
      <div class="claim-text">23. A test mode setup circuit, the test mode setup circuit comprising:</div>
      <div class="claim-text">first pin means for receiving a first signal; and </div>
      <div class="claim-text">second pin means for receiving a second signal; </div>
      <div class="claim-text">counting means for counting that is set and reset based on the first signal and the second signal, wherein the counting means counts the second signal; and </div>
      <div class="claim-text">decoding means for receiving a count value from the counting means and activating a test mode flag when the count value reaches a prescribed value. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" id="US-6408415-B1-CLM-00024" class="claim">
      <div class="claim-text">24. The circuit of <claim-ref idref="US-6408415-B1-CLM-00023">claim 23</claim-ref>, further comprising:</div>
      <div class="claim-text">test mode means operated by the first signal and the second signal that outputs a test signal based on the test mode flag; and </div>
      <div class="claim-text">logic means for logically processing the first signal and the second signal to generate a control signal for the counting means.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES53586039" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The present invention relates to a semiconductor device, and in particular, to a test circuit for a microcontroller unit (MCU).</p>
    <p>2. Background of the Related Art</p>
    <p>FIG. 1 is a schematic block diagram that illustrates a related art test mode setup circuit for a microcontroller unit (MCU). The related art test mode setup circuit is composed of a test pin <b>10</b>.<b>1</b> for receiving a test signal, a reset pin <b>10</b>.<b>2</b> for receiving a reset signal, a clock pin <b>10</b>.<b>3</b> for receiving a clock signal CLK and a test mode related circuit <b>10</b> for outputting a test mode related signal to an internal circuit when receiving the test signal over the test pin <b>10</b>.<b>1</b>. The clock signal CLK is preferably generated using an oscillator (not shown).</p>
    <p>In a normal mode, the test mode related circuit <b>10</b> is not connected with an internal circuit of the MCU. After a test mode is established, that is when a test signal inputted over the test pin <b>10</b>.<b>1</b> becomes active, the test mode related circuit <b>10</b> outputs the test mode related signal to the internal circuit to place the internal circuit in the test mode.</p>
    <p>However, a MCU having a small number of pins has been produced in large numbers. Accordingly, as described above, the related art test mode setup circuit has various disadvantages. When the test pin is added to the MCU having the small number of pins in addition to essentially required pins such as the reset pin, a VDD pin, a VSS pin and a clock pin, a number of pins that are available for a user is decreased. Further, since the test pin is a pin that the user does not generally use (i.e., in normal operations), usability and applicability of the MCU is deteriorated.</p>
    <p>The above references are incorporated by reference herein where appropriate for appropriate teachings of additional or alternative details, features and/or technical background.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>An object of the present invention is to provide a test circuit for a MCU that substantially obviates one or more of the problems caused by limitations and disadvantages of the related art.</p>
    <p>Another object of the present invention is to provide a test mode setup circuit for a MCU having a small number of pins.</p>
    <p>Another object of the present invention is to provide a test circuit for a MCU that sets a test mode without adding a separate test pin.</p>
    <p>Another object of the present invention is to provide a test mode setup circuit for a MCU that sets a test mode using only a reset pin and a clock pin.</p>
    <p>To achieve at least the above-identified objects in a whole or in parts there is provided a test circuit for a microcontroller according to the present invention that includes a first pin receiving a first signal; a second pin receiving a second signal; and a test signal generating circuit that generates a test signal in response to a logical combination of the first signal and the second signal.</p>
    <p>To further achieve at least the above-described objects in a whole or in parts there is provided a microcontroller unit according to the present invention that includes a clock pin that receives a clock signal; a reset pin that receives a reset signal; a test mode counter that is set and reset based on the clock signal and the reset signal to count the reset signal; and a decoder that activates a test mode flag when a count value of the test mode counter reaches a prescribed value.</p>
    <p>To further achieve at least the above-described objects in a whole or in parts there is provided a test mode setup circuit for a microcontroller unit according to the present invention that includes a clock pin that receives a clock signal; a reset pin that receives a reset signal; a test signal generating circuit that counts the reset signal in accordance with a combination of the clock signal and the reset signal to generate a test signal, wherein the test signal generating circuit includes, a logic gate that logically processes the clock signal and the reset signal, a test mode counter that is set and reset in accordance with an output signal from the logic gate to count the reset signal, and a decoder that outputs the test signal when a count value from the test mode counter is a prescribed count value; and a test mode related circuit operated by the clock signal and the reset signal that enters an internal circuit into a test mode in accordance with the test signal from the test signal generating circuit.</p>
    <p>Additional advantages, objects, and features of the invention will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practice of the invention. The objects and advantages of the invention may be realized and attained as particularly pointed out in the appended claims.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>The invention will be described in detail with reference to the following drawings in which like reference numerals refer to like elements, and wherein:</p>
    <p>FIG. 1 is a block diagram of a related art test mode setup circuit for an MCU;</p>
    <p>FIG. 2 is a block diagram of a preferred embodiment of a test circuit for an MCU according to the present invention; and</p>
    <p>FIGS. 3A through 3D are diagrams showing input and output timing waveforms of elements in FIG. <b>2</b>.</p>
    <heading>DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS</heading> <p>FIG. 2 is a schematic block diagram showing a preferred embodiment of a test mode setup circuit according to the present invention. As shown in FIG. 2, the test mode setup circuit for a microcontroller unit (MCU) or the like preferably includes an OR gate <b>20</b>, a test mode counter <b>30</b> and a decoder <b>40</b>. The preferred embodiment of the test mode setup circuit further includes a test mode related circuit <b>10</b>, and only includes a clock pin <b>10</b>.<b>3</b> and a reset pin <b>10</b>.<b>2</b> as input pins.</p>
    <p>The OR gate <b>20</b> ORs a clock signal CLK that is inputted to the clock pin <b>10</b>.<b>3</b>, and a reset signal RESET that is inputted to the reset pin <b>10</b>.<b>2</b>. The OR gate <b>20</b> transmits an output signal to a reset terminal RSTb of the test mode counter <b>30</b>.</p>
    <p>The test mode counter <b>30</b> is preferably set or reset in accordance with the output signal from the OR gate <b>20</b> received via the reset terminal RSTb and preferably counts the reset signal RESET that is inputted over the reset pin <b>10</b>.<b>2</b>. The test mode counter <b>30</b> is preferably reset by a low-level signal. However, the present invention is not intended to be so limited.</p>
    <p>The decoder <b>40</b> receives a test count value from the test mode counter <b>30</b> and activates a test mode flag when the input count value becomes a prescribed test mode count value. The test mode related circuit <b>10</b> outputs a test mode related signal to the internal circuit (not shown) in accordance with the active test mode flag from the decoder <b>40</b>.</p>
    <p>Operations of the preferred embodiment of the test mode setup circuit for the MCU of the present invention will now be described. In a normal mode, the internal circuit (not shown) is synchronized for operations by the clock signal CLK, which is inputted using the clock pin <b>10</b>.<b>3</b>.</p>
    <p>In a test mode, when the clock signal CLK, which is inputted using the clock pin <b>10</b>.<b>3</b>, becomes a high level as shown in FIG. 3A, the operation of the internal circuit is suspended, and the test mode counter <b>30</b> is set by a high-level signal outputted from the OR gate <b>20</b>. Accordingly, the test mode counter <b>30</b> receives the reset signal RESET, as shown in FIG. 3B, which is preferably input to a clock terminal over the reset pin <b>10</b>.<b>2</b>. The test mode counter <b>30</b> preferably counts a rising edge or a falling edge of the reset signal to output a count value as shown in FIG. <b>3</b>C. The decoder <b>40</b> receives the count value from the test mode counter <b>30</b> and activates the test mode flag when the input count value from the test mode counter <b>30</b> is a predescribed test mode count value.</p>
    <p>For example, assume that the test mode count value that has been previously set up in the decoder <b>40</b> is hexidecimal FF. The decoder <b>40</b> disables the test mode flag when receiving any other count values (φ<b>0</b>, φ<b>1</b>, φ<b>2</b>, φ<b>3</b>, . . . , FD, FE) from the test mode counter <b>30</b> and enables the test mode flag when the count value FF is received from the test mode counter <b>30</b>.</p>
    <p>Accordingly, the test mode related circuit <b>10</b> outputs a test mode related signal to the internal circuit (not shown) in accordance with the enabled test mode flag to enter the internal circuit into the test mode. As shown in FIGS. 3A-3D, the internal circuit preferably enters the test mode from the time (t).</p>
    <p>In addition, with the preferred embodiment of the present invention, it becomes possible to set up a test mode count value of the test mode counter <b>30</b> in various ways and to achieve various test modes by decoding various test mode count values.</p>
    <p>As described above, the preferred embodiment of the test mode setup circuit for the MCU according to the present invention has various advantages. The test mode setup circuit sets up the test mode using only the reset pin and the clock pin without having a separate test pin. Thus, the preferred embodiment of a test mode setup circuit for a MCU or the like can be used for the MCU having a reduced or small number of pins. Further, various test modes can be achieved by which the test mode count value of the test mode counter is decoded in different ways.</p>
    <p>The foregoing embodiments are merely exemplary and are not to be construed as limiting the present invention. The present teaching can be readily applied to other types of apparatuses. The description of the present invention is intended to be illustrative, and not to limit the scope of the claims. Many alternatives, modifications, and variations will be apparent to those skilled in the art. In the claims, means-plus-function clauses are intended to cover the structures described herein as performing the recited function and not only structural equivalents but also equivalent structures.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3873818">US3873818</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 29, 1973</td><td class="patent-data-table-td patent-date-value">Mar 25, 1975</td><td class="patent-data-table-td ">Ibm</td><td class="patent-data-table-td ">Electronic tester for testing devices having a high circuit density</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4148099">US4148099</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 11, 1978</td><td class="patent-data-table-td patent-date-value">Apr 3, 1979</td><td class="patent-data-table-td ">Ncr Corporation</td><td class="patent-data-table-td ">Memory device having a minimum number of pins</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5331571">US5331571</a></td><td class="patent-data-table-td patent-date-value">Jul 22, 1992</td><td class="patent-data-table-td patent-date-value">Jul 19, 1994</td><td class="patent-data-table-td ">Nec Electronics, Inc.</td><td class="patent-data-table-td ">Testing and emulation of integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5757705">US5757705</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 22, 1997</td><td class="patent-data-table-td patent-date-value">May 26, 1998</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">SDRAM clocking test mode</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7043628">US7043628</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 27, 2001</td><td class="patent-data-table-td patent-date-value">May 9, 2006</td><td class="patent-data-table-td ">Stmicroelectronics Sa</td><td class="patent-data-table-td ">Method and apparatus for preventing a microprocessor from erroneously entering into a test mode during initialization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7574638">US7574638</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 2, 2006</td><td class="patent-data-table-td patent-date-value">Aug 11, 2009</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device tested using minimum pins and methods of testing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7586350">US7586350</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 2006</td><td class="patent-data-table-td patent-date-value">Sep 8, 2009</td><td class="patent-data-table-td ">Hynix Semiconductor Inc.</td><td class="patent-data-table-td ">Circuit and method for initializing an internal logic unit in a semiconductor memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7743294">US7743294</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 20, 2006</td><td class="patent-data-table-td patent-date-value">Jun 22, 2010</td><td class="patent-data-table-td ">Arm Limited</td><td class="patent-data-table-td ">Diagnostic mode switching</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7872511">US7872511</a></td><td class="patent-data-table-td patent-date-value">Aug 13, 2009</td><td class="patent-data-table-td patent-date-value">Jan 18, 2011</td><td class="patent-data-table-td ">Hynix Semiconductor Inc.</td><td class="patent-data-table-td ">Circuit and method for initializing an internal logic unit in a semiconductor memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7949914">US7949914</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 29, 2010</td><td class="patent-data-table-td patent-date-value">May 24, 2011</td><td class="patent-data-table-td ">Arm Limited</td><td class="patent-data-table-td ">Diagnostic mode switching</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN1941180B?cl=en">CN1941180B</a></td><td class="patent-data-table-td patent-date-value">Sep 28, 2006</td><td class="patent-data-table-td patent-date-value">Sep 29, 2010</td><td class="patent-data-table-td ">海力士半导体有限公司</td><td class="patent-data-table-td ">半导体存储装置及其驱动方法</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100585852C?cl=en">CN100585852C</a></td><td class="patent-data-table-td patent-date-value">Feb 5, 2006</td><td class="patent-data-table-td patent-date-value">Jan 27, 2010</td><td class="patent-data-table-td ">三星电子株式会社</td><td class="patent-data-table-td ">Semiconductor device tested using minimum pins and methods of testing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN101295181B?cl=en">CN101295181B</a></td><td class="patent-data-table-td patent-date-value">Mar 6, 2008</td><td class="patent-data-table-td patent-date-value">Feb 22, 2012</td><td class="patent-data-table-td ">欧陆汽车有限责任公司</td><td class="patent-data-table-td ">用于车辆的控制设备</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN101694512B?cl=en">CN101694512B</a></td><td class="patent-data-table-td patent-date-value">Feb 5, 2006</td><td class="patent-data-table-td patent-date-value">Jan 2, 2013</td><td class="patent-data-table-td ">三星电子株式会社</td><td class="patent-data-table-td ">Test circuit and on-chip system</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=xONaBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc714/defs714.htm&usg=AFQjCNF69HBVWbRkdZeFUtAyhUaqKU35WQ#C714S738000">714/738</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xONaBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc714/defs714.htm&usg=AFQjCNF69HBVWbRkdZeFUtAyhUaqKU35WQ#C714SE11166">714/E11.166</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xONaBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc714/defs714.htm&usg=AFQjCNF69HBVWbRkdZeFUtAyhUaqKU35WQ#C714S724000">714/724</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=xONaBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0015780000">G06F15/78</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xONaBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0011220000">G06F11/22</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xONaBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0011267000">G06F11/267</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xONaBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G01R0031317000">G01R31/317</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=xONaBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F11/2236">G06F11/2236</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xONaBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G01R31/31713">G01R31/31713</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xONaBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G01R31/31701">G01R31/31701</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F11/22A12</span>, <span class="nested-value">G01R31/317A</span>, <span class="nested-value">G01R31/317K1</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Nov 26, 2013</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 20, 2012</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-24 IS CONFIRMED.NEW CLAIMS 25-46 ARE ADDED AND DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 7, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:YAT-SEN HOLDINGS, LLC;REEL/FRAME:025467/0090</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101207</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTELLECTUAL VENTURES II LLC, DELAWARE</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 20, 2009</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 12, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">YAT-SEN HOLDINGS, LLC, DELAWARE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CROSSTEK CAPITAL, LLC;REEL/FRAME:023094/0034</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090812</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 30, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CROSSTEK CAPITAL, LLC, DELAWARE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;REEL/FRAME:022764/0270</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090514</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MAGNACHIP SEMICONDUCTOR, LTD., KOREA, REPUBLIC OF</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">PARTIAL RELEASE OF SECURITY INTEREST;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL TRUSTEE;REEL/FRAME:022746/0870</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090527</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CROSSTEK CAPITAL, LLC,DELAWARE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;US-ASSIGNMENT DATABASE UPDATED:20100216;REEL/FRAME:22764/270</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;US-ASSIGNMENT DATABASE UPDATED:20100302;REEL/FRAME:22764/270</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;US-ASSIGNMENT DATABASE UPDATED:20100316;REEL/FRAME:22764/270</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;US-ASSIGNMENT DATABASE UPDATED:20100329;REEL/FRAME:22764/270</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;US-ASSIGNMENT DATABASE UPDATED:20100406;REEL/FRAME:22764/270</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;US-ASSIGNMENT DATABASE UPDATED:20100420;REEL/FRAME:22764/270</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;US-ASSIGNMENT DATABASE UPDATED:20100422;REEL/FRAME:22764/270</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;REEL/FRAME:22764/270</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 28, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HYUNDAI ELECTRONICS INDUSTRIES CO., LTD., KOREA, R</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CORRECTIVE ASSIGNMENT TO CORRECT THE COUNTRY IN THE ADDRESS OF THE RECEIVING PARTY PREVIOUSLY RECORDED ON  REEL 022742 FRAME 0478;ASSIGNOR:HYUNDAI MICRO ELECTRONICS CO., LTD.;REEL/FRAME:022746/0279</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19991014</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 27, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HYUNDAI ELECTRONICS INDUSTRIES CO., LTD., GEORGIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:HYUNDAI MICRO ELECTRONICS CO., LTD.;REEL/FRAME:022742/0478</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19991014</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 19, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HYUNDAI MICROELECTRONICS CO., LTD., KOREA, REPUBLI</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CORRECTIVE ASSIGNMENT TO CORRECT THE CONVEYANCE TYPE, RECEIVING PARTY AND EXECUTION DATE PREVIOUSLYRECORDED ON  REEL 011014 FRAME 0462;ASSIGNOR:LG SEMICON CO., LTD.;REEL/FRAME:022703/0662</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19990726</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 28, 2005</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 25, 2005</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL TRUS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;REEL/FRAME:016470/0530</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20041223</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD. /AR;REEL/FRAME:016470/0530</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 10, 2005</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MAGNACHIP SEMICONDUCTOR, LTD., KOREA, REPUBLIC OF</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HYNIX SEMICONDUCTOR, INC.;REEL/FRAME:016216/0649</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20041004</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MAGNACHIP SEMICONDUCTOR, LTD. 1 HYANGJEONG-DONG, H</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HYNIX SEMICONDUCTOR, INC. /AR;REEL/FRAME:016216/0649</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 12, 2004</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CHANGE OF NAME;ASSIGNOR:HYUNDAI ELECTRONICS INDUSTRIES CO., LTD.;REEL/FRAME:015242/0899</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20010329</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HYNIX SEMICONDUCTOR INC. SAN 136-1, AMI-RI, BUBAL-</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CHANGE OF NAME;ASSIGNOR:HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. /AR;REEL/FRAME:015242/0899</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 19, 2000</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HYUNDAI ELECTRONICS INDUSTRIES CO., LTD., KOREA, R</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:LG SEMICON CO., LTD.;REEL/FRAME:011014/0462</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20000621</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. SAN 136-1</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 31, 1999</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">LG SEMICON CO., LTD., KOREA, REPUBLIC OF</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIM, HO HYUN;REEL/FRAME:009882/0976</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19990223</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U0qGm_qs4n3Rp1q5crPYttMGpn3fw\u0026id=xONaBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3CB3RT1CDjxv5Typ7uez7MvolYYQ\u0026id=xONaBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U0NU3dU8tissSeIbZpC36Z_LBRngA","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Test_mode_setup_circuit_for_microcontrol.pdf?id=xONaBAABERAJ\u0026output=pdf\u0026sig=ACfU3U2SCl9aDE6WOdTV4ykCFdUGr-wHSA"},"sample_url":"http://www.google.com/patents/reader?id=xONaBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>