$date
	Fri Mar  8 17:14:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module input_router_tb $end
$var wire 3 ! vc_select [2:0] $end
$var reg 1 " clk $end
$var reg 32 # data_in [31:0] $end
$var reg 1 $ reset $end
$scope module router $end
$var wire 1 " clk $end
$var wire 32 % data_in [31:0] $end
$var wire 1 $ reset $end
$var wire 8 & dest_y [7:0] $end
$var wire 8 ' dest_x [7:0] $end
$var reg 3 ( vc_select [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 (
b0 '
b0 &
b0 %
1$
b0 #
1"
b100 !
$end
#5000
0"
#10000
1"
#15000
0"
#20000
b10 !
b10 (
b10 '
b1 &
1"
b10000000011011101110111011 #
b10000000011011101110111011 %
0$
#25000
0"
#30000
1"
#35000
0"
#40000
b1 '
b0 &
1"
b1000000000000000000000001 #
b1000000000000000000000001 %
#45000
0"
#50000
1"
#55000
0"
#60000
b1 !
b1 (
b0 '
b1 &
1"
b11011101110111011 #
b11011101110111011 %
#65000
0"
#70000
1"
#75000
0"
#80000
b10 !
b10 (
b1 '
b10 &
1"
b1000000100000000000000000 #
b1000000100000000000000000 %
#85000
0"
#90000
1"
#95000
0"
#100000
1"
