From 8f52f2958cd4dfc6dba58cab167fec622e44cfd4 Mon Sep 17 00:00:00 2001
From: "Jan M. Binder" <jan-git@nlogn.org>
Date: Sat, 11 Nov 2017 12:23:55 +0100
Subject: [PATCH 11/14] novena: pwm: support very long periods

---
 drivers/pwm/pwm-imx.c | 17 ++++++++++++-----
 1 file changed, 12 insertions(+), 5 deletions(-)

diff --git a/drivers/pwm/pwm-imx.c b/drivers/pwm/pwm-imx.c
index 2ba5c3a398ff..fcd486fe6494 100644
--- a/drivers/pwm/pwm-imx.c
+++ b/drivers/pwm/pwm-imx.c
@@ -39,6 +39,7 @@
 #define MX3_PWMCR_WAITEN		(1 << 23)
 #define MX3_PWMCR_DBGEN			(1 << 22)
 #define MX3_PWMCR_POUTC			(1 << 18)
+#define MX3_PWMCR_CLKSRC_IPG_32K	(3 << 16)
 #define MX3_PWMCR_CLKSRC_IPG_HIGH	(2 << 16)
 #define MX3_PWMCR_CLKSRC_IPG		(1 << 16)
 #define MX3_PWMCR_SWR			(1 << 3)
@@ -169,7 +170,14 @@ static int imx_pwm_apply_v2(struct pwm_chip *chip, struct pwm_device *pwm,
 	pwm_get_state(pwm, &cstate);
 
 	if (state->enabled) {
-		c = clk_get_rate(imx->clk_per);
+		if (state->duty_cycle > 100000) {
+			cr = MX3_PWMCR_CLKSRC_IPG_32K;
+			c = 32768;
+		} else {
+			cr = MX3_PWMCR_CLKSRC_IPG_HIGH;
+			c = clk_get_rate(imx->clk_per);
+			dev_dbg(chip->dev, "Clock rate: %lld\n", c);
+		}
 		c *= state->period;
 
 		do_div(c, 1000000000);
@@ -209,10 +217,9 @@ static int imx_pwm_apply_v2(struct pwm_chip *chip, struct pwm_device *pwm,
 		writel(duty_cycles, imx->mmio_base + MX3_PWMSAR);
 		writel(period_cycles, imx->mmio_base + MX3_PWMPR);
 
-		cr = MX3_PWMCR_PRESCALER(prescale) |
-		     MX3_PWMCR_DOZEEN | MX3_PWMCR_WAITEN |
-		     MX3_PWMCR_DBGEN | MX3_PWMCR_CLKSRC_IPG_HIGH |
-		     MX3_PWMCR_EN;
+		cr |= MX3_PWMCR_PRESCALER(prescale) |
+		      MX3_PWMCR_DOZEEN | MX3_PWMCR_WAITEN |
+		      MX3_PWMCR_DBGEN | MX3_PWMCR_EN;
 
 		if (state->polarity == PWM_POLARITY_INVERSED)
 			cr |= MX3_PWMCR_POUTC;
-- 
2.15.1.424.g9478a66081

