
---------- Begin Simulation Statistics ----------
simSeconds                                   0.005552                       # Number of seconds simulated (Second)
simTicks                                   5552488000                       # Number of ticks simulated (Tick)
finalTick                                  5552488000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    137.34                       # Real time elapsed on the host (Second)
hostTickRate                                 40429213                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1199784                       # Number of bytes of host memory used (Byte)
simInsts                                     19928450                       # Number of instructions simulated (Count)
simOps                                       35336477                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   145104                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     257294                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         11104977                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        36872406                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       37                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       36481772                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   3080                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1535960                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1775580                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  19                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            11005190                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.314961                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.032677                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1114878     10.13%     10.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1251993     11.38%     21.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1069623      9.72%     31.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2885840     26.22%     57.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1709743     15.54%     72.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1426329     12.96%     85.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    786699      7.15%     93.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    338478      3.08%     96.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    421607      3.83%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              11005190                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  569036     95.01%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     95.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   1015      0.17%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     20      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    10      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  18451      3.08%     98.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  4390      0.73%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1106      0.18%     99.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             4908      0.82%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       630496      1.73%      1.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      20846982     57.14%     58.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       521076      1.43%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         55973      0.15%     60.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1527190      4.19%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          443      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        19000      0.05%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        11054      0.03%     64.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        24969      0.07%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          299      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       509602      1.40%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      6119510     16.77%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3120618      8.55%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2062109      5.65%     97.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1032411      2.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       36481772                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.285173                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              598936                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.016417                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 74172804                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                33115321                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        31125192                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  10397946                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  5293582                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          5171029                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    31247721                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      5202491                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          36363935                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       8156650                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    117837                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           12300018                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3366903                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4143368                       # Number of stores executed (Count)
system.cpu.numRate                           3.274562                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             939                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           99787                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    19928450                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      35336477                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.557242                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.557242                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.794551                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.794551                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   56605112                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  24674211                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     2182346                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    3621543                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    10568217                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    6028078                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  18538548                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       18                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        8219448                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4190480                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2588374                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       656520                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3560439                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1747762                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             47645                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1460656                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1448100                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.991404                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  591686                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                989                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          559963                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             533639                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            26324                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          299                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1503804                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             47332                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     10790029                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.274920                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.124512                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3003537     27.84%     27.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          834217      7.73%     35.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2045100     18.95%     54.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1128095     10.45%     64.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          615316      5.70%     70.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           99062      0.92%     71.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           64404      0.60%     72.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          317607      2.94%     75.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2682691     24.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     10790029                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             19928450                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               35336477                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    12069539                       # Number of memory references committed (Count)
system.cpu.commit.loads                       7978510                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3283692                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    5154398                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    32657360                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                563369                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       589130      1.67%      1.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     20030633     56.69%     58.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       516165      1.46%     59.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        53994      0.15%     59.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1513865      4.28%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          326      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        18662      0.05%     64.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     64.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        10720      0.03%     64.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        24821      0.07%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           90      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       508494      1.44%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      5941599     16.81%     82.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3058838      8.66%     91.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2036911      5.76%     97.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1032191      2.92%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     35336477                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2682691                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        8023923                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           8023923                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       8023923                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          8023923                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        29665                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           29665                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        29665                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          29665                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1221797499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1221797499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1221797499                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1221797499                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      8053588                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       8053588                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      8053588                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      8053588                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003683                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003683                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003683                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003683                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 41186.499208                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 41186.499208                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 41186.499208                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 41186.499208                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        16821                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          354                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      47.516949                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         6318                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              6318                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        20661                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         20661                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        20661                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        20661                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         9004                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         9004                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         9004                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         9004                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    495681499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    495681499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    495681499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    495681499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001118                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001118                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001118                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001118                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 55051.254887                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 55051.254887                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 55051.254887                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 55051.254887                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                   8492                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3935590                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3935590                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        26969                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         26969                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1089512500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1089512500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      3962559                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3962559                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006806                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006806                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 40398.698506                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 40398.698506                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        19682                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        19682                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         7287                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         7287                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    371739000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    371739000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001839                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001839                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 51013.997530                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 51013.997530                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4088333                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4088333                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2696                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2696                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    132284999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    132284999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4091029                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4091029                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000659                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000659                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 49067.136128                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 49067.136128                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          979                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          979                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         1717                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         1717                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    123942499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    123942499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000420                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000420                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 72185.497379                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 72185.497379                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5552488000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           509.423340                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              8032927                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               9004                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             892.150933                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              168000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   509.423340                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.994967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.994967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           49                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          106                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          347                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           32223356                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          32223356                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5552488000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3808036                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                638875                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   6423023                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 86339                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  48917                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1435915                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  2622                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               37417796                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3884                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            3894518                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       21148224                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3560439                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2573425                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       7042388                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  103052                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 2324                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         14286                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles          134                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3823127                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 17236                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           11005190                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.424748                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.480460                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4380310     39.80%     39.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1098862      9.98%     49.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   108466      0.99%     50.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   157383      1.43%     52.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1131985     10.29%     62.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   117688      1.07%     63.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   595314      5.41%     68.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   107657      0.98%     69.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3307525     30.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             11005190                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.320617                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.904392                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3821296                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3821296                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3821296                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3821296                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1831                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1831                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1831                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1831                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    129128500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    129128500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    129128500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    129128500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3823127                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3823127                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3823127                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3823127                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000479                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000479                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000479                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000479                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 70523.484435                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 70523.484435                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 70523.484435                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 70523.484435                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          171                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             57                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          430                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           430                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          430                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          430                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1401                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1401                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1401                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1401                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    102436000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    102436000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    102436000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    102436000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000366                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000366                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000366                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000366                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 73116.345468                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 73116.345468                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 73116.345468                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 73116.345468                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    888                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3821296                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3821296                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1831                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1831                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    129128500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    129128500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3823127                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3823127                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000479                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000479                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 70523.484435                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 70523.484435                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          430                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          430                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1401                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1401                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    102436000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    102436000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000366                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000366                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 73116.345468                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 73116.345468                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5552488000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           507.593715                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3822696                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1400                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2730.497143                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               82000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   507.593715                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.991394                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.991394                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           98                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          406                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           15293908                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          15293908                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5552488000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     48917                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     262955                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    26553                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               36872443                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                23593                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  8219448                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4190480                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    35                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      2613                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    23495                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            528                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          19347                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        34411                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                53758                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 36315756                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                36296221                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  23267043                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  30998063                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.268464                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.750597                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.l2cache.demandHits::cpu.inst            61                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data          2975                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total             3036                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.inst           61                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data         2975                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total            3036                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.inst         1340                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data         6029                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total           7369                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst         1340                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data         6029                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total          7369                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.inst     99685500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data    450838500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total    550524000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst     99685500                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data    450838500                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total    550524000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.inst         1401                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data         9004                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total        10405                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst         1401                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data         9004                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total        10405                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.inst     0.956460                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.669591                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.708217                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.956460                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.669591                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.708217                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 74392.164179                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 74778.321446                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 74708.101506                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 74392.164179                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 74778.321446                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 74708.101506                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks         1530                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total             1530                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst         1340                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data         6029                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total         7369                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst         1340                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data         6029                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total         7369                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst     86295500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data    390548500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total    476844000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst     86295500                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data    390548500                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total    476844000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.956460                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.669591                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.708217                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.956460                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.669591                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.708217                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 64399.626866                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 64778.321446                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 64709.458543                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 64399.626866                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 64778.321446                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 64709.458543                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.replacements                  3304                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks          382                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total          382                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.ReadExReq.hits::cpu.data           60                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total           60                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data         1657                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total         1657                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data    120719000                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total    120719000                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data         1717                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total         1717                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.965055                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.965055                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 72853.952927                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 72853.952927                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data         1657                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total         1657                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data    104149000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total    104149000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.965055                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.965055                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 62853.952927                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 62853.952927                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.inst           61                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data         2915                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total         2976                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.inst         1340                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data         4372                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total         5712                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.inst     99685500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data    330119500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total    429805000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.inst         1401                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data         7287                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total         8688                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.inst     0.956460                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.599973                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.657459                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 74392.164179                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 75507.662397                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 75245.973389                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1340                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data         4372                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total         5712                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     86295500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    286399500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total    372695000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.956460                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.599973                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.657459                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 64399.626866                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 65507.662397                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 65247.724090                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WritebackDirty.hits::writebacks         6318                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total         6318                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks         6318                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total         6318                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   5552488000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         3385.315234                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs               19398                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs              7400                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              2.621351                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              71500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks     3.254189                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst   626.264656                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  2755.796390                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.000794                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.152897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.672802                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.826493                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0          137                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2          114                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3         3835                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses             86524                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses            86524                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5552488000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     4187814                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  240938                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1353                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 528                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  99451                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 8967                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    287                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            7978510                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.909559                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             6.270597                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7954512     99.70%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1184      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                10442      0.13%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  146      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1109      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  109      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  144      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  300      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  297      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  296      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                319      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                432      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                918      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4429      0.06%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                564      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                205      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1336      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 69      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                100      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                206      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 44      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 14      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  7      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                946      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 57      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 24      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              234      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              948                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              7978510                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 8167784                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 4143369                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       575                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       354                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5552488000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 3826471                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      3478                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5552488000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   5552488000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  48917                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3859928                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  476274                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2811                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   6453447                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                163813                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               37236890                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  4262                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  61125                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  20344                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  67520                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             101                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            35379757                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    90453168                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 58119020                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2216292                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              33286475                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  2093276                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      41                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    288541                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         44932253                       # The number of ROB reads (Count)
system.cpu.rob.writes                        73896879                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 19928450                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   35336477                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1033                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 8687                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           7848                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               4836                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                1717                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               1717                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            8688                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         3689                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port        26500                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    30189                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        89600                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port       980608                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   1070208                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              3304                       # Total snoops (Count)
system.l2bus.snoopTraffic                       97920                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               13709                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.039317                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.194356                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     13170     96.07%     96.07% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       539      3.93%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 13709                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5552488000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             16210500                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             2100000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            13506000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           19785                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         9383                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               532                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          532                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mem_ctrl.avgPriority_writebacks::samples      1530.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1339.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      6021.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.004957309500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            86                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            87                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                17460                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1421                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         7368                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        1530                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       7368                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      1530                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       8                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.48                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       20.49                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   7368                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1530                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     3986                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     2001                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1280                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       84                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      44                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      75                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      88                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      88                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      89                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      87                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      93                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      90                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     101                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      90                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      89                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      87                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           87                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       84.597701                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      32.550306                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     363.641034                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127             79     90.80%     90.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            5      5.75%     96.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            1      1.15%     97.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            1      1.15%     98.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3455            1      1.15%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             87                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           86                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.406977                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.348561                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.450176                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                39     45.35%     45.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 2      2.33%     47.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                26     30.23%     77.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                10     11.63%     89.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 8      9.30%     98.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      1.16%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             86                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      512                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   471552                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 97920                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               84926252.87979010                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               17635337.52796944                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     5552468500                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      624013.09                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        85696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       385344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        96128                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 15433801.928072603419                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 69400240.036538571119                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 17312599.324843205512                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1339                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         6029                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         1530                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     38459000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    175590750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 111391690500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28722.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29124.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  72805026.47                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        85696                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       385856                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          471552                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        85696                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        85696                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        97920                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        97920                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1339                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          6029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             7368                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         1530                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            1530                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        15433802                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        69492451                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           84926253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     15433802                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       15433802                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     17635338                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          17635338                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     17635338                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       15433802                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       69492451                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         102561590                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  7360                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 1502                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           560                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           551                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           812                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           485                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           459                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           378                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           346                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           347                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           445                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          578                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          429                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          342                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          387                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          395                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          529                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           138                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           143                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           133                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            53                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            54                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            14                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            17                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           105                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          230                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           74                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           19                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           23                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           21                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           91                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 76049750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               36800000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           214049750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10332.85                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29082.85                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 6003                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1252                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             81.56                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            83.36                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1603                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   353.377417                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   237.215523                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   309.711281                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          351     21.90%     21.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          494     30.82%     52.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          133      8.30%     61.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          220     13.72%     74.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           98      6.11%     80.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           51      3.18%     84.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           49      3.06%     87.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           45      2.81%     89.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          162     10.11%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1603                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 471040                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten               96128                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                84.834042                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                17.312599                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.80                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                81.87                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5552488000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          6340320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          3358575                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        27903120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        4786740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 438238320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   1031452620                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1263564000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     2775643695                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    499.891885                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3274125750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    185380000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2092982250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          5126520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          2721015                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        24647280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        3027600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 438238320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    785739870                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1470480000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     2729980605                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    491.667988                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3815060750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    185380000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1552047250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   5552488000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                5711                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1530                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1623                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1657                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1657                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5711                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l2cache.mem_side_port::system.mem_ctrl.port        17889                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l2cache.mem_side_port::total        17889                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   17889                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l2cache.mem_side_port::system.mem_ctrl.port       569472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l2cache.mem_side_port::total       569472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   569472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               7368                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     7368    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 7368                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5552488000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             8320500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           19721750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          10521                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         3153                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
