read netlist c7552_synth.v
read netlist $UMC_LIB/verilog_simulation_models/*.v
run build_model c7552
run drc

set_faults -model stuck
create_faults -all

set patterns external c7552_test_set.v
run fault_sim
report summaries

write faults not_detected_faults.dat -class ND -uncollapsed -replace
exit -force
