// Seed: 1766578830
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always if (-1'h0) id_2 = id_4;
  supply0 id_6 = 1, id_7, id_8, id_9;
  always @(id_8) if ("");
  tri  id_10 = 1;
  wire id_11;
endmodule
module module_1 (
    output wire id_0,
    input  wor  id_1,
    input  wor  id_2,
    id_5,
    output wor  id_3
);
  wire id_6, id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6
  );
  assign modCall_1.id_9 = 0;
endmodule
