-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Tue Mar 15 12:23:54 2022
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim {/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC
--               Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_3_0/design_1_dlconstant_gpio_3_0_sim_netlist.vhdl}
-- Design      : design_1_dlconstant_gpio_3_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1200)
`protect data_block
1kLs7qJMe582BxyFL1ElVP7qIyKoPJu4ETT1enbSY4pKrpj8WHNLRgE91WsPKCnbHYaAL9P74M6K
UgWGzCG0xuZtzo6UAMq5H4TkuEPikoEieGqaSxV6b6eO0S28JCTFAGFVwzVk+6YPM50aG1ojBgTF
Py7JsCygz+Bx+wl/ix8FnBp4zU2bjBFtO6nCOum0mZwqxvtpabjpAMi6vujN8RE2gkbMMyvI4MsF
SMyk5w/ddHh6GW124tRIunuy+onnCLfLL2j4Oy+jdoV8Gd/nnjLQYOvZN0XEp5U+kEvbvZyL7xWk
ce+aTMLfRfclFZ+Y5j3VtJGUn0mcNczB8iZYxAK9piy9B571rO2k5srqK6MxAya76HdX+KfLDBpN
uc3XQxe9WH+MKJyx/LFwNMuIDgpapxYCn5vKfAy7z1WgCRtI5DleKoPtlO05vwOT2FCn7K3Rf8sW
8H3x62qe40qWTSP60GU8OaLuzbWps6kvd6iCl7kEW+405SwM0aH4Y5Pa4Vjs3Ohl1VSCGzAYEMsM
Xw7ZU75kkzRxZjSl7smDLsGiRn1KWrYgO7okBCqASdiK/qhX86GQjhdBqaSTWzsT3mhPZFaerAzE
zOwHNWk69D3dAvurayXDZMagbzp3+wRxNXfUMxRdUdkNX+Er7DJ2GUrDP9hFnF29m6Eiu9ZznQwY
hmuBI10/Lrsjd1nFKBzLedU8FBBpPPworFHkupXtuUZhT+W6iBkIAX/6SGPi6zM8uF2s+53b19KH
578HAg/YWoFH/+my3pQ/npSPXfJP0vWLG6RCnMmBElUCUMC9x8sMRw+4dnv42ragH9EffeHb+T36
23lhK4zrwdgaT1r/qYJ5bhYf4hDOcwRGGqLlLL2J3zmklL6wxCUFhLtblA+XpzsfJtiogfysjQs9
Ke7b5/2ZHD3p60HoMn07z0n+ZWvxg8LE29WgJ7uF44UIhrPXBVw7ZgvyHJ5+PnkigClPto2y7SPx
Ll2u9U7/fmEYkhKhnA8Azvbn6Z67Ue31Kcmz5uaNn03hScgVw9sW2ssh2qaltaxkMmS3wZG8SL19
SBPRt5TNR9jh8k00hjouOtZKRisHTQ5sRW2OhlQyPfdtyvfhfb9dig+rGkqQMV/NGcjLE5LLoHe/
NCGPa3LHA3v0y0DIW1/gCu9X5OSChLcN4zhk2/bZYHQHEJ4kjlUEwGZienOl5qFdHSu+D3SYhTuY
HT51wWSV2zdW7geh8uPBm2828xL0Mt9u/r0978msNq8JOiggE/zQwOcGZ48ivTNrKgztP37vE9Ca
/vxhh5Mng5WNdU8q9Kh2Cwky8aoTEV5c4PvejUyFYgqHnOgZWW5t5Y9e1ROXWRB1wUNN7TbatGZj
nNgz8kNKWB6MarFs+JOXBQ86Xc3yXHQBcT3IAZ6ZAycJScM/0fqRIoh+RLoRV3K6fLZv8Oea0Jpw
eiWAlpGVveUfV6AidpLWtIxsH6VkA6tOM5KgwKfApdMxiuWcwqJiGJQKlwbLzkbuVu/JPdMhfcH3
Ta2PIIWraXepGxw3QFUCUkcew5s3qJPuA8lGtUYX2zWYc+XWUO7U1kJnMAaSkyrok4tfd0bw+Qc0
8cig
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dlconstant_gpio_3_0 is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dlconstant_gpio_3_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dlconstant_gpio_3_0 : entity is "design_1_dlconstant_gpio_3_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dlconstant_gpio_3_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_dlconstant_gpio_3_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dlconstant_gpio_3_0 : entity is "dlconstant,Vivado 2020.2";
end design_1_dlconstant_gpio_3_0;

architecture STRUCTURE of design_1_dlconstant_gpio_3_0 is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.design_1_dlconstant_gpio_3_0_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
