
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_bitlslip_vector[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_bitlslip_vector[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_bitlslip_vector[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[34]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[46]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[50]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[42]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[38]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[66]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[62]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[58]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[54]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[82]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[78]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[74]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[70]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[94]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[90]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[86]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[47]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_bitlslip_vector[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_bitlslip_vector[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_bitlslip_vector[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_bitlslip_vector[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[35]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[43]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[51]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[39]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[55]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[59]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[63]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[67]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[83]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[79]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[75]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[71]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[95]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[91]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[87]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[11]}]
set_property MARK_DEBUG true [get_nets design_1_i/bitslip_sm_2_dataout_last]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_bitlslip_vector[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_bitlslip_vector[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_bitlslip_vector[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[36]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[32]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[52]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[48]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[44]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[40]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[68]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[64]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[60]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[56]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[84]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[80]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[76]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[72]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[92]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[88]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[12]}]
set_property MARK_DEBUG true [get_nets design_1_i/bitslip_sm_2_dataout_valid]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[37]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_bitlslip_vector[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_bitlslip_vector[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_bitlslip_vector[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[33]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[53]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[49]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[45]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[41]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[69]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[65]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[61]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[57]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[85]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[81]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[77]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[73]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[93]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[89]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2_dataout[13]}]
set_property MARK_DEBUG true [get_nets design_1_i/bitslip_sm_2_rst_selectio]
set_property MARK_DEBUG true [get_nets design_1_i/bitslip_sm_2/U0/dest_out]


set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2/U0/frame_data[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2/U0/frame_data[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2/U0/frame_data[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2/U0/frame_data[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2/U0/frame_data[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2/U0/frame_data[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2/U0/frame_data[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/bitslip_sm_2/U0/frame_data[7]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list {design_1_i/util_ds_buf_1/U0/BUFG_O[0]}]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 96 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/bitslip_sm_2_dataout[0]} {design_1_i/bitslip_sm_2_dataout[1]} {design_1_i/bitslip_sm_2_dataout[2]} {design_1_i/bitslip_sm_2_dataout[3]} {design_1_i/bitslip_sm_2_dataout[4]} {design_1_i/bitslip_sm_2_dataout[5]} {design_1_i/bitslip_sm_2_dataout[6]} {design_1_i/bitslip_sm_2_dataout[7]} {design_1_i/bitslip_sm_2_dataout[8]} {design_1_i/bitslip_sm_2_dataout[9]} {design_1_i/bitslip_sm_2_dataout[10]} {design_1_i/bitslip_sm_2_dataout[11]} {design_1_i/bitslip_sm_2_dataout[12]} {design_1_i/bitslip_sm_2_dataout[13]} {design_1_i/bitslip_sm_2_dataout[14]} {design_1_i/bitslip_sm_2_dataout[15]} {design_1_i/bitslip_sm_2_dataout[16]} {design_1_i/bitslip_sm_2_dataout[17]} {design_1_i/bitslip_sm_2_dataout[18]} {design_1_i/bitslip_sm_2_dataout[19]} {design_1_i/bitslip_sm_2_dataout[20]} {design_1_i/bitslip_sm_2_dataout[21]} {design_1_i/bitslip_sm_2_dataout[22]} {design_1_i/bitslip_sm_2_dataout[23]} {design_1_i/bitslip_sm_2_dataout[24]} {design_1_i/bitslip_sm_2_dataout[25]} {design_1_i/bitslip_sm_2_dataout[26]} {design_1_i/bitslip_sm_2_dataout[27]} {design_1_i/bitslip_sm_2_dataout[28]} {design_1_i/bitslip_sm_2_dataout[29]} {design_1_i/bitslip_sm_2_dataout[30]} {design_1_i/bitslip_sm_2_dataout[31]} {design_1_i/bitslip_sm_2_dataout[32]} {design_1_i/bitslip_sm_2_dataout[33]} {design_1_i/bitslip_sm_2_dataout[34]} {design_1_i/bitslip_sm_2_dataout[35]} {design_1_i/bitslip_sm_2_dataout[36]} {design_1_i/bitslip_sm_2_dataout[37]} {design_1_i/bitslip_sm_2_dataout[38]} {design_1_i/bitslip_sm_2_dataout[39]} {design_1_i/bitslip_sm_2_dataout[40]} {design_1_i/bitslip_sm_2_dataout[41]} {design_1_i/bitslip_sm_2_dataout[42]} {design_1_i/bitslip_sm_2_dataout[43]} {design_1_i/bitslip_sm_2_dataout[44]} {design_1_i/bitslip_sm_2_dataout[45]} {design_1_i/bitslip_sm_2_dataout[46]} {design_1_i/bitslip_sm_2_dataout[47]} {design_1_i/bitslip_sm_2_dataout[48]} {design_1_i/bitslip_sm_2_dataout[49]} {design_1_i/bitslip_sm_2_dataout[50]} {design_1_i/bitslip_sm_2_dataout[51]} {design_1_i/bitslip_sm_2_dataout[52]} {design_1_i/bitslip_sm_2_dataout[53]} {design_1_i/bitslip_sm_2_dataout[54]} {design_1_i/bitslip_sm_2_dataout[55]} {design_1_i/bitslip_sm_2_dataout[56]} {design_1_i/bitslip_sm_2_dataout[57]} {design_1_i/bitslip_sm_2_dataout[58]} {design_1_i/bitslip_sm_2_dataout[59]} {design_1_i/bitslip_sm_2_dataout[60]} {design_1_i/bitslip_sm_2_dataout[61]} {design_1_i/bitslip_sm_2_dataout[62]} {design_1_i/bitslip_sm_2_dataout[63]} {design_1_i/bitslip_sm_2_dataout[64]} {design_1_i/bitslip_sm_2_dataout[65]} {design_1_i/bitslip_sm_2_dataout[66]} {design_1_i/bitslip_sm_2_dataout[67]} {design_1_i/bitslip_sm_2_dataout[68]} {design_1_i/bitslip_sm_2_dataout[69]} {design_1_i/bitslip_sm_2_dataout[70]} {design_1_i/bitslip_sm_2_dataout[71]} {design_1_i/bitslip_sm_2_dataout[72]} {design_1_i/bitslip_sm_2_dataout[73]} {design_1_i/bitslip_sm_2_dataout[74]} {design_1_i/bitslip_sm_2_dataout[75]} {design_1_i/bitslip_sm_2_dataout[76]} {design_1_i/bitslip_sm_2_dataout[77]} {design_1_i/bitslip_sm_2_dataout[78]} {design_1_i/bitslip_sm_2_dataout[79]} {design_1_i/bitslip_sm_2_dataout[80]} {design_1_i/bitslip_sm_2_dataout[81]} {design_1_i/bitslip_sm_2_dataout[82]} {design_1_i/bitslip_sm_2_dataout[83]} {design_1_i/bitslip_sm_2_dataout[84]} {design_1_i/bitslip_sm_2_dataout[85]} {design_1_i/bitslip_sm_2_dataout[86]} {design_1_i/bitslip_sm_2_dataout[87]} {design_1_i/bitslip_sm_2_dataout[88]} {design_1_i/bitslip_sm_2_dataout[89]} {design_1_i/bitslip_sm_2_dataout[90]} {design_1_i/bitslip_sm_2_dataout[91]} {design_1_i/bitslip_sm_2_dataout[92]} {design_1_i/bitslip_sm_2_dataout[93]} {design_1_i/bitslip_sm_2_dataout[94]} {design_1_i/bitslip_sm_2_dataout[95]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 13 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/bitslip_sm_2_bitlslip_vector[0]} {design_1_i/bitslip_sm_2_bitlslip_vector[1]} {design_1_i/bitslip_sm_2_bitlslip_vector[2]} {design_1_i/bitslip_sm_2_bitlslip_vector[3]} {design_1_i/bitslip_sm_2_bitlslip_vector[4]} {design_1_i/bitslip_sm_2_bitlslip_vector[5]} {design_1_i/bitslip_sm_2_bitlslip_vector[6]} {design_1_i/bitslip_sm_2_bitlslip_vector[7]} {design_1_i/bitslip_sm_2_bitlslip_vector[8]} {design_1_i/bitslip_sm_2_bitlslip_vector[9]} {design_1_i/bitslip_sm_2_bitlslip_vector[10]} {design_1_i/bitslip_sm_2_bitlslip_vector[11]} {design_1_i/bitslip_sm_2_bitlslip_vector[12]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/bitslip_sm_2/U0/frame_data[0]} {design_1_i/bitslip_sm_2/U0/frame_data[1]} {design_1_i/bitslip_sm_2/U0/frame_data[2]} {design_1_i/bitslip_sm_2/U0/frame_data[3]} {design_1_i/bitslip_sm_2/U0/frame_data[4]} {design_1_i/bitslip_sm_2/U0/frame_data[5]} {design_1_i/bitslip_sm_2/U0/frame_data[6]} {design_1_i/bitslip_sm_2/U0/frame_data[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/bitslip_sm_2_dataout_last]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/bitslip_sm_2_dataout_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/bitslip_sm_2_rst_selectio]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/bitslip_sm_2/U0/dest_out]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_BUFG_O[0]]
