{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435981202261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435981202262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 11:40:01 2015 " "Processing started: Sat Jul 04 11:40:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435981202262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1435981202262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPLD_EXTEN -c CPLD_EXTEN " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPLD_EXTEN -c CPLD_EXTEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1435981202262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1435981202691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(61) " "Verilog HDL warning at FPGA2MCU.v(61): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1435981202780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2mcu.v 5 5 " "Found 5 design units, including 5 entities, in source file fpga2mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAVE_ADDR " "Found entity 1: SAVE_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435981202785 ""} { "Info" "ISGN_ENTITY_NAME" "2 SELECT_ADDR " "Found entity 2: SELECT_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435981202785 ""} { "Info" "ISGN_ENTITY_NAME" "3 BUFF_SEND_DATA " "Found entity 3: BUFF_SEND_DATA" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435981202785 ""} { "Info" "ISGN_ENTITY_NAME" "4 BUFF " "Found entity 4: BUFF" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435981202785 ""} { "Info" "ISGN_ENTITY_NAME" "5 TEST_Block " "Found entity 5: TEST_Block" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435981202785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435981202785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpld_exten.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpld_exten.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPLD_EXTEN " "Found entity 1: CPLD_EXTEN" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435981202789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435981202789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9854.v 2 2 " "Found 2 design units, including 2 entities, in source file ad9854.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD9854 " "Found entity 1: AD9854" {  } { { "AD9854.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/AD9854.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435981202794 ""} { "Info" "ISGN_ENTITY_NAME" "2 AD9854_CON " "Found entity 2: AD9854_CON" {  } { { "AD9854.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/AD9854.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435981202794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435981202794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPLD_EXTEN " "Elaborating entity \"CPLD_EXTEN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1435981202847 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk " "Pin \"clk\" not connected" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 456 -232 -64 472 "clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1435981202849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD9854 AD9854:inst3 " "Elaborating entity \"AD9854\" for hierarchy \"AD9854:inst3\"" {  } { { "CPLD_EXTEN.bdf" "inst3" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 432 624 864 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435981202853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT_ADDR SELECT_ADDR:inst " "Elaborating entity \"SELECT_ADDR\" for hierarchy \"SELECT_ADDR:inst\"" {  } { { "CPLD_EXTEN.bdf" "inst" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 168 320 536 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435981202857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAVE_ADDR SAVE_ADDR:inst26 " "Elaborating entity \"SAVE_ADDR\" for hierarchy \"SAVE_ADDR:inst26\"" {  } { { "CPLD_EXTEN.bdf" "inst26" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 280 40 248 424 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435981202863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD9854_CON AD9854_CON:inst4 " "Elaborating entity \"AD9854_CON\" for hierarchy \"AD9854_CON:inst4\"" {  } { { "CPLD_EXTEN.bdf" "inst4" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 312 648 848 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435981202868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFF_SEND_DATA BUFF_SEND_DATA:inst11 " "Elaborating entity \"BUFF_SEND_DATA\" for hierarchy \"BUFF_SEND_DATA:inst11\"" {  } { { "CPLD_EXTEN.bdf" "inst11" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 520 240 488 632 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435981202873 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DATA_OUT FPGA2MCU.v(55) " "Verilog HDL Always Construct warning at FPGA2MCU.v(55): inferring latch(es) for variable \"DATA_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1435981202875 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FINISH FPGA2MCU.v(55) " "Verilog HDL Always Construct warning at FPGA2MCU.v(55): inferring latch(es) for variable \"FINISH\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1435981202876 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FINISH FPGA2MCU.v(55) " "Inferred latch for \"FINISH\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981202876 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[0\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981202876 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[1\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981202876 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[2\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981202876 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[3\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981202876 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[4\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981202876 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[5\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981202876 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[6\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981202877 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[7\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981202877 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[8\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[8\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981202877 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[9\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[9\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981202877 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[10\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[10\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981202877 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[11\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[11\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981202877 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[12\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[12\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981202877 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[13\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[13\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981202877 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[14\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[14\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981202878 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[15\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[15\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981202878 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFF BUFF:inst1 " "Elaborating entity \"BUFF\" for hierarchy \"BUFF:inst1\"" {  } { { "CPLD_EXTEN.bdf" "inst1" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 520 -176 72 632 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435981202881 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en2 FPGA2MCU.v(72) " "Verilog HDL or VHDL warning at FPGA2MCU.v(72): object \"en2\" assigned a value but never read" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1435981202882 "|CPLD_EXTEN|BUFF:inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_RD VCC " "Pin \"DAC_RD\" is stuck at VCC" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 552 912 1088 568 "DAC_RD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1435981203325 "|CPLD_EXTEN|DAC_RD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1435981203325 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_ADDR\[5\] AD_IN\[13\] " "Output pin \"DAC_ADDR\[5\]\" driven by bidirectional pin \"AD_IN\[13\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 456 896 1079 472 "DAC_ADDR\[5..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981203328 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_ADDR\[4\] AD_IN\[12\] " "Output pin \"DAC_ADDR\[4\]\" driven by bidirectional pin \"AD_IN\[12\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 456 896 1079 472 "DAC_ADDR\[5..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981203328 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_ADDR\[3\] AD_IN\[11\] " "Output pin \"DAC_ADDR\[3\]\" driven by bidirectional pin \"AD_IN\[11\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 456 896 1079 472 "DAC_ADDR\[5..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981203328 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_ADDR\[2\] AD_IN\[10\] " "Output pin \"DAC_ADDR\[2\]\" driven by bidirectional pin \"AD_IN\[10\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 456 896 1079 472 "DAC_ADDR\[5..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981203328 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_ADDR\[1\] AD_IN\[9\] " "Output pin \"DAC_ADDR\[1\]\" driven by bidirectional pin \"AD_IN\[9\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 456 896 1079 472 "DAC_ADDR\[5..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981203329 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_ADDR\[0\] AD_IN\[8\] " "Output pin \"DAC_ADDR\[0\]\" driven by bidirectional pin \"AD_IN\[8\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 456 896 1079 472 "DAC_ADDR\[5..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981203329 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_DAT\[7\] AD_IN\[7\] " "Output pin \"DAC_DAT\[7\]\" driven by bidirectional pin \"AD_IN\[7\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 472 896 1072 488 "DAC_DAT\[7..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981203329 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_DAT\[6\] AD_IN\[6\] " "Output pin \"DAC_DAT\[6\]\" driven by bidirectional pin \"AD_IN\[6\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 472 896 1072 488 "DAC_DAT\[7..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981203329 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_DAT\[5\] AD_IN\[5\] " "Output pin \"DAC_DAT\[5\]\" driven by bidirectional pin \"AD_IN\[5\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 472 896 1072 488 "DAC_DAT\[7..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981203329 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_DAT\[4\] AD_IN\[4\] " "Output pin \"DAC_DAT\[4\]\" driven by bidirectional pin \"AD_IN\[4\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 472 896 1072 488 "DAC_DAT\[7..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981203330 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_DAT\[3\] AD_IN\[3\] " "Output pin \"DAC_DAT\[3\]\" driven by bidirectional pin \"AD_IN\[3\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 472 896 1072 488 "DAC_DAT\[7..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981203330 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_DAT\[2\] AD_IN\[2\] " "Output pin \"DAC_DAT\[2\]\" driven by bidirectional pin \"AD_IN\[2\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 472 896 1072 488 "DAC_DAT\[7..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981203330 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_DAT\[1\] AD_IN\[1\] " "Output pin \"DAC_DAT\[1\]\" driven by bidirectional pin \"AD_IN\[1\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 472 896 1072 488 "DAC_DAT\[7..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981203330 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_DAT\[0\] AD_IN\[0\] " "Output pin \"DAC_DAT\[0\]\" driven by bidirectional pin \"AD_IN\[0\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 472 896 1072 488 "DAC_DAT\[7..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981203331 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 456 -232 -64 472 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435981203355 "|CPLD_EXTEN|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1435981203355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1435981203356 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1435981203356 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1435981203356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1435981203356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1435981203356 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/output_files/CPLD_EXTEN.map.smsg " "Generated suppressed messages file E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/output_files/CPLD_EXTEN.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1435981203444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435981203504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 11:40:03 2015 " "Processing ended: Sat Jul 04 11:40:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435981203504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435981203504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435981203504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435981203504 ""}
