Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: digital_watch_lcd_core.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "digital_watch_lcd_core.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "digital_watch_lcd_core"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : digital_watch_lcd_core
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Slow Clock.v" in library work
Compiling verilog file "Digital Watch.v" in library work
Module <slowClock> compiled
Compiling verilog file "lcd.v" in library work
Module <digital_watch_core> compiled
Module <digital_watch_lcd_core> compiled
No errors in compilation
Analysis of file <"digital_watch_lcd_core.prj"> succeeded.
 
Compiling vhdl file "D:/phi/LAB7/lab7/driver.vhd" in Library work.
Architecture behavioral of Entity lcd_driver is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <digital_watch_lcd_core> in library <work>.

Analyzing hierarchy for module <slowClock> in library <work>.

Analyzing hierarchy for entity <lcd_driver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <digital_watch_core> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <digital_watch_lcd_core>.
Module <digital_watch_lcd_core> is correct for synthesis.
 
Analyzing module <slowClock> in library <work>.
Module <slowClock> is correct for synthesis.
 
Analyzing Entity <lcd_driver> in library <work> (Architecture <behavioral>).
Entity <lcd_driver> analyzed. Unit <lcd_driver> generated.

Analyzing module <digital_watch_core> in library <work>.
Module <digital_watch_core> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <slowClock>.
    Related source file is "Slow Clock.v".
    Found 1-bit register for signal <clk_1Hz>.
    Found 28-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <slowClock> synthesized.


Synthesizing Unit <lcd_driver>.
    Related source file is "D:/phi/LAB7/lab7/driver.vhd".
INFO:Xst:1799 - State write_addrh3 is never reached in FSM <state>.
INFO:Xst:1799 - State write_addrl3 is never reached in FSM <state>.
INFO:Xst:1799 - State write_datah1 is never reached in FSM <state>.
INFO:Xst:1799 - State write_datal1 is never reached in FSM <state>.
INFO:Xst:1799 - State s5 is never reached in FSM <charState>.
INFO:Xst:1799 - State s6 is never reached in FSM <charState>.
INFO:Xst:1799 - State s7 is never reached in FSM <charState>.
INFO:Xst:1799 - State s8 is never reached in FSM <charState>.
INFO:Xst:1799 - State s9 is never reached in FSM <charState>.
INFO:Xst:1799 - State s10 is never reached in FSM <charState>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 27                                             |
    | Inputs             | 6                                              |
    | Outputs            | 14                                             |
    | Clock              | Clk                       (rising_edge)        |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <charState>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 38                                             |
    | Inputs             | 8                                              |
    | Outputs            | 22                                             |
    | Clock              | Clk                       (rising_edge)        |
    | Power Up State     | i0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit tristate buffer for signal <lcd_data>.
    Found 32-bit adder for signal <add0000$add0000> created at line 114.
    Found 8-bit comparator greatequal for signal <charState$cmp_ge0000> created at line 230.
    Found 33-bit comparator greater for signal <charState$cmp_gt0000> created at line 115.
    Found 33-bit comparator greater for signal <charState$cmp_gt0001> created at line 127.
    Found 33-bit comparator greater for signal <charState$cmp_gt0002> created at line 139.
    Found 32-bit comparator greater for signal <charState$cmp_gt0003> created at line 222.
    Found 33-bit comparator greater for signal <charState$cmp_gt0004> created at line 269.
    Found 32-bit register for signal <Cnt>.
    Found 26-bit register for signal <counter>.
    Found 8-bit register for signal <i>.
    Found 8-bit adder for signal <i$share0000> created at line 106.
    Found 8-bit register for signal <int_addr>.
    Found 8-bit register for signal <int_data>.
    Found 8-bit register for signal <sLcdAdr>.
    Found 8-bit register for signal <sLcdDat>.
    Found 1-bit register for signal <sLcdWR>.
    Found 26-bit adder for signal <state$add0000> created at line 297.
    Found 26-bit comparator greatequal for signal <state$cmp_ge0000> created at line 298.
    Found 26-bit comparator greatequal for signal <state$cmp_ge0001> created at line 318.
    Found 26-bit comparator greatequal for signal <state$cmp_ge0002> created at line 349.
    Found 26-bit comparator greatequal for signal <state$cmp_ge0003> created at line 361.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  99 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred   4 Tristate(s).
Unit <lcd_driver> synthesized.


Synthesizing Unit <digital_watch_core>.
    Related source file is "Digital Watch.v".
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit up counter for signal <sec_digits>.
    Found 5-bit up counter for signal <hrs_digits>.
    Found 6-bit up counter for signal <min_digits>.
    Summary:
	inferred   3 Counter(s).
Unit <digital_watch_core> synthesized.


Synthesizing Unit <digital_watch_lcd_core>.
    Related source file is "lcd.v".
WARNING:Xst:647 - Input <SW<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <digital_watch_lcd_core> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 26-bit adder                                          : 1
 32-bit adder                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 28-bit up counter                                     : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
# Registers                                            : 9
 1-bit register                                        : 2
 26-bit register                                       : 1
 32-bit register                                       : 1
 8-bit register                                        : 5
# Comparators                                          : 10
 26-bit comparator greatequal                          : 4
 32-bit comparator greater                             : 1
 33-bit comparator greater                             : 4
 8-bit comparator greatequal                           : 1
# Tristates                                            : 1
 4-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <i_lcd_driver/charState/FSM> on signal <charState[1:23]> with one-hot encoding.
----------------------------------
 State | Encoding
----------------------------------
 i0    | 00000000000000000000001
 i1    | 00000000000000000000010
 i2    | 00000000000000000000100
 i3    | 00000000000000000001000
 i4    | 00000000000000000010000
 i5    | 00000000000000000100000
 i6    | 00000000000000001000000
 i7    | 00000000000000010000000
 i8    | 00000000000000100000000
 i9    | 00000000000001000000000
 i10   | 00000000000010000000000
 i11   | 00000000000100000000000
 i12   | 00000000001000000000000
 i13   | 00000000010000000000000
 i14   | 00000000100000000000000
 i15   | 00000001000000000000000
 i16   | 00000010000000000000000
 s0    | 00001000000000000000000
 s1    | 00000100000000000000000
 s2    | 00010000000000000000000
 s3    | 01000000000000000000000
 s4    | 10000000000000000000000
 s5    | unreached
 s6    | unreached
 s7    | unreached
 s8    | unreached
 s9    | unreached
 s10   | unreached
 s11   | 00100000000000000000000
----------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <i_lcd_driver/state/FSM> on signal <state[1:13]> with one-hot encoding.
--------------------------------
 State         | Encoding
--------------------------------
 init          | 0000000000001
 wait_for_data | 0000000000010
 write_addrh1  | 0000000000100
 write_addrh2  | 0000000001000
 write_addrh3  | unreached
 write_addrl1  | 0000000010000
 write_addrl2  | 0000000100000
 write_addrl3  | unreached
 chk_busyi1    | 0000001000000
 chk_busyi2    | 0000100000000
 write_datah1  | unreached
 write_datah2  | 0000010000000
 write_datah3  | 0001000000000
 write_datal1  | unreached
 write_datal2  | 0010000000000
 write_datal3  | 0100000000000
 chk_busyd1    | 1000000000000
--------------------------------
WARNING:Xst:1426 - The value init of the FF/Latch FFd23 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <sLcdDat_7> (without init value) has a constant value of 0 in block <i_lcd_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_7> (without init value) has a constant value of 0 in block <i_lcd_driver>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 3
 26-bit adder                                          : 1
 32-bit adder                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 28-bit up counter                                     : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
# Registers                                            : 100
 Flip-Flops                                            : 100
# Comparators                                          : 10
 26-bit comparator greatequal                          : 4
 32-bit comparator greater                             : 1
 33-bit comparator greater                             : 4
 8-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch FSM_FFd23 hinder the constant cleaning in the block FSM_1-parent.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <sLcdDat_7> (without init value) has a constant value of 0 in block <lcd_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_7> (without init value) has a constant value of 0 in block <lcd_driver>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <digital_watch_lcd_core> ...

Optimizing unit <digital_watch_core> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block digital_watch_lcd_core, actual ratio is 5.
FlipFlop i_lcd_driver/i_0 has been replicated 1 time(s)
FlipFlop i_lcd_driver/i_2 has been replicated 1 time(s)
FlipFlop i_lcd_driver/i_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 182
 Flip-Flops                                            : 182

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : digital_watch_lcd_core.ngr
Top Level Output File Name         : digital_watch_lcd_core
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 727
#      GND                         : 1
#      INV                         : 23
#      LUT1                        : 106
#      LUT2                        : 42
#      LUT2_D                      : 3
#      LUT2_L                      : 2
#      LUT3                        : 27
#      LUT3_D                      : 3
#      LUT3_L                      : 2
#      LUT4                        : 221
#      LUT4_D                      : 9
#      LUT4_L                      : 3
#      MUXCY                       : 190
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 86
# FlipFlops/Latches                : 182
#      FD                          : 94
#      FDC                         : 6
#      FDCE                        : 11
#      FDE                         : 21
#      FDR                         : 30
#      FDS                         : 10
#      FDSE                        : 10
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 2
#      OBUF                        : 12
#      OBUFT                       : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      234  out of   4656     5%  
 Number of Slice Flip Flops:            182  out of   9312     1%  
 Number of 4 input LUTs:                441  out of   9312     4%  
 Number of IOs:                          23
 Number of bonded IOBs:                  19  out of    232     8%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 29    |
hzclk/clk_1Hz1                     | BUFG                   | 153   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
BTN_SOUTH                          | IBUF                   | 17    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.062ns (Maximum Frequency: 99.387MHz)
   Minimum input arrival time before clock: 4.537ns
   Maximum output required time after clock: 8.453ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.619ns (frequency: 177.977MHz)
  Total number of paths / destination ports: 1219 / 58
-------------------------------------------------------------------------
Delay:               5.619ns (Levels of Logic = 9)
  Source:            hzclk/counter_7 (FF)
  Destination:       hzclk/counter_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: hzclk/counter_7 to hzclk/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  hzclk/counter_7 (hzclk/counter_7)
     LUT4:I0->O            1   0.612   0.000  hzclk/clk_1Hz_cmp_eq0000_wg_lut<0> (hzclk/clk_1Hz_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  hzclk/clk_1Hz_cmp_eq0000_wg_cy<0> (hzclk/clk_1Hz_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  hzclk/clk_1Hz_cmp_eq0000_wg_cy<1> (hzclk/clk_1Hz_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  hzclk/clk_1Hz_cmp_eq0000_wg_cy<2> (hzclk/clk_1Hz_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  hzclk/clk_1Hz_cmp_eq0000_wg_cy<3> (hzclk/clk_1Hz_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  hzclk/clk_1Hz_cmp_eq0000_wg_cy<4> (hzclk/clk_1Hz_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  hzclk/clk_1Hz_cmp_eq0000_wg_cy<5> (hzclk/clk_1Hz_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           2   0.289   0.532  hzclk/clk_1Hz_cmp_eq0000_wg_cy<6> (hzclk/clk_1Hz_cmp_eq0000)
     LUT3:I0->O           28   0.612   1.072  hzclk/counter_or00001 (hzclk/counter_or0000)
     FDR:R                     0.795          hzclk/counter_0
    ----------------------------------------
    Total                      5.619ns (3.483ns logic, 2.136ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hzclk/clk_1Hz1'
  Clock period: 10.062ns (frequency: 99.387MHz)
  Total number of paths / destination ports: 72619 / 205
-------------------------------------------------------------------------
Delay:               10.062ns (Levels of Logic = 9)
  Source:            i_lcd_driver/i_7 (FF)
  Destination:       i_lcd_driver/i_7 (FF)
  Source Clock:      hzclk/clk_1Hz1 rising
  Destination Clock: hzclk/clk_1Hz1 rising

  Data Path: i_lcd_driver/i_7 to i_lcd_driver/i_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.514   0.651  i_lcd_driver/i_7 (i_lcd_driver/i_7)
     LUT3_D:I0->O          7   0.612   0.632  LcdChar_and00001 (LcdChar_and0000)
     LUT4:I2->O            1   0.612   0.000  LcdChar<2>101_SW1_F (N127)
     MUXF5:I0->O           1   0.278   0.360  LcdChar<2>101_SW1 (N77)
     LUT4_D:I3->LO         1   0.612   0.169  LcdChar<2>120 (N144)
     LUT2:I1->O            1   0.612   0.360  i_lcd_driver/charState_cmp_eq000023 (i_lcd_driver/charState_cmp_eq000023)
     LUT4_D:I3->O         13   0.612   0.905  i_lcd_driver/charState_cmp_eq000053 (i_lcd_driver/charState_cmp_eq0000)
     LUT2_D:I1->O          2   0.612   0.383  i_lcd_driver/sLcdWR_mux000141 (N28)
     LUT4:I3->O            8   0.612   0.646  i_lcd_driver/i_mux0000<0>21 (N13)
     LUT4:I3->O            1   0.612   0.000  i_lcd_driver/i_mux0000<6>1 (i_lcd_driver/i_mux0000<6>)
     FD:D                      0.268          i_lcd_driver/i_1
    ----------------------------------------
    Total                     10.062ns (5.956ns logic, 4.106ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 58 / 29
-------------------------------------------------------------------------
Offset:              4.537ns (Levels of Logic = 2)
  Source:            BTN_SOUTH (PAD)
  Destination:       hzclk/counter_0 (FF)
  Destination Clock: CLK rising

  Data Path: BTN_SOUTH to hzclk/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.106   0.952  BTN_SOUTH_IBUF (BTN_SOUTH_IBUF)
     LUT3:I2->O           28   0.612   1.072  hzclk/counter_or00001 (hzclk/counter_or0000)
     FDR:R                     0.795          hzclk/counter_0
    ----------------------------------------
    Total                      4.537ns (2.513ns logic, 2.024ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hzclk/clk_1Hz1'
  Total number of paths / destination ports: 113 / 12
-------------------------------------------------------------------------
Offset:              8.453ns (Levels of Logic = 5)
  Source:            i_lcd_driver/state_FSM_FFd11 (FF)
  Destination:       SF_D<11> (PAD)
  Source Clock:      hzclk/clk_1Hz1 rising

  Data Path: i_lcd_driver/state_FSM_FFd11 to SF_D<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.514   0.862  i_lcd_driver/state_FSM_FFd11 (i_lcd_driver/state_FSM_FFd11)
     LUT3:I1->O            1   0.612   0.360  i_lcd_driver/lcd_data_mux0000<4>4_SW0 (N201)
     LUT4:I3->O            2   0.612   0.383  i_lcd_driver/lcd_data_mux0000<4>4 (N21)
     LUT4:I3->O            1   0.612   0.360  i_lcd_driver/lcd_data_mux0000<7>_SW1 (N117)
     LUT4:I3->O            1   0.612   0.357  i_lcd_driver/lcd_data_mux0000<7> (SF_D_11_OBUFT)
     OBUFT:I->O                3.169          SF_D_11_OBUFT (SF_D<11>)
    ----------------------------------------
    Total                      8.453ns (6.131ns logic, 2.322ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.74 secs
 
--> 

Total memory usage is 217188 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :   11 (   0 filtered)

