###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 20:09:16 2016
#  Command:           optDesign -postCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][23] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][23] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[18] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.245
- Setup                         2.175
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.519
- Arrival Time                  1.287
= Slack Time                   -0.768
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.768 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.735 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.667 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y v   | INVX8    | 0.079 | 0.055 |   0.155 |   -0.613 | 
     | FECTS_clks_clk___L4_I26               | A v -> Y ^   | INVX8    | 0.158 | 0.098 |   0.253 |   -0.515 | 
     | \haddr2_d_reg[18]                     | CLK ^ -> Q v | DFFSR    | 0.024 | 0.156 |   0.409 |   -0.359 | 
     | FE_OCPUNCOC5887_haddr2_d_18_          | A v -> Y v   | BUFX4    | 0.017 | 0.056 |   0.465 |   -0.303 | 
     | FE_RC_8238_0                          | A v -> Y ^   | XOR2X1   | 0.058 | 0.046 |   0.510 |   -0.258 | 
     | FE_OCP_RBC9953_FE_RN_3126_0           | A ^ -> Y ^   | BUFX4    | 0.042 | 0.041 |   0.551 |   -0.217 | 
     | FE_RC_20049_0                         | C ^ -> Y v   | AOI21X1  | 0.026 | 0.032 |   0.583 |   -0.185 | 
     | FE_RC_21359_0                         | B v -> Y ^   | NAND3X1  | 0.058 | 0.051 |   0.635 |   -0.133 | 
     | FE_RC_13342_0                         | C ^ -> Y v   | NOR3X1   | 0.037 | 0.039 |   0.674 |   -0.095 | 
     | FE_RC_24739_0                         | A v -> Y v   | BUFX4    | 0.033 | 0.066 |   0.740 |   -0.028 | 
     | FE_RC_23562_0                         | A v -> Y v   | AND2X1   | 0.018 | 0.042 |   0.782 |    0.014 | 
     | FE_RC_23561_0                         | B v -> Y v   | AND2X1   | 0.018 | 0.045 |   0.827 |    0.059 | 
     | FE_RC_23560_0                         | A v -> Y v   | AND2X2   | 0.022 | 0.045 |   0.872 |    0.104 | 
     | FE_OCP_RBC11439_FE_RN_12908_0         | A v -> Y ^   | INVX8    | 0.021 | 0.028 |   0.900 |    0.132 | 
     | FE_RC_24746_0                         | B ^ -> Y v   | OAI21X1  | 0.033 | 0.040 |   0.941 |    0.172 | 
     | FE_OCP_RBC11452_FE_RN_4160_0          | A v -> Y ^   | INVX1    | 0.002 | 0.023 |   0.964 |    0.196 | 
     | FE_OCP_RBC11451_FE_RN_4160_0          | A ^ -> Y ^   | BUFX4    | 0.080 | 0.065 |   1.029 |    0.261 | 
     | FE_OCP_RBC11204_FE_RN_4160_0          | A ^ -> Y ^   | BUFX4    | 0.025 | 0.036 |   1.064 |    0.296 | 
     | FE_RC_7200_0                          | A ^ -> Y v   | NAND2X1  | 0.250 | 0.019 |   1.083 |    0.315 | 
     | FE_OFC6959_FE_RN_4584_0               | A v -> Y v   | BUFX2    | 0.105 | 0.106 |   1.189 |    0.421 | 
     | FE_RC_8433_0                          | B v -> Y ^   | AOI22X1  | 0.088 | 0.098 |   1.287 |    0.519 | 
     | \link_addr_2_fifo/data_mem_reg[0][23] | D ^          | DFFPOSX1 | 0.088 | 0.000 |   1.287 |    0.519 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.768 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.801 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.869 | 
     | FECTS_clks_clk___L3_I4                | A ^ -> Y v   | INVX8    | 0.055 | 0.047 |   0.148 |    0.916 | 
     | FECTS_clks_clk___L4_I18               | A v -> Y ^   | INVX8    | 0.138 | 0.063 |   0.211 |    0.979 | 
     | \link_addr_2_fifo/data_mem_reg[0][23] | CLK ^        | DFFPOSX1 | 0.156 | 0.034 |   0.245 |    1.013 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][22] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][22] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[18] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.241
- Setup                         2.036
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.654
- Arrival Time                  1.313
= Slack Time                   -0.659
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.659 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.626 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.558 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y v   | INVX8    | 0.079 | 0.055 |   0.155 |   -0.504 | 
     | FECTS_clks_clk___L4_I26               | A v -> Y ^   | INVX8    | 0.158 | 0.098 |   0.253 |   -0.405 | 
     | \haddr2_d_reg[18]                     | CLK ^ -> Q v | DFFSR    | 0.024 | 0.156 |   0.409 |   -0.250 | 
     | FE_OCPUNCOC5887_haddr2_d_18_          | A v -> Y v   | BUFX4    | 0.017 | 0.056 |   0.465 |   -0.194 | 
     | FE_RC_8238_0                          | A v -> Y ^   | XOR2X1   | 0.058 | 0.046 |   0.510 |   -0.149 | 
     | FE_OCP_RBC9953_FE_RN_3126_0           | A ^ -> Y ^   | BUFX4    | 0.042 | 0.041 |   0.551 |   -0.108 | 
     | FE_RC_20049_0                         | C ^ -> Y v   | AOI21X1  | 0.026 | 0.032 |   0.583 |   -0.076 | 
     | FE_RC_21359_0                         | B v -> Y ^   | NAND3X1  | 0.058 | 0.051 |   0.635 |   -0.024 | 
     | FE_RC_13342_0                         | C ^ -> Y v   | NOR3X1   | 0.037 | 0.039 |   0.674 |    0.015 | 
     | FE_RC_24739_0                         | A v -> Y v   | BUFX4    | 0.033 | 0.066 |   0.740 |    0.081 | 
     | FE_RC_23562_0                         | A v -> Y v   | AND2X1   | 0.018 | 0.042 |   0.782 |    0.123 | 
     | FE_RC_23561_0                         | B v -> Y v   | AND2X1   | 0.018 | 0.045 |   0.827 |    0.169 | 
     | FE_RC_23560_0                         | A v -> Y v   | AND2X2   | 0.022 | 0.045 |   0.872 |    0.213 | 
     | FE_OCP_RBC11439_FE_RN_12908_0         | A v -> Y ^   | INVX8    | 0.021 | 0.028 |   0.900 |    0.242 | 
     | FE_RC_24746_0                         | B ^ -> Y v   | OAI21X1  | 0.033 | 0.040 |   0.941 |    0.282 | 
     | FE_OCP_RBC11452_FE_RN_4160_0          | A v -> Y ^   | INVX1    | 0.002 | 0.023 |   0.964 |    0.305 | 
     | FE_OCP_RBC11451_FE_RN_4160_0          | A ^ -> Y ^   | BUFX4    | 0.080 | 0.065 |   1.029 |    0.370 | 
     | FE_OCP_RBC11206_FE_RN_4160_0          | A ^ -> Y ^   | BUFX4    | 0.018 | 0.030 |   1.059 |    0.400 | 
     | FE_RC_9131_0                          | B ^ -> Y v   | NAND2X1  | 0.250 | 0.020 |   1.078 |    0.419 | 
     | FE_OCP_RBC9487_FE_RN_1230_0           | A v -> Y v   | BUFX2    | 0.115 | 0.118 |   1.196 |    0.538 | 
     | FE_RC_20663_0                         | D v -> Y ^   | AOI22X1  | 0.058 | 0.067 |   1.264 |    0.605 | 
     | FE_OCPUNCOC10930_n1709                | A ^ -> Y ^   | BUFX2    | 0.030 | 0.049 |   1.313 |    0.654 | 
     | \link_addr_2_fifo/data_mem_reg[0][22] | D ^          | DFFPOSX1 | 0.030 | 0.000 |   1.313 |    0.654 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.659 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.692 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.760 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.070 | 0.047 |   0.147 |    0.806 | 
     | FECTS_clks_clk___L4_I29               | A v -> Y ^   | INVX8    | 0.123 | 0.087 |   0.234 |    0.893 | 
     | \link_addr_2_fifo/data_mem_reg[0][22] | CLK ^        | DFFPOSX1 | 0.126 | 0.007 |   0.241 |    0.900 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][1] /CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][1] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                    (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.236
- Setup                         2.099
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.588
- Arrival Time                  1.242
= Slack Time                   -0.654
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.654 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.621 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.553 | 
     | FECTS_clks_clk___L3_I3               | A ^ -> Y v   | INVX8    | 0.064 | 0.044 |   0.145 |   -0.509 | 
     | FECTS_clks_clk___L4_I14              | A v -> Y ^   | INVX8    | 0.163 | 0.111 |   0.256 |   -0.398 | 
     | \cur_state_reg[1]                    | CLK ^ -> Q v | DFFSR    | 0.022 | 0.150 |   0.406 |   -0.248 | 
     | FE_OCPUNCOC11285_cur_state_1_        | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.455 |   -0.199 | 
     | FE_OCP_RBC11125_cur_state_1_         | A v -> Y ^   | INVX8    | 0.010 | 0.022 |   0.476 |   -0.178 | 
     | U3523                                | B ^ -> Y ^   | AND2X2   | 0.025 | 0.046 |   0.522 |   -0.132 | 
     | FE_OCP_RBC11035_n4452                | A ^ -> Y v   | INVX4    | 0.012 | 0.025 |   0.547 |   -0.107 | 
     | FE_RC_15774_0                        | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.595 |   -0.059 | 
     | FE_OCP_RBC11036_FE_RN_10049_0        | A ^ -> Y v   | INVX8    | 0.041 | 0.031 |   0.626 |   -0.028 | 
     | FE_RC_24489_0                        | C v -> Y ^   | NOR3X1   | 0.055 | 0.037 |   0.663 |    0.009 | 
     | FE_RC_20073_0                        | B ^ -> Y ^   | AND2X2   | 0.020 | 0.040 |   0.703 |    0.049 | 
     | FE_OCPUNCOC10469_FE_OCPN8023_n3520   | A ^ -> Y ^   | BUFX4    | 0.054 | 0.052 |   0.755 |    0.101 | 
     | FE_RC_20182_0                        | B ^ -> Y v   | NAND2X1  | 0.250 | 0.032 |   0.786 |    0.133 | 
     | FE_RC_19864_0                        | C v -> Y ^   | OAI21X1  | 0.056 | 0.108 |   0.894 |    0.240 | 
     | FE_OCP_RBC11050_FE_RN_10630_0        | A ^ -> Y ^   | BUFX4    | 0.064 | 0.052 |   0.946 |    0.292 | 
     | FE_RC_22031_0                        | B ^ -> Y ^   | AND2X2   | 0.082 | 0.089 |   1.035 |    0.381 | 
     | FE_RC_16493_0                        | A ^ -> Y ^   | AND2X2   | 0.019 | 0.041 |   1.076 |    0.422 | 
     | FE_RC_16492_0                        | A ^ -> Y v   | NAND2X1  | 0.035 | 0.029 |   1.105 |    0.451 | 
     | FE_OCP_RBC11463_FE_OFN151_n3958      | A v -> Y v   | BUFX4    | 0.009 | 0.051 |   1.156 |    0.502 | 
     | FE_OCP_RBC11464_FE_OFN151_n3958      | A v -> Y ^   | INVX8    | 0.005 | 0.019 |   1.175 |    0.521 | 
     | FE_RC_5290_0                         | S ^ -> Y ^   | MUX2X1   | 0.077 | 0.066 |   1.241 |    0.587 | 
     | \link_addr_1_fifo/data_mem_reg[0][1] | D ^          | DFFPOSX1 | 0.077 | 0.000 |   1.242 |    0.588 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.654 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.687 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.755 | 
     | FECTS_clks_clk___L3_I4               | A ^ -> Y v   | INVX8    | 0.055 | 0.047 |   0.148 |    0.802 | 
     | FECTS_clks_clk___L4_I21              | A v -> Y ^   | INVX8    | 0.130 | 0.062 |   0.210 |    0.864 | 
     | \link_addr_1_fifo/data_mem_reg[0][1] | CLK ^        | DFFPOSX1 | 0.147 | 0.026 |   0.236 |    0.890 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][31] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][31] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[11] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.273
- Setup                         2.169
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.553
- Arrival Time                  1.193
= Slack Time                   -0.640
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.640 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.607 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.539 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.491 | 
     | FECTS_clks_clk___L4_I7                | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.378 | 
     | \haddr2_d_reg[11]                     | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.145 |   0.407 |   -0.233 | 
     | FE_OCP_RBC11383_haddr2_d_11_          | A ^ -> Y v   | INVX2    | 0.010 | 0.025 |   0.432 |   -0.208 | 
     | FE_OCP_RBC11405_haddr2_d_11_          | A v -> Y ^   | INVX4    | 0.014 | 0.024 |   0.456 |   -0.184 | 
     | U4489                                 | S ^ -> Y ^   | MUX2X1   | 0.051 | 0.049 |   0.505 |   -0.135 | 
     | FE_OCP_RBC11427_n3538                 | A ^ -> Y v   | INVX2    | 0.028 | 0.031 |   0.536 |   -0.104 | 
     | FE_OCP_RBC11428_n3538                 | A v -> Y ^   | INVX8    | 0.065 | 0.035 |   0.571 |   -0.069 | 
     | FE_RC_74_0                            | A ^ -> Y ^   | AND2X2   | 0.037 | 0.068 |   0.639 |   -0.000 | 
     | FE_RC_13960_0                         | A ^ -> Y ^   | AND2X2   | 0.021 | 0.041 |   0.681 |    0.041 | 
     | FE_RC_13594_0                         | C ^ -> Y v   | NAND3X1  | 0.022 | 0.018 |   0.699 |    0.059 | 
     | FE_OCP_RBC11437_FE_RN_1618_0          | A v -> Y v   | BUFX4    | 0.005 | 0.049 |   0.747 |    0.108 | 
     | FE_OCP_RBC11436_FE_RN_1618_0          | A v -> Y ^   | INVX8    | 0.033 | 0.020 |   0.767 |    0.128 | 
     | FE_RC_23561_0                         | A ^ -> Y ^   | AND2X1   | 0.033 | 0.039 |   0.806 |    0.166 | 
     | FE_RC_23560_0                         | A ^ -> Y ^   | AND2X2   | 0.032 | 0.048 |   0.854 |    0.214 | 
     | FE_OCP_RBC11439_FE_RN_12908_0         | A ^ -> Y v   | INVX8    | 0.021 | 0.029 |   0.883 |    0.243 | 
     | FE_RC_24746_0                         | B v -> Y ^   | OAI21X1  | 0.087 | 0.079 |   0.962 |    0.322 | 
     | FE_OCP_RBC11450_FE_RN_4160_0          | A ^ -> Y ^   | BUFX4    | 0.058 | 0.049 |   1.011 |    0.371 | 
     | FE_RC_24715_0                         | A ^ -> Y ^   | OR2X2    | 0.037 | 0.062 |   1.073 |    0.433 | 
     | FE_OCP_RBC11473_FE_RN_15709_0         | A ^ -> Y v   | INVX8    | 0.035 | 0.029 |   1.102 |    0.462 | 
     | FE_RC_22918_0                         | B v -> Y ^   | AOI22X1  | 0.102 | 0.091 |   1.192 |    0.553 | 
     | \link_addr_2_fifo/data_mem_reg[0][31] | D ^          | DFFPOSX1 | 0.102 | 0.001 |   1.193 |    0.553 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.640 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.673 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.741 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y v   | INVX8    | 0.064 | 0.044 |   0.145 |    0.785 | 
     | FECTS_clks_clk___L4_I14               | A v -> Y ^   | INVX8    | 0.163 | 0.111 |   0.256 |    0.896 | 
     | \link_addr_2_fifo/data_mem_reg[0][31] | CLK ^        | DFFPOSX1 | 0.166 | 0.017 |   0.273 |    0.912 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][19] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][19] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[11] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.251
- Setup                         2.003
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.698
- Arrival Time                  1.317
= Slack Time                   -0.619
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.619 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.586 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.519 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.470 | 
     | FECTS_clks_clk___L4_I7                | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.357 | 
     | \haddr2_d_reg[11]                     | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.145 |   0.407 |   -0.213 | 
     | FE_OCP_RBC11383_haddr2_d_11_          | A ^ -> Y v   | INVX2    | 0.010 | 0.025 |   0.432 |   -0.187 | 
     | FE_OCP_RBC11405_haddr2_d_11_          | A v -> Y ^   | INVX4    | 0.014 | 0.024 |   0.456 |   -0.163 | 
     | U4489                                 | S ^ -> Y ^   | MUX2X1   | 0.051 | 0.049 |   0.505 |   -0.114 | 
     | FE_OCP_RBC11427_n3538                 | A ^ -> Y v   | INVX2    | 0.028 | 0.031 |   0.536 |   -0.084 | 
     | FE_OCP_RBC11428_n3538                 | A v -> Y ^   | INVX8    | 0.065 | 0.035 |   0.571 |   -0.048 | 
     | FE_RC_74_0                            | A ^ -> Y ^   | AND2X2   | 0.037 | 0.068 |   0.639 |    0.020 | 
     | FE_RC_13960_0                         | A ^ -> Y ^   | AND2X2   | 0.021 | 0.041 |   0.681 |    0.061 | 
     | FE_RC_13594_0                         | C ^ -> Y v   | NAND3X1  | 0.022 | 0.018 |   0.699 |    0.079 | 
     | FE_OCP_RBC11437_FE_RN_1618_0          | A v -> Y v   | BUFX4    | 0.005 | 0.049 |   0.747 |    0.128 | 
     | FE_OCP_RBC11436_FE_RN_1618_0          | A v -> Y ^   | INVX8    | 0.033 | 0.020 |   0.767 |    0.148 | 
     | FE_RC_23561_0                         | A ^ -> Y ^   | AND2X1   | 0.033 | 0.039 |   0.806 |    0.187 | 
     | FE_RC_23560_0                         | A ^ -> Y ^   | AND2X2   | 0.032 | 0.048 |   0.854 |    0.234 | 
     | FE_OCP_RBC11439_FE_RN_12908_0         | A ^ -> Y v   | INVX8    | 0.021 | 0.029 |   0.883 |    0.264 | 
     | FE_RC_24746_0                         | B v -> Y ^   | OAI21X1  | 0.087 | 0.079 |   0.962 |    0.342 | 
     | FE_OCP_RBC11450_FE_RN_4160_0          | A ^ -> Y ^   | BUFX4    | 0.058 | 0.049 |   1.011 |    0.391 | 
     | FE_RC_24715_0                         | A ^ -> Y ^   | OR2X2    | 0.037 | 0.062 |   1.073 |    0.454 | 
     | FE_OCP_RBC11473_FE_RN_15709_0         | A ^ -> Y v   | INVX8    | 0.035 | 0.029 |   1.102 |    0.482 | 
     | FE_OCP_RBC11472_FE_RN_15709_0         | A v -> Y v   | BUFX4    | 0.097 | 0.080 |   1.181 |    0.562 | 
     | FE_RC_25567_0                         | B v -> Y ^   | AOI22X1  | 0.061 | 0.092 |   1.273 |    0.654 | 
     | FE_OCPUNCOC10883_n2096                | A ^ -> Y ^   | BUFX4    | 0.044 | 0.042 |   1.315 |    0.695 | 
     | \link_addr_2_fifo/data_mem_reg[0][19] | D ^          | DFFPOSX1 | 0.044 | 0.003 |   1.317 |    0.698 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.619 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.653 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.720 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.070 | 0.047 |   0.147 |    0.767 | 
     | FECTS_clks_clk___L4_I28               | A v -> Y ^   | INVX8    | 0.126 | 0.093 |   0.240 |    0.859 | 
     | \link_addr_2_fifo/data_mem_reg[0][19] | CLK ^        | DFFPOSX1 | 0.129 | 0.012 |   0.251 |    0.871 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][11] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[11] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.245
- Setup                         2.005
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.689
- Arrival Time                  1.293
= Slack Time                   -0.603
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |              |          |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                               | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.603 | 
     | FECTS_clks_clk___L1_I0                        | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.570 | 
     | FECTS_clks_clk___L2_I0                        | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.503 | 
     | FECTS_clks_clk___L3_I1                        | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.454 | 
     | FECTS_clks_clk___L4_I7                        | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.341 | 
     | \haddr2_d_reg[11]                             | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.145 |   0.407 |   -0.197 | 
     | FE_OCP_RBC11383_haddr2_d_11_                  | A ^ -> Y v   | INVX2    | 0.010 | 0.025 |   0.432 |   -0.171 | 
     | FE_OCP_RBC11405_haddr2_d_11_                  | A v -> Y ^   | INVX4    | 0.014 | 0.024 |   0.456 |   -0.147 | 
     | U4489                                         | S ^ -> Y ^   | MUX2X1   | 0.051 | 0.049 |   0.505 |   -0.098 | 
     | FE_OCP_RBC11427_n3538                         | A ^ -> Y v   | INVX2    | 0.028 | 0.031 |   0.536 |   -0.068 | 
     | FE_OCP_RBC11428_n3538                         | A v -> Y ^   | INVX8    | 0.065 | 0.035 |   0.571 |   -0.032 | 
     | FE_RC_74_0                                    | A ^ -> Y ^   | AND2X2   | 0.037 | 0.068 |   0.639 |    0.036 | 
     | FE_RC_13960_0                                 | A ^ -> Y ^   | AND2X2   | 0.021 | 0.041 |   0.681 |    0.077 | 
     | FE_RC_13594_0                                 | C ^ -> Y v   | NAND3X1  | 0.022 | 0.018 |   0.699 |    0.096 | 
     | FE_OCP_RBC11437_FE_RN_1618_0                  | A v -> Y v   | BUFX4    | 0.005 | 0.049 |   0.747 |    0.144 | 
     | FE_OCP_RBC11436_FE_RN_1618_0                  | A v -> Y ^   | INVX8    | 0.033 | 0.020 |   0.767 |    0.164 | 
     | FE_RC_23561_0                                 | A ^ -> Y ^   | AND2X1   | 0.033 | 0.039 |   0.806 |    0.203 | 
     | FE_RC_23560_0                                 | A ^ -> Y ^   | AND2X2   | 0.032 | 0.048 |   0.854 |    0.250 | 
     | FE_OCP_RBC11439_FE_RN_12908_0                 | A ^ -> Y v   | INVX8    | 0.021 | 0.029 |   0.883 |    0.280 | 
     | FE_RC_24746_0                                 | B v -> Y ^   | OAI21X1  | 0.087 | 0.079 |   0.962 |    0.359 | 
     | FE_OCP_RBC11452_FE_RN_4160_0                  | A ^ -> Y v   | INVX1    | 0.019 | 0.046 |   1.008 |    0.404 | 
     | FE_OCP_RBC11451_FE_RN_4160_0                  | A v -> Y v   | BUFX4    | 0.068 | 0.063 |   1.071 |    0.468 | 
     | FE_OCPUNCOC11292_FE_OCP_RBN11198_FE_RN_4160_0 | A v -> Y v   | BUFX4    | 0.028 | 0.068 |   1.139 |    0.536 | 
     | FE_RC_25546_0                                 | C v -> Y ^   | NAND3X1  | 0.052 | 0.045 |   1.184 |    0.581 | 
     | FE_OCP_DRV_C6214_FE_RN_9239_0                 | A ^ -> Y ^   | BUFX4    | 0.012 | 0.021 |   1.206 |    0.602 | 
     | FE_RC_14357_0                                 | B ^ -> Y ^   | AND2X1   | 0.100 | 0.086 |   1.292 |    0.689 | 
     | \link_addr_2_fifo/data_mem_reg[0][11]         | D ^          | DFFPOSX1 | 0.100 | 0.001 |   1.293 |    0.689 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.603 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.636 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.704 | 
     | FECTS_clks_clk___L3_I4                | A ^ -> Y v   | INVX8    | 0.055 | 0.047 |   0.148 |    0.751 | 
     | FECTS_clks_clk___L4_I18               | A v -> Y ^   | INVX8    | 0.138 | 0.063 |   0.211 |    0.814 | 
     | \link_addr_2_fifo/data_mem_reg[0][11] | CLK ^        | DFFPOSX1 | 0.156 | 0.034 |   0.245 |    0.848 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[0][1] /CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[0][1] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                    (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.274
- Setup                         1.931
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.793
- Arrival Time                  1.390
= Slack Time                   -0.598
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.598 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.565 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.497 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.064 | 0.044 |   0.145 |   -0.453 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.163 | 0.111 |   0.256 |   -0.342 | 
     | \cur_state_reg[1]                                  | CLK ^ -> Q v | DFFSR    | 0.022 | 0.150 |   0.406 |   -0.191 | 
     | FE_OCPUNCOC11285_cur_state_1_                      | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.455 |   -0.143 | 
     | FE_OCP_RBC11125_cur_state_1_                       | A v -> Y ^   | INVX8    | 0.010 | 0.022 |   0.476 |   -0.121 | 
     | U3523                                              | B ^ -> Y ^   | AND2X2   | 0.025 | 0.046 |   0.522 |   -0.075 | 
     | FE_OCP_RBC11035_n4452                              | A ^ -> Y v   | INVX4    | 0.012 | 0.025 |   0.547 |   -0.050 | 
     | FE_RC_15774_0                                      | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.595 |   -0.003 | 
     | FE_OCP_RBC11036_FE_RN_10049_0                      | A ^ -> Y v   | INVX8    | 0.041 | 0.031 |   0.626 |    0.028 | 
     | FE_RC_24608_0                                      | C v -> Y ^   | NOR3X1   | 0.071 | 0.048 |   0.674 |    0.076 | 
     | FE_RC_24609_0                                      | A ^ -> Y v   | INVX4    | 0.040 | 0.035 |   0.708 |    0.110 | 
     | FE_RC_6460_0                                       | A v -> Y v   | OR2X2    | 0.033 | 0.051 |   0.759 |    0.161 | 
     | FE_OCPC10891_n3638                                 | A v -> Y v   | BUFX2    | 0.020 | 0.048 |   0.808 |    0.210 | 
     | FE_RC_23557_0                                      | A v -> Y v   | OR2X2    | 0.012 | 0.045 |   0.852 |    0.254 | 
     | FE_OCP_RBC10693_FE_RN_14950_0                      | A v -> Y ^   | INVX4    | 0.009 | 0.021 |   0.873 |    0.275 | 
     | FE_RC_20471_0                                      | C ^ -> Y v   | NAND3X1  | 0.023 | 0.016 |   0.889 |    0.291 | 
     | FE_OCP_RBC10788_n4789                              | A v -> Y v   | BUFX4    | 0.024 | 0.060 |   0.949 |    0.351 | 
     | U4605                                              | A v -> Y ^   | AOI21X1  | 0.069 | 0.072 |   1.021 |    0.423 | 
     | FE_OCPUNCOC10880_n3639                             | A ^ -> Y ^   | BUFX4    | 0.020 | 0.025 |   1.046 |    0.448 | 
     | FE_OCP_RBC10793_n3639                              | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.066 |    0.468 | 
     | FE_RC_9178_0                                       | A v -> Y v   | AND2X2   | 0.036 | 0.049 |   1.115 |    0.517 | 
     | FE_RC_24105_0                                      | C v -> Y ^   | NAND3X1  | 0.067 | 0.057 |   1.172 |    0.574 | 
     | FE_OCP_DRV_C10964_FE_OCP_RBN2215_n3979             | A ^ -> Y ^   | BUFX4    | 0.042 | 0.040 |   1.212 |    0.614 | 
     | FE_OCPC11372_FE_OCP_DRV_N10964_FE_OCP_RBN2215_n397 | A ^ -> Y ^   | BUFX2    | 0.032 | 0.052 |   1.264 |    0.666 | 
     | 9                                                  |              |          |       |       |         |          | 
     | FE_OCP_RBC10808_n3979                              | A ^ -> Y v   | INVX8    | 0.017 | 0.027 |   1.291 |    0.693 | 
     | U4636                                              | S v -> Y ^   | MUX2X1   | 0.121 | 0.099 |   1.389 |    0.792 | 
     | \link_addr_0_fifo/data_mem_reg[0][1]               | D ^          | DFFPOSX1 | 0.121 | 0.001 |   1.390 |    0.793 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.598 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.631 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.698 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |    0.747 | 
     | FECTS_clks_clk___L4_I6               | A v -> Y ^   | INVX8    | 0.166 | 0.117 |   0.266 |    0.864 | 
     | \link_addr_0_fifo/data_mem_reg[0][1] | CLK ^        | DFFPOSX1 | 0.168 | 0.008 |   0.274 |    0.872 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][8] /CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][8] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[11] /Q                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.260
- Setup                         1.853
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.857
- Arrival Time                  1.448
= Slack Time                   -0.590
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.590 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.557 | 
     | FECTS_clks_clk___L2_I0                       | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.490 | 
     | FECTS_clks_clk___L3_I1                       | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.441 | 
     | FECTS_clks_clk___L4_I7                       | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.328 | 
     | \haddr1_d_reg[11]                            | CLK ^ -> Q ^ | DFFSR    | 0.037 | 0.157 |   0.419 |   -0.171 | 
     | FE_OCPUNCOC9104_haddr1_d_11_                 | A ^ -> Y ^   | BUFX4    | 0.046 | 0.045 |   0.464 |   -0.126 | 
     | U4372                                        | S ^ -> Y v   | MUX2X1   | 0.035 | 0.057 |   0.521 |   -0.069 | 
     | FE_RC_19498_0                                | A v -> Y ^   | INVX8    | 0.029 | 0.033 |   0.554 |   -0.036 | 
     | FE_RC_21587_0                                | B ^ -> Y v   | NOR2X1   | 0.292 | 0.028 |   0.582 |   -0.008 | 
     | FE_RC_21586_0                                | A v -> Y v   | AND2X2   | 0.120 | 0.092 |   0.674 |    0.084 | 
     | FE_RC_21584_0                                | B v -> Y v   | AND2X2   | 0.034 | 0.072 |   0.746 |    0.156 | 
     | FE_RC_21585_0                                | A v -> Y ^   | INVX4    | 0.018 | 0.026 |   0.773 |    0.182 | 
     | FE_RC_25338_0                                | C ^ -> Y v   | NOR3X1   | 0.032 | 0.027 |   0.799 |    0.209 | 
     | FE_RC_16205_0                                | A v -> Y ^   | NAND2X1  | 0.047 | 0.042 |   0.841 |    0.251 | 
     | FE_OCP_RBC10441_n3439                        | A ^ -> Y ^   | BUFX4    | 0.080 | 0.061 |   0.902 |    0.312 | 
     | FE_OCPC11352_FE_OCP_RBN10441_n3439           | A ^ -> Y ^   | BUFX4    | 0.042 | 0.048 |   0.950 |    0.360 | 
     | FE_OCPC10633_FE_OCP_RBN10441_n3439           | A ^ -> Y ^   | BUFX4    | 0.016 | 0.027 |   0.977 |    0.387 | 
     | FE_RC_16269_0                                | B ^ -> Y ^   | OR2X1    | 0.047 | 0.070 |   1.047 |    0.457 | 
     | FE_RC_24943_0                                | B ^ -> Y v   | NAND3X1  | 0.031 | 0.033 |   1.080 |    0.490 | 
     | FE_OCP_RBC11177_FE_OFN151_n3958              | A v -> Y v   | BUFX2    | 0.019 | 0.047 |   1.128 |    0.538 | 
     | FE_OCP_RBC11176_FE_OFN151_n3958              | A v -> Y ^   | INVX8    | 0.052 | 0.031 |   1.159 |    0.569 | 
     | FE_OCPC11360_FE_OCP_RBN11176_FE_OFN151_n3958 | A ^ -> Y ^   | BUFX4    | 0.035 | 0.037 |   1.196 |    0.606 | 
     | FE_OCP_RBC11086_FE_OFN151_n3958              | A ^ -> Y ^   | BUFX4    | 0.061 | 0.056 |   1.252 |    0.662 | 
     | FE_OCP_RBC10378_FE_OFN151_n3958              | A ^ -> Y ^   | BUFX4    | 0.035 | 0.036 |   1.288 |    0.698 | 
     | FE_OCP_RBC7979_FE_OFN151_n3958               | A ^ -> Y v   | INVX8    | 0.051 | 0.033 |   1.321 |    0.731 | 
     | FE_RC_19118_0                                | D v -> Y ^   | AOI22X1  | 0.053 | 0.059 |   1.380 |    0.790 | 
     | FE_OFC3951_n1962                             | A ^ -> Y v   | INVX2    | 0.030 | 0.031 |   1.412 |    0.821 | 
     | FE_OFC3952_n1962                             | A v -> Y ^   | INVX8    | 0.029 | 0.030 |   1.442 |    0.851 | 
     | \link_addr_1_fifo/data_mem_reg[0][8]         | D ^          | DFFPOSX1 | 0.030 | 0.006 |   1.448 |    0.857 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.590 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.623 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.691 | 
     | FECTS_clks_clk___L3_I2               | A ^ -> Y v   | INVX8    | 0.095 | 0.056 |   0.156 |    0.747 | 
     | FECTS_clks_clk___L4_I9               | A v -> Y ^   | INVX8    | 0.119 | 0.100 |   0.256 |    0.846 | 
     | \link_addr_1_fifo/data_mem_reg[0][8] | CLK ^        | DFFPOSX1 | 0.119 | 0.004 |   0.260 |    0.850 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][23] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][23] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.243
- Setup                         1.901
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.792
- Arrival Time                  1.379
= Slack Time                   -0.587
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.587 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.554 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.487 | 
     | FECTS_clks_clk___L3_I3                     | A ^ -> Y v   | INVX8    | 0.064 | 0.044 |   0.145 |   -0.443 | 
     | FECTS_clks_clk___L4_I14                    | A v -> Y ^   | INVX8    | 0.163 | 0.111 |   0.256 |   -0.332 | 
     | \cur_state_reg[1]                          | CLK ^ -> Q v | DFFSR    | 0.022 | 0.150 |   0.406 |   -0.181 | 
     | FE_OCPUNCOC11285_cur_state_1_              | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.455 |   -0.133 | 
     | FE_OCP_RBC11125_cur_state_1_               | A v -> Y ^   | INVX8    | 0.010 | 0.022 |   0.476 |   -0.111 | 
     | U3523                                      | B ^ -> Y ^   | AND2X2   | 0.025 | 0.046 |   0.522 |   -0.065 | 
     | FE_OCP_RBC11035_n4452                      | A ^ -> Y v   | INVX4    | 0.012 | 0.025 |   0.547 |   -0.040 | 
     | FE_RC_15774_0                              | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.595 |    0.008 | 
     | FE_OCP_RBC11036_FE_RN_10049_0              | A ^ -> Y v   | INVX8    | 0.041 | 0.031 |   0.626 |    0.038 | 
     | FE_RC_24489_0                              | C v -> Y ^   | NOR3X1   | 0.055 | 0.037 |   0.663 |    0.076 | 
     | FE_RC_20073_0                              | B ^ -> Y ^   | AND2X2   | 0.020 | 0.040 |   0.703 |    0.116 | 
     | FE_OCPUNCOC10469_FE_OCPN8023_n3520         | A ^ -> Y ^   | BUFX4    | 0.054 | 0.052 |   0.755 |    0.167 | 
     | FE_RC_20182_0                              | B ^ -> Y v   | NAND2X1  | 0.250 | 0.032 |   0.786 |    0.199 | 
     | FE_RC_19864_0                              | C v -> Y ^   | OAI21X1  | 0.056 | 0.108 |   0.894 |    0.307 | 
     | FE_OCP_RBC11050_FE_RN_10630_0              | A ^ -> Y ^   | BUFX4    | 0.064 | 0.052 |   0.946 |    0.359 | 
     | FE_RC_22031_0                              | B ^ -> Y ^   | AND2X2   | 0.082 | 0.089 |   1.035 |    0.447 | 
     | FE_RC_16493_0                              | A ^ -> Y ^   | AND2X2   | 0.019 | 0.041 |   1.076 |    0.489 | 
     | FE_RC_16492_0                              | A ^ -> Y v   | NAND2X1  | 0.035 | 0.029 |   1.105 |    0.518 | 
     | FE_OCP_RBC11463_FE_OFN151_n3958            | A v -> Y v   | BUFX4    | 0.009 | 0.051 |   1.156 |    0.569 | 
     | FE_OCP_RBC11464_FE_OFN151_n3958            | A v -> Y ^   | INVX8    | 0.005 | 0.019 |   1.175 |    0.588 | 
     | FE_OCP_RBC11465_FE_OFN151_n3958            | A ^ -> Y ^   | BUFX2    | 0.132 | 0.110 |   1.285 |    0.698 | 
     | FE_OCPC9651_FE_OCP_RBN2549_FE_OFN151_n3958 | A ^ -> Y ^   | BUFX4    | 0.027 | 0.030 |   1.316 |    0.728 | 
     | FE_RC_6663_0                               | A ^ -> Y v   | NOR2X1   | 0.021 | 0.031 |   1.347 |    0.759 | 
     | FE_RC_6986_0                               | C v -> Y ^   | AOI21X1  | 0.046 | 0.033 |   1.379 |    0.792 | 
     | \link_addr_1_fifo/data_mem_reg[0][23]      | D ^          | DFFPOSX1 | 0.046 | 0.000 |   1.379 |    0.792 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.587 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.620 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.688 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.070 | 0.047 |   0.147 |    0.735 | 
     | FECTS_clks_clk___L4_I29               | A v -> Y ^   | INVX8    | 0.123 | 0.087 |   0.234 |    0.822 | 
     | \link_addr_1_fifo/data_mem_reg[0][23] | CLK ^        | DFFPOSX1 | 0.126 | 0.009 |   0.243 |    0.831 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][24] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][24] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[11] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.260
- Setup                         1.928
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.782
- Arrival Time                  1.368
= Slack Time                   -0.586
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.586 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.553 | 
     | FECTS_clks_clk___L2_I0                       | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.485 | 
     | FECTS_clks_clk___L3_I1                       | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.437 | 
     | FECTS_clks_clk___L4_I7                       | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.324 | 
     | \haddr1_d_reg[11]                            | CLK ^ -> Q ^ | DFFSR    | 0.037 | 0.157 |   0.419 |   -0.167 | 
     | FE_OCPUNCOC9104_haddr1_d_11_                 | A ^ -> Y ^   | BUFX4    | 0.046 | 0.045 |   0.464 |   -0.122 | 
     | U4372                                        | S ^ -> Y v   | MUX2X1   | 0.035 | 0.057 |   0.521 |   -0.065 | 
     | FE_RC_19498_0                                | A v -> Y ^   | INVX8    | 0.029 | 0.033 |   0.554 |   -0.032 | 
     | FE_RC_21587_0                                | B ^ -> Y v   | NOR2X1   | 0.292 | 0.028 |   0.582 |   -0.004 | 
     | FE_RC_21586_0                                | A v -> Y v   | AND2X2   | 0.120 | 0.092 |   0.674 |    0.088 | 
     | FE_RC_21584_0                                | B v -> Y v   | AND2X2   | 0.034 | 0.072 |   0.746 |    0.160 | 
     | FE_RC_21585_0                                | A v -> Y ^   | INVX4    | 0.018 | 0.026 |   0.773 |    0.187 | 
     | FE_RC_25338_0                                | C ^ -> Y v   | NOR3X1   | 0.032 | 0.027 |   0.799 |    0.213 | 
     | FE_RC_16205_0                                | A v -> Y ^   | NAND2X1  | 0.047 | 0.042 |   0.841 |    0.255 | 
     | FE_OCP_RBC10441_n3439                        | A ^ -> Y ^   | BUFX4    | 0.080 | 0.061 |   0.902 |    0.316 | 
     | FE_OCPC11352_FE_OCP_RBN10441_n3439           | A ^ -> Y ^   | BUFX4    | 0.042 | 0.048 |   0.950 |    0.364 | 
     | FE_OCPC10633_FE_OCP_RBN10441_n3439           | A ^ -> Y ^   | BUFX4    | 0.016 | 0.027 |   0.977 |    0.391 | 
     | FE_RC_16269_0                                | B ^ -> Y ^   | OR2X1    | 0.047 | 0.070 |   1.047 |    0.461 | 
     | FE_RC_24943_0                                | B ^ -> Y v   | NAND3X1  | 0.031 | 0.033 |   1.080 |    0.494 | 
     | FE_OCP_RBC11177_FE_OFN151_n3958              | A v -> Y v   | BUFX2    | 0.019 | 0.047 |   1.128 |    0.542 | 
     | FE_OCP_RBC11176_FE_OFN151_n3958              | A v -> Y ^   | INVX8    | 0.052 | 0.031 |   1.159 |    0.573 | 
     | FE_OCPC11360_FE_OCP_RBN11176_FE_OFN151_n3958 | A ^ -> Y ^   | BUFX4    | 0.035 | 0.037 |   1.196 |    0.610 | 
     | FE_OCP_RBC11086_FE_OFN151_n3958              | A ^ -> Y ^   | BUFX4    | 0.061 | 0.056 |   1.252 |    0.666 | 
     | FE_OCP_RBC7974_FE_OFN151_n3958               | A ^ -> Y v   | INVX8    | 0.029 | 0.031 |   1.283 |    0.697 | 
     | FE_RC_20726_0                                | D v -> Y ^   | AOI22X1  | 0.071 | 0.051 |   1.335 |    0.749 | 
     | FE_OCPUNCOC10928_n1946                       | A ^ -> Y ^   | BUFX4    | 0.031 | 0.032 |   1.367 |    0.781 | 
     | \link_addr_1_fifo/data_mem_reg[0][24]        | D ^          | DFFPOSX1 | 0.031 | 0.001 |   1.368 |    0.782 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.586 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.619 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.687 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.095 | 0.056 |   0.156 |    0.742 | 
     | FECTS_clks_clk___L4_I10               | A v -> Y ^   | INVX8    | 0.121 | 0.098 |   0.254 |    0.840 | 
     | \link_addr_1_fifo/data_mem_reg[0][24] | CLK ^        | DFFPOSX1 | 0.122 | 0.006 |   0.260 |    0.846 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][29] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][29] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[11] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.247
- Setup                         1.796
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.901
- Arrival Time                  1.484
= Slack Time                   -0.583
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.583 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.550 | 
     | FECTS_clks_clk___L2_I0                       | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.482 | 
     | FECTS_clks_clk___L3_I1                       | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.434 | 
     | FECTS_clks_clk___L4_I7                       | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.321 | 
     | \haddr1_d_reg[11]                            | CLK ^ -> Q ^ | DFFSR    | 0.037 | 0.157 |   0.419 |   -0.164 | 
     | FE_OCPUNCOC9104_haddr1_d_11_                 | A ^ -> Y ^   | BUFX4    | 0.046 | 0.045 |   0.464 |   -0.119 | 
     | U4372                                        | S ^ -> Y v   | MUX2X1   | 0.035 | 0.057 |   0.521 |   -0.062 | 
     | FE_RC_19498_0                                | A v -> Y ^   | INVX8    | 0.029 | 0.033 |   0.554 |   -0.028 | 
     | FE_RC_21587_0                                | B ^ -> Y v   | NOR2X1   | 0.292 | 0.028 |   0.582 |   -0.000 | 
     | FE_RC_21586_0                                | A v -> Y v   | AND2X2   | 0.120 | 0.092 |   0.674 |    0.091 | 
     | FE_RC_21584_0                                | B v -> Y v   | AND2X2   | 0.034 | 0.072 |   0.746 |    0.163 | 
     | FE_RC_21585_0                                | A v -> Y ^   | INVX4    | 0.018 | 0.026 |   0.773 |    0.190 | 
     | FE_RC_22546_0                                | A ^ -> Y v   | NOR2X1   | 0.292 | 0.021 |   0.794 |    0.211 | 
     | FE_RC_22543_0                                | A v -> Y ^   | NAND3X1  | 0.071 | 0.133 |   0.927 |    0.344 | 
     | FE_OCP_RBC8133_FE_RN_5841_0                  | A ^ -> Y ^   | BUFX4    | 0.103 | 0.069 |   0.996 |    0.413 | 
     | FE_RC_9000_0                                 | B ^ -> Y ^   | OR2X2    | 0.049 | 0.093 |   1.089 |    0.506 | 
     | FE_RC_21561_0                                | A ^ -> Y v   | NAND2X1  | 0.250 | 0.026 |   1.115 |    0.532 | 
     | FE_OCP_RBC10447_FE_OFN151_n3958              | A v -> Y v   | BUFX4    | 0.139 | 0.141 |   1.255 |    0.672 | 
     | FE_OCPC10988_FE_OCP_RBN10447_FE_OFN151_n3958 | A v -> Y v   | BUFX2    | 0.045 | 0.078 |   1.334 |    0.751 | 
     | FE_RC_25572_0                                | A v -> Y ^   | INVX8    | 0.054 | 0.039 |   1.372 |    0.789 | 
     | FE_RC_3654_0                                 | S ^ -> Y ^   | MUX2X1   | 0.121 | 0.111 |   1.483 |    0.900 | 
     | \link_addr_1_fifo/data_mem_reg[0][29]        | D ^          | DFFPOSX1 | 0.121 | 0.001 |   1.484 |    0.901 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.583 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.616 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.684 | 
     | FECTS_clks_clk___L3_I4                | A ^ -> Y v   | INVX8    | 0.055 | 0.047 |   0.148 |    0.731 | 
     | FECTS_clks_clk___L4_I17               | A v -> Y ^   | INVX8    | 0.143 | 0.068 |   0.216 |    0.799 | 
     | \link_addr_1_fifo/data_mem_reg[0][29] | CLK ^        | DFFPOSX1 | 0.160 | 0.031 |   0.247 |    0.830 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][21] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][21] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[11] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.262
- Setup                         1.860
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.852
- Arrival Time                  1.429
= Slack Time                   -0.577
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.577 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.544 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.476 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.428 | 
     | FECTS_clks_clk___L4_I7                             | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.315 | 
     | \haddr2_d_reg[11]                                  | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.145 |   0.407 |   -0.170 | 
     | FE_OCP_RBC11383_haddr2_d_11_                       | A ^ -> Y v   | INVX2    | 0.010 | 0.025 |   0.432 |   -0.145 | 
     | FE_OCP_RBC11405_haddr2_d_11_                       | A v -> Y ^   | INVX4    | 0.014 | 0.024 |   0.456 |   -0.121 | 
     | U4489                                              | S ^ -> Y ^   | MUX2X1   | 0.051 | 0.049 |   0.505 |   -0.072 | 
     | FE_OCP_RBC11427_n3538                              | A ^ -> Y v   | INVX2    | 0.028 | 0.031 |   0.536 |   -0.041 | 
     | FE_OCP_RBC11428_n3538                              | A v -> Y ^   | INVX8    | 0.065 | 0.035 |   0.571 |   -0.006 | 
     | FE_RC_74_0                                         | A ^ -> Y ^   | AND2X2   | 0.037 | 0.068 |   0.639 |    0.063 | 
     | FE_RC_13960_0                                      | A ^ -> Y ^   | AND2X2   | 0.021 | 0.041 |   0.681 |    0.104 | 
     | FE_RC_13594_0                                      | C ^ -> Y v   | NAND3X1  | 0.022 | 0.018 |   0.699 |    0.122 | 
     | FE_OCP_RBC11437_FE_RN_1618_0                       | A v -> Y v   | BUFX4    | 0.005 | 0.049 |   0.747 |    0.171 | 
     | FE_OCP_RBC11436_FE_RN_1618_0                       | A v -> Y ^   | INVX8    | 0.033 | 0.020 |   0.767 |    0.191 | 
     | FE_RC_23561_0                                      | A ^ -> Y ^   | AND2X1   | 0.033 | 0.039 |   0.806 |    0.229 | 
     | FE_RC_23560_0                                      | A ^ -> Y ^   | AND2X2   | 0.032 | 0.048 |   0.854 |    0.277 | 
     | FE_OCP_RBC11439_FE_RN_12908_0                      | A ^ -> Y v   | INVX8    | 0.021 | 0.029 |   0.883 |    0.306 | 
     | FE_RC_24746_0                                      | B v -> Y ^   | OAI21X1  | 0.087 | 0.079 |   0.962 |    0.385 | 
     | FE_OCP_RBC11450_FE_RN_4160_0                       | A ^ -> Y ^   | BUFX4    | 0.058 | 0.049 |   1.011 |    0.434 | 
     | FE_RC_24715_0                                      | A ^ -> Y ^   | OR2X2    | 0.037 | 0.062 |   1.073 |    0.496 | 
     | FE_OCP_RBC11473_FE_RN_15709_0                      | A ^ -> Y v   | INVX8    | 0.035 | 0.029 |   1.102 |    0.525 | 
     | FE_OCP_RBC11472_FE_RN_15709_0                      | A v -> Y v   | BUFX4    | 0.097 | 0.080 |   1.181 |    0.604 | 
     | FE_OCPC11366_FE_OCP_RBN8209_FE_OCPUNCON5224_FE_OCP | A v -> Y v   | BUFX2    | 0.060 | 0.090 |   1.271 |    0.694 | 
     | _RBN4943_n3994                                     |              |          |       |       |         |          | 
     | FE_OCP_RBC8208_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v   | BUFX4    | 0.034 | 0.071 |   1.342 |    0.765 | 
     | 4                                                  |              |          |       |       |         |          | 
     | FE_RC_20243_0                                      | D v -> Y ^   | AOI22X1  | 0.059 | 0.046 |   1.388 |    0.811 | 
     | FE_OCPUNCOC11305_n1710                             | A ^ -> Y ^   | BUFX4    | 0.040 | 0.039 |   1.427 |    0.850 | 
     | \link_addr_2_fifo/data_mem_reg[0][21]              | D ^          | DFFPOSX1 | 0.040 | 0.002 |   1.429 |    0.852 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.577 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.610 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.678 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.095 | 0.056 |   0.156 |    0.733 | 
     | FECTS_clks_clk___L4_I10               | A v -> Y ^   | INVX8    | 0.121 | 0.098 |   0.254 |    0.831 | 
     | \link_addr_2_fifo/data_mem_reg[0][21] | CLK ^        | DFFPOSX1 | 0.123 | 0.007 |   0.262 |    0.838 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][5] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][5] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[16] /Q                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.261
- Setup                         1.951
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.759
- Arrival Time                  1.326
= Slack Time                   -0.567
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.567 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.534 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.466 | 
     | FECTS_clks_clk___L3_I1                      | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.418 | 
     | FECTS_clks_clk___L4_I7                      | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.305 | 
     | \haddr1_d_reg[16]                           | CLK ^ -> Q ^ | DFFSR    | 0.021 | 0.148 |   0.410 |   -0.157 | 
     | FE_OCP_RBC11392_haddr1_d_16_                | A ^ -> Y v   | INVX2    | 0.018 | 0.031 |   0.441 |   -0.126 | 
     | FE_OCP_RBC11400_haddr1_d_16_                | A v -> Y ^   | INVX8    | 0.092 | 0.038 |   0.479 |   -0.088 | 
     | FE_RC_24510_0                               | A ^ -> Y v   | XNOR2X1  | 0.036 | 0.104 |   0.583 |    0.016 | 
     | FE_OCP_RBC10316_n3396                       | A v -> Y ^   | INVX4    | 0.068 | 0.054 |   0.637 |    0.070 | 
     | FE_RC_24438_0                               | C ^ -> Y v   | NAND3X1  | 0.023 | 0.037 |   0.674 |    0.107 | 
     | FE_OCP_RBC11434_FE_RN_2215_0                | A v -> Y v   | BUFX4    | 0.015 | 0.055 |   0.728 |    0.161 | 
     | FE_RC_24833_0                               | C v -> Y ^   | NOR3X1   | 0.064 | 0.036 |   0.765 |    0.198 | 
     | FE_RC_10643_0                               | A ^ -> Y ^   | AND2X2   | 0.033 | 0.049 |   0.814 |    0.247 | 
     | FE_OCP_RBC9407_FE_OFN3425_n3441             | A ^ -> Y v   | INVX8    | 0.021 | 0.030 |   0.844 |    0.277 | 
     | FE_RC_1030_0                                | A v -> Y v   | OR2X2    | 0.064 | 0.087 |   0.931 |    0.364 | 
     | FE_RC_9000_0                                | A v -> Y v   | OR2X2    | 0.033 | 0.065 |   0.996 |    0.429 | 
     | FE_RC_21561_0                               | A v -> Y ^   | NAND2X1  | 0.045 | 0.043 |   1.039 |    0.472 | 
     | FE_OCP_RBC10447_FE_OFN151_n3958             | A ^ -> Y ^   | BUFX4    | 0.087 | 0.067 |   1.106 |    0.539 | 
     | FE_OCP_RBC9425_FE_OFN151_n3958              | A ^ -> Y v   | INVX8    | 0.073 | 0.048 |   1.153 |    0.586 | 
     | FE_OCPC10996_FE_OCP_RBN9425_FE_OFN151_n3958 | A v -> Y v   | BUFX4    | 0.036 | 0.086 |   1.240 |    0.673 | 
     | FE_RC_24843_0                               | D v -> Y ^   | AOI22X1  | 0.060 | 0.045 |   1.285 |    0.718 | 
     | FE_OCPUNCOC11304_n1965                      | A ^ -> Y ^   | BUFX4    | 0.041 | 0.039 |   1.324 |    0.757 | 
     | \link_addr_1_fifo/data_mem_reg[0][5]        | D ^          | DFFPOSX1 | 0.041 | 0.002 |   1.326 |    0.759 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.567 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.600 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.668 | 
     | FECTS_clks_clk___L3_I0               | A ^ -> Y v   | INVX8    | 0.077 | 0.047 |   0.147 |    0.714 | 
     | FECTS_clks_clk___L4_I0               | A v -> Y ^   | INVX8    | 0.124 | 0.101 |   0.248 |    0.815 | 
     | \link_addr_1_fifo/data_mem_reg[0][5] | CLK ^        | DFFPOSX1 | 0.126 | 0.012 |   0.261 |    0.828 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][7] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[18] /Q                    (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.234
- Setup                         1.782
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.902
- Arrival Time                  1.467
= Slack Time                   -0.566
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.566 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.533 | 
     | FECTS_clks_clk___L2_I0                       | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.465 | 
     | FECTS_clks_clk___L3_I5                       | A ^ -> Y v   | INVX8    | 0.079 | 0.055 |   0.155 |   -0.411 | 
     | FECTS_clks_clk___L4_I26                      | A v -> Y ^   | INVX8    | 0.158 | 0.098 |   0.253 |   -0.312 | 
     | \haddr2_d_reg[18]                            | CLK ^ -> Q v | DFFSR    | 0.024 | 0.156 |   0.409 |   -0.157 | 
     | FE_OCPUNCOC5887_haddr2_d_18_                 | A v -> Y v   | BUFX4    | 0.017 | 0.056 |   0.465 |   -0.101 | 
     | FE_RC_8238_0                                 | A v -> Y ^   | XOR2X1   | 0.058 | 0.046 |   0.510 |   -0.056 | 
     | FE_OCP_RBC9953_FE_RN_3126_0                  | A ^ -> Y ^   | BUFX4    | 0.042 | 0.041 |   0.551 |   -0.015 | 
     | FE_RC_20049_0                                | C ^ -> Y v   | AOI21X1  | 0.026 | 0.032 |   0.583 |    0.017 | 
     | FE_RC_21359_0                                | B v -> Y ^   | NAND3X1  | 0.058 | 0.051 |   0.635 |    0.069 | 
     | FE_RC_13342_0                                | C ^ -> Y v   | NOR3X1   | 0.037 | 0.039 |   0.674 |    0.108 | 
     | FE_RC_24739_0                                | A v -> Y v   | BUFX4    | 0.033 | 0.066 |   0.740 |    0.174 | 
     | FE_RC_23562_0                                | A v -> Y v   | AND2X1   | 0.018 | 0.042 |   0.782 |    0.216 | 
     | FE_RC_23561_0                                | B v -> Y v   | AND2X1   | 0.018 | 0.045 |   0.827 |    0.262 | 
     | FE_RC_23560_0                                | A v -> Y v   | AND2X2   | 0.022 | 0.045 |   0.872 |    0.306 | 
     | FE_OCP_RBC11439_FE_RN_12908_0                | A v -> Y ^   | INVX8    | 0.021 | 0.028 |   0.900 |    0.335 | 
     | FE_RC_24746_0                                | B ^ -> Y v   | OAI21X1  | 0.033 | 0.040 |   0.941 |    0.375 | 
     | FE_OCP_RBC11452_FE_RN_4160_0                 | A v -> Y ^   | INVX1    | 0.002 | 0.023 |   0.964 |    0.398 | 
     | FE_OCP_RBC11451_FE_RN_4160_0                 | A ^ -> Y ^   | BUFX4    | 0.080 | 0.065 |   1.029 |    0.463 | 
     | FE_OCP_RBC11206_FE_RN_4160_0                 | A ^ -> Y ^   | BUFX4    | 0.018 | 0.030 |   1.059 |    0.493 | 
     | FE_OCP_RBC11205_FE_RN_4160_0                 | A ^ -> Y ^   | BUFX2    | 0.051 | 0.062 |   1.121 |    0.555 | 
     | FE_OCP_RBC9456_FE_RN_4160_0                  | A ^ -> Y ^   | BUFX4    | 0.037 | 0.039 |   1.160 |    0.594 | 
     | FE_RC_20661_0                                | B ^ -> Y ^   | AND2X2   | 0.033 | 0.051 |   1.210 |    0.644 | 
     | FE_RC_20662_0                                | A ^ -> Y v   | INVX8    | 0.057 | 0.032 |   1.242 |    0.676 | 
     | FE_OCPUNCOC9131_FE_OCP_RBN9008_FE_RN_10904_0 | A v -> Y v   | BUFX2    | 0.056 | 0.082 |   1.324 |    0.758 | 
     | FE_OCP_RBC8723_FE_RN_10904_0                 | A v -> Y v   | BUFX4    | 0.027 | 0.064 |   1.388 |    0.822 | 
     | FE_RC_3731_0                                 | C v -> Y ^   | AOI22X1  | 0.103 | 0.079 |   1.467 |    0.901 | 
     | \link_addr_2_fifo/data_mem_reg[0][7]         | D ^          | DFFPOSX1 | 0.103 | 0.001 |   1.467 |    0.902 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.566 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.599 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.667 | 
     | FECTS_clks_clk___L3_I4               | A ^ -> Y v   | INVX8    | 0.055 | 0.047 |   0.148 |    0.714 | 
     | FECTS_clks_clk___L4_I21              | A v -> Y ^   | INVX8    | 0.130 | 0.062 |   0.210 |    0.776 | 
     | \link_addr_2_fifo/data_mem_reg[0][7] | CLK ^        | DFFPOSX1 | 0.147 | 0.023 |   0.234 |    0.800 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][28] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][28] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[11] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.238
- Setup                         1.801
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.887
- Arrival Time                  1.446
= Slack Time                   -0.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.559 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.526 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.459 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.410 | 
     | FECTS_clks_clk___L4_I7                             | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.297 | 
     | \haddr1_d_reg[11]                                  | CLK ^ -> Q ^ | DFFSR    | 0.037 | 0.157 |   0.419 |   -0.141 | 
     | FE_OCPUNCOC9104_haddr1_d_11_                       | A ^ -> Y ^   | BUFX4    | 0.046 | 0.045 |   0.464 |   -0.095 | 
     | U4372                                              | S ^ -> Y v   | MUX2X1   | 0.035 | 0.057 |   0.521 |   -0.038 | 
     | FE_RC_19498_0                                      | A v -> Y ^   | INVX8    | 0.029 | 0.033 |   0.554 |   -0.005 | 
     | FE_RC_21587_0                                      | B ^ -> Y v   | NOR2X1   | 0.292 | 0.028 |   0.582 |    0.023 | 
     | FE_RC_21586_0                                      | A v -> Y v   | AND2X2   | 0.120 | 0.092 |   0.674 |    0.115 | 
     | FE_RC_21584_0                                      | B v -> Y v   | AND2X2   | 0.034 | 0.072 |   0.746 |    0.187 | 
     | FE_RC_21585_0                                      | A v -> Y ^   | INVX4    | 0.018 | 0.026 |   0.773 |    0.213 | 
     | FE_RC_25338_0                                      | C ^ -> Y v   | NOR3X1   | 0.032 | 0.027 |   0.799 |    0.240 | 
     | FE_RC_16205_0                                      | A v -> Y ^   | NAND2X1  | 0.047 | 0.042 |   0.841 |    0.282 | 
     | FE_OCP_RBC10441_n3439                              | A ^ -> Y ^   | BUFX4    | 0.080 | 0.061 |   0.902 |    0.343 | 
     | FE_OCPC11352_FE_OCP_RBN10441_n3439                 | A ^ -> Y ^   | BUFX4    | 0.042 | 0.048 |   0.950 |    0.391 | 
     | FE_OCPC10633_FE_OCP_RBN10441_n3439                 | A ^ -> Y ^   | BUFX4    | 0.016 | 0.027 |   0.977 |    0.418 | 
     | FE_RC_16269_0                                      | B ^ -> Y ^   | OR2X1    | 0.047 | 0.070 |   1.047 |    0.488 | 
     | FE_RC_24943_0                                      | B ^ -> Y v   | NAND3X1  | 0.031 | 0.033 |   1.080 |    0.521 | 
     | FE_OCP_RBC11177_FE_OFN151_n3958                    | A v -> Y v   | BUFX2    | 0.019 | 0.047 |   1.128 |    0.568 | 
     | FE_OCP_RBC11176_FE_OFN151_n3958                    | A v -> Y ^   | INVX8    | 0.052 | 0.031 |   1.159 |    0.599 | 
     | FE_OCPC11360_FE_OCP_RBN11176_FE_OFN151_n3958       | A ^ -> Y ^   | BUFX4    | 0.035 | 0.037 |   1.196 |    0.636 | 
     | FE_OCP_RBC11086_FE_OFN151_n3958                    | A ^ -> Y ^   | BUFX4    | 0.061 | 0.056 |   1.252 |    0.693 | 
     | FE_OCP_RBC10378_FE_OFN151_n3958                    | A ^ -> Y ^   | BUFX4    | 0.035 | 0.036 |   1.288 |    0.729 | 
     | FE_OCP_RBC7979_FE_OFN151_n3958                     | A ^ -> Y v   | INVX8    | 0.051 | 0.033 |   1.321 |    0.762 | 
     | FE_OCPC7497_FE_OFN3671_FE_OCPN2116_FE_OCP_RBN1964_ | A v -> Y v   | BUFX2    | 0.024 | 0.066 |   1.387 |    0.827 | 
     | FE_OFN151_n3958                                    |              |          |       |       |         |          | 
     | FE_RC_4857_0                                       | D v -> Y ^   | AOI22X1  | 0.087 | 0.059 |   1.446 |    0.887 | 
     | \link_addr_1_fifo/data_mem_reg[0][28]              | D ^          | DFFPOSX1 | 0.087 | 0.000 |   1.446 |    0.887 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.560 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.593 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.660 | 
     | FECTS_clks_clk___L3_I4                | A ^ -> Y v   | INVX8    | 0.055 | 0.047 |   0.148 |    0.708 | 
     | FECTS_clks_clk___L4_I20               | A v -> Y ^   | INVX8    | 0.128 | 0.067 |   0.215 |    0.774 | 
     | \link_addr_1_fifo/data_mem_reg[0][28] | CLK ^        | DFFPOSX1 | 0.139 | 0.023 |   0.238 |    0.797 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][26] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][26] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[11] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.258
- Setup                         1.759
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.949
- Arrival Time                  1.502
= Slack Time                   -0.553
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.552 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.519 | 
     | FECTS_clks_clk___L2_I0                       | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.452 | 
     | FECTS_clks_clk___L3_I1                       | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.403 | 
     | FECTS_clks_clk___L4_I7                       | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.290 | 
     | \haddr1_d_reg[11]                            | CLK ^ -> Q ^ | DFFSR    | 0.037 | 0.157 |   0.419 |   -0.134 | 
     | FE_OCPUNCOC9104_haddr1_d_11_                 | A ^ -> Y ^   | BUFX4    | 0.046 | 0.045 |   0.464 |   -0.088 | 
     | U4372                                        | S ^ -> Y v   | MUX2X1   | 0.035 | 0.057 |   0.521 |   -0.031 | 
     | FE_RC_19498_0                                | A v -> Y ^   | INVX8    | 0.029 | 0.033 |   0.554 |    0.002 | 
     | FE_RC_21587_0                                | B ^ -> Y v   | NOR2X1   | 0.292 | 0.028 |   0.582 |    0.030 | 
     | FE_RC_21586_0                                | A v -> Y v   | AND2X2   | 0.120 | 0.092 |   0.674 |    0.122 | 
     | FE_RC_21584_0                                | B v -> Y v   | AND2X2   | 0.034 | 0.072 |   0.746 |    0.194 | 
     | FE_RC_21585_0                                | A v -> Y ^   | INVX4    | 0.018 | 0.026 |   0.773 |    0.220 | 
     | FE_RC_25338_0                                | C ^ -> Y v   | NOR3X1   | 0.032 | 0.027 |   0.799 |    0.247 | 
     | FE_RC_16205_0                                | A v -> Y ^   | NAND2X1  | 0.047 | 0.042 |   0.841 |    0.289 | 
     | FE_OCP_RBC10441_n3439                        | A ^ -> Y ^   | BUFX4    | 0.080 | 0.061 |   0.902 |    0.350 | 
     | FE_OCPC11352_FE_OCP_RBN10441_n3439           | A ^ -> Y ^   | BUFX4    | 0.042 | 0.048 |   0.950 |    0.398 | 
     | FE_OCPC10633_FE_OCP_RBN10441_n3439           | A ^ -> Y ^   | BUFX4    | 0.016 | 0.027 |   0.977 |    0.425 | 
     | FE_RC_16269_0                                | B ^ -> Y ^   | OR2X1    | 0.047 | 0.070 |   1.047 |    0.495 | 
     | FE_RC_24943_0                                | B ^ -> Y v   | NAND3X1  | 0.031 | 0.033 |   1.080 |    0.528 | 
     | FE_OCP_RBC11177_FE_OFN151_n3958              | A v -> Y v   | BUFX2    | 0.019 | 0.047 |   1.128 |    0.575 | 
     | FE_OCP_RBC11176_FE_OFN151_n3958              | A v -> Y ^   | INVX8    | 0.052 | 0.031 |   1.159 |    0.606 | 
     | FE_OCPC11360_FE_OCP_RBN11176_FE_OFN151_n3958 | A ^ -> Y ^   | BUFX4    | 0.035 | 0.037 |   1.196 |    0.643 | 
     | FE_OCP_RBC11086_FE_OFN151_n3958              | A ^ -> Y ^   | BUFX4    | 0.061 | 0.056 |   1.252 |    0.700 | 
     | FE_OCP_RBC10378_FE_OFN151_n3958              | A ^ -> Y ^   | BUFX4    | 0.035 | 0.036 |   1.288 |    0.736 | 
     | FE_RC_19502_0                                | A ^ -> Y ^   | BUFX4    | 0.076 | 0.060 |   1.349 |    0.796 | 
     | FE_RC_11666_0                                | A ^ -> Y ^   | OR2X2    | 0.025 | 0.059 |   1.408 |    0.855 | 
     | FE_RC_15754_0                                | C ^ -> Y v   | OAI21X1  | 0.045 | 0.039 |   1.446 |    0.894 | 
     | FE_OCP_RBC6588_n1944                         | A v -> Y ^   | INVX8    | 0.065 | 0.041 |   1.488 |    0.935 | 
     | \link_addr_1_fifo/data_mem_reg[0][26]        | D ^          | DFFPOSX1 | 0.072 | 0.014 |   1.502 |    0.949 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.553 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.586 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.653 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.077 | 0.047 |   0.147 |    0.700 | 
     | FECTS_clks_clk___L4_I3                | A v -> Y ^   | INVX8    | 0.130 | 0.099 |   0.247 |    0.799 | 
     | \link_addr_1_fifo/data_mem_reg[0][26] | CLK ^        | DFFPOSX1 | 0.130 | 0.012 |   0.258 |    0.811 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][30] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][30] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[16] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.259
- Setup                         1.934
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.776
- Arrival Time                  1.325
= Slack Time                   -0.549
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.549 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.516 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.449 | 
     | FECTS_clks_clk___L3_I1                      | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.400 | 
     | FECTS_clks_clk___L4_I7                      | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.287 | 
     | \haddr1_d_reg[16]                           | CLK ^ -> Q ^ | DFFSR    | 0.021 | 0.148 |   0.410 |   -0.139 | 
     | FE_OCP_RBC11392_haddr1_d_16_                | A ^ -> Y v   | INVX2    | 0.018 | 0.031 |   0.441 |   -0.108 | 
     | FE_OCP_RBC11400_haddr1_d_16_                | A v -> Y ^   | INVX8    | 0.092 | 0.038 |   0.479 |   -0.070 | 
     | FE_RC_24510_0                               | A ^ -> Y v   | XNOR2X1  | 0.036 | 0.104 |   0.583 |    0.033 | 
     | FE_OCP_RBC10316_n3396                       | A v -> Y ^   | INVX4    | 0.068 | 0.054 |   0.637 |    0.087 | 
     | FE_RC_24438_0                               | C ^ -> Y v   | NAND3X1  | 0.023 | 0.037 |   0.674 |    0.124 | 
     | FE_OCP_RBC11434_FE_RN_2215_0                | A v -> Y v   | BUFX4    | 0.015 | 0.055 |   0.728 |    0.179 | 
     | FE_RC_24833_0                               | C v -> Y ^   | NOR3X1   | 0.064 | 0.036 |   0.765 |    0.216 | 
     | FE_RC_10643_0                               | A ^ -> Y ^   | AND2X2   | 0.033 | 0.049 |   0.814 |    0.265 | 
     | FE_OCP_RBC9407_FE_OFN3425_n3441             | A ^ -> Y v   | INVX8    | 0.021 | 0.030 |   0.844 |    0.294 | 
     | FE_RC_1030_0                                | A v -> Y v   | OR2X2    | 0.064 | 0.087 |   0.931 |    0.381 | 
     | FE_RC_9000_0                                | A v -> Y v   | OR2X2    | 0.033 | 0.065 |   0.996 |    0.447 | 
     | FE_RC_21561_0                               | A v -> Y ^   | NAND2X1  | 0.045 | 0.043 |   1.039 |    0.490 | 
     | FE_OCP_RBC10447_FE_OFN151_n3958             | A ^ -> Y ^   | BUFX4    | 0.087 | 0.067 |   1.106 |    0.556 | 
     | FE_OCP_RBC9425_FE_OFN151_n3958              | A ^ -> Y v   | INVX8    | 0.073 | 0.048 |   1.153 |    0.604 | 
     | FE_OCPC10996_FE_OCP_RBN9425_FE_OFN151_n3958 | A v -> Y v   | BUFX4    | 0.036 | 0.086 |   1.240 |    0.691 | 
     | FE_RC_25555_0                               | D v -> Y ^   | AOI22X1  | 0.058 | 0.043 |   1.283 |    0.734 | 
     | FE_OCPUNCOC8312_n1940                       | A ^ -> Y ^   | BUFX4    | 0.041 | 0.040 |   1.323 |    0.773 | 
     | \link_addr_1_fifo/data_mem_reg[0][30]       | D ^          | DFFPOSX1 | 0.041 | 0.002 |   1.325 |    0.776 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.549 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.582 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.650 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.077 | 0.047 |   0.147 |    0.697 | 
     | FECTS_clks_clk___L4_I0                | A v -> Y ^   | INVX8    | 0.124 | 0.101 |   0.248 |    0.798 | 
     | \link_addr_1_fifo/data_mem_reg[0][30] | CLK ^        | DFFPOSX1 | 0.125 | 0.011 |   0.259 |    0.809 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][22] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][22] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[16] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.239
- Setup                         1.892
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.797
- Arrival Time                  1.340
= Slack Time                   -0.543
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.543 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.510 | 
     | FECTS_clks_clk___L2_I0                           | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.442 | 
     | FECTS_clks_clk___L3_I1                           | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.394 | 
     | FECTS_clks_clk___L4_I7                           | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.281 | 
     | \haddr1_d_reg[16]                                | CLK ^ -> Q ^ | DFFSR    | 0.021 | 0.148 |   0.410 |   -0.133 | 
     | FE_OCP_RBC11392_haddr1_d_16_                     | A ^ -> Y v   | INVX2    | 0.018 | 0.031 |   0.441 |   -0.102 | 
     | FE_OCP_RBC11400_haddr1_d_16_                     | A v -> Y ^   | INVX8    | 0.092 | 0.038 |   0.479 |   -0.064 | 
     | FE_RC_24510_0                                    | A ^ -> Y v   | XNOR2X1  | 0.036 | 0.104 |   0.583 |    0.040 | 
     | FE_OCP_RBC10316_n3396                            | A v -> Y ^   | INVX4    | 0.068 | 0.054 |   0.637 |    0.094 | 
     | FE_RC_24438_0                                    | C ^ -> Y v   | NAND3X1  | 0.023 | 0.037 |   0.674 |    0.131 | 
     | FE_OCP_RBC11434_FE_RN_2215_0                     | A v -> Y v   | BUFX4    | 0.015 | 0.055 |   0.728 |    0.185 | 
     | FE_RC_24833_0                                    | C v -> Y ^   | NOR3X1   | 0.064 | 0.036 |   0.765 |    0.222 | 
     | FE_RC_10643_0                                    | A ^ -> Y ^   | AND2X2   | 0.033 | 0.049 |   0.814 |    0.271 | 
     | FE_OCP_RBC9407_FE_OFN3425_n3441                  | A ^ -> Y v   | INVX8    | 0.021 | 0.030 |   0.844 |    0.301 | 
     | FE_RC_1030_0                                     | A v -> Y v   | OR2X2    | 0.064 | 0.087 |   0.931 |    0.388 | 
     | FE_RC_9000_0                                     | A v -> Y v   | OR2X2    | 0.033 | 0.065 |   0.996 |    0.453 | 
     | FE_RC_21561_0                                    | A v -> Y ^   | NAND2X1  | 0.045 | 0.043 |   1.039 |    0.496 | 
     | FE_OCP_RBC10447_FE_OFN151_n3958                  | A ^ -> Y ^   | BUFX4    | 0.087 | 0.067 |   1.106 |    0.563 | 
     | FE_OCPUNCOC11339_FE_OCP_RBN10447_FE_OFN151_n3958 | A ^ -> Y ^   | BUFX2    | 0.040 | 0.065 |   1.171 |    0.628 | 
     | FE_OCP_RBC9421_FE_OFN151_n3958                   | A ^ -> Y v   | INVX2    | 0.019 | 0.026 |   1.196 |    0.653 | 
     | FE_OCPC7493_FE_OCP_RBN6585_FE_OFN151_n3958       | A v -> Y v   | BUFX4    | 0.007 | 0.050 |   1.246 |    0.703 | 
     | FE_RC_25081_0                                    | B v -> Y ^   | AOI22X1  | 0.060 | 0.048 |   1.295 |    0.752 | 
     | FE_OCPUNCOC10929_n1948                           | A ^ -> Y ^   | BUFX4    | 0.045 | 0.042 |   1.337 |    0.794 | 
     | \link_addr_1_fifo/data_mem_reg[0][22]            | D ^          | DFFPOSX1 | 0.045 | 0.003 |   1.340 |    0.797 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.543 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.576 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.644 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.070 | 0.047 |   0.147 |    0.690 | 
     | FECTS_clks_clk___L4_I29               | A v -> Y ^   | INVX8    | 0.123 | 0.087 |   0.234 |    0.777 | 
     | \link_addr_1_fifo/data_mem_reg[0][22] | CLK ^        | DFFPOSX1 | 0.125 | 0.005 |   0.239 |    0.782 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][11] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[12] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.243
- Setup                         1.882
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.811
- Arrival Time                  1.354
= Slack Time                   -0.542
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.542 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.509 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.441 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.393 | 
     | FECTS_clks_clk___L4_I7                | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.280 | 
     | \haddr2_d_reg[12]                     | CLK ^ -> Q ^ | DFFSR    | 0.034 | 0.156 |   0.418 |   -0.124 | 
     | FE_OFC3194_haddr2_d_12_               | A ^ -> Y v   | INVX4    | 0.017 | 0.025 |   0.444 |   -0.099 | 
     | FE_RC_12091_0                         | A v -> Y ^   | INVX8    | 0.015 | 0.025 |   0.468 |   -0.074 | 
     | FE_RC_3320_0                          | S ^ -> Y ^   | MUX2X1   | 0.087 | 0.076 |   0.544 |    0.001 | 
     | FE_RC_46_0                            | A ^ -> Y v   | INVX8    | 0.044 | 0.031 |   0.575 |    0.033 | 
     | FE_RC_21998_0                         | B v -> Y ^   | NAND2X1  | 0.048 | 0.040 |   0.615 |    0.073 | 
     | FE_RC_21997_0                         | C ^ -> Y v   | NOR3X1   | 0.039 | 0.038 |   0.653 |    0.111 | 
     | FE_RC_21996_0                         | A v -> Y ^   | NAND2X1  | 0.046 | 0.044 |   0.697 |    0.155 | 
     | FE_RC_22121_0                         | C ^ -> Y v   | NOR3X1   | 0.036 | 0.035 |   0.732 |    0.190 | 
     | FE_RC_21993_0                         | A v -> Y v   | AND2X2   | 0.017 | 0.049 |   0.782 |    0.239 | 
     | FE_RC_21994_0                         | A v -> Y ^   | INVX8    | 0.043 | 0.028 |   0.810 |    0.268 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572      | A ^ -> Y ^   | BUFX2    | 0.026 | 0.048 |   0.858 |    0.316 | 
     | FE_OCP_RBC8111_n3572                  | A ^ -> Y v   | INVX4    | 0.015 | 0.027 |   0.885 |    0.342 | 
     | FE_RC_23395_0                         | C v -> Y ^   | NAND3X1  | 0.051 | 0.042 |   0.927 |    0.384 | 
     | FE_RC_13845_0                         | C ^ -> Y v   | NOR3X1   | 0.045 | 0.044 |   0.970 |    0.428 | 
     | FE_OFC3508_n4862                      | A v -> Y v   | BUFX4    | 0.099 | 0.084 |   1.055 |    0.513 | 
     | FE_OCPC10634_FE_OFN3508_n4862         | A v -> Y v   | BUFX4    | 0.065 | 0.091 |   1.146 |    0.604 | 
     | FE_RC_23214_0                         | A v -> Y v   | OR2X2    | 0.018 | 0.059 |   1.205 |    0.663 | 
     | FE_RC_23213_0                         | A v -> Y v   | OR2X2    | 0.031 | 0.056 |   1.261 |    0.719 | 
     | U4825                                 | S v -> Y ^   | MUX2X1   | 0.109 | 0.092 |   1.353 |    0.811 | 
     | \link_addr_2_fifo/data_mem_reg[1][11] | D ^          | DFFPOSX1 | 0.109 | 0.001 |   1.354 |    0.811 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.542 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.575 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.643 | 
     | FECTS_clks_clk___L3_I4                | A ^ -> Y v   | INVX8    | 0.055 | 0.047 |   0.148 |    0.690 | 
     | FECTS_clks_clk___L4_I18               | A v -> Y ^   | INVX8    | 0.138 | 0.063 |   0.211 |    0.753 | 
     | \link_addr_2_fifo/data_mem_reg[1][11] | CLK ^        | DFFPOSX1 | 0.156 | 0.032 |   0.243 |    0.785 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][3] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][3] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[11] /Q                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.268
- Setup                         1.978
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.741
- Arrival Time                  1.280
= Slack Time                   -0.539
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.539 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.506 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.439 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.390 | 
     | FECTS_clks_clk___L4_I7               | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.277 | 
     | \haddr2_d_reg[11]                    | CLK ^ -> Q ^ | DFFSR    | 0.020 | 0.145 |   0.407 |   -0.133 | 
     | FE_OCP_RBC11383_haddr2_d_11_         | A ^ -> Y v   | INVX2    | 0.010 | 0.025 |   0.432 |   -0.107 | 
     | FE_OCP_RBC11405_haddr2_d_11_         | A v -> Y ^   | INVX4    | 0.014 | 0.024 |   0.456 |   -0.083 | 
     | U4489                                | S ^ -> Y ^   | MUX2X1   | 0.051 | 0.049 |   0.505 |   -0.034 | 
     | FE_OCP_RBC11427_n3538                | A ^ -> Y v   | INVX2    | 0.028 | 0.031 |   0.536 |   -0.004 | 
     | FE_OCP_RBC11428_n3538                | A v -> Y ^   | INVX8    | 0.065 | 0.035 |   0.571 |    0.032 | 
     | FE_RC_74_0                           | A ^ -> Y ^   | AND2X2   | 0.037 | 0.068 |   0.639 |    0.100 | 
     | FE_RC_13960_0                        | A ^ -> Y ^   | AND2X2   | 0.021 | 0.041 |   0.681 |    0.141 | 
     | FE_RC_13594_0                        | C ^ -> Y v   | NAND3X1  | 0.022 | 0.018 |   0.699 |    0.159 | 
     | FE_OCP_RBC11437_FE_RN_1618_0         | A v -> Y v   | BUFX4    | 0.005 | 0.049 |   0.747 |    0.208 | 
     | FE_OCP_RBC11436_FE_RN_1618_0         | A v -> Y ^   | INVX8    | 0.033 | 0.020 |   0.767 |    0.228 | 
     | FE_RC_23561_0                        | A ^ -> Y ^   | AND2X1   | 0.033 | 0.039 |   0.806 |    0.267 | 
     | FE_RC_23560_0                        | A ^ -> Y ^   | AND2X2   | 0.032 | 0.048 |   0.854 |    0.314 | 
     | FE_OCP_RBC11439_FE_RN_12908_0        | A ^ -> Y v   | INVX8    | 0.021 | 0.029 |   0.883 |    0.344 | 
     | FE_RC_24746_0                        | B v -> Y ^   | OAI21X1  | 0.087 | 0.079 |   0.962 |    0.423 | 
     | FE_OCP_RBC11455_FE_RN_4160_0         | A ^ -> Y ^   | BUFX2    | 0.102 | 0.098 |   1.060 |    0.520 | 
     | FE_RC_24435_0                        | A ^ -> Y ^   | OR2X2    | 0.039 | 0.064 |   1.124 |    0.584 | 
     | FE_RC_24434_0                        | A ^ -> Y v   | INVX4    | 0.028 | 0.034 |   1.158 |    0.618 | 
     | FE_RC_24433_0                        | B v -> Y ^   | NAND2X1  | 0.036 | 0.022 |   1.180 |    0.641 | 
     | FE_RC_24432_0                        | B ^ -> Y ^   | AND2X2   | 0.109 | 0.095 |   1.275 |    0.735 | 
     | \link_addr_2_fifo/data_mem_reg[0][3] | D ^          | DFFPOSX1 | 0.109 | 0.005 |   1.280 |    0.741 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.539 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.573 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.640 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y v   | INVX8    | 0.079 | 0.055 |   0.155 |    0.695 | 
     | FECTS_clks_clk___L4_I26              | A v -> Y ^   | INVX8    | 0.158 | 0.098 |   0.253 |    0.793 | 
     | \link_addr_2_fifo/data_mem_reg[0][3] | CLK ^        | DFFPOSX1 | 0.161 | 0.015 |   0.268 |    0.808 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][31] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][31] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[11] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.257
- Setup                         1.802
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.905
- Arrival Time                  1.440
= Slack Time                   -0.534
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.534 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.501 | 
     | FECTS_clks_clk___L2_I0                       | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.434 | 
     | FECTS_clks_clk___L3_I1                       | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.385 | 
     | FECTS_clks_clk___L4_I7                       | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.272 | 
     | \haddr1_d_reg[11]                            | CLK ^ -> Q ^ | DFFSR    | 0.037 | 0.157 |   0.419 |   -0.116 | 
     | FE_OCPUNCOC9104_haddr1_d_11_                 | A ^ -> Y ^   | BUFX4    | 0.046 | 0.045 |   0.464 |   -0.070 | 
     | U4372                                        | S ^ -> Y v   | MUX2X1   | 0.035 | 0.057 |   0.521 |   -0.013 | 
     | FE_RC_19498_0                                | A v -> Y ^   | INVX8    | 0.029 | 0.033 |   0.554 |    0.020 | 
     | FE_RC_21587_0                                | B ^ -> Y v   | NOR2X1   | 0.292 | 0.028 |   0.582 |    0.048 | 
     | FE_RC_21586_0                                | A v -> Y v   | AND2X2   | 0.120 | 0.092 |   0.674 |    0.140 | 
     | FE_RC_21584_0                                | B v -> Y v   | AND2X2   | 0.034 | 0.072 |   0.746 |    0.212 | 
     | FE_RC_21585_0                                | A v -> Y ^   | INVX4    | 0.018 | 0.026 |   0.773 |    0.238 | 
     | FE_RC_25338_0                                | C ^ -> Y v   | NOR3X1   | 0.032 | 0.027 |   0.799 |    0.265 | 
     | FE_RC_16205_0                                | A v -> Y ^   | NAND2X1  | 0.047 | 0.042 |   0.841 |    0.307 | 
     | FE_OCP_RBC10441_n3439                        | A ^ -> Y ^   | BUFX4    | 0.080 | 0.061 |   0.902 |    0.368 | 
     | FE_OCPC11352_FE_OCP_RBN10441_n3439           | A ^ -> Y ^   | BUFX4    | 0.042 | 0.048 |   0.950 |    0.416 | 
     | FE_OCPC10633_FE_OCP_RBN10441_n3439           | A ^ -> Y ^   | BUFX4    | 0.016 | 0.027 |   0.977 |    0.443 | 
     | FE_RC_16269_0                                | B ^ -> Y ^   | OR2X1    | 0.047 | 0.070 |   1.047 |    0.513 | 
     | FE_RC_24943_0                                | B ^ -> Y v   | NAND3X1  | 0.031 | 0.033 |   1.080 |    0.546 | 
     | FE_OCP_RBC11177_FE_OFN151_n3958              | A v -> Y v   | BUFX2    | 0.019 | 0.047 |   1.128 |    0.593 | 
     | FE_OCP_RBC11176_FE_OFN151_n3958              | A v -> Y ^   | INVX8    | 0.052 | 0.031 |   1.159 |    0.624 | 
     | FE_OCPC11360_FE_OCP_RBN11176_FE_OFN151_n3958 | A ^ -> Y ^   | BUFX4    | 0.035 | 0.037 |   1.196 |    0.661 | 
     | FE_OCP_RBC11086_FE_OFN151_n3958              | A ^ -> Y ^   | BUFX4    | 0.061 | 0.056 |   1.252 |    0.718 | 
     | FE_OCP_RBC10378_FE_OFN151_n3958              | A ^ -> Y ^   | BUFX4    | 0.035 | 0.036 |   1.288 |    0.754 | 
     | FE_OCP_RBC7979_FE_OFN151_n3958               | A ^ -> Y v   | INVX8    | 0.051 | 0.033 |   1.321 |    0.787 | 
     | FE_RC_19402_0                                | B v -> Y ^   | AOI22X1  | 0.059 | 0.075 |   1.396 |    0.862 | 
     | FE_OCPUNCOC8311_n1939                        | A ^ -> Y ^   | BUFX4    | 0.043 | 0.041 |   1.437 |    0.902 | 
     | \link_addr_1_fifo/data_mem_reg[0][31]        | D ^          | DFFPOSX1 | 0.043 | 0.003 |   1.440 |    0.905 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.534 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.568 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.635 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.095 | 0.056 |   0.156 |    0.691 | 
     | FECTS_clks_clk___L4_I10               | A v -> Y ^   | INVX8    | 0.121 | 0.098 |   0.254 |    0.789 | 
     | \link_addr_1_fifo/data_mem_reg[0][31] | CLK ^        | DFFPOSX1 | 0.121 | 0.003 |   0.257 |    0.792 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][21] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][21] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.243
- Setup                         1.721
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.973
- Arrival Time                  1.505
= Slack Time                   -0.532
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.532 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.499 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.431 | 
     | FECTS_clks_clk___L3_I3                     | A ^ -> Y v   | INVX8    | 0.064 | 0.044 |   0.145 |   -0.387 | 
     | FECTS_clks_clk___L4_I14                    | A v -> Y ^   | INVX8    | 0.163 | 0.111 |   0.256 |   -0.276 | 
     | \cur_state_reg[1]                          | CLK ^ -> Q v | DFFSR    | 0.022 | 0.150 |   0.406 |   -0.126 | 
     | FE_OCPUNCOC11285_cur_state_1_              | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.455 |   -0.077 | 
     | FE_OCP_RBC11125_cur_state_1_               | A v -> Y ^   | INVX8    | 0.010 | 0.022 |   0.476 |   -0.056 | 
     | U3523                                      | B ^ -> Y ^   | AND2X2   | 0.025 | 0.046 |   0.522 |   -0.010 | 
     | FE_OCP_RBC11035_n4452                      | A ^ -> Y v   | INVX4    | 0.012 | 0.025 |   0.547 |    0.015 | 
     | FE_RC_15774_0                              | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.595 |    0.063 | 
     | FE_OCP_RBC11036_FE_RN_10049_0              | A ^ -> Y v   | INVX8    | 0.041 | 0.031 |   0.626 |    0.094 | 
     | FE_RC_24489_0                              | C v -> Y ^   | NOR3X1   | 0.055 | 0.037 |   0.663 |    0.131 | 
     | FE_RC_20073_0                              | B ^ -> Y ^   | AND2X2   | 0.020 | 0.040 |   0.703 |    0.171 | 
     | FE_OCPUNCOC10469_FE_OCPN8023_n3520         | A ^ -> Y ^   | BUFX4    | 0.054 | 0.052 |   0.755 |    0.223 | 
     | FE_RC_20182_0                              | B ^ -> Y v   | NAND2X1  | 0.250 | 0.032 |   0.786 |    0.255 | 
     | FE_RC_19864_0                              | C v -> Y ^   | OAI21X1  | 0.056 | 0.108 |   0.894 |    0.362 | 
     | FE_OCP_RBC11050_FE_RN_10630_0              | A ^ -> Y ^   | BUFX4    | 0.064 | 0.052 |   0.946 |    0.414 | 
     | FE_RC_22031_0                              | B ^ -> Y ^   | AND2X2   | 0.082 | 0.089 |   1.035 |    0.503 | 
     | FE_RC_16493_0                              | A ^ -> Y ^   | AND2X2   | 0.019 | 0.041 |   1.076 |    0.544 | 
     | FE_RC_16492_0                              | A ^ -> Y v   | NAND2X1  | 0.035 | 0.029 |   1.105 |    0.573 | 
     | FE_OCP_RBC11463_FE_OFN151_n3958            | A v -> Y v   | BUFX4    | 0.009 | 0.051 |   1.156 |    0.624 | 
     | FE_OCP_RBC11464_FE_OFN151_n3958            | A v -> Y ^   | INVX8    | 0.005 | 0.019 |   1.175 |    0.643 | 
     | FE_OCP_RBC11465_FE_OFN151_n3958            | A ^ -> Y ^   | BUFX2    | 0.132 | 0.110 |   1.285 |    0.754 | 
     | FE_OCPC9651_FE_OCP_RBN2549_FE_OFN151_n3958 | A ^ -> Y ^   | BUFX4    | 0.027 | 0.030 |   1.316 |    0.784 | 
     | FE_OCPC9652_FE_OCP_RBN2549_FE_OFN151_n3958 | A ^ -> Y ^   | BUFX2    | 0.034 | 0.052 |   1.367 |    0.835 | 
     | FE_OCP_RBC1961_FE_OFN151_n3958             | A ^ -> Y v   | INVX2    | 0.025 | 0.033 |   1.400 |    0.868 | 
     | FE_RC_5814_0                               | D v -> Y ^   | AOI22X1  | 0.063 | 0.044 |   1.444 |    0.912 | 
     | FE_OCPUNCOC11306_n1949                     | A ^ -> Y ^   | BUFX2    | 0.047 | 0.060 |   1.504 |    0.972 | 
     | \link_addr_1_fifo/data_mem_reg[0][21]      | D ^          | DFFPOSX1 | 0.047 | 0.001 |   1.505 |    0.973 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.532 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.565 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.633 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.070 | 0.047 |   0.147 |    0.679 | 
     | FECTS_clks_clk___L4_I31               | A v -> Y ^   | INVX8    | 0.116 | 0.084 |   0.232 |    0.764 | 
     | \link_addr_1_fifo/data_mem_reg[0][21] | CLK ^        | DFFPOSX1 | 0.120 | 0.012 |   0.243 |    0.775 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][27] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][27] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[18] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.252
- Setup                         1.876
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.826
- Arrival Time                  1.357
= Slack Time                   -0.531
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.531 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.498 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.430 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y v   | INVX8    | 0.079 | 0.055 |   0.155 |   -0.375 | 
     | FECTS_clks_clk___L4_I26               | A v -> Y ^   | INVX8    | 0.158 | 0.098 |   0.253 |   -0.277 | 
     | \haddr2_d_reg[18]                     | CLK ^ -> Q v | DFFSR    | 0.024 | 0.156 |   0.409 |   -0.122 | 
     | FE_OCPUNCOC5887_haddr2_d_18_          | A v -> Y v   | BUFX4    | 0.017 | 0.056 |   0.465 |   -0.066 | 
     | FE_RC_8238_0                          | A v -> Y ^   | XOR2X1   | 0.058 | 0.046 |   0.510 |   -0.020 | 
     | FE_OCP_RBC9953_FE_RN_3126_0           | A ^ -> Y ^   | BUFX4    | 0.042 | 0.041 |   0.551 |    0.020 | 
     | FE_RC_20049_0                         | C ^ -> Y v   | AOI21X1  | 0.026 | 0.032 |   0.583 |    0.053 | 
     | FE_RC_21359_0                         | B v -> Y ^   | NAND3X1  | 0.058 | 0.051 |   0.635 |    0.104 | 
     | FE_RC_13342_0                         | C ^ -> Y v   | NOR3X1   | 0.037 | 0.039 |   0.674 |    0.143 | 
     | FE_RC_24739_0                         | A v -> Y v   | BUFX4    | 0.033 | 0.066 |   0.740 |    0.209 | 
     | FE_RC_23562_0                         | A v -> Y v   | AND2X1   | 0.018 | 0.042 |   0.782 |    0.251 | 
     | FE_RC_23561_0                         | B v -> Y v   | AND2X1   | 0.018 | 0.045 |   0.827 |    0.297 | 
     | FE_RC_23560_0                         | A v -> Y v   | AND2X2   | 0.022 | 0.045 |   0.872 |    0.342 | 
     | FE_OCP_RBC11439_FE_RN_12908_0         | A v -> Y ^   | INVX8    | 0.021 | 0.028 |   0.900 |    0.370 | 
     | FE_RC_24746_0                         | B ^ -> Y v   | OAI21X1  | 0.033 | 0.040 |   0.941 |    0.410 | 
     | FE_OCP_RBC11452_FE_RN_4160_0          | A v -> Y ^   | INVX1    | 0.002 | 0.023 |   0.964 |    0.433 | 
     | FE_OCP_RBC11451_FE_RN_4160_0          | A ^ -> Y ^   | BUFX4    | 0.080 | 0.065 |   1.029 |    0.498 | 
     | FE_OCP_RBC11206_FE_RN_4160_0          | A ^ -> Y ^   | BUFX4    | 0.018 | 0.030 |   1.059 |    0.528 | 
     | FE_OCP_RBC11205_FE_RN_4160_0          | A ^ -> Y ^   | BUFX2    | 0.051 | 0.062 |   1.121 |    0.590 | 
     | FE_OCP_RBC9456_FE_RN_4160_0           | A ^ -> Y ^   | BUFX4    | 0.037 | 0.039 |   1.160 |    0.629 | 
     | FE_RC_20661_0                         | B ^ -> Y ^   | AND2X2   | 0.033 | 0.051 |   1.210 |    0.679 | 
     | FE_RC_20662_0                         | A ^ -> Y v   | INVX8    | 0.057 | 0.032 |   1.242 |    0.712 | 
     | FE_RC_20665_0                         | B v -> Y ^   | AOI22X1  | 0.057 | 0.084 |   1.326 |    0.796 | 
     | FE_OCPUNCOC10931_FE_OCP_RBN1427_n1704 | A ^ -> Y ^   | BUFX4    | 0.025 | 0.030 |   1.356 |    0.825 | 
     | \link_addr_2_fifo/data_mem_reg[0][27] | D ^          | DFFPOSX1 | 0.025 | 0.001 |   1.357 |    0.826 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.531 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.564 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.631 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.077 | 0.047 |   0.147 |    0.678 | 
     | FECTS_clks_clk___L4_I1                | A v -> Y ^   | INVX8    | 0.119 | 0.101 |   0.248 |    0.779 | 
     | \link_addr_2_fifo/data_mem_reg[0][27] | CLK ^        | DFFPOSX1 | 0.119 | 0.004 |   0.252 |    0.782 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[0][11] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[0][11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.239
- Setup                         1.881
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.808
- Arrival Time                  1.335
= Slack Time                   -0.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.527 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.494 | 
     | FECTS_clks_clk___L2_I0                 | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.426 | 
     | FECTS_clks_clk___L3_I3                 | A ^ -> Y v   | INVX8    | 0.064 | 0.044 |   0.145 |   -0.382 | 
     | FECTS_clks_clk___L4_I14                | A v -> Y ^   | INVX8    | 0.163 | 0.111 |   0.256 |   -0.271 | 
     | \cur_state_reg[1]                      | CLK ^ -> Q v | DFFSR    | 0.022 | 0.150 |   0.406 |   -0.121 | 
     | FE_OCPUNCOC11285_cur_state_1_          | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.455 |   -0.072 | 
     | FE_OCP_RBC11125_cur_state_1_           | A v -> Y ^   | INVX8    | 0.010 | 0.022 |   0.476 |   -0.051 | 
     | U3523                                  | B ^ -> Y ^   | AND2X2   | 0.025 | 0.046 |   0.522 |   -0.005 | 
     | FE_OCP_RBC11035_n4452                  | A ^ -> Y v   | INVX4    | 0.012 | 0.025 |   0.547 |    0.020 | 
     | FE_RC_15774_0                          | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.595 |    0.068 | 
     | FE_OCP_RBC11036_FE_RN_10049_0          | A ^ -> Y v   | INVX8    | 0.041 | 0.031 |   0.626 |    0.099 | 
     | FE_RC_24608_0                          | C v -> Y ^   | NOR3X1   | 0.071 | 0.048 |   0.674 |    0.147 | 
     | FE_RC_24609_0                          | A ^ -> Y v   | INVX4    | 0.040 | 0.035 |   0.708 |    0.181 | 
     | FE_RC_6460_0                           | A v -> Y v   | OR2X2    | 0.033 | 0.051 |   0.759 |    0.232 | 
     | FE_OCPC10891_n3638                     | A v -> Y v   | BUFX2    | 0.020 | 0.048 |   0.808 |    0.280 | 
     | FE_RC_23557_0                          | A v -> Y v   | OR2X2    | 0.012 | 0.045 |   0.852 |    0.325 | 
     | FE_OCP_RBC10693_FE_RN_14950_0          | A v -> Y ^   | INVX4    | 0.009 | 0.021 |   0.873 |    0.346 | 
     | FE_RC_20471_0                          | C ^ -> Y v   | NAND3X1  | 0.023 | 0.016 |   0.889 |    0.362 | 
     | FE_OCP_RBC10788_n4789                  | A v -> Y v   | BUFX4    | 0.024 | 0.060 |   0.949 |    0.422 | 
     | U4605                                  | A v -> Y ^   | AOI21X1  | 0.069 | 0.072 |   1.021 |    0.493 | 
     | FE_OCPUNCOC10880_n3639                 | A ^ -> Y ^   | BUFX4    | 0.020 | 0.025 |   1.046 |    0.519 | 
     | FE_OCP_RBC10793_n3639                  | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.066 |    0.539 | 
     | FE_RC_9178_0                           | A v -> Y v   | AND2X2   | 0.036 | 0.049 |   1.115 |    0.588 | 
     | FE_RC_24105_0                          | C v -> Y ^   | NAND3X1  | 0.067 | 0.057 |   1.172 |    0.645 | 
     | FE_OCP_DRV_C10964_FE_OCP_RBN2215_n3979 | A ^ -> Y ^   | BUFX4    | 0.042 | 0.040 |   1.212 |    0.685 | 
     | FE_RC_24744_0                          | A ^ -> Y v   | INVX4    | 0.025 | 0.032 |   1.244 |    0.717 | 
     | U4836                                  | S v -> Y ^   | MUX2X1   | 0.109 | 0.090 |   1.334 |    0.807 | 
     | \link_addr_0_fifo/data_mem_reg[0][11]  | D ^          | DFFPOSX1 | 0.109 | 0.001 |   1.335 |    0.808 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.527 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.560 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.628 | 
     | FECTS_clks_clk___L3_I4                | A ^ -> Y v   | INVX8    | 0.055 | 0.047 |   0.148 |    0.675 | 
     | FECTS_clks_clk___L4_I18               | A v -> Y ^   | INVX8    | 0.138 | 0.063 |   0.211 |    0.738 | 
     | \link_addr_0_fifo/data_mem_reg[0][11] | CLK ^        | DFFPOSX1 | 0.156 | 0.028 |   0.239 |    0.766 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][29] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][29] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[12] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.255
- Setup                         1.873
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.832
- Arrival Time                  1.348
= Slack Time                   -0.516
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.516 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.483 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.416 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.367 | 
     | FECTS_clks_clk___L4_I7                | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.254 | 
     | \haddr2_d_reg[12]                     | CLK ^ -> Q ^ | DFFSR    | 0.034 | 0.156 |   0.418 |   -0.098 | 
     | FE_OFC3194_haddr2_d_12_               | A ^ -> Y v   | INVX4    | 0.017 | 0.025 |   0.444 |   -0.073 | 
     | FE_RC_12091_0                         | A v -> Y ^   | INVX8    | 0.015 | 0.025 |   0.468 |   -0.048 | 
     | FE_RC_3320_0                          | S ^ -> Y ^   | MUX2X1   | 0.087 | 0.076 |   0.544 |    0.027 | 
     | FE_RC_46_0                            | A ^ -> Y v   | INVX8    | 0.044 | 0.031 |   0.575 |    0.059 | 
     | FE_RC_21998_0                         | B v -> Y ^   | NAND2X1  | 0.048 | 0.040 |   0.615 |    0.099 | 
     | FE_RC_21997_0                         | C ^ -> Y v   | NOR3X1   | 0.039 | 0.038 |   0.653 |    0.137 | 
     | FE_RC_21996_0                         | A v -> Y ^   | NAND2X1  | 0.046 | 0.044 |   0.697 |    0.181 | 
     | FE_RC_22121_0                         | C ^ -> Y v   | NOR3X1   | 0.036 | 0.035 |   0.732 |    0.216 | 
     | FE_RC_21993_0                         | A v -> Y v   | AND2X2   | 0.017 | 0.049 |   0.782 |    0.265 | 
     | FE_RC_21994_0                         | A v -> Y ^   | INVX8    | 0.043 | 0.028 |   0.810 |    0.294 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572      | A ^ -> Y ^   | BUFX2    | 0.026 | 0.048 |   0.858 |    0.342 | 
     | FE_OCP_RBC8111_n3572                  | A ^ -> Y v   | INVX4    | 0.015 | 0.027 |   0.885 |    0.368 | 
     | FE_RC_23395_0                         | C v -> Y ^   | NAND3X1  | 0.051 | 0.042 |   0.927 |    0.410 | 
     | FE_RC_13845_0                         | C ^ -> Y v   | NOR3X1   | 0.045 | 0.044 |   0.970 |    0.454 | 
     | FE_OFC3508_n4862                      | A v -> Y v   | BUFX4    | 0.099 | 0.084 |   1.055 |    0.538 | 
     | FE_RC_7436_0                          | A v -> Y ^   | NOR2X1   | 0.040 | 0.081 |   1.136 |    0.620 | 
     | FE_OCPUNCOC11293_n3307                | A ^ -> Y ^   | BUFX2    | 0.018 | 0.041 |   1.177 |    0.660 | 
     | FE_OCPUNCOC11302_n3307                | A ^ -> Y ^   | BUFX4    | 0.037 | 0.040 |   1.217 |    0.701 | 
     | FE_RC_19902_0                         | A ^ -> Y ^   | AND2X2   | 0.033 | 0.049 |   1.266 |    0.750 | 
     | FE_RC_19903_0                         | A ^ -> Y v   | INVX8    | 0.016 | 0.026 |   1.292 |    0.776 | 
     | U5194                                 | S v -> Y ^   | MUX2X1   | 0.060 | 0.056 |   1.348 |    0.831 | 
     | \link_addr_2_fifo/data_mem_reg[1][29] | D ^          | DFFPOSX1 | 0.060 | 0.000 |   1.348 |    0.832 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.516 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.549 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.617 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.077 | 0.047 |   0.147 |    0.664 | 
     | FECTS_clks_clk___L4_I3                | A v -> Y ^   | INVX8    | 0.130 | 0.099 |   0.247 |    0.763 | 
     | \link_addr_2_fifo/data_mem_reg[1][29] | CLK ^        | DFFPOSX1 | 0.130 | 0.009 |   0.255 |    0.771 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][4] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \ch_gnt_d_reg[1] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.252
- Setup                         1.815
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.887
- Arrival Time                  1.393
= Slack Time                   -0.506
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.506 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.473 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.405 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.064 | 0.044 |   0.145 |   -0.361 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8    | 0.143 | 0.101 |   0.245 |   -0.260 | 
     | \ch_gnt_d_reg[1]                                   | CLK ^ -> Q v | DFFSR    | 0.021 | 0.145 |   0.390 |   -0.116 | 
     | FE_OCPUNCOC9079_ch_gnt_d_1_                        | A v -> Y v   | BUFX4    | 0.011 | 0.052 |   0.442 |   -0.063 | 
     | FE_RC_20521_0                                      | B v -> Y v   | OR2X2    | 0.018 | 0.058 |   0.500 |   -0.006 | 
     | FE_OCP_RBC11426_FE_RN_12917_0                      | A v -> Y ^   | INVX8    | 0.015 | 0.024 |   0.525 |    0.019 | 
     | U2788                                              | A ^ -> Y ^   | AND2X2   | 0.073 | 0.078 |   0.602 |    0.097 | 
     | FE_RC_24608_0                                      | B ^ -> Y v   | NOR3X1   | 0.038 | 0.053 |   0.655 |    0.150 | 
     | FE_RC_24609_0                                      | A v -> Y ^   | INVX4    | 0.038 | 0.039 |   0.694 |    0.188 | 
     | FE_RC_25477_0                                      | A ^ -> Y ^   | OR2X2    | 0.034 | 0.058 |   0.752 |    0.246 | 
     | FE_RC_23315_0                                      | B ^ -> Y v   | NAND2X1  | 0.250 | 0.021 |   0.773 |    0.267 | 
     | FE_OCPUNCOC9709_FE_RN_4143_0                       | A v -> Y v   | BUFX2    | 0.100 | 0.100 |   0.873 |    0.367 | 
     | FE_RC_23598_0                                      | B v -> Y v   | AND2X2   | 0.038 | 0.078 |   0.951 |    0.445 | 
     | FE_RC_23599_0                                      | A v -> Y ^   | INVX8    | 0.036 | 0.038 |   0.990 |    0.484 | 
     | FE_OCPC10637_FE_OCP_RBN8994_FE_OFN3535_FE_RN_110_0 | A ^ -> Y ^   | BUFX4    | 0.024 | 0.034 |   1.024 |    0.518 | 
     | FE_OCP_RBC8995_FE_OFN3535_FE_RN_110_0              | A ^ -> Y ^   | BUFX2    | 0.042 | 0.057 |   1.081 |    0.575 | 
     | FE_RC_25547_0                                      | B ^ -> Y ^   | AND2X2   | 0.033 | 0.049 |   1.130 |    0.624 | 
     | FE_RC_25548_0                                      | A ^ -> Y v   | INVX8    | 0.038 | 0.030 |   1.160 |    0.655 | 
     | FE_OCP_RBC8712_FE_OCPN2326_FE_OCP_RBN1695_n3994    | A v -> Y ^   | INVX2    | 0.021 | 0.036 |   1.196 |    0.690 | 
     | FE_OCP_RBC8716_FE_OCPN2326_FE_OCP_RBN1695_n3994    | A ^ -> Y ^   | BUFX2    | 0.029 | 0.048 |   1.244 |    0.738 | 
     | FE_OCP_RBC8718_FE_OCPN2326_FE_OCP_RBN1695_n3994    | A ^ -> Y v   | INVX8    | 0.033 | 0.029 |   1.273 |    0.767 | 
     | FE_RC_17750_0                                      | B v -> Y ^   | AOI22X1  | 0.058 | 0.062 |   1.335 |    0.829 | 
     | FE_OCPUNCOC11340_n2067                             | A ^ -> Y ^   | BUFX4    | 0.064 | 0.052 |   1.387 |    0.881 | 
     | \link_addr_2_fifo/data_mem_reg[0][4]               | D ^          | DFFPOSX1 | 0.064 | 0.006 |   1.393 |    0.887 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.506 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.539 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.606 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y v   | INVX8    | 0.070 | 0.047 |   0.147 |    0.653 | 
     | FECTS_clks_clk___L4_I28              | A v -> Y ^   | INVX8    | 0.126 | 0.093 |   0.240 |    0.746 | 
     | \link_addr_2_fifo/data_mem_reg[0][4] | CLK ^        | DFFPOSX1 | 0.129 | 0.012 |   0.252 |    0.758 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[1][22] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[1][22] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \ch_gnt_d_reg[1] /Q                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.239
- Setup                         1.822
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.867
- Arrival Time                  1.369
= Slack Time                   -0.502
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.502 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.469 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.401 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.064 | 0.044 |   0.145 |   -0.357 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8    | 0.143 | 0.101 |   0.245 |   -0.257 | 
     | \ch_gnt_d_reg[1]                                   | CLK ^ -> Q v | DFFSR    | 0.021 | 0.145 |   0.390 |   -0.112 | 
     | FE_OCPUNCOC9079_ch_gnt_d_1_                        | A v -> Y v   | BUFX4    | 0.011 | 0.052 |   0.442 |   -0.059 | 
     | FE_RC_20521_0                                      | B v -> Y v   | OR2X2    | 0.018 | 0.058 |   0.500 |   -0.002 | 
     | FE_OCP_RBC11426_FE_RN_12917_0                      | A v -> Y ^   | INVX8    | 0.015 | 0.024 |   0.525 |    0.023 | 
     | U2788                                              | A ^ -> Y ^   | AND2X2   | 0.073 | 0.078 |   0.602 |    0.100 | 
     | FE_RC_24608_0                                      | B ^ -> Y v   | NOR3X1   | 0.038 | 0.053 |   0.655 |    0.153 | 
     | FE_RC_24609_0                                      | A v -> Y ^   | INVX4    | 0.038 | 0.039 |   0.694 |    0.192 | 
     | FE_RC_6460_0                                       | A ^ -> Y ^   | OR2X2    | 0.046 | 0.051 |   0.745 |    0.243 | 
     | FE_OCPC10891_n3638                                 | A ^ -> Y ^   | BUFX2    | 0.035 | 0.052 |   0.796 |    0.294 | 
     | FE_RC_23557_0                                      | A ^ -> Y ^   | OR2X2    | 0.021 | 0.047 |   0.843 |    0.341 | 
     | FE_OCP_RBC10693_FE_RN_14950_0                      | A ^ -> Y v   | INVX4    | 0.013 | 0.027 |   0.870 |    0.368 | 
     | FE_RC_20471_0                                      | C v -> Y ^   | NAND3X1  | 0.052 | 0.041 |   0.911 |    0.409 | 
     | FE_OCP_RBC10788_n4789                              | A ^ -> Y ^   | BUFX4    | 0.052 | 0.047 |   0.958 |    0.456 | 
     | U4605                                              | A ^ -> Y v   | AOI21X1  | 0.038 | 0.045 |   1.003 |    0.501 | 
     | FE_OCPUNCOC10880_n3639                             | A v -> Y v   | BUFX4    | 0.010 | 0.051 |   1.054 |    0.552 | 
     | FE_OCP_RBC10792_n3639                              | A v -> Y v   | BUFX4    | 0.004 | 0.049 |   1.103 |    0.601 | 
     | FE_RC_20473_0                                      | C v -> Y ^   | NOR3X1   | 0.068 | 0.036 |   1.139 |    0.637 | 
     | FE_RC_19045_0                                      | A ^ -> Y ^   | AND2X2   | 0.035 | 0.050 |   1.189 |    0.687 | 
     | FE_RC_19046_0                                      | A ^ -> Y v   | INVX8    | 0.020 | 0.028 |   1.217 |    0.715 | 
     | FE_OCPC7501_FE_OCPUNCON2773_FE_OCP_RBN2169_FE_OFN1 | A v -> Y v   | BUFX2    | 0.030 | 0.057 |   1.274 |    0.772 | 
     | 45_n3985                                           |              |          |       |       |         |          | 
     | U5054                                              | S v -> Y ^   | MUX2X1   | 0.113 | 0.094 |   1.368 |    0.866 | 
     | \link_addr_0_fifo/data_mem_reg[1][22]              | D ^          | DFFPOSX1 | 0.113 | 0.001 |   1.369 |    0.867 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.502 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.535 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.603 | 
     | FECTS_clks_clk___L3_I4                | A ^ -> Y v   | INVX8    | 0.055 | 0.047 |   0.148 |    0.650 | 
     | FECTS_clks_clk___L4_I18               | A v -> Y ^   | INVX8    | 0.138 | 0.063 |   0.211 |    0.713 | 
     | \link_addr_0_fifo/data_mem_reg[1][22] | CLK ^        | DFFPOSX1 | 0.156 | 0.028 |   0.239 |    0.741 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][14] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[11] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.254
- Setup                         1.796
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.909
- Arrival Time                  1.404
= Slack Time                   -0.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.495 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.462 | 
     | FECTS_clks_clk___L2_I0                       | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.394 | 
     | FECTS_clks_clk___L3_I1                       | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.346 | 
     | FECTS_clks_clk___L4_I7                       | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.233 | 
     | \haddr1_d_reg[11]                            | CLK ^ -> Q ^ | DFFSR    | 0.037 | 0.157 |   0.419 |   -0.076 | 
     | FE_OCPUNCOC9104_haddr1_d_11_                 | A ^ -> Y ^   | BUFX4    | 0.046 | 0.045 |   0.464 |   -0.031 | 
     | U4372                                        | S ^ -> Y v   | MUX2X1   | 0.035 | 0.057 |   0.521 |    0.026 | 
     | FE_RC_19498_0                                | A v -> Y ^   | INVX8    | 0.029 | 0.033 |   0.554 |    0.059 | 
     | FE_RC_21587_0                                | B ^ -> Y v   | NOR2X1   | 0.292 | 0.028 |   0.582 |    0.087 | 
     | FE_RC_21586_0                                | A v -> Y v   | AND2X2   | 0.120 | 0.092 |   0.674 |    0.179 | 
     | FE_RC_21584_0                                | B v -> Y v   | AND2X2   | 0.034 | 0.072 |   0.746 |    0.251 | 
     | FE_RC_21585_0                                | A v -> Y ^   | INVX4    | 0.018 | 0.026 |   0.773 |    0.278 | 
     | FE_RC_25338_0                                | C ^ -> Y v   | NOR3X1   | 0.032 | 0.027 |   0.799 |    0.304 | 
     | FE_RC_16205_0                                | A v -> Y ^   | NAND2X1  | 0.047 | 0.042 |   0.841 |    0.346 | 
     | FE_OCP_RBC10441_n3439                        | A ^ -> Y ^   | BUFX4    | 0.080 | 0.061 |   0.902 |    0.407 | 
     | FE_OCPC11352_FE_OCP_RBN10441_n3439           | A ^ -> Y ^   | BUFX4    | 0.042 | 0.048 |   0.950 |    0.455 | 
     | FE_OCPC10633_FE_OCP_RBN10441_n3439           | A ^ -> Y ^   | BUFX4    | 0.016 | 0.027 |   0.977 |    0.482 | 
     | FE_RC_16269_0                                | B ^ -> Y ^   | OR2X1    | 0.047 | 0.070 |   1.047 |    0.552 | 
     | FE_RC_24943_0                                | B ^ -> Y v   | NAND3X1  | 0.031 | 0.033 |   1.080 |    0.585 | 
     | FE_OCP_RBC11177_FE_OFN151_n3958              | A v -> Y v   | BUFX2    | 0.019 | 0.047 |   1.128 |    0.633 | 
     | FE_OCP_RBC11176_FE_OFN151_n3958              | A v -> Y ^   | INVX8    | 0.052 | 0.031 |   1.159 |    0.664 | 
     | FE_OCPC11360_FE_OCP_RBN11176_FE_OFN151_n3958 | A ^ -> Y ^   | BUFX4    | 0.035 | 0.037 |   1.196 |    0.701 | 
     | FE_OCP_RBC11086_FE_OFN151_n3958              | A ^ -> Y ^   | BUFX4    | 0.061 | 0.056 |   1.252 |    0.757 | 
     | FE_OCP_RBC10378_FE_OFN151_n3958              | A ^ -> Y ^   | BUFX4    | 0.035 | 0.036 |   1.288 |    0.793 | 
     | FE_OCPC8433_FE_OCP_RBN7971_FE_OFN151_n3958   | A ^ -> Y ^   | BUFX2    | 0.022 | 0.044 |   1.333 |    0.837 | 
     | FE_OCP_RBC7972_FE_OFN151_n3958               | A ^ -> Y v   | INVX4    | 0.019 | 0.031 |   1.363 |    0.868 | 
     | FE_RC_19420_0                                | D v -> Y ^   | AOI22X1  | 0.059 | 0.041 |   1.404 |    0.909 | 
     | \link_addr_1_fifo/data_mem_reg[0][14]        | D ^          | DFFPOSX1 | 0.059 | 0.000 |   1.404 |    0.909 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.495 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.528 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.596 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y v   | INVX8    | 0.079 | 0.055 |   0.155 |    0.650 | 
     | FECTS_clks_clk___L4_I27               | A v -> Y ^   | INVX8    | 0.126 | 0.091 |   0.247 |    0.742 | 
     | \link_addr_1_fifo/data_mem_reg[0][14] | CLK ^        | DFFPOSX1 | 0.127 | 0.008 |   0.254 |    0.750 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][1] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][1] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[12] /Q                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.239
- Setup                         1.807
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.882
- Arrival Time                  1.376
= Slack Time                   -0.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.494 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.460 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.393 | 
     | FECTS_clks_clk___L3_I1                    | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.344 | 
     | FECTS_clks_clk___L4_I7                    | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.232 | 
     | \haddr2_d_reg[12]                         | CLK ^ -> Q ^ | DFFSR    | 0.034 | 0.156 |   0.418 |   -0.075 | 
     | FE_OFC3194_haddr2_d_12_                   | A ^ -> Y v   | INVX4    | 0.017 | 0.025 |   0.444 |   -0.050 | 
     | FE_RC_12091_0                             | A v -> Y ^   | INVX8    | 0.015 | 0.025 |   0.468 |   -0.025 | 
     | FE_RC_3320_0                              | S ^ -> Y v   | MUX2X1   | 0.036 | 0.053 |   0.521 |    0.027 | 
     | FE_RC_46_0                                | A v -> Y ^   | INVX8    | 0.033 | 0.033 |   0.554 |    0.060 | 
     | FE_RC_21998_0                             | B ^ -> Y v   | NAND2X1  | 0.250 | 0.033 |   0.586 |    0.093 | 
     | FE_RC_21997_0                             | C v -> Y ^   | NOR3X1   | 0.068 | 0.089 |   0.676 |    0.182 | 
     | FE_RC_21996_0                             | A ^ -> Y v   | NAND2X1  | 0.029 | 0.029 |   0.705 |    0.212 | 
     | FE_RC_22121_0                             | C v -> Y ^   | NOR3X1   | 0.064 | 0.038 |   0.743 |    0.250 | 
     | FE_RC_21993_0                             | A ^ -> Y ^   | AND2X2   | 0.032 | 0.049 |   0.792 |    0.298 | 
     | FE_RC_21994_0                             | A ^ -> Y v   | INVX8    | 0.037 | 0.031 |   0.823 |    0.329 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572          | A v -> Y v   | BUFX2    | 0.016 | 0.047 |   0.870 |    0.376 | 
     | FE_OCP_RBC8111_n3572                      | A v -> Y ^   | INVX4    | 0.011 | 0.022 |   0.892 |    0.399 | 
     | FE_RC_23395_0                             | C ^ -> Y v   | NAND3X1  | 0.023 | 0.016 |   0.909 |    0.415 | 
     | FE_RC_13845_0                             | C v -> Y ^   | NOR3X1   | 0.082 | 0.048 |   0.957 |    0.464 | 
     | FE_OFC3508_n4862                          | A ^ -> Y ^   | BUFX4    | 0.119 | 0.082 |   1.039 |    0.545 | 
     | FE_OCPC7423_FE_OFN3508_n4862              | A ^ -> Y ^   | BUFX2    | 0.144 | 0.122 |   1.161 |    0.668 | 
     | FE_RC_13134_0                             | A ^ -> Y ^   | OR2X2    | 0.036 | 0.067 |   1.229 |    0.735 | 
     | FE_OFC6927_FE_OCP_RBN3066_FE_OFN149_n3982 | A ^ -> Y v   | INVX4    | 0.021 | 0.029 |   1.257 |    0.764 | 
     | FE_OFC6928_FE_OCP_RBN3066_FE_OFN149_n3982 | A v -> Y ^   | INVX8    | 0.040 | 0.028 |   1.285 |    0.792 | 
     | U4629                                     | S ^ -> Y ^   | MUX2X1   | 0.101 | 0.089 |   1.375 |    0.881 | 
     | \link_addr_2_fifo/data_mem_reg[1][1]      | D ^          | DFFPOSX1 | 0.101 | 0.001 |   1.376 |    0.882 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.494 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.527 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.594 | 
     | FECTS_clks_clk___L3_I4               | A ^ -> Y v   | INVX8    | 0.055 | 0.047 |   0.148 |    0.642 | 
     | FECTS_clks_clk___L4_I21              | A v -> Y ^   | INVX8    | 0.130 | 0.062 |   0.210 |    0.704 | 
     | \link_addr_2_fifo/data_mem_reg[1][1] | CLK ^        | DFFPOSX1 | 0.147 | 0.029 |   0.239 |    0.733 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[1][7] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[1][7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \dch_cur_state_reg[0] /Q                (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.255
- Setup                         1.699
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.007
- Arrival Time                  1.482
= Slack Time                   -0.475
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.475 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.442 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.375 | 
     | FECTS_clks_clk___L3_I1                     | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.326 | 
     | FECTS_clks_clk___L4_I5                     | A v -> Y ^   | INVX8    | 0.144 | 0.098 |   0.247 |   -0.228 | 
     | \dch_cur_state_reg[0]                      | CLK ^ -> Q v | DFFSR    | 0.017 | 0.151 |   0.398 |   -0.077 | 
     | FE_OFC6698_dch_cur_state_0_                | A v -> Y ^   | INVX2    | 0.019 | 0.028 |   0.426 |   -0.049 | 
     | FE_OFC6699_dch_cur_state_0_                | A ^ -> Y v   | INVX8    | 0.015 | 0.029 |   0.455 |   -0.020 | 
     | FE_RC_15438_0                              | B v -> Y v   | AND2X2   | 0.021 | 0.053 |   0.508 |    0.033 | 
     | FE_OCP_RBC9837_n3376                       | A v -> Y ^   | INVX8    | 0.066 | 0.032 |   0.541 |    0.065 | 
     | FE_RC_23711_0                              | A ^ -> Y ^   | OR2X2    | 0.037 | 0.077 |   0.617 |    0.142 | 
     | FE_RC_23712_0                              | A ^ -> Y v   | INVX8    | 0.045 | 0.031 |   0.649 |    0.173 | 
     | FE_RC_21845_0                              | A v -> Y v   | AND2X2   | 0.035 | 0.059 |   0.708 |    0.232 | 
     | FE_OCP_RBC9847_FE_RN_13844_0               | A v -> Y ^   | INVX8    | 0.058 | 0.037 |   0.745 |    0.269 | 
     | FE_OCPC11351_FE_OCP_RBN9847_FE_RN_13844_0  | A ^ -> Y ^   | BUFX2    | 0.030 | 0.058 |   0.803 |    0.327 | 
     | FE_OCP_RBC9846_FE_RN_13844_0               | A ^ -> Y v   | INVX1    | 0.035 | 0.038 |   0.841 |    0.366 | 
     | FE_OCP_RBC8955_FE_OFN6854_n3390            | A v -> Y ^   | INVX4    | 0.031 | 0.034 |   0.875 |    0.400 | 
     | FE_OCP_RBC8533_FE_OFN6854_n3390            | A ^ -> Y v   | INVX8    | 0.056 | 0.035 |   0.911 |    0.435 | 
     | FE_RC_25108_0                              | A v -> Y v   | BUFX4    | 0.042 | 0.070 |   0.981 |    0.506 | 
     | FE_RC_8305_0                               | A v -> Y v   | AND2X2   | 0.008 | 0.049 |   1.030 |    0.555 | 
     | FE_RC_8304_0                               | B v -> Y ^   | NAND2X1  | 0.061 | 0.029 |   1.059 |    0.584 | 
     | FE_RC_8303_0                               | B ^ -> Y ^   | AND2X2   | 0.074 | 0.077 |   1.136 |    0.661 | 
     | FE_RC_8045_0                               | A ^ -> Y ^   | OR2X2    | 0.022 | 0.050 |   1.186 |    0.711 | 
     | FE_RC_20495_0                              | B ^ -> Y ^   | OR2X2    | 0.075 | 0.089 |   1.275 |    0.799 | 
     | FE_OFC7019_FE_OCPN5511_FE_OFN3548_n2043    | A ^ -> Y v   | INVX4    | 0.035 | 0.029 |   1.304 |    0.829 | 
     | FE_OFC7021_FE_OCPN5511_FE_OFN3548_n2043    | A v -> Y ^   | INVX8    | 0.029 | 0.034 |   1.338 |    0.862 | 
     | FE_OCPC4338_FE_OCP_RBN2649_FE_OFN158_n2043 | A ^ -> Y ^   | BUFX4    | 0.058 | 0.056 |   1.394 |    0.918 | 
     | FE_OCPC4339_FE_OCP_RBN2649_FE_OFN158_n2043 | A ^ -> Y ^   | BUFX4    | 0.015 | 0.027 |   1.420 |    0.945 | 
     | U4754                                      | S ^ -> Y ^   | MUX2X1   | 0.071 | 0.062 |   1.482 |    1.006 | 
     | \link_addr_1_fifo/data_mem_reg[1][7]       | D ^          | DFFPOSX1 | 0.071 | 0.000 |   1.482 |    1.007 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.475 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.509 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.576 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y v   | INVX8    | 0.079 | 0.055 |   0.155 |    0.631 | 
     | FECTS_clks_clk___L4_I27              | A v -> Y ^   | INVX8    | 0.126 | 0.091 |   0.247 |    0.722 | 
     | \link_addr_1_fifo/data_mem_reg[1][7] | CLK ^        | DFFPOSX1 | 0.127 | 0.008 |   0.255 |    0.731 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[1][2] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[1][2] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \ch_gnt_d_reg[1] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.231
- Setup                         1.661
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.021
- Arrival Time                  1.485
= Slack Time                   -0.464
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.464 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.431 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.363 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.064 | 0.044 |   0.145 |   -0.319 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8    | 0.143 | 0.101 |   0.245 |   -0.219 | 
     | \ch_gnt_d_reg[1]                                   | CLK ^ -> Q v | DFFSR    | 0.021 | 0.145 |   0.390 |   -0.074 | 
     | FE_OCPUNCOC9079_ch_gnt_d_1_                        | A v -> Y v   | BUFX4    | 0.011 | 0.052 |   0.442 |   -0.022 | 
     | FE_RC_20521_0                                      | B v -> Y v   | OR2X2    | 0.018 | 0.058 |   0.500 |    0.036 | 
     | FE_OCP_RBC11426_FE_RN_12917_0                      | A v -> Y ^   | INVX8    | 0.015 | 0.024 |   0.525 |    0.061 | 
     | U2788                                              | A ^ -> Y ^   | AND2X2   | 0.073 | 0.078 |   0.602 |    0.138 | 
     | FE_RC_24608_0                                      | B ^ -> Y v   | NOR3X1   | 0.038 | 0.053 |   0.655 |    0.191 | 
     | FE_RC_24609_0                                      | A v -> Y ^   | INVX4    | 0.038 | 0.039 |   0.694 |    0.230 | 
     | FE_RC_6460_0                                       | A ^ -> Y ^   | OR2X2    | 0.046 | 0.051 |   0.745 |    0.281 | 
     | FE_OCPC10891_n3638                                 | A ^ -> Y ^   | BUFX2    | 0.035 | 0.052 |   0.796 |    0.332 | 
     | FE_RC_23557_0                                      | A ^ -> Y ^   | OR2X2    | 0.021 | 0.047 |   0.843 |    0.379 | 
     | FE_OCP_RBC10693_FE_RN_14950_0                      | A ^ -> Y v   | INVX4    | 0.013 | 0.027 |   0.870 |    0.406 | 
     | FE_RC_20471_0                                      | C v -> Y ^   | NAND3X1  | 0.052 | 0.041 |   0.911 |    0.447 | 
     | FE_OCP_RBC10788_n4789                              | A ^ -> Y ^   | BUFX4    | 0.052 | 0.047 |   0.958 |    0.494 | 
     | U4605                                              | A ^ -> Y v   | AOI21X1  | 0.038 | 0.045 |   1.003 |    0.539 | 
     | FE_OCPUNCOC10880_n3639                             | A v -> Y v   | BUFX4    | 0.010 | 0.051 |   1.054 |    0.590 | 
     | FE_OCP_RBC10792_n3639                              | A v -> Y v   | BUFX4    | 0.004 | 0.049 |   1.103 |    0.639 | 
     | FE_RC_20473_0                                      | C v -> Y ^   | NOR3X1   | 0.068 | 0.036 |   1.139 |    0.674 | 
     | FE_RC_19045_0                                      | A ^ -> Y ^   | AND2X2   | 0.035 | 0.050 |   1.189 |    0.725 | 
     | FE_RC_19046_0                                      | A ^ -> Y v   | INVX8    | 0.020 | 0.028 |   1.217 |    0.753 | 
     | FE_RC_10071_0                                      | A v -> Y ^   | INVX8    | 0.003 | 0.020 |   1.237 |    0.773 | 
     | FE_OFC3739_FE_OCP_RBN2170_FE_OFN145_n3985          | A ^ -> Y v   | INVX8    | 0.012 | 0.031 |   1.267 |    0.803 | 
     | FE_RC_11044_0                                      | A v -> Y ^   | INVX8    | 0.001 | 0.021 |   1.288 |    0.824 | 
     | FE_OFC4005_FE_OCPN2138_FE_OFN146_n3985             | A ^ -> Y v   | INVX8    | 0.056 | 0.029 |   1.317 |    0.853 | 
     | FE_OCPC4347_FE_OFN4005_FE_OCPN2138_FE_OFN146_n3985 | A v -> Y v   | BUFX2    | 0.029 | 0.074 |   1.391 |    0.927 | 
     | U4652                                              | S v -> Y ^   | MUX2X1   | 0.113 | 0.093 |   1.484 |    1.020 | 
     | \link_addr_0_fifo/data_mem_reg[1][2]               | D ^          | DFFPOSX1 | 0.113 | 0.001 |   1.485 |    1.021 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.464 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.497 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.565 | 
     | FECTS_clks_clk___L3_I4               | A ^ -> Y v   | INVX8    | 0.055 | 0.047 |   0.148 |    0.612 | 
     | FECTS_clks_clk___L4_I21              | A v -> Y ^   | INVX8    | 0.130 | 0.062 |   0.210 |    0.674 | 
     | \link_addr_0_fifo/data_mem_reg[1][2] | CLK ^        | DFFPOSX1 | 0.146 | 0.021 |   0.231 |    0.695 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][26] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][26] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[12] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.257
- Setup                         1.710
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.997
- Arrival Time                  1.424
= Slack Time                   -0.427
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.427 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.394 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.326 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.278 | 
     | FECTS_clks_clk___L4_I7                | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.165 | 
     | \haddr2_d_reg[12]                     | CLK ^ -> Q ^ | DFFSR    | 0.034 | 0.156 |   0.418 |   -0.009 | 
     | FE_OFC3194_haddr2_d_12_               | A ^ -> Y v   | INVX4    | 0.017 | 0.025 |   0.444 |    0.017 | 
     | FE_RC_12091_0                         | A v -> Y ^   | INVX8    | 0.015 | 0.025 |   0.468 |    0.041 | 
     | FE_RC_3320_0                          | S ^ -> Y ^   | MUX2X1   | 0.087 | 0.076 |   0.544 |    0.117 | 
     | FE_RC_46_0                            | A ^ -> Y v   | INVX8    | 0.044 | 0.031 |   0.575 |    0.148 | 
     | FE_RC_21998_0                         | B v -> Y ^   | NAND2X1  | 0.048 | 0.040 |   0.615 |    0.188 | 
     | FE_RC_21997_0                         | C ^ -> Y v   | NOR3X1   | 0.039 | 0.038 |   0.653 |    0.226 | 
     | FE_RC_21996_0                         | A v -> Y ^   | NAND2X1  | 0.046 | 0.044 |   0.697 |    0.270 | 
     | FE_RC_22121_0                         | C ^ -> Y v   | NOR3X1   | 0.036 | 0.035 |   0.732 |    0.305 | 
     | FE_RC_21993_0                         | A v -> Y v   | AND2X2   | 0.017 | 0.049 |   0.782 |    0.355 | 
     | FE_RC_21994_0                         | A v -> Y ^   | INVX8    | 0.043 | 0.028 |   0.810 |    0.383 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572      | A ^ -> Y ^   | BUFX2    | 0.026 | 0.048 |   0.858 |    0.431 | 
     | FE_OCP_RBC8111_n3572                  | A ^ -> Y v   | INVX4    | 0.015 | 0.027 |   0.885 |    0.458 | 
     | FE_RC_23395_0                         | C v -> Y ^   | NAND3X1  | 0.051 | 0.042 |   0.927 |    0.500 | 
     | FE_RC_13845_0                         | C ^ -> Y v   | NOR3X1   | 0.045 | 0.044 |   0.970 |    0.544 | 
     | FE_OFC3508_n4862                      | A v -> Y v   | BUFX4    | 0.099 | 0.084 |   1.055 |    0.628 | 
     | FE_RC_7436_0                          | A v -> Y ^   | NOR2X1   | 0.040 | 0.081 |   1.136 |    0.709 | 
     | FE_OCPUNCOC11293_n3307                | A ^ -> Y ^   | BUFX2    | 0.018 | 0.041 |   1.177 |    0.750 | 
     | FE_OCPUNCOC11302_n3307                | A ^ -> Y ^   | BUFX4    | 0.037 | 0.040 |   1.217 |    0.790 | 
     | FE_OCPUNCOC8840_n3307                 | A ^ -> Y ^   | BUFX2    | 0.036 | 0.053 |   1.270 |    0.843 | 
     | FE_RC_7210_0                          | C ^ -> Y v   | NAND3X1  | 0.019 | 0.021 |   1.292 |    0.865 | 
     | FE_OFC6970_FE_OCPN338_n3581           | A v -> Y v   | BUFX4    | 0.028 | 0.058 |   1.349 |    0.923 | 
     | U5120                                 | S v -> Y ^   | MUX2X1   | 0.077 | 0.074 |   1.423 |    0.997 | 
     | \link_addr_2_fifo/data_mem_reg[1][26] | D ^          | DFFPOSX1 | 0.077 | 0.000 |   1.424 |    0.997 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.427 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.460 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.528 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.077 | 0.047 |   0.147 |    0.574 | 
     | FECTS_clks_clk___L4_I3                | A v -> Y ^   | INVX8    | 0.130 | 0.099 |   0.247 |    0.673 | 
     | \link_addr_2_fifo/data_mem_reg[1][26] | CLK ^        | DFFPOSX1 | 0.130 | 0.010 |   0.257 |    0.683 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][23] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][23] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[12] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.273
- Setup                         1.732
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.991
- Arrival Time                  1.417
= Slack Time                   -0.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.426 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.393 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.325 | 
     | FECTS_clks_clk___L3_I1                    | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.277 | 
     | FECTS_clks_clk___L4_I7                    | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.164 | 
     | \haddr2_d_reg[12]                         | CLK ^ -> Q ^ | DFFSR    | 0.034 | 0.156 |   0.418 |   -0.008 | 
     | FE_OFC3194_haddr2_d_12_                   | A ^ -> Y v   | INVX4    | 0.017 | 0.025 |   0.444 |    0.017 | 
     | FE_RC_12091_0                             | A v -> Y ^   | INVX8    | 0.015 | 0.025 |   0.468 |    0.042 | 
     | FE_RC_3320_0                              | S ^ -> Y v   | MUX2X1   | 0.036 | 0.053 |   0.521 |    0.095 | 
     | FE_RC_46_0                                | A v -> Y ^   | INVX8    | 0.033 | 0.033 |   0.554 |    0.128 | 
     | FE_RC_21998_0                             | B ^ -> Y v   | NAND2X1  | 0.250 | 0.033 |   0.586 |    0.160 | 
     | FE_RC_21997_0                             | C v -> Y ^   | NOR3X1   | 0.068 | 0.089 |   0.676 |    0.250 | 
     | FE_RC_21996_0                             | A ^ -> Y v   | NAND2X1  | 0.029 | 0.029 |   0.705 |    0.279 | 
     | FE_RC_22121_0                             | C v -> Y ^   | NOR3X1   | 0.064 | 0.038 |   0.743 |    0.317 | 
     | FE_RC_21993_0                             | A ^ -> Y ^   | AND2X2   | 0.032 | 0.049 |   0.792 |    0.366 | 
     | FE_RC_21994_0                             | A ^ -> Y v   | INVX8    | 0.037 | 0.031 |   0.823 |    0.396 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572          | A v -> Y v   | BUFX2    | 0.016 | 0.047 |   0.870 |    0.444 | 
     | FE_OCP_RBC8111_n3572                      | A v -> Y ^   | INVX4    | 0.011 | 0.022 |   0.892 |    0.466 | 
     | FE_RC_23395_0                             | C ^ -> Y v   | NAND3X1  | 0.023 | 0.016 |   0.909 |    0.483 | 
     | FE_RC_13845_0                             | C v -> Y ^   | NOR3X1   | 0.082 | 0.048 |   0.957 |    0.531 | 
     | FE_OFC3508_n4862                          | A ^ -> Y ^   | BUFX4    | 0.119 | 0.082 |   1.039 |    0.613 | 
     | FE_OCPC7423_FE_OFN3508_n4862              | A ^ -> Y ^   | BUFX2    | 0.144 | 0.122 |   1.161 |    0.735 | 
     | FE_RC_13134_0                             | A ^ -> Y ^   | OR2X2    | 0.036 | 0.067 |   1.229 |    0.802 | 
     | FE_OFC6927_FE_OCP_RBN3066_FE_OFN149_n3982 | A ^ -> Y v   | INVX4    | 0.021 | 0.029 |   1.257 |    0.831 | 
     | FE_OFC6929_FE_OCP_RBN3066_FE_OFN149_n3982 | A v -> Y ^   | INVX4    | 0.058 | 0.046 |   1.304 |    0.877 | 
     | U5074                                     | S ^ -> Y ^   | MUX2X1   | 0.131 | 0.112 |   1.416 |    0.990 | 
     | \link_addr_2_fifo/data_mem_reg[1][23]     | D ^          | DFFPOSX1 | 0.131 | 0.001 |   1.417 |    0.991 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.426 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.459 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.527 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y v   | INVX8    | 0.064 | 0.044 |   0.145 |    0.571 | 
     | FECTS_clks_clk___L4_I14               | A v -> Y ^   | INVX8    | 0.163 | 0.111 |   0.256 |    0.682 | 
     | \link_addr_2_fifo/data_mem_reg[1][23] | CLK ^        | DFFPOSX1 | 0.166 | 0.017 |   0.273 |    0.699 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][31] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][31] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[12] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.254
- Setup                         1.676
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.028
- Arrival Time                  1.435
= Slack Time                   -0.407
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.407 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.373 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.306 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.257 | 
     | FECTS_clks_clk___L4_I7                | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.145 | 
     | \haddr2_d_reg[12]                     | CLK ^ -> Q ^ | DFFSR    | 0.034 | 0.156 |   0.418 |    0.012 | 
     | FE_OFC3194_haddr2_d_12_               | A ^ -> Y v   | INVX4    | 0.017 | 0.025 |   0.444 |    0.037 | 
     | FE_RC_12091_0                         | A v -> Y ^   | INVX8    | 0.015 | 0.025 |   0.468 |    0.062 | 
     | FE_RC_3320_0                          | S ^ -> Y ^   | MUX2X1   | 0.087 | 0.076 |   0.544 |    0.137 | 
     | FE_RC_46_0                            | A ^ -> Y v   | INVX8    | 0.044 | 0.031 |   0.575 |    0.168 | 
     | FE_RC_21998_0                         | B v -> Y ^   | NAND2X1  | 0.048 | 0.040 |   0.615 |    0.209 | 
     | FE_RC_21997_0                         | C ^ -> Y v   | NOR3X1   | 0.039 | 0.038 |   0.653 |    0.247 | 
     | FE_RC_21996_0                         | A v -> Y ^   | NAND2X1  | 0.046 | 0.044 |   0.697 |    0.290 | 
     | FE_RC_22121_0                         | C ^ -> Y v   | NOR3X1   | 0.036 | 0.035 |   0.732 |    0.326 | 
     | FE_RC_21993_0                         | A v -> Y v   | AND2X2   | 0.017 | 0.049 |   0.782 |    0.375 | 
     | FE_RC_21994_0                         | A v -> Y ^   | INVX8    | 0.043 | 0.028 |   0.810 |    0.403 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572      | A ^ -> Y ^   | BUFX2    | 0.026 | 0.048 |   0.858 |    0.451 | 
     | FE_OCP_RBC8111_n3572                  | A ^ -> Y v   | INVX4    | 0.015 | 0.027 |   0.885 |    0.478 | 
     | FE_RC_23395_0                         | C v -> Y ^   | NAND3X1  | 0.051 | 0.042 |   0.927 |    0.520 | 
     | FE_RC_13845_0                         | C ^ -> Y v   | NOR3X1   | 0.045 | 0.044 |   0.970 |    0.564 | 
     | FE_OFC3508_n4862                      | A v -> Y v   | BUFX4    | 0.099 | 0.084 |   1.055 |    0.648 | 
     | FE_RC_7436_0                          | A v -> Y ^   | NOR2X1   | 0.040 | 0.081 |   1.136 |    0.729 | 
     | FE_OCPUNCOC11293_n3307                | A ^ -> Y ^   | BUFX2    | 0.018 | 0.041 |   1.177 |    0.770 | 
     | FE_OCPUNCOC11302_n3307                | A ^ -> Y ^   | BUFX4    | 0.037 | 0.040 |   1.217 |    0.810 | 
     | FE_RC_19902_0                         | A ^ -> Y ^   | AND2X2   | 0.033 | 0.049 |   1.266 |    0.860 | 
     | FE_RC_19903_0                         | A ^ -> Y v   | INVX8    | 0.016 | 0.026 |   1.292 |    0.885 | 
     | FE_OCPC7461_FE_OFN150_n3982           | A v -> Y v   | BUFX4    | 0.069 | 0.064 |   1.356 |    0.950 | 
     | U5220                                 | S v -> Y ^   | MUX2X1   | 0.081 | 0.078 |   1.434 |    1.028 | 
     | \link_addr_2_fifo/data_mem_reg[1][31] | D ^          | DFFPOSX1 | 0.081 | 0.000 |   1.435 |    1.028 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.407 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.440 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.507 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.077 | 0.047 |   0.147 |    0.554 | 
     | FECTS_clks_clk___L4_I3                | A v -> Y ^   | INVX8    | 0.130 | 0.099 |   0.247 |    0.653 | 
     | \link_addr_2_fifo/data_mem_reg[1][31] | CLK ^        | DFFPOSX1 | 0.130 | 0.007 |   0.254 |    0.661 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][22] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][22] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[12] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.241
- Setup                         1.576
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.115
- Arrival Time                  1.508
= Slack Time                   -0.393
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.393 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.360 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.292 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.244 | 
     | FECTS_clks_clk___L4_I7                | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.131 | 
     | \haddr2_d_reg[12]                     | CLK ^ -> Q ^ | DFFSR    | 0.034 | 0.156 |   0.418 |    0.025 | 
     | FE_OFC3194_haddr2_d_12_               | A ^ -> Y v   | INVX4    | 0.017 | 0.025 |   0.444 |    0.050 | 
     | FE_RC_12091_0                         | A v -> Y ^   | INVX8    | 0.015 | 0.025 |   0.468 |    0.075 | 
     | FE_RC_3320_0                          | S ^ -> Y v   | MUX2X1   | 0.036 | 0.053 |   0.521 |    0.128 | 
     | FE_RC_46_0                            | A v -> Y ^   | INVX8    | 0.033 | 0.033 |   0.554 |    0.161 | 
     | FE_RC_21998_0                         | B ^ -> Y v   | NAND2X1  | 0.250 | 0.033 |   0.586 |    0.193 | 
     | FE_RC_21997_0                         | C v -> Y ^   | NOR3X1   | 0.068 | 0.089 |   0.676 |    0.283 | 
     | FE_RC_21996_0                         | A ^ -> Y v   | NAND2X1  | 0.029 | 0.029 |   0.705 |    0.312 | 
     | FE_RC_22121_0                         | C v -> Y ^   | NOR3X1   | 0.064 | 0.038 |   0.743 |    0.350 | 
     | FE_RC_21993_0                         | A ^ -> Y ^   | AND2X2   | 0.032 | 0.049 |   0.792 |    0.399 | 
     | FE_RC_21994_0                         | A ^ -> Y v   | INVX8    | 0.037 | 0.031 |   0.823 |    0.429 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572      | A v -> Y v   | BUFX2    | 0.016 | 0.047 |   0.870 |    0.477 | 
     | FE_OCP_RBC8111_n3572                  | A v -> Y ^   | INVX4    | 0.011 | 0.022 |   0.892 |    0.499 | 
     | FE_RC_23395_0                         | C ^ -> Y v   | NAND3X1  | 0.023 | 0.016 |   0.909 |    0.516 | 
     | FE_RC_13845_0                         | C v -> Y ^   | NOR3X1   | 0.082 | 0.048 |   0.957 |    0.564 | 
     | FE_OFC3508_n4862                      | A ^ -> Y ^   | BUFX4    | 0.119 | 0.082 |   1.039 |    0.646 | 
     | FE_RC_7436_0                          | A ^ -> Y v   | NOR2X1   | 0.012 | 0.071 |   1.110 |    0.716 | 
     | FE_OCPUNCOC11293_n3307                | A v -> Y v   | BUFX2    | 0.007 | 0.037 |   1.147 |    0.753 | 
     | FE_OCPUNCOC11302_n3307                | A v -> Y v   | BUFX4    | 0.009 | 0.051 |   1.198 |    0.804 | 
     | FE_RC_19902_0                         | A v -> Y v   | AND2X2   | 0.025 | 0.044 |   1.242 |    0.849 | 
     | FE_RC_19903_0                         | A v -> Y ^   | INVX8    | 0.012 | 0.023 |   1.264 |    0.871 | 
     | FE_OCPC11370_FE_OFN150_n3982          | A ^ -> Y ^   | BUFX2    | 0.132 | 0.111 |   1.376 |    0.982 | 
     | FE_OCPC7465_FE_OFN150_n3982           | A ^ -> Y ^   | BUFX2    | 0.037 | 0.060 |   1.436 |    1.043 | 
     | U5049                                 | S ^ -> Y ^   | MUX2X1   | 0.081 | 0.072 |   1.508 |    1.115 | 
     | \link_addr_2_fifo/data_mem_reg[1][22] | D ^          | DFFPOSX1 | 0.081 | 0.000 |   1.508 |    1.115 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.393 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.426 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.494 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.070 | 0.047 |   0.147 |    0.540 | 
     | FECTS_clks_clk___L4_I29               | A v -> Y ^   | INVX8    | 0.123 | 0.087 |   0.234 |    0.627 | 
     | \link_addr_2_fifo/data_mem_reg[1][22] | CLK ^        | DFFPOSX1 | 0.126 | 0.007 |   0.241 |    0.635 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][14] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \ch_gnt_d_reg[1] /Q                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.253
- Setup                         1.697
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.006
- Arrival Time                  1.394
= Slack Time                   -0.388
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.388 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.355 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.287 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.064 | 0.044 |   0.145 |   -0.243 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8    | 0.143 | 0.101 |   0.245 |   -0.143 | 
     | \ch_gnt_d_reg[1]                                   | CLK ^ -> Q v | DFFSR    | 0.021 | 0.145 |   0.390 |    0.002 | 
     | FE_OCPUNCOC9079_ch_gnt_d_1_                        | A v -> Y v   | BUFX4    | 0.011 | 0.052 |   0.442 |    0.055 | 
     | FE_RC_20521_0                                      | B v -> Y v   | OR2X2    | 0.018 | 0.058 |   0.500 |    0.112 | 
     | FE_OCP_RBC11426_FE_RN_12917_0                      | A v -> Y ^   | INVX8    | 0.015 | 0.024 |   0.525 |    0.137 | 
     | U2788                                              | A ^ -> Y ^   | AND2X2   | 0.073 | 0.078 |   0.602 |    0.214 | 
     | FE_RC_24608_0                                      | B ^ -> Y v   | NOR3X1   | 0.038 | 0.053 |   0.655 |    0.267 | 
     | FE_RC_24609_0                                      | A v -> Y ^   | INVX4    | 0.038 | 0.039 |   0.694 |    0.306 | 
     | FE_RC_25477_0                                      | A ^ -> Y ^   | OR2X2    | 0.034 | 0.058 |   0.752 |    0.364 | 
     | FE_RC_23315_0                                      | B ^ -> Y v   | NAND2X1  | 0.250 | 0.021 |   0.773 |    0.385 | 
     | FE_OCPUNCOC9709_FE_RN_4143_0                       | A v -> Y v   | BUFX2    | 0.100 | 0.100 |   0.873 |    0.485 | 
     | FE_RC_23598_0                                      | B v -> Y v   | AND2X2   | 0.038 | 0.078 |   0.951 |    0.563 | 
     | FE_RC_23599_0                                      | A v -> Y ^   | INVX8    | 0.036 | 0.038 |   0.990 |    0.602 | 
     | FE_OCPUNCOC11093_FE_OCP_RBN8994_FE_OFN3535_FE_RN_1 | A ^ -> Y ^   | BUFX2    | 0.043 | 0.060 |   1.050 |    0.662 | 
     | 10_0                                               |              |          |       |       |         |          | 
     | FE_OCPC10638_FE_OCP_RBN8994_FE_OFN3535_FE_RN_110_0 | A ^ -> Y ^   | BUFX2    | 0.047 | 0.060 |   1.109 |    0.722 | 
     | FE_RC_23037_0                                      | A ^ -> Y ^   | AND2X2   | 0.100 | 0.095 |   1.205 |    0.817 | 
     | FE_OCPC5503_FE_OCP_RBN4432_n3994                   | A ^ -> Y ^   | BUFX2    | 0.023 | 0.049 |   1.253 |    0.865 | 
     | FE_OCP_RBC4436_n3994                               | A ^ -> Y v   | INVX2    | 0.012 | 0.025 |   1.278 |    0.890 | 
     | FE_RC_11011_0                                      | D v -> Y ^   | AOI22X1  | 0.063 | 0.039 |   1.317 |    0.929 | 
     | FE_OCPUNCOC5643_n1717                              | A ^ -> Y ^   | BUFX2    | 0.068 | 0.074 |   1.392 |    1.004 | 
     | \link_addr_2_fifo/data_mem_reg[0][14]              | D ^          | DFFPOSX1 | 0.068 | 0.002 |   1.394 |    1.006 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.388 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.421 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.489 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y v   | INVX8    | 0.079 | 0.055 |   0.155 |    0.543 | 
     | FECTS_clks_clk___L4_I27               | A v -> Y ^   | INVX8    | 0.126 | 0.091 |   0.247 |    0.635 | 
     | \link_addr_2_fifo/data_mem_reg[0][14] | CLK ^        | DFFPOSX1 | 0.126 | 0.006 |   0.253 |    0.641 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[0][19] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[0][19] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.247
- Setup                         1.520
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.177
- Arrival Time                  1.553
= Slack Time                   -0.376
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.376 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.343 | 
     | FECTS_clks_clk___L2_I0                 | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.275 | 
     | FECTS_clks_clk___L3_I3                 | A ^ -> Y v   | INVX8    | 0.064 | 0.044 |   0.145 |   -0.231 | 
     | FECTS_clks_clk___L4_I14                | A v -> Y ^   | INVX8    | 0.163 | 0.111 |   0.256 |   -0.120 | 
     | \cur_state_reg[1]                      | CLK ^ -> Q v | DFFSR    | 0.022 | 0.150 |   0.406 |    0.030 | 
     | FE_OCPUNCOC11285_cur_state_1_          | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.455 |    0.079 | 
     | FE_OCP_RBC11125_cur_state_1_           | A v -> Y ^   | INVX8    | 0.010 | 0.022 |   0.476 |    0.101 | 
     | U3523                                  | B ^ -> Y ^   | AND2X2   | 0.025 | 0.046 |   0.522 |    0.147 | 
     | FE_OCP_RBC11035_n4452                  | A ^ -> Y v   | INVX4    | 0.012 | 0.025 |   0.547 |    0.171 | 
     | FE_RC_15774_0                          | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.595 |    0.219 | 
     | FE_OCP_RBC11036_FE_RN_10049_0          | A ^ -> Y v   | INVX8    | 0.041 | 0.031 |   0.626 |    0.250 | 
     | FE_RC_24608_0                          | C v -> Y ^   | NOR3X1   | 0.071 | 0.048 |   0.674 |    0.298 | 
     | FE_RC_24609_0                          | A ^ -> Y v   | INVX4    | 0.040 | 0.035 |   0.708 |    0.332 | 
     | FE_RC_6460_0                           | A v -> Y v   | OR2X2    | 0.033 | 0.051 |   0.759 |    0.383 | 
     | FE_OCPC10891_n3638                     | A v -> Y v   | BUFX2    | 0.020 | 0.048 |   0.808 |    0.432 | 
     | FE_RC_23557_0                          | A v -> Y v   | OR2X2    | 0.012 | 0.045 |   0.852 |    0.476 | 
     | FE_OCP_RBC10693_FE_RN_14950_0          | A v -> Y ^   | INVX4    | 0.009 | 0.021 |   0.873 |    0.497 | 
     | FE_RC_20471_0                          | C ^ -> Y v   | NAND3X1  | 0.023 | 0.016 |   0.889 |    0.513 | 
     | FE_OCP_RBC10788_n4789                  | A v -> Y v   | BUFX4    | 0.024 | 0.060 |   0.949 |    0.573 | 
     | U4605                                  | A v -> Y ^   | AOI21X1  | 0.069 | 0.072 |   1.021 |    0.645 | 
     | FE_OCPUNCOC10880_n3639                 | A ^ -> Y ^   | BUFX4    | 0.020 | 0.025 |   1.046 |    0.670 | 
     | FE_OCP_RBC10793_n3639                  | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.066 |    0.690 | 
     | FE_RC_9178_0                           | A v -> Y v   | AND2X2   | 0.036 | 0.049 |   1.115 |    0.739 | 
     | FE_RC_24105_0                          | C v -> Y ^   | NAND3X1  | 0.067 | 0.057 |   1.172 |    0.796 | 
     | FE_OCP_DRV_C10965_FE_OCP_RBN2215_n3979 | A ^ -> Y ^   | BUFX2    | 0.047 | 0.060 |   1.232 |    0.856 | 
     | FE_OCP_RBC10805_n3979                  | A ^ -> Y ^   | BUFX2    | 0.154 | 0.125 |   1.357 |    0.981 | 
     | FE_OCP_RBC10810_n3979                  | A ^ -> Y v   | INVX8    | 0.075 | 0.049 |   1.406 |    1.030 | 
     | FE_OCPC4311_FE_OCP_RBN2219_n3979       | A v -> Y v   | BUFX4    | 0.025 | 0.067 |   1.473 |    1.097 | 
     | U4996                                  | S v -> Y ^   | MUX2X1   | 0.093 | 0.079 |   1.552 |    1.176 | 
     | \link_addr_0_fifo/data_mem_reg[0][19]  | D ^          | DFFPOSX1 | 0.093 | 0.001 |   1.553 |    1.177 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.376 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.409 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.477 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.070 | 0.047 |   0.147 |    0.523 | 
     | FECTS_clks_clk___L4_I28               | A v -> Y ^   | INVX8    | 0.126 | 0.093 |   0.240 |    0.616 | 
     | \link_addr_0_fifo/data_mem_reg[0][19] | CLK ^        | DFFPOSX1 | 0.128 | 0.007 |   0.247 |    0.622 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][20] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][20] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[16] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.254
- Setup                         1.584
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.120
- Arrival Time                  1.496
= Slack Time                   -0.375
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.375 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.342 | 
     | FECTS_clks_clk___L2_I0                           | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.275 | 
     | FECTS_clks_clk___L3_I1                           | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.226 | 
     | FECTS_clks_clk___L4_I7                           | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.113 | 
     | \haddr1_d_reg[16]                                | CLK ^ -> Q ^ | DFFSR    | 0.021 | 0.148 |   0.410 |    0.035 | 
     | FE_OCP_RBC11392_haddr1_d_16_                     | A ^ -> Y v   | INVX2    | 0.018 | 0.031 |   0.441 |    0.065 | 
     | FE_OCP_RBC11400_haddr1_d_16_                     | A v -> Y ^   | INVX8    | 0.092 | 0.038 |   0.479 |    0.104 | 
     | FE_RC_24510_0                                    | A ^ -> Y v   | XNOR2X1  | 0.036 | 0.104 |   0.583 |    0.207 | 
     | FE_OCP_RBC10316_n3396                            | A v -> Y ^   | INVX4    | 0.068 | 0.054 |   0.637 |    0.261 | 
     | FE_RC_24438_0                                    | C ^ -> Y v   | NAND3X1  | 0.023 | 0.037 |   0.674 |    0.298 | 
     | FE_OCP_RBC11434_FE_RN_2215_0                     | A v -> Y v   | BUFX4    | 0.015 | 0.055 |   0.728 |    0.353 | 
     | FE_RC_24833_0                                    | C v -> Y ^   | NOR3X1   | 0.064 | 0.036 |   0.765 |    0.389 | 
     | FE_RC_10643_0                                    | A ^ -> Y ^   | AND2X2   | 0.033 | 0.049 |   0.814 |    0.439 | 
     | FE_OCP_RBC9407_FE_OFN3425_n3441                  | A ^ -> Y v   | INVX8    | 0.021 | 0.030 |   0.844 |    0.468 | 
     | FE_RC_1030_0                                     | A v -> Y v   | OR2X2    | 0.064 | 0.087 |   0.931 |    0.555 | 
     | FE_RC_9000_0                                     | A v -> Y v   | OR2X2    | 0.033 | 0.065 |   0.996 |    0.621 | 
     | FE_RC_21561_0                                    | A v -> Y ^   | NAND2X1  | 0.045 | 0.043 |   1.039 |    0.664 | 
     | FE_OCP_RBC10447_FE_OFN151_n3958                  | A ^ -> Y ^   | BUFX4    | 0.087 | 0.067 |   1.106 |    0.730 | 
     | FE_OCPUNCOC11339_FE_OCP_RBN10447_FE_OFN151_n3958 | A ^ -> Y ^   | BUFX2    | 0.040 | 0.065 |   1.171 |    0.795 | 
     | FE_OCPC9639_FE_OCP_RBN9418_FE_OFN151_n3958       | A ^ -> Y ^   | BUFX4    | 0.041 | 0.042 |   1.212 |    0.837 | 
     | FE_OCP_RBC9423_FE_OFN151_n3958                   | A ^ -> Y v   | INVX8    | 0.020 | 0.028 |   1.240 |    0.865 | 
     | FE_OCPC11008_FE_OCP_RBN9423_FE_OFN151_n3958      | A v -> Y v   | BUFX2    | 0.172 | 0.112 |   1.353 |    0.977 | 
     | FE_RC_19921_0                                    | B v -> Y ^   | AOI22X1  | 0.066 | 0.105 |   1.458 |    1.083 | 
     | FE_OCPUNCOC7710_n1950                            | A ^ -> Y ^   | BUFX4    | 0.036 | 0.036 |   1.494 |    1.119 | 
     | \link_addr_1_fifo/data_mem_reg[0][20]            | D ^          | DFFPOSX1 | 0.036 | 0.002 |   1.496 |    1.120 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.375 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.409 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.476 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.095 | 0.056 |   0.156 |    0.532 | 
     | FECTS_clks_clk___L4_I13               | A v -> Y ^   | INVX8    | 0.112 | 0.093 |   0.249 |    0.625 | 
     | \link_addr_1_fifo/data_mem_reg[0][20] | CLK ^        | DFFPOSX1 | 0.112 | 0.005 |   0.254 |    0.629 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][25] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][25] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[11] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.250
- Setup                         1.477
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.222
- Arrival Time                  1.591
= Slack Time                   -0.369
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.369 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.336 | 
     | FECTS_clks_clk___L2_I0                       | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.268 | 
     | FECTS_clks_clk___L3_I1                       | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.220 | 
     | FECTS_clks_clk___L4_I7                       | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.107 | 
     | \haddr1_d_reg[11]                            | CLK ^ -> Q ^ | DFFSR    | 0.037 | 0.157 |   0.419 |    0.050 | 
     | FE_OCPUNCOC9104_haddr1_d_11_                 | A ^ -> Y ^   | BUFX4    | 0.046 | 0.045 |   0.464 |    0.095 | 
     | U4372                                        | S ^ -> Y v   | MUX2X1   | 0.035 | 0.057 |   0.521 |    0.152 | 
     | FE_RC_19498_0                                | A v -> Y ^   | INVX8    | 0.029 | 0.033 |   0.554 |    0.185 | 
     | FE_RC_21587_0                                | B ^ -> Y v   | NOR2X1   | 0.292 | 0.028 |   0.582 |    0.213 | 
     | FE_RC_21586_0                                | A v -> Y v   | AND2X2   | 0.120 | 0.092 |   0.674 |    0.305 | 
     | FE_RC_21584_0                                | B v -> Y v   | AND2X2   | 0.034 | 0.072 |   0.746 |    0.377 | 
     | FE_RC_21585_0                                | A v -> Y ^   | INVX4    | 0.018 | 0.026 |   0.773 |    0.404 | 
     | FE_RC_25338_0                                | C ^ -> Y v   | NOR3X1   | 0.032 | 0.027 |   0.799 |    0.430 | 
     | FE_RC_16205_0                                | A v -> Y ^   | NAND2X1  | 0.047 | 0.042 |   0.841 |    0.472 | 
     | FE_OCP_RBC10441_n3439                        | A ^ -> Y ^   | BUFX4    | 0.080 | 0.061 |   0.902 |    0.533 | 
     | FE_OCPC11352_FE_OCP_RBN10441_n3439           | A ^ -> Y ^   | BUFX4    | 0.042 | 0.048 |   0.950 |    0.581 | 
     | FE_OCPC10633_FE_OCP_RBN10441_n3439           | A ^ -> Y ^   | BUFX4    | 0.016 | 0.027 |   0.977 |    0.608 | 
     | FE_RC_16269_0                                | B ^ -> Y ^   | OR2X1    | 0.047 | 0.070 |   1.047 |    0.678 | 
     | FE_RC_24943_0                                | B ^ -> Y v   | NAND3X1  | 0.031 | 0.033 |   1.080 |    0.711 | 
     | FE_OCP_RBC11177_FE_OFN151_n3958              | A v -> Y v   | BUFX2    | 0.019 | 0.047 |   1.128 |    0.759 | 
     | FE_OCP_RBC11176_FE_OFN151_n3958              | A v -> Y ^   | INVX8    | 0.052 | 0.031 |   1.159 |    0.790 | 
     | FE_OCPC11360_FE_OCP_RBN11176_FE_OFN151_n3958 | A ^ -> Y ^   | BUFX4    | 0.035 | 0.037 |   1.196 |    0.827 | 
     | FE_OCP_RBC11085_FE_OFN151_n3958              | A ^ -> Y ^   | BUFX2    | 0.169 | 0.134 |   1.330 |    0.961 | 
     | FE_OCP_RBC11088_FE_OFN151_n3958              | A ^ -> Y v   | INVX4    | 0.073 | 0.042 |   1.372 |    1.003 | 
     | FE_OCPC8639_FE_OCP_RBN7975_FE_OFN151_n3958   | A v -> Y v   | BUFX2    | 0.023 | 0.054 |   1.427 |    1.058 | 
     | FE_RC_18380_0                                | B v -> Y ^   | NAND2X1  | 0.106 | 0.065 |   1.492 |    1.122 | 
     | FE_RC_18379_0                                | B ^ -> Y ^   | AND2X2   | 0.098 | 0.095 |   1.587 |    1.218 | 
     | \link_addr_1_fifo/data_mem_reg[0][25]        | D ^          | DFFPOSX1 | 0.098 | 0.005 |   1.591 |    1.222 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.369 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.402 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.470 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.070 | 0.047 |   0.147 |    0.516 | 
     | FECTS_clks_clk___L4_I28               | A v -> Y ^   | INVX8    | 0.126 | 0.093 |   0.240 |    0.609 | 
     | \link_addr_1_fifo/data_mem_reg[0][25] | CLK ^        | DFFPOSX1 | 0.129 | 0.010 |   0.250 |    0.619 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][7] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[12] /Q                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.235
- Setup                         1.667
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.018
- Arrival Time                  1.386
= Slack Time                   -0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.368 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.335 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.268 | 
     | FECTS_clks_clk___L3_I1                    | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.219 | 
     | FECTS_clks_clk___L4_I7                    | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.106 | 
     | \haddr2_d_reg[12]                         | CLK ^ -> Q ^ | DFFSR    | 0.034 | 0.156 |   0.418 |    0.050 | 
     | FE_OFC3194_haddr2_d_12_                   | A ^ -> Y v   | INVX4    | 0.017 | 0.025 |   0.444 |    0.075 | 
     | FE_RC_12091_0                             | A v -> Y ^   | INVX8    | 0.015 | 0.025 |   0.468 |    0.100 | 
     | FE_RC_3320_0                              | S ^ -> Y v   | MUX2X1   | 0.036 | 0.053 |   0.521 |    0.152 | 
     | FE_RC_46_0                                | A v -> Y ^   | INVX8    | 0.033 | 0.033 |   0.554 |    0.186 | 
     | FE_RC_21998_0                             | B ^ -> Y v   | NAND2X1  | 0.250 | 0.033 |   0.586 |    0.218 | 
     | FE_RC_21997_0                             | C v -> Y ^   | NOR3X1   | 0.068 | 0.089 |   0.676 |    0.307 | 
     | FE_RC_21996_0                             | A ^ -> Y v   | NAND2X1  | 0.029 | 0.029 |   0.705 |    0.337 | 
     | FE_RC_22121_0                             | C v -> Y ^   | NOR3X1   | 0.064 | 0.038 |   0.743 |    0.375 | 
     | FE_RC_21993_0                             | A ^ -> Y ^   | AND2X2   | 0.032 | 0.049 |   0.792 |    0.424 | 
     | FE_RC_21994_0                             | A ^ -> Y v   | INVX8    | 0.037 | 0.031 |   0.823 |    0.454 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572          | A v -> Y v   | BUFX2    | 0.016 | 0.047 |   0.870 |    0.502 | 
     | FE_OCP_RBC8111_n3572                      | A v -> Y ^   | INVX4    | 0.011 | 0.022 |   0.892 |    0.524 | 
     | FE_RC_23395_0                             | C ^ -> Y v   | NAND3X1  | 0.023 | 0.016 |   0.909 |    0.540 | 
     | FE_RC_13845_0                             | C v -> Y ^   | NOR3X1   | 0.082 | 0.048 |   0.957 |    0.589 | 
     | FE_OFC3508_n4862                          | A ^ -> Y ^   | BUFX4    | 0.119 | 0.082 |   1.039 |    0.671 | 
     | FE_OCPC7423_FE_OFN3508_n4862              | A ^ -> Y ^   | BUFX2    | 0.144 | 0.122 |   1.161 |    0.793 | 
     | FE_RC_13134_0                             | A ^ -> Y ^   | OR2X2    | 0.036 | 0.067 |   1.229 |    0.860 | 
     | FE_OFC6927_FE_OCP_RBN3066_FE_OFN149_n3982 | A ^ -> Y v   | INVX4    | 0.021 | 0.029 |   1.257 |    0.889 | 
     | FE_OFC6928_FE_OCP_RBN3066_FE_OFN149_n3982 | A v -> Y ^   | INVX8    | 0.040 | 0.028 |   1.285 |    0.917 | 
     | U4752                                     | S ^ -> Y ^   | MUX2X1   | 0.113 | 0.100 |   1.386 |    1.017 | 
     | \link_addr_2_fifo/data_mem_reg[1][7]      | D ^          | DFFPOSX1 | 0.113 | 0.001 |   1.386 |    1.018 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.368 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.401 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.469 | 
     | FECTS_clks_clk___L3_I4               | A ^ -> Y v   | INVX8    | 0.055 | 0.047 |   0.148 |    0.516 | 
     | FECTS_clks_clk___L4_I21              | A v -> Y ^   | INVX8    | 0.130 | 0.062 |   0.210 |    0.579 | 
     | \link_addr_2_fifo/data_mem_reg[1][7] | CLK ^        | DFFPOSX1 | 0.147 | 0.025 |   0.235 |    0.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][4] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[11] /Q                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.248
- Setup                         1.477
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.221
- Arrival Time                  1.584
= Slack Time                   -0.363
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.363 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.330 | 
     | FECTS_clks_clk___L2_I0                       | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.262 | 
     | FECTS_clks_clk___L3_I1                       | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.214 | 
     | FECTS_clks_clk___L4_I7                       | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.101 | 
     | \haddr1_d_reg[11]                            | CLK ^ -> Q ^ | DFFSR    | 0.037 | 0.157 |   0.419 |    0.056 | 
     | FE_OCPUNCOC9104_haddr1_d_11_                 | A ^ -> Y ^   | BUFX4    | 0.046 | 0.045 |   0.464 |    0.101 | 
     | U4372                                        | S ^ -> Y v   | MUX2X1   | 0.035 | 0.057 |   0.521 |    0.158 | 
     | FE_RC_19498_0                                | A v -> Y ^   | INVX8    | 0.029 | 0.033 |   0.554 |    0.191 | 
     | FE_RC_21587_0                                | B ^ -> Y v   | NOR2X1   | 0.292 | 0.028 |   0.582 |    0.219 | 
     | FE_RC_21586_0                                | A v -> Y v   | AND2X2   | 0.120 | 0.092 |   0.674 |    0.311 | 
     | FE_RC_21584_0                                | B v -> Y v   | AND2X2   | 0.034 | 0.072 |   0.746 |    0.383 | 
     | FE_RC_21585_0                                | A v -> Y ^   | INVX4    | 0.018 | 0.026 |   0.773 |    0.410 | 
     | FE_RC_25338_0                                | C ^ -> Y v   | NOR3X1   | 0.032 | 0.027 |   0.799 |    0.436 | 
     | FE_RC_16205_0                                | A v -> Y ^   | NAND2X1  | 0.047 | 0.042 |   0.841 |    0.478 | 
     | FE_OCP_RBC10441_n3439                        | A ^ -> Y ^   | BUFX4    | 0.080 | 0.061 |   0.902 |    0.539 | 
     | FE_OCPC11352_FE_OCP_RBN10441_n3439           | A ^ -> Y ^   | BUFX4    | 0.042 | 0.048 |   0.950 |    0.587 | 
     | FE_OCPC10633_FE_OCP_RBN10441_n3439           | A ^ -> Y ^   | BUFX4    | 0.016 | 0.027 |   0.977 |    0.614 | 
     | FE_RC_16269_0                                | B ^ -> Y ^   | OR2X1    | 0.047 | 0.070 |   1.047 |    0.684 | 
     | FE_RC_24943_0                                | B ^ -> Y v   | NAND3X1  | 0.031 | 0.033 |   1.080 |    0.717 | 
     | FE_OCP_RBC11177_FE_OFN151_n3958              | A v -> Y v   | BUFX2    | 0.019 | 0.047 |   1.128 |    0.765 | 
     | FE_OCP_RBC11176_FE_OFN151_n3958              | A v -> Y ^   | INVX8    | 0.052 | 0.031 |   1.159 |    0.796 | 
     | FE_OCPC11360_FE_OCP_RBN11176_FE_OFN151_n3958 | A ^ -> Y ^   | BUFX4    | 0.035 | 0.037 |   1.196 |    0.833 | 
     | FE_OCP_RBC11085_FE_OFN151_n3958              | A ^ -> Y ^   | BUFX2    | 0.169 | 0.134 |   1.330 |    0.967 | 
     | FE_OCP_RBC11087_FE_OFN151_n3958              | A ^ -> Y v   | INVX1    | 0.011 | 0.077 |   1.407 |    1.044 | 
     | FE_OCPC11007_FE_OCP_RBN7975_FE_OFN151_n3958  | A v -> Y v   | BUFX4    | 0.077 | 0.063 |   1.470 |    1.107 | 
     | FE_RC_2970_0                                 | D v -> Y ^   | AOI22X1  | 0.059 | 0.070 |   1.540 |    1.177 | 
     | FE_OCPUNCOC9120_n1966                        | A ^ -> Y ^   | BUFX4    | 0.044 | 0.041 |   1.582 |    1.219 | 
     | \link_addr_1_fifo/data_mem_reg[0][4]         | D ^          | DFFPOSX1 | 0.044 | 0.003 |   1.584 |    1.221 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.363 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.396 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.464 | 
     | FECTS_clks_clk___L3_I0               | A ^ -> Y v   | INVX8    | 0.077 | 0.047 |   0.147 |    0.510 | 
     | FECTS_clks_clk___L4_I2               | A v -> Y ^   | INVX8    | 0.110 | 0.095 |   0.242 |    0.605 | 
     | \link_addr_1_fifo/data_mem_reg[0][4] | CLK ^        | DFFPOSX1 | 0.110 | 0.006 |   0.248 |    0.611 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[0][25] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[0][25] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.250
- Setup                         1.435
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.265
- Arrival Time                  1.619
= Slack Time                   -0.354
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.354 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.321 | 
     | FECTS_clks_clk___L2_I0                 | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.254 | 
     | FECTS_clks_clk___L3_I3                 | A ^ -> Y v   | INVX8    | 0.064 | 0.044 |   0.145 |   -0.210 | 
     | FECTS_clks_clk___L4_I14                | A v -> Y ^   | INVX8    | 0.163 | 0.111 |   0.256 |   -0.099 | 
     | \cur_state_reg[1]                      | CLK ^ -> Q v | DFFSR    | 0.022 | 0.150 |   0.406 |    0.052 | 
     | FE_OCPUNCOC11285_cur_state_1_          | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.455 |    0.100 | 
     | FE_OCP_RBC11125_cur_state_1_           | A v -> Y ^   | INVX8    | 0.010 | 0.022 |   0.476 |    0.122 | 
     | U3523                                  | B ^ -> Y ^   | AND2X2   | 0.025 | 0.046 |   0.522 |    0.168 | 
     | FE_OCP_RBC11035_n4452                  | A ^ -> Y v   | INVX4    | 0.012 | 0.025 |   0.547 |    0.193 | 
     | FE_RC_15774_0                          | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.595 |    0.241 | 
     | FE_OCP_RBC11036_FE_RN_10049_0          | A ^ -> Y v   | INVX8    | 0.041 | 0.031 |   0.626 |    0.271 | 
     | FE_RC_24608_0                          | C v -> Y ^   | NOR3X1   | 0.071 | 0.048 |   0.674 |    0.319 | 
     | FE_RC_24609_0                          | A ^ -> Y v   | INVX4    | 0.040 | 0.035 |   0.708 |    0.354 | 
     | FE_RC_6460_0                           | A v -> Y v   | OR2X2    | 0.033 | 0.051 |   0.759 |    0.405 | 
     | FE_OCPC10891_n3638                     | A v -> Y v   | BUFX2    | 0.020 | 0.048 |   0.808 |    0.453 | 
     | FE_RC_23557_0                          | A v -> Y v   | OR2X2    | 0.012 | 0.045 |   0.852 |    0.498 | 
     | FE_OCP_RBC10693_FE_RN_14950_0          | A v -> Y ^   | INVX4    | 0.009 | 0.021 |   0.873 |    0.519 | 
     | FE_RC_20471_0                          | C ^ -> Y v   | NAND3X1  | 0.023 | 0.016 |   0.889 |    0.535 | 
     | FE_OCP_RBC10788_n4789                  | A v -> Y v   | BUFX4    | 0.024 | 0.060 |   0.949 |    0.595 | 
     | U4605                                  | A v -> Y ^   | AOI21X1  | 0.069 | 0.072 |   1.021 |    0.666 | 
     | FE_OCPUNCOC10880_n3639                 | A ^ -> Y ^   | BUFX4    | 0.020 | 0.025 |   1.046 |    0.692 | 
     | FE_OCP_RBC10793_n3639                  | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.066 |    0.711 | 
     | FE_RC_9178_0                           | A v -> Y v   | AND2X2   | 0.036 | 0.049 |   1.115 |    0.760 | 
     | FE_RC_24105_0                          | C v -> Y ^   | NAND3X1  | 0.067 | 0.057 |   1.172 |    0.817 | 
     | FE_OCP_DRV_C10965_FE_OCP_RBN2215_n3979 | A ^ -> Y ^   | BUFX2    | 0.047 | 0.060 |   1.232 |    0.878 | 
     | FE_OCP_RBC10805_n3979                  | A ^ -> Y ^   | BUFX2    | 0.154 | 0.125 |   1.357 |    1.002 | 
     | FE_OCP_RBC10810_n3979                  | A ^ -> Y v   | INVX8    | 0.075 | 0.049 |   1.406 |    1.051 | 
     | FE_OCPC1148_FE_OFN128_n3979            | A v -> Y v   | BUFX4    | 0.033 | 0.072 |   1.477 |    1.123 | 
     | FE_OCPC8887_FE_OFN128_n3979            | A v -> Y v   | BUFX4    | 0.016 | 0.056 |   1.533 |    1.179 | 
     | U5116                                  | S v -> Y ^   | MUX2X1   | 0.103 | 0.086 |   1.619 |    1.264 | 
     | \link_addr_0_fifo/data_mem_reg[0][25]  | D ^          | DFFPOSX1 | 0.103 | 0.001 |   1.619 |    1.265 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.354 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.387 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.455 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.070 | 0.047 |   0.147 |    0.502 | 
     | FECTS_clks_clk___L4_I28               | A v -> Y ^   | INVX8    | 0.126 | 0.093 |   0.240 |    0.594 | 
     | \link_addr_0_fifo/data_mem_reg[0][25] | CLK ^        | DFFPOSX1 | 0.129 | 0.010 |   0.250 |    0.604 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[1][19] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[1][19] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \dch_cur_state_reg[0] /Q                 (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.253
- Setup                         1.412
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.291
- Arrival Time                  1.641
= Slack Time                   -0.350
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.350 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.317 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.249 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.201 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y ^   | INVX8    | 0.144 | 0.098 |   0.247 |   -0.103 | 
     | \dch_cur_state_reg[0]                              | CLK ^ -> Q v | DFFSR    | 0.017 | 0.151 |   0.398 |    0.048 | 
     | FE_OFC6698_dch_cur_state_0_                        | A v -> Y ^   | INVX2    | 0.019 | 0.028 |   0.426 |    0.076 | 
     | FE_OFC6699_dch_cur_state_0_                        | A ^ -> Y v   | INVX8    | 0.015 | 0.029 |   0.455 |    0.105 | 
     | FE_RC_15438_0                                      | B v -> Y v   | AND2X2   | 0.021 | 0.053 |   0.508 |    0.158 | 
     | FE_OCP_RBC9837_n3376                               | A v -> Y ^   | INVX8    | 0.066 | 0.032 |   0.541 |    0.191 | 
     | FE_RC_23711_0                                      | A ^ -> Y ^   | OR2X2    | 0.037 | 0.077 |   0.617 |    0.267 | 
     | FE_RC_23712_0                                      | A ^ -> Y v   | INVX8    | 0.045 | 0.031 |   0.649 |    0.299 | 
     | FE_RC_21845_0                                      | A v -> Y v   | AND2X2   | 0.035 | 0.059 |   0.708 |    0.357 | 
     | FE_OCP_RBC9847_FE_RN_13844_0                       | A v -> Y ^   | INVX8    | 0.058 | 0.037 |   0.745 |    0.395 | 
     | FE_OCPC11351_FE_OCP_RBN9847_FE_RN_13844_0          | A ^ -> Y ^   | BUFX2    | 0.030 | 0.058 |   0.803 |    0.453 | 
     | FE_OCP_RBC9846_FE_RN_13844_0                       | A ^ -> Y v   | INVX1    | 0.035 | 0.038 |   0.841 |    0.491 | 
     | FE_OCP_RBC8955_FE_OFN6854_n3390                    | A v -> Y ^   | INVX4    | 0.031 | 0.034 |   0.875 |    0.525 | 
     | FE_OCP_RBC8533_FE_OFN6854_n3390                    | A ^ -> Y v   | INVX8    | 0.056 | 0.035 |   0.911 |    0.561 | 
     | FE_RC_25108_0                                      | A v -> Y v   | BUFX4    | 0.042 | 0.070 |   0.981 |    0.631 | 
     | FE_RC_8305_0                                       | A v -> Y v   | AND2X2   | 0.008 | 0.049 |   1.030 |    0.680 | 
     | FE_RC_8304_0                                       | B v -> Y ^   | NAND2X1  | 0.061 | 0.029 |   1.059 |    0.709 | 
     | FE_RC_8303_0                                       | B ^ -> Y ^   | AND2X2   | 0.074 | 0.077 |   1.136 |    0.786 | 
     | FE_RC_8045_0                                       | A ^ -> Y ^   | OR2X2    | 0.022 | 0.050 |   1.186 |    0.836 | 
     | FE_RC_20495_0                                      | B ^ -> Y ^   | OR2X2    | 0.075 | 0.089 |   1.275 |    0.925 | 
     | FE_OFC7019_FE_OCPN5511_FE_OFN3548_n2043            | A ^ -> Y v   | INVX4    | 0.035 | 0.029 |   1.304 |    0.954 | 
     | FE_OFC7021_FE_OCPN5511_FE_OFN3548_n2043            | A v -> Y ^   | INVX8    | 0.029 | 0.034 |   1.338 |    0.988 | 
     | FE_OFC3562_FE_OCP_RBN2648_FE_OFN158_n2043          | A ^ -> Y v   | INVX2    | 0.020 | 0.035 |   1.373 |    1.023 | 
     | FE_OFC3564_FE_OCP_RBN2648_FE_OFN158_n2043          | A v -> Y ^   | INVX8    | 0.021 | 0.028 |   1.401 |    1.051 | 
     | FE_OCPC7844_FE_OFN3564_FE_OCP_RBN2648_FE_OFN158_n2 | A ^ -> Y ^   | BUFX4    | 0.045 | 0.046 |   1.447 |    1.097 | 
     | 043                                                |              |          |       |       |         |          | 
     | FE_RC_17875_0                                      | A ^ -> Y ^   | BUFX4    | 0.051 | 0.050 |   1.497 |    1.147 | 
     | FE_OCPC7545_FE_OFN158_n2043                        | A ^ -> Y ^   | BUFX4    | 0.049 | 0.049 |   1.546 |    1.196 | 
     | U4985                                              | S ^ -> Y ^   | MUX2X1   | 0.107 | 0.094 |   1.640 |    1.290 | 
     | \link_addr_1_fifo/data_mem_reg[1][19]              | D ^          | DFFPOSX1 | 0.107 | 0.001 |   1.641 |    1.291 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.350 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.383 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.451 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.070 | 0.047 |   0.147 |    0.497 | 
     | FECTS_clks_clk___L4_I28               | A v -> Y ^   | INVX8    | 0.126 | 0.093 |   0.240 |    0.590 | 
     | \link_addr_1_fifo/data_mem_reg[1][19] | CLK ^        | DFFPOSX1 | 0.129 | 0.013 |   0.253 |    0.603 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[1][25] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[1][25] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[16] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.244
- Setup                         1.356
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.339
- Arrival Time                  1.678
= Slack Time                   -0.339
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.339 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.306 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.238 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.190 | 
     | FECTS_clks_clk___L4_I7                             | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.077 | 
     | \haddr1_d_reg[16]                                  | CLK ^ -> Q ^ | DFFSR    | 0.021 | 0.148 |   0.410 |    0.071 | 
     | FE_OCP_RBC11392_haddr1_d_16_                       | A ^ -> Y v   | INVX2    | 0.018 | 0.031 |   0.441 |    0.102 | 
     | FE_OCP_RBC11400_haddr1_d_16_                       | A v -> Y ^   | INVX8    | 0.092 | 0.038 |   0.479 |    0.140 | 
     | FE_RC_24510_0                                      | A ^ -> Y ^   | XNOR2X1  | 0.064 | 0.114 |   0.593 |    0.254 | 
     | FE_OCP_RBC10316_n3396                              | A ^ -> Y v   | INVX4    | 0.051 | 0.044 |   0.638 |    0.298 | 
     | FE_RC_24438_0                                      | C v -> Y ^   | NAND3X1  | 0.051 | 0.058 |   0.696 |    0.356 | 
     | FE_OCP_RBC11434_FE_RN_2215_0                       | A ^ -> Y ^   | BUFX4    | 0.039 | 0.039 |   0.734 |    0.395 | 
     | FE_RC_24833_0                                      | C ^ -> Y v   | NOR3X1   | 0.035 | 0.035 |   0.769 |    0.430 | 
     | FE_RC_10643_0                                      | A v -> Y v   | AND2X2   | 0.017 | 0.049 |   0.819 |    0.480 | 
     | FE_OCP_RBC9407_FE_OFN3425_n3441                    | A v -> Y ^   | INVX8    | 0.019 | 0.027 |   0.846 |    0.507 | 
     | FE_OCP_RBC9408_FE_OFN3425_n3441                    | A ^ -> Y v   | INVX1    | 0.017 | 0.027 |   0.872 |    0.533 | 
     | FE_RC_19230_0                                      | A v -> Y ^   | INVX2    | 0.005 | 0.021 |   0.893 |    0.554 | 
     | FE_RC_19229_0                                      | B ^ -> Y v   | NOR2X1   | 0.292 | 0.014 |   0.907 |    0.568 | 
     | FE_RC_19228_0                                      | A v -> Y v   | AND2X2   | 0.124 | 0.099 |   1.006 |    0.667 | 
     | FE_OFC6931_FE_RN_342_0                             | A v -> Y ^   | INVX8    | 0.065 | 0.057 |   1.063 |    0.724 | 
     | FE_OFC3526_FE_RN_342_0                             | A ^ -> Y v   | INVX8    | 0.036 | 0.034 |   1.097 |    0.758 | 
     | FE_OFC3527_FE_RN_342_0                             | A v -> Y ^   | INVX8    | 0.028 | 0.039 |   1.136 |    0.797 | 
     | FE_OCP_RBC2857_FE_RN_342_0                         | A ^ -> Y v   | INVX2    | 0.011 | 0.026 |   1.163 |    0.824 | 
     | FE_RC_20495_0                                      | A v -> Y v   | OR2X2    | 0.047 | 0.069 |   1.232 |    0.893 | 
     | FE_OFC7019_FE_OCPN5511_FE_OFN3548_n2043            | A v -> Y ^   | INVX4    | 0.026 | 0.034 |   1.266 |    0.927 | 
     | FE_OFC7021_FE_OCPN5511_FE_OFN3548_n2043            | A ^ -> Y v   | INVX8    | 0.020 | 0.030 |   1.296 |    0.957 | 
     | FE_OFC3562_FE_OCP_RBN2648_FE_OFN158_n2043          | A v -> Y ^   | INVX2    | 0.024 | 0.036 |   1.332 |    0.993 | 
     | FE_OFC3564_FE_OCP_RBN2648_FE_OFN158_n2043          | A ^ -> Y v   | INVX8    | 0.018 | 0.030 |   1.362 |    1.022 | 
     | FE_OCPC7844_FE_OFN3564_FE_OCP_RBN2648_FE_OFN158_n2 | A v -> Y v   | BUFX4    | 0.019 | 0.057 |   1.418 |    1.079 | 
     | 043                                                |              |          |       |       |         |          | 
     | FE_RC_17875_0                                      | A v -> Y v   | BUFX4    | 0.022 | 0.061 |   1.480 |    1.141 | 
     | FE_OCPC7545_FE_OFN158_n2043                        | A v -> Y v   | BUFX4    | 0.022 | 0.062 |   1.541 |    1.202 | 
     | FE_OCPC4890_FE_OFN158_n2043                        | A v -> Y v   | BUFX4    | 0.002 | 0.048 |   1.590 |    1.251 | 
     | U5107                                              | S v -> Y ^   | MUX2X1   | 0.110 | 0.087 |   1.677 |    1.338 | 
     | \link_addr_1_fifo/data_mem_reg[1][25]              | D ^          | DFFPOSX1 | 0.110 | 0.001 |   1.678 |    1.339 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.339 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.372 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.440 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.070 | 0.047 |   0.147 |    0.486 | 
     | FECTS_clks_clk___L4_I28               | A v -> Y ^   | INVX8    | 0.126 | 0.093 |   0.240 |    0.579 | 
     | \link_addr_1_fifo/data_mem_reg[1][25] | CLK ^        | DFFPOSX1 | 0.128 | 0.004 |   0.244 |    0.584 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][12] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][12] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr1_d_reg[16] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.240
- Setup                         1.683
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.006
- Arrival Time                  1.343
= Slack Time                   -0.337
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.337 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.304 | 
     | FECTS_clks_clk___L2_I0                       | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.236 | 
     | FECTS_clks_clk___L3_I1                       | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.188 | 
     | FECTS_clks_clk___L4_I7                       | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.075 | 
     | \haddr1_d_reg[16]                            | CLK ^ -> Q ^ | DFFSR    | 0.021 | 0.148 |   0.410 |    0.073 | 
     | FE_OCP_RBC11392_haddr1_d_16_                 | A ^ -> Y v   | INVX2    | 0.018 | 0.031 |   0.441 |    0.104 | 
     | FE_OCP_RBC11400_haddr1_d_16_                 | A v -> Y ^   | INVX8    | 0.092 | 0.038 |   0.479 |    0.142 | 
     | FE_RC_24510_0                                | A ^ -> Y v   | XNOR2X1  | 0.036 | 0.104 |   0.583 |    0.246 | 
     | FE_OCP_RBC10316_n3396                        | A v -> Y ^   | INVX4    | 0.068 | 0.054 |   0.637 |    0.300 | 
     | FE_RC_24438_0                                | C ^ -> Y v   | NAND3X1  | 0.023 | 0.037 |   0.674 |    0.337 | 
     | FE_OCP_RBC11434_FE_RN_2215_0                 | A v -> Y v   | BUFX4    | 0.015 | 0.055 |   0.728 |    0.391 | 
     | FE_RC_24833_0                                | C v -> Y ^   | NOR3X1   | 0.064 | 0.036 |   0.765 |    0.428 | 
     | FE_RC_10643_0                                | A ^ -> Y ^   | AND2X2   | 0.033 | 0.049 |   0.814 |    0.477 | 
     | FE_OCP_RBC9407_FE_OFN3425_n3441              | A ^ -> Y v   | INVX8    | 0.021 | 0.030 |   0.844 |    0.507 | 
     | FE_RC_1030_0                                 | A v -> Y v   | OR2X2    | 0.064 | 0.087 |   0.931 |    0.594 | 
     | FE_RC_9000_0                                 | A v -> Y v   | OR2X2    | 0.033 | 0.065 |   0.996 |    0.659 | 
     | FE_RC_21561_0                                | A v -> Y ^   | NAND2X1  | 0.045 | 0.043 |   1.039 |    0.702 | 
     | FE_OCP_RBC10447_FE_OFN151_n3958              | A ^ -> Y ^   | BUFX4    | 0.087 | 0.067 |   1.106 |    0.769 | 
     | FE_OCPC10988_FE_OCP_RBN10447_FE_OFN151_n3958 | A ^ -> Y ^   | BUFX2    | 0.052 | 0.065 |   1.170 |    0.834 | 
     | FE_RC_25572_0                                | A ^ -> Y v   | INVX8    | 0.044 | 0.032 |   1.202 |    0.865 | 
     | FE_OCPC11364_FE_OCP_RBN10446_FE_OFN151_n3958 | A v -> Y v   | BUFX2    | 0.020 | 0.056 |   1.258 |    0.921 | 
     | FE_RC_23026_0                                | D v -> Y ^   | AOI22X1  | 0.124 | 0.084 |   1.342 |    1.005 | 
     | \link_addr_1_fifo/data_mem_reg[0][12]        | D ^          | DFFPOSX1 | 0.124 | 0.001 |   1.343 |    1.006 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.337 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.370 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.438 | 
     | FECTS_clks_clk___L3_I4                | A ^ -> Y v   | INVX8    | 0.055 | 0.047 |   0.148 |    0.485 | 
     | FECTS_clks_clk___L4_I18               | A v -> Y ^   | INVX8    | 0.138 | 0.063 |   0.211 |    0.548 | 
     | \link_addr_1_fifo/data_mem_reg[0][12] | CLK ^        | DFFPOSX1 | 0.156 | 0.028 |   0.239 |    0.576 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[1][14] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[1][14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \dch_cur_state_reg[0] /Q                 (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.252
- Setup                         1.518
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.184
- Arrival Time                  1.505
= Slack Time                   -0.321
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.321 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.288 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.220 | 
     | FECTS_clks_clk___L3_I1                     | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.171 | 
     | FECTS_clks_clk___L4_I5                     | A v -> Y ^   | INVX8    | 0.144 | 0.098 |   0.247 |   -0.073 | 
     | \dch_cur_state_reg[0]                      | CLK ^ -> Q v | DFFSR    | 0.017 | 0.151 |   0.398 |    0.077 | 
     | FE_OFC6698_dch_cur_state_0_                | A v -> Y ^   | INVX2    | 0.019 | 0.028 |   0.426 |    0.106 | 
     | FE_OFC6699_dch_cur_state_0_                | A ^ -> Y v   | INVX8    | 0.015 | 0.029 |   0.455 |    0.135 | 
     | FE_RC_15438_0                              | B v -> Y v   | AND2X2   | 0.021 | 0.053 |   0.508 |    0.188 | 
     | FE_OCP_RBC9837_n3376                       | A v -> Y ^   | INVX8    | 0.066 | 0.032 |   0.541 |    0.220 | 
     | FE_RC_23711_0                              | A ^ -> Y ^   | OR2X2    | 0.037 | 0.077 |   0.617 |    0.297 | 
     | FE_RC_23712_0                              | A ^ -> Y v   | INVX8    | 0.045 | 0.031 |   0.649 |    0.328 | 
     | FE_RC_21845_0                              | A v -> Y v   | AND2X2   | 0.035 | 0.059 |   0.708 |    0.387 | 
     | FE_OCP_RBC9847_FE_RN_13844_0               | A v -> Y ^   | INVX8    | 0.058 | 0.037 |   0.745 |    0.424 | 
     | FE_OCPC11351_FE_OCP_RBN9847_FE_RN_13844_0  | A ^ -> Y ^   | BUFX2    | 0.030 | 0.058 |   0.803 |    0.482 | 
     | FE_OCP_RBC9846_FE_RN_13844_0               | A ^ -> Y v   | INVX1    | 0.035 | 0.038 |   0.841 |    0.520 | 
     | FE_OCP_RBC8955_FE_OFN6854_n3390            | A v -> Y ^   | INVX4    | 0.031 | 0.034 |   0.875 |    0.555 | 
     | FE_OCP_RBC8533_FE_OFN6854_n3390            | A ^ -> Y v   | INVX8    | 0.056 | 0.035 |   0.911 |    0.590 | 
     | FE_RC_25108_0                              | A v -> Y v   | BUFX4    | 0.042 | 0.070 |   0.981 |    0.661 | 
     | FE_RC_8305_0                               | A v -> Y v   | AND2X2   | 0.008 | 0.049 |   1.030 |    0.709 | 
     | FE_RC_8304_0                               | B v -> Y ^   | NAND2X1  | 0.061 | 0.029 |   1.059 |    0.738 | 
     | FE_RC_8303_0                               | B ^ -> Y ^   | AND2X2   | 0.074 | 0.077 |   1.136 |    0.815 | 
     | FE_RC_8045_0                               | A ^ -> Y ^   | OR2X2    | 0.022 | 0.050 |   1.186 |    0.865 | 
     | FE_RC_20495_0                              | B ^ -> Y ^   | OR2X2    | 0.075 | 0.089 |   1.275 |    0.954 | 
     | FE_OFC7019_FE_OCPN5511_FE_OFN3548_n2043    | A ^ -> Y v   | INVX4    | 0.035 | 0.029 |   1.304 |    0.983 | 
     | FE_OFC7021_FE_OCPN5511_FE_OFN3548_n2043    | A v -> Y ^   | INVX8    | 0.029 | 0.034 |   1.338 |    1.017 | 
     | FE_OCPC4338_FE_OCP_RBN2649_FE_OFN158_n2043 | A ^ -> Y ^   | BUFX4    | 0.058 | 0.056 |   1.394 |    1.073 | 
     | FE_OCP_RBC2652_FE_OFN158_n2043             | A ^ -> Y ^   | BUFX4    | 0.028 | 0.036 |   1.429 |    1.109 | 
     | U4881                                      | S ^ -> Y ^   | MUX2X1   | 0.088 | 0.075 |   1.505 |    1.184 | 
     | \link_addr_1_fifo/data_mem_reg[1][14]      | D ^          | DFFPOSX1 | 0.088 | 0.000 |   1.505 |    1.184 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.321 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.354 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.421 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y v   | INVX8    | 0.079 | 0.055 |   0.155 |    0.476 | 
     | FECTS_clks_clk___L4_I27               | A v -> Y ^   | INVX8    | 0.126 | 0.091 |   0.247 |    0.567 | 
     | \link_addr_1_fifo/data_mem_reg[1][14] | CLK ^        | DFFPOSX1 | 0.126 | 0.005 |   0.252 |    0.573 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][15] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][15] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[12] /Q                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.268
- Setup                         1.375
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.343
- Arrival Time                  1.663
= Slack Time                   -0.319
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.319 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.286 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.219 | 
     | FECTS_clks_clk___L3_I1                     | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.170 | 
     | FECTS_clks_clk___L4_I7                     | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.057 | 
     | \haddr2_d_reg[12]                          | CLK ^ -> Q ^ | DFFSR    | 0.034 | 0.156 |   0.418 |    0.099 | 
     | FE_OFC3194_haddr2_d_12_                    | A ^ -> Y v   | INVX4    | 0.017 | 0.025 |   0.444 |    0.124 | 
     | FE_RC_12091_0                              | A v -> Y ^   | INVX8    | 0.015 | 0.025 |   0.468 |    0.149 | 
     | FE_RC_3320_0                               | S ^ -> Y v   | MUX2X1   | 0.036 | 0.053 |   0.521 |    0.201 | 
     | FE_RC_46_0                                 | A v -> Y ^   | INVX8    | 0.033 | 0.033 |   0.554 |    0.235 | 
     | FE_RC_21998_0                              | B ^ -> Y v   | NAND2X1  | 0.250 | 0.033 |   0.586 |    0.267 | 
     | FE_RC_21997_0                              | C v -> Y ^   | NOR3X1   | 0.068 | 0.089 |   0.676 |    0.356 | 
     | FE_RC_21996_0                              | A ^ -> Y v   | NAND2X1  | 0.029 | 0.029 |   0.705 |    0.386 | 
     | FE_RC_22121_0                              | C v -> Y ^   | NOR3X1   | 0.064 | 0.038 |   0.743 |    0.424 | 
     | FE_RC_21993_0                              | A ^ -> Y ^   | AND2X2   | 0.032 | 0.049 |   0.792 |    0.473 | 
     | FE_RC_21994_0                              | A ^ -> Y v   | INVX8    | 0.037 | 0.031 |   0.823 |    0.503 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572           | A v -> Y v   | BUFX2    | 0.016 | 0.047 |   0.870 |    0.551 | 
     | FE_OCP_RBC8111_n3572                       | A v -> Y ^   | INVX4    | 0.011 | 0.022 |   0.892 |    0.573 | 
     | FE_RC_23395_0                              | C ^ -> Y v   | NAND3X1  | 0.023 | 0.016 |   0.909 |    0.589 | 
     | FE_RC_13845_0                              | C v -> Y ^   | NOR3X1   | 0.082 | 0.048 |   0.957 |    0.638 | 
     | FE_OFC3508_n4862                           | A ^ -> Y ^   | BUFX4    | 0.119 | 0.082 |   1.039 |    0.720 | 
     | FE_OCPC10634_FE_OFN3508_n4862              | A ^ -> Y ^   | BUFX4    | 0.083 | 0.060 |   1.099 |    0.779 | 
     | FE_RC_23216_0                              | A ^ -> Y v   | INVX2    | 0.066 | 0.061 |   1.160 |    0.841 | 
     | FE_RC_23215_0                              | C v -> Y ^   | NAND3X1  | 0.093 | 0.085 |   1.245 |    0.926 | 
     | FE_OCPC9649_FE_OFN149_n3982                | A ^ -> Y ^   | BUFX2    | 0.063 | 0.071 |   1.316 |    0.997 | 
     | FE_OCPC9170_FE_OFN149_n3982                | A ^ -> Y ^   | BUFX2    | 0.056 | 0.067 |   1.384 |    1.065 | 
     | FE_OCPC7441_FE_OCP_RBN3065_FE_OFN149_n3982 | A ^ -> Y ^   | BUFX2    | 0.087 | 0.088 |   1.472 |    1.153 | 
     | U4902                                      | S ^ -> Y ^   | MUX2X1   | 0.045 | 0.057 |   1.529 |    1.210 | 
     | FE_OFC9493_n1748                           | A ^ -> Y ^   | BUFX2    | 0.152 | 0.123 |   1.652 |    1.333 | 
     | \link_addr_2_fifo/data_mem_reg[1][15]      | D ^          | DFFPOSX1 | 0.152 | 0.010 |   1.663 |    1.343 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.319 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.352 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.420 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y v   | INVX8    | 0.079 | 0.055 |   0.155 |    0.475 | 
     | FECTS_clks_clk___L4_I26               | A v -> Y ^   | INVX8    | 0.158 | 0.098 |   0.253 |    0.573 | 
     | \link_addr_2_fifo/data_mem_reg[1][15] | CLK ^        | DFFPOSX1 | 0.161 | 0.014 |   0.268 |    0.587 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[0][31] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[0][31] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \cur_state_reg[1] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.254
- Setup                         1.286
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.419
- Arrival Time                  1.738
= Slack Time                   -0.319
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.319 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.286 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.219 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.064 | 0.044 |   0.145 |   -0.174 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.163 | 0.111 |   0.256 |   -0.063 | 
     | \cur_state_reg[1]                                  | CLK ^ -> Q v | DFFSR    | 0.022 | 0.150 |   0.406 |    0.087 | 
     | FE_OCPUNCOC11285_cur_state_1_                      | A v -> Y v   | BUFX4    | 0.004 | 0.048 |   0.455 |    0.135 | 
     | FE_OCP_RBC11125_cur_state_1_                       | A v -> Y ^   | INVX8    | 0.010 | 0.022 |   0.476 |    0.157 | 
     | U3523                                              | B ^ -> Y ^   | AND2X2   | 0.025 | 0.046 |   0.522 |    0.203 | 
     | FE_OCP_RBC11035_n4452                              | A ^ -> Y v   | INVX4    | 0.012 | 0.025 |   0.547 |    0.228 | 
     | FE_RC_15774_0                                      | C v -> Y ^   | OAI21X1  | 0.084 | 0.048 |   0.595 |    0.276 | 
     | FE_OCP_RBC11036_FE_RN_10049_0                      | A ^ -> Y v   | INVX8    | 0.041 | 0.031 |   0.626 |    0.307 | 
     | FE_RC_24608_0                                      | C v -> Y ^   | NOR3X1   | 0.071 | 0.048 |   0.674 |    0.354 | 
     | FE_RC_24609_0                                      | A ^ -> Y v   | INVX4    | 0.040 | 0.035 |   0.708 |    0.389 | 
     | FE_RC_6460_0                                       | A v -> Y v   | OR2X2    | 0.033 | 0.051 |   0.759 |    0.440 | 
     | FE_OCPC10891_n3638                                 | A v -> Y v   | BUFX2    | 0.020 | 0.048 |   0.808 |    0.488 | 
     | FE_RC_23557_0                                      | A v -> Y v   | OR2X2    | 0.012 | 0.045 |   0.852 |    0.533 | 
     | FE_OCP_RBC10693_FE_RN_14950_0                      | A v -> Y ^   | INVX4    | 0.009 | 0.021 |   0.873 |    0.554 | 
     | FE_RC_20471_0                                      | C ^ -> Y v   | NAND3X1  | 0.023 | 0.016 |   0.889 |    0.570 | 
     | FE_OCP_RBC10788_n4789                              | A v -> Y v   | BUFX4    | 0.024 | 0.060 |   0.949 |    0.630 | 
     | U4605                                              | A v -> Y ^   | AOI21X1  | 0.069 | 0.072 |   1.021 |    0.701 | 
     | FE_OCPUNCOC10880_n3639                             | A ^ -> Y ^   | BUFX4    | 0.020 | 0.025 |   1.046 |    0.727 | 
     | FE_OCP_RBC10793_n3639                              | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   1.066 |    0.747 | 
     | FE_RC_9178_0                                       | A v -> Y v   | AND2X2   | 0.036 | 0.049 |   1.115 |    0.796 | 
     | FE_RC_24105_0                                      | C v -> Y ^   | NAND3X1  | 0.067 | 0.057 |   1.172 |    0.853 | 
     | FE_OCP_DRV_C10964_FE_OCP_RBN2215_n3979             | A ^ -> Y ^   | BUFX4    | 0.042 | 0.040 |   1.212 |    0.893 | 
     | FE_RC_24744_0                                      | A ^ -> Y v   | INVX4    | 0.025 | 0.032 |   1.244 |    0.925 | 
     | FE_OCPC9782_FE_OFN143_n3995                        | A v -> Y v   | BUFX2    | 0.082 | 0.088 |   1.332 |    1.013 | 
     | FE_OFC4001_FE_OCPN2135_FE_OFN143_n3995             | A v -> Y ^   | INVX2    | 0.066 | 0.069 |   1.401 |    1.082 | 
     | FE_OFC4002_FE_OCPN2135_FE_OFN143_n3995             | A ^ -> Y v   | INVX8    | 0.052 | 0.034 |   1.435 |    1.116 | 
     | FE_OCPC8889_FE_OFN4002_FE_OCPN2135_FE_OFN143_n3995 | A v -> Y v   | BUFX4    | 0.136 | 0.086 |   1.521 |    1.202 | 
     | FE_OCPC8891_FE_OFN4002_FE_OCPN2135_FE_OFN143_n3995 | A v -> Y v   | BUFX4    | 0.064 | 0.112 |   1.633 |    1.314 | 
     | U5236                                              | S v -> Y ^   | MUX2X1   | 0.121 | 0.103 |   1.737 |    1.418 | 
     | \link_addr_0_fifo/data_mem_reg[0][31]              | D ^          | DFFPOSX1 | 0.121 | 0.001 |   1.738 |    1.419 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.319 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.352 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.420 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.077 | 0.047 |   0.147 |    0.467 | 
     | FECTS_clks_clk___L4_I3                | A v -> Y ^   | INVX8    | 0.130 | 0.099 |   0.247 |    0.566 | 
     | \link_addr_0_fifo/data_mem_reg[0][31] | CLK ^        | DFFPOSX1 | 0.130 | 0.008 |   0.254 |    0.574 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][2] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][2] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \haddr2_d_reg[12] /Q                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.236
- Setup                         1.439
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.247
- Arrival Time                  1.564
= Slack Time                   -0.318
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.318 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.285 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.217 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y v   | INVX8    | 0.080 | 0.049 |   0.149 |   -0.168 | 
     | FECTS_clks_clk___L4_I7               | A v -> Y ^   | INVX8    | 0.144 | 0.113 |   0.262 |   -0.056 | 
     | \haddr2_d_reg[12]                    | CLK ^ -> Q ^ | DFFSR    | 0.034 | 0.156 |   0.418 |    0.101 | 
     | FE_OFC3194_haddr2_d_12_              | A ^ -> Y v   | INVX4    | 0.017 | 0.025 |   0.444 |    0.126 | 
     | FE_RC_12091_0                        | A v -> Y ^   | INVX8    | 0.015 | 0.025 |   0.468 |    0.150 | 
     | FE_RC_3320_0                         | S ^ -> Y ^   | MUX2X1   | 0.087 | 0.076 |   0.544 |    0.226 | 
     | FE_RC_46_0                           | A ^ -> Y v   | INVX8    | 0.044 | 0.031 |   0.575 |    0.257 | 
     | FE_RC_21998_0                        | B v -> Y ^   | NAND2X1  | 0.048 | 0.040 |   0.615 |    0.298 | 
     | FE_RC_21997_0                        | C ^ -> Y v   | NOR3X1   | 0.039 | 0.038 |   0.653 |    0.336 | 
     | FE_RC_21996_0                        | A v -> Y ^   | NAND2X1  | 0.046 | 0.044 |   0.697 |    0.379 | 
     | FE_RC_22121_0                        | C ^ -> Y v   | NOR3X1   | 0.036 | 0.035 |   0.732 |    0.414 | 
     | FE_RC_21993_0                        | A v -> Y v   | AND2X2   | 0.017 | 0.049 |   0.782 |    0.464 | 
     | FE_RC_21994_0                        | A v -> Y ^   | INVX8    | 0.043 | 0.028 |   0.810 |    0.492 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572     | A ^ -> Y ^   | BUFX2    | 0.026 | 0.048 |   0.858 |    0.540 | 
     | FE_OCP_RBC8111_n3572                 | A ^ -> Y v   | INVX4    | 0.015 | 0.027 |   0.885 |    0.567 | 
     | FE_RC_23395_0                        | C v -> Y ^   | NAND3X1  | 0.051 | 0.042 |   0.927 |    0.609 | 
     | FE_RC_13845_0                        | C ^ -> Y v   | NOR3X1   | 0.045 | 0.044 |   0.970 |    0.653 | 
     | FE_OFC3508_n4862                     | A v -> Y v   | BUFX4    | 0.099 | 0.084 |   1.055 |    0.737 | 
     | FE_OCPC10634_FE_OFN3508_n4862        | A v -> Y v   | BUFX4    | 0.065 | 0.091 |   1.146 |    0.828 | 
     | FE_RC_23216_0                        | A v -> Y ^   | INVX2    | 0.091 | 0.080 |   1.226 |    0.908 | 
     | FE_RC_23215_0                        | C ^ -> Y v   | NAND3X1  | 0.043 | 0.053 |   1.279 |    0.961 | 
     | FE_OCPC9649_FE_OFN149_n3982          | A v -> Y v   | BUFX2    | 0.036 | 0.062 |   1.341 |    1.023 | 
     | FE_OCPC9170_FE_OFN149_n3982          | A v -> Y v   | BUFX2    | 0.032 | 0.059 |   1.400 |    1.083 | 
     | FE_OCPC7435_FE_OFN149_n3982          | A v -> Y v   | BUFX4    | 0.010 | 0.052 |   1.453 |    1.135 | 
     | U4645                                | S v -> Y ^   | MUX2X1   | 0.141 | 0.110 |   1.563 |    1.245 | 
     | \link_addr_2_fifo/data_mem_reg[1][2] | D ^          | DFFPOSX1 | 0.141 | 0.002 |   1.564 |    1.247 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.318 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.351 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.418 | 
     | FECTS_clks_clk___L3_I4               | A ^ -> Y v   | INVX8    | 0.055 | 0.047 |   0.148 |    0.466 | 
     | FECTS_clks_clk___L4_I18              | A v -> Y ^   | INVX8    | 0.138 | 0.063 |   0.211 |    0.529 | 
     | \link_addr_2_fifo/data_mem_reg[1][2] | CLK ^        | DFFPOSX1 | 0.155 | 0.025 |   0.236 |    0.554 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][6] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][6] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \ch_gnt_d_reg[1] /Q                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.251
- Setup                         1.596
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.106
- Arrival Time                  1.423
= Slack Time                   -0.317
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -0.317 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |   -0.284 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |   -0.216 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.064 | 0.044 |   0.145 |   -0.172 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8    | 0.143 | 0.101 |   0.245 |   -0.072 | 
     | \ch_gnt_d_reg[1]                                   | CLK ^ -> Q v | DFFSR    | 0.021 | 0.145 |   0.390 |    0.073 | 
     | FE_OCPUNCOC9079_ch_gnt_d_1_                        | A v -> Y v   | BUFX4    | 0.011 | 0.052 |   0.442 |    0.126 | 
     | FE_RC_20521_0                                      | B v -> Y v   | OR2X2    | 0.018 | 0.058 |   0.500 |    0.183 | 
     | FE_OCP_RBC11426_FE_RN_12917_0                      | A v -> Y ^   | INVX8    | 0.015 | 0.024 |   0.525 |    0.208 | 
     | U2788                                              | A ^ -> Y ^   | AND2X2   | 0.073 | 0.078 |   0.602 |    0.285 | 
     | FE_RC_24608_0                                      | B ^ -> Y v   | NOR3X1   | 0.038 | 0.053 |   0.655 |    0.338 | 
     | FE_RC_24609_0                                      | A v -> Y ^   | INVX4    | 0.038 | 0.039 |   0.694 |    0.377 | 
     | FE_RC_25477_0                                      | A ^ -> Y ^   | OR2X2    | 0.034 | 0.058 |   0.752 |    0.435 | 
     | FE_RC_23315_0                                      | B ^ -> Y v   | NAND2X1  | 0.250 | 0.021 |   0.773 |    0.456 | 
     | FE_OCPUNCOC9709_FE_RN_4143_0                       | A v -> Y v   | BUFX2    | 0.100 | 0.100 |   0.873 |    0.556 | 
     | FE_RC_23598_0                                      | B v -> Y v   | AND2X2   | 0.038 | 0.078 |   0.951 |    0.634 | 
     | FE_RC_23599_0                                      | A v -> Y ^   | INVX8    | 0.036 | 0.038 |   0.990 |    0.673 | 
     | FE_OCPC10637_FE_OCP_RBN8994_FE_OFN3535_FE_RN_110_0 | A ^ -> Y ^   | BUFX4    | 0.024 | 0.034 |   1.024 |    0.707 | 
     | FE_OCP_RBC8995_FE_OFN3535_FE_RN_110_0              | A ^ -> Y ^   | BUFX2    | 0.042 | 0.057 |   1.081 |    0.764 | 
     | FE_RC_25547_0                                      | B ^ -> Y ^   | AND2X2   | 0.033 | 0.049 |   1.130 |    0.813 | 
     | FE_RC_25548_0                                      | A ^ -> Y v   | INVX8    | 0.038 | 0.030 |   1.160 |    0.843 | 
     | FE_OCP_RBC8715_FE_OCPN2326_FE_OCP_RBN1695_n3994    | A v -> Y ^   | INVX8    | 0.033 | 0.040 |   1.200 |    0.883 | 
     | FE_OCP_RBC8717_FE_OCPN2326_FE_OCP_RBN1695_n3994    | A ^ -> Y v   | INVX2    | 0.080 | 0.070 |   1.270 |    0.953 | 
     | FE_OCPC4274_FE_OCP_RBN1702_n3994                   | A v -> Y v   | BUFX2    | 0.046 | 0.081 |   1.352 |    1.035 | 
     | FE_RC_1417_0                                       | B v -> Y ^   | AOI22X1  | 0.076 | 0.071 |   1.422 |    1.105 | 
     | \link_addr_2_fifo/data_mem_reg[0][6]               | D ^          | DFFPOSX1 | 0.076 | 0.000 |   1.423 |    1.106 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.120 |       |   0.000 |    0.317 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.057 | 0.033 |   0.033 |    0.350 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.093 | 0.068 |   0.101 |    0.418 | 
     | FECTS_clks_clk___L3_I0               | A ^ -> Y v   | INVX8    | 0.077 | 0.047 |   0.147 |    0.464 | 
     | FECTS_clks_clk___L4_I0               | A v -> Y ^   | INVX8    | 0.124 | 0.101 |   0.248 |    0.565 | 
     | \link_addr_2_fifo/data_mem_reg[0][6] | CLK ^        | DFFPOSX1 | 0.125 | 0.003 |   0.252 |    0.568 | 
     +-----------------------------------------------------------------------------------------------------+ 

