#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 21 17:05:30 2019
# Process ID: 3791
# Current directory: /home/nick/ECEC302/W4/Lab/test_adder/test_adder.runs/synth_1
# Command line: vivado -log test_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_adder.tcl
# Log file: /home/nick/ECEC302/W4/Lab/test_adder/test_adder.runs/synth_1/test_adder.vds
# Journal file: /home/nick/ECEC302/W4/Lab/test_adder/test_adder.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source test_adder.tcl -notrace
Command: synth_design -top test_adder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3810 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.938 ; gain = 0.000 ; free physical = 13330 ; free virtual = 16560
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_adder' [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/new/test_adder.vhd:41]
	Parameter k bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at '/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/new/adder.vhd:4' bound to instance 'u2' of component 'adder' [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/new/test_adder.vhd:51]
INFO: [Synth 8-638] synthesizing module 'adder' [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/new/adder.vhd:12]
	Parameter k bound to: 4 - type: integer 
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'serial_adder' declared at '/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/imports/new/serial_adder.vhd:34' bound to instance 's_adder' of component 'serial_adder' [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/new/adder.vhd:38]
INFO: [Synth 8-638] synthesizing module 'serial_adder' [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/imports/new/serial_adder.vhd:41]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'add3bits' declared at '/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/imports/new/add3bits.vhd:34' bound to instance 'ADD3b' of component 'add3bits' [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/imports/new/serial_adder.vhd:83]
INFO: [Synth 8-638] synthesizing module 'add3bits' [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/imports/new/add3bits.vhd:39]
INFO: [Synth 8-226] default block is never used [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/imports/new/add3bits.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'add3bits' (1#1) [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/imports/new/add3bits.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'serial_adder' (2#1) [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/imports/new/serial_adder.vhd:41]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sh_reg' declared at '/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/imports/Lab/sh_reg.vhd:4' bound to instance 'reg_A' of component 'sh_reg' [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/new/adder.vhd:41]
INFO: [Synth 8-638] synthesizing module 'sh_reg' [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/imports/Lab/sh_reg.vhd:12]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sh_reg' (3#1) [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/imports/Lab/sh_reg.vhd:12]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sh_reg' declared at '/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/imports/Lab/sh_reg.vhd:4' bound to instance 'reg_B' of component 'sh_reg' [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/new/adder.vhd:44]
INFO: [Synth 8-3491] module 'control' declared at '/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/new/control.vhd:34' bound to instance 'ctrl' of component 'control' [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/new/adder.vhd:47]
INFO: [Synth 8-638] synthesizing module 'control' [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/new/control.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/new/control.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/imports/sources_1/new/adder.vhd:12]
WARNING: [Synth 8-614] signal 'btn1' is read in the process but is not in the sensitivity list [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/new/test_adder.vhd:55]
WARNING: [Synth 8-614] signal 'btn0' is read in the process but is not in the sensitivity list [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/new/test_adder.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'test_adder' (6#1) [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/new/test_adder.vhd:41]
WARNING: [Synth 8-3331] design test_adder has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1367.305 ; gain = 17.367 ; free physical = 13342 ; free virtual = 16572
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1367.305 ; gain = 17.367 ; free physical = 13342 ; free virtual = 16572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1367.305 ; gain = 17.367 ; free physical = 13342 ; free virtual = 16572
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/constrs_1/imports/ECEC302/Basys3_Master.xdc]
Finished Parsing XDC File [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/constrs_1/imports/ECEC302/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/constrs_1/imports/ECEC302/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_adder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_adder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1677.695 ; gain = 0.000 ; free physical = 13100 ; free virtual = 16332
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1677.695 ; gain = 0.000 ; free physical = 13102 ; free virtual = 16333
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1677.695 ; gain = 0.000 ; free physical = 13102 ; free virtual = 16333
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1677.695 ; gain = 0.000 ; free physical = 13102 ; free virtual = 16333
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1677.695 ; gain = 327.758 ; free physical = 13170 ; free virtual = 16400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1677.695 ; gain = 327.758 ; free physical = 13170 ; free virtual = 16400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1677.695 ; gain = 327.758 ; free physical = 13172 ; free virtual = 16402
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'n_s_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                 loading |                              010 |                               01
                shifting |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'n_s_reg' using encoding 'one-hot' in module 'control'
WARNING: [Synth 8-327] inferring latch for variable 'en_reg' [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/new/test_adder.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'db_ns_reg' [/home/nick/ECEC302/W4/Lab/test_adder/test_adder.srcs/sources_1/new/test_adder.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1677.695 ; gain = 327.758 ; free physical = 13162 ; free virtual = 16393
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_adder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module add3bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module serial_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sh_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design test_adder has unconnected port clk
INFO: [Synth 8-3886] merging instance 'u2/ctrl/sel_reg[0]' (FDE) to 'u2/ctrl/reset_sadder_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1677.695 ; gain = 327.758 ; free physical = 13151 ; free virtual = 16383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1677.695 ; gain = 327.758 ; free physical = 13027 ; free virtual = 16259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1677.695 ; gain = 327.758 ; free physical = 13027 ; free virtual = 16259
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1677.695 ; gain = 327.758 ; free physical = 13026 ; free virtual = 16257
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1677.695 ; gain = 327.758 ; free physical = 13026 ; free virtual = 16257
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1677.695 ; gain = 327.758 ; free physical = 13026 ; free virtual = 16257
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1677.695 ; gain = 327.758 ; free physical = 13026 ; free virtual = 16257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1677.695 ; gain = 327.758 ; free physical = 13026 ; free virtual = 16257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1677.695 ; gain = 327.758 ; free physical = 13026 ; free virtual = 16257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1677.695 ; gain = 327.758 ; free physical = 13026 ; free virtual = 16257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     5|
|3     |LUT3 |     8|
|4     |LUT4 |     2|
|5     |LUT5 |     2|
|6     |LUT6 |     3|
|7     |FDRE |    22|
|8     |LD   |     3|
|9     |IBUF |    12|
|10    |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+------------+-------------+------+
|      |Instance    |Module       |Cells |
+------+------------+-------------+------+
|1     |top         |             |    64|
|2     |  u2        |adder        |    41|
|3     |    ctrl    |control      |    11|
|4     |    reg_A   |sh_reg       |     7|
|5     |    reg_B   |sh_reg_0     |     7|
|6     |    s_adder |serial_adder |    16|
|7     |      ADD3b |add3bits     |     2|
+------+------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1677.695 ; gain = 327.758 ; free physical = 13026 ; free virtual = 16257
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1677.695 ; gain = 17.367 ; free physical = 13081 ; free virtual = 16313
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1677.703 ; gain = 327.758 ; free physical = 13080 ; free virtual = 16312
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1677.703 ; gain = 0.000 ; free physical = 13024 ; free virtual = 16256
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1677.703 ; gain = 327.898 ; free physical = 13081 ; free virtual = 16313
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1677.703 ; gain = 0.000 ; free physical = 13081 ; free virtual = 16313
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nick/ECEC302/W4/Lab/test_adder/test_adder.runs/synth_1/test_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_adder_utilization_synth.rpt -pb test_adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 17:05:54 2019...
