Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Thu Feb 09 22:37:45 2017
| Host             : lenovo1 running 64-bit major release  (build 9200)
| Command          : report_power -file global_toplevel_power_routed.rpt -pb global_toplevel_power_summary_routed.pb
| Design           : global_toplevel
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.120 |
| Dynamic (W)              | 0.017 |
| Device Static (W)        | 0.104 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 83.6  |
| Junction Temperature (C) | 26.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        3 |       --- |             --- |
| Slice Logic              |     0.004 |     2748 |       --- |             --- |
|   LUT as Logic           |     0.004 |     1247 |     17600 |            7.09 |
|   Register               |    <0.001 |      954 |     35200 |            2.71 |
|   CARRY4                 |    <0.001 |      154 |      4400 |            3.50 |
|   LUT as Distributed RAM |    <0.001 |        8 |      6000 |            0.13 |
|   F7/F8 Muxes            |    <0.001 |        7 |     17600 |            0.04 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       76 |       --- |             --- |
| Signals                  |     0.004 |     2198 |       --- |             --- |
| Block RAM                |    <0.001 |        1 |        60 |            1.67 |
| DSPs                     |     0.001 |        3 |        80 |            3.75 |
| I/O                      |     0.004 |       15 |       100 |           15.00 |
| Static Power             |     0.104 |          |           |                 |
| Total                    |     0.120 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.017 |       0.013 |      0.004 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+---------+-----------------+
| Clock      | Domain  | Constraint (ns) |
+------------+---------+-----------------+
| CLK125_CLK | CLK125M |             8.0 |
+------------+---------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| global_toplevel                |     0.017 |
|   INST_CLK_DIVIDER_BIKE        |    <0.001 |
|   KMH_TEST_BIKE                |    <0.001 |
|   LCD_CONTROLLER_INST          |     0.010 |
|     BICYCLE_LCD_MASTER_INST    |     0.002 |
|       WB_CMD_FIFO              |    <0.001 |
|         fifoMEM_reg_0_15_0_5   |    <0.001 |
|         fifoMEM_reg_0_15_6_7   |    <0.001 |
|       WB_CMD_FIFO_TO_WB_MASTER |    <0.001 |
|     LCD_CMD_DECODER_INST       |     0.005 |
|     LCD_MEM_CONTROL_INST       |     0.001 |
|       ASCII_LUT_BRAM           |    <0.001 |
|       DISPLAY_COPY_BRAM        |    <0.001 |
|     LCD_SIGNAL_IF_INST         |     0.001 |
|   PULSE_SHAPE_MODE             |    <0.001 |
|   PULSE_SHAPE_REED             |    <0.001 |
|   STUDENTS_DESIGN              |     0.002 |
|     CALCUL_BLOCK               |     0.002 |
|       AVERAGE_SPEED            |     0.001 |
|         DIVIDE                 |     0.001 |
|       GEN_1S                   |    <0.001 |
|       INST_SPEED               |    <0.001 |
|         DIVIDE_2               |    <0.001 |
|       MAX                      |    <0.001 |
|       THRESHOLD                |    <0.001 |
|       TRIP_DISTANCE            |    <0.001 |
|       TRIP_TIME                |    <0.001 |
|     CONTROL_BLOCK              |    <0.001 |
|       CLK_1S                   |    <0.001 |
|       CLK_BLINK                |     0.000 |
|       DISP_LOWER               |    <0.001 |
|         bcd_2_ascii_0001       |     0.000 |
|         bcd_2_ascii_0010       |     0.000 |
|         bcd_2_ascii_0100       |     0.000 |
|         bcd_2_ascii_1000       |     0.000 |
|         inst1_dual2bcd         |    <0.001 |
|       DISP_UPPER               |    <0.001 |
|         bcd_2_ascii_0001       |     0.000 |
|         bcd_2_ascii_0010       |     0.000 |
|         inst1_dual2bcd         |    <0.001 |
|       inst_gen_10ms            |    <0.001 |
+--------------------------------+-----------+


