# Reading pref.tcl
# do processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ACER/Desktop/Arqui\ IS\ 2022/ProyectoGrupal1/grupal1/Codigo/Execution {C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Execution/tb_alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:23 on Apr 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Execution" C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Execution/tb_alu.sv 
# -- Compiling module tb_alu
# 
# Top level modules:
# 	tb_alu
# End time: 17:20:23 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ACER/Desktop/Arqui\ IS\ 2022/ProyectoGrupal1/grupal1/Codigo/Execution {C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Execution/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:24 on Apr 14,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Execution" C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Execution/alu.sv 
# -- Compiling module alu
# ** Warning: C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Execution/alu.sv(37): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	alu
# End time: 17:20:24 on Apr 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
vsim work.tb_alu
# vsim work.tb_alu 
# Start time: 17:20:28 on Apr 14,2022
# Loading sv_std.std
# Loading work.tb_alu
# Loading work.alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (6) for port 'control'. The port definition is at: C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Execution/alu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/UUT File: C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Execution/tb_alu.sv Line: 9
add wave -position end  sim:/tb_alu/a
add wave -position end  sim:/tb_alu/b
add wave -position end  sim:/tb_alu/control
add wave -position end  sim:/tb_alu/salida



run 15
# End time: 17:21:53 on Apr 14,2022, Elapsed time: 0:01:25
# Errors: 0, Warnings: 1
