// Seed: 3103148586
module module_0 ();
endmodule
module module_1 (
    output logic id_0,
    output wor   id_1
);
  always id_0 <= 1'b0;
  module_0();
endmodule
module module_2 (
    output tri0 id_0,
    input wire id_1,
    output tri id_2,
    input supply0 id_3,
    output wire id_4,
    output wor id_5,
    input wor id_6
);
  module_0();
endmodule
module module_3 #(
    parameter id_21 = 32'd96,
    parameter id_22 = 32'd75
) (
    output tri id_0,
    input supply1 id_1,
    input wire id_2,
    output tri1 id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri1 id_6,
    input supply1 id_7,
    output wand id_8,
    input uwire id_9,
    output uwire id_10,
    input wire id_11,
    input wand id_12,
    input tri id_13,
    input uwire id_14,
    output uwire id_15,
    output uwire id_16,
    input supply0 id_17,
    output wire id_18,
    input wor id_19
);
  defparam id_21.id_22 = 1'b0;
  tri0 id_23 = 1, id_24;
  module_0();
  wire id_25;
  wire id_26;
endmodule
