// Seed: 667299930
module module_0 #(
    parameter id_5 = 32'd47,
    parameter id_6 = 32'd38
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_5 = 1;
  wire _id_6;
  wire [id_6 : id_5] id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_7 = 32'd89
) (
    input supply0 id_0,
    output wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wand id_4,
    input wand id_5,
    input supply1 id_6,
    input wire _id_7,
    input supply1 id_8,
    input supply0 id_9,
    output tri1 id_10,
    output uwire id_11,
    inout wire id_12,
    input wand id_13,
    output supply1 id_14,
    input wand id_15,
    input wor id_16,
    inout tri0 id_17,
    input uwire id_18
);
  static logic [id_7 : ""] id_20 = -1;
  assign id_11 = 1;
  and primCall (
      id_17, id_3, id_16, id_2, id_15, id_5, id_20, id_6, id_18, id_13, id_0, id_8, id_12
  );
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
