<stg><name>clefia_Pipeline_ClefiaKeySet256_label10</name>


<trans_list>

<trans id="717" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx35_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx35_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 0, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %idx35_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body.i:0 %i = load i4 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:15 %lk_4_addr_14 = getelementptr i8 %lk_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="lk_4_addr_14"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:16 %lk_4_addr_15 = getelementptr i8 %lk_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="lk_4_addr_15"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:31 %lk_4_addr_30 = getelementptr i8 %lk_4, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="lk_4_addr_30"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:32 %lk_4_addr_31 = getelementptr i8 %lk_4, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="lk_4_addr_31"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i:34 %icmp_ln373 = icmp_eq  i4 %i, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln373"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i:36 %add_ln373 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln373"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:37 %br_ln373 = br i1 %icmp_ln373, void %for.body.split.i, void %while.body.i2348.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="4">
<![CDATA[
for.body.split.i:4 %trunc_ln374 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln374"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.body.split.i:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i:6 %shl_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="8">
<![CDATA[
for.body.split.i:7 %zext_ln374 = zext i8 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln374"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split.i:8 %add_ln121_1 = add i9 %zext_ln374, i9 160

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="9">
<![CDATA[
for.body.split.i:9 %zext_ln121 = zext i9 %add_ln121_1

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split.i:10 %con256_addr_16 = getelementptr i8 %con256, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="con256_addr_16"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.i:12 %br_ln374 = br i1 %tmp, void %while.body.split.i2266.0, void %while.body.split.i2181.0

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:0 %lk_4_load_30 = load i5 %lk_4_addr_15

]]></Node>
<StgValue><ssdm name="lk_4_load_30"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:1 %con256_load_16 = load i9 %con256_addr_16

]]></Node>
<StgValue><ssdm name="con256_load_16"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2266.0:4 %add_ln121_2 = add i9 %zext_ln374, i9 161

]]></Node>
<StgValue><ssdm name="add_ln121_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:5 %zext_ln121_74 = zext i9 %add_ln121_2

]]></Node>
<StgValue><ssdm name="zext_ln121_74"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:6 %con256_addr_17 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_74

]]></Node>
<StgValue><ssdm name="con256_addr_17"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:10 %lk_4_load = load i5 %lk_4_addr_14

]]></Node>
<StgValue><ssdm name="lk_4_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:11 %con256_load_17 = load i9 %con256_addr_17

]]></Node>
<StgValue><ssdm name="con256_load_17"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.split.i2266.0:155 %br_ln382 = br i1 %trunc_ln374, void %if.end26.i, void %while.body.split.i2273.0

]]></Node>
<StgValue><ssdm name="br_ln382"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:0 %lk_4_load_31 = load i5 %lk_4_addr_31

]]></Node>
<StgValue><ssdm name="lk_4_load_31"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:1 %con256_load = load i9 %con256_addr_16

]]></Node>
<StgValue><ssdm name="con256_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2181.0:4 %add_ln121_27 = add i9 %zext_ln374, i9 161

]]></Node>
<StgValue><ssdm name="add_ln121_27"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:5 %zext_ln121_61 = zext i9 %add_ln121_27

]]></Node>
<StgValue><ssdm name="zext_ln121_61"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:6 %con256_addr = getelementptr i8 %con256, i64 0, i64 %zext_ln121_61

]]></Node>
<StgValue><ssdm name="con256_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:10 %lk_4_load_15 = load i5 %lk_4_addr_30

]]></Node>
<StgValue><ssdm name="lk_4_load_15"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:11 %con256_load_32 = load i9 %con256_addr

]]></Node>
<StgValue><ssdm name="con256_load_32"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.split.i2181.0:155 %br_ln376 = br i1 %trunc_ln374, void %if.end.i56, void %while.body.split.i2188.0

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:13 %lk_4_addr_12 = getelementptr i8 %lk_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="lk_4_addr_12"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:14 %lk_4_addr_13 = getelementptr i8 %lk_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="lk_4_addr_13"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:29 %lk_4_addr_28 = getelementptr i8 %lk_4, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="lk_4_addr_28"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:30 %lk_4_addr_29 = getelementptr i8 %lk_4, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="lk_4_addr_29"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:0 %lk_4_load_30 = load i5 %lk_4_addr_15

]]></Node>
<StgValue><ssdm name="lk_4_load_30"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:1 %con256_load_16 = load i9 %con256_addr_16

]]></Node>
<StgValue><ssdm name="con256_load_16"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:10 %lk_4_load = load i5 %lk_4_addr_14

]]></Node>
<StgValue><ssdm name="lk_4_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:11 %con256_load_17 = load i9 %con256_addr_17

]]></Node>
<StgValue><ssdm name="con256_load_17"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2266.0:14 %add_ln121_3 = add i9 %zext_ln374, i9 162

]]></Node>
<StgValue><ssdm name="add_ln121_3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:15 %zext_ln121_76 = zext i9 %add_ln121_3

]]></Node>
<StgValue><ssdm name="zext_ln121_76"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:16 %con256_addr_18 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_76

]]></Node>
<StgValue><ssdm name="con256_addr_18"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:20 %lk_4_load_1 = load i5 %lk_4_addr_13

]]></Node>
<StgValue><ssdm name="lk_4_load_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:21 %con256_load_18 = load i9 %con256_addr_18

]]></Node>
<StgValue><ssdm name="con256_load_18"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2266.0:24 %add_ln121_4 = add i9 %zext_ln374, i9 163

]]></Node>
<StgValue><ssdm name="add_ln121_4"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:25 %zext_ln121_78 = zext i9 %add_ln121_4

]]></Node>
<StgValue><ssdm name="zext_ln121_78"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:26 %con256_addr_19 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_78

]]></Node>
<StgValue><ssdm name="con256_addr_19"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:30 %lk_4_load_2 = load i5 %lk_4_addr_12

]]></Node>
<StgValue><ssdm name="lk_4_load_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:31 %con256_load_19 = load i9 %con256_addr_19

]]></Node>
<StgValue><ssdm name="con256_load_19"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:0 %lk_4_load_31 = load i5 %lk_4_addr_31

]]></Node>
<StgValue><ssdm name="lk_4_load_31"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:1 %con256_load = load i9 %con256_addr_16

]]></Node>
<StgValue><ssdm name="con256_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:10 %lk_4_load_15 = load i5 %lk_4_addr_30

]]></Node>
<StgValue><ssdm name="lk_4_load_15"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:11 %con256_load_32 = load i9 %con256_addr

]]></Node>
<StgValue><ssdm name="con256_load_32"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2181.0:14 %add_ln121_28 = add i9 %zext_ln374, i9 162

]]></Node>
<StgValue><ssdm name="add_ln121_28"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:15 %zext_ln121_63 = zext i9 %add_ln121_28

]]></Node>
<StgValue><ssdm name="zext_ln121_63"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:16 %con256_addr_32 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_63

]]></Node>
<StgValue><ssdm name="con256_addr_32"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:20 %lk_4_load_16 = load i5 %lk_4_addr_29

]]></Node>
<StgValue><ssdm name="lk_4_load_16"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:21 %con256_load_33 = load i9 %con256_addr_32

]]></Node>
<StgValue><ssdm name="con256_load_33"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2181.0:24 %add_ln121_29 = add i9 %zext_ln374, i9 163

]]></Node>
<StgValue><ssdm name="add_ln121_29"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:25 %zext_ln121_65 = zext i9 %add_ln121_29

]]></Node>
<StgValue><ssdm name="zext_ln121_65"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:26 %con256_addr_33 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_65

]]></Node>
<StgValue><ssdm name="con256_addr_33"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:30 %lk_4_load_17 = load i5 %lk_4_addr_28

]]></Node>
<StgValue><ssdm name="lk_4_load_17"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:31 %con256_load_34 = load i9 %con256_addr_33

]]></Node>
<StgValue><ssdm name="con256_load_34"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:11 %lk_4_addr_10 = getelementptr i8 %lk_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="lk_4_addr_10"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:12 %lk_4_addr_11 = getelementptr i8 %lk_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="lk_4_addr_11"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:27 %lk_4_addr_26 = getelementptr i8 %lk_4, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="lk_4_addr_26"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:28 %lk_4_addr_27 = getelementptr i8 %lk_4, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="lk_4_addr_27"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i:0 %idx35_i_load_1 = load i8 %idx35_i

]]></Node>
<StgValue><ssdm name="idx35_i_load_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split.i:1 %specloopname_ln364 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln364"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i:2 %or_ln364 = or i8 %idx35_i_load_1, i8 8

]]></Node>
<StgValue><ssdm name="or_ln364"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
for.body.split.i:3 %zext_ln364 = zext i8 %or_ln364

]]></Node>
<StgValue><ssdm name="zext_ln364"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split.i:11 %rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln364

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:2 %xor_ln124_77 = xor i8 %con256_load_16, i8 %lk_4_load_30

]]></Node>
<StgValue><ssdm name="xor_ln124_77"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:3 %store_ln124 = store i8 %xor_ln124_77, i8 %rk_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:7 %or_ln121_20 = or i8 %idx35_i_load_1, i8 9

]]></Node>
<StgValue><ssdm name="or_ln121_20"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2266.0:8 %zext_ln121_75 = zext i8 %or_ln121_20

]]></Node>
<StgValue><ssdm name="zext_ln121_75"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:9 %rk_addr_1 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_75

]]></Node>
<StgValue><ssdm name="rk_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:12 %xor_ln124_78 = xor i8 %con256_load_17, i8 %lk_4_load

]]></Node>
<StgValue><ssdm name="xor_ln124_78"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:13 %store_ln124 = store i8 %xor_ln124_78, i8 %rk_addr_1

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:20 %lk_4_load_1 = load i5 %lk_4_addr_13

]]></Node>
<StgValue><ssdm name="lk_4_load_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:21 %con256_load_18 = load i9 %con256_addr_18

]]></Node>
<StgValue><ssdm name="con256_load_18"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:30 %lk_4_load_2 = load i5 %lk_4_addr_12

]]></Node>
<StgValue><ssdm name="lk_4_load_2"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:31 %con256_load_19 = load i9 %con256_addr_19

]]></Node>
<StgValue><ssdm name="con256_load_19"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2266.0:34 %add_ln121_6 = add i9 %zext_ln374, i9 164

]]></Node>
<StgValue><ssdm name="add_ln121_6"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:35 %zext_ln121_80 = zext i9 %add_ln121_6

]]></Node>
<StgValue><ssdm name="zext_ln121_80"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:36 %con256_addr_20 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_80

]]></Node>
<StgValue><ssdm name="con256_addr_20"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:40 %lk_4_load_3 = load i5 %lk_4_addr_11

]]></Node>
<StgValue><ssdm name="lk_4_load_3"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:41 %con256_load_20 = load i9 %con256_addr_20

]]></Node>
<StgValue><ssdm name="con256_load_20"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2266.0:44 %add_ln121_7 = add i9 %zext_ln374, i9 165

]]></Node>
<StgValue><ssdm name="add_ln121_7"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:45 %zext_ln121_82 = zext i9 %add_ln121_7

]]></Node>
<StgValue><ssdm name="zext_ln121_82"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:46 %con256_addr_21 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_82

]]></Node>
<StgValue><ssdm name="con256_addr_21"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:50 %lk_4_load_4 = load i5 %lk_4_addr_10

]]></Node>
<StgValue><ssdm name="lk_4_load_4"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:51 %con256_load_21 = load i9 %con256_addr_21

]]></Node>
<StgValue><ssdm name="con256_load_21"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:2 %xor_ln124 = xor i8 %con256_load, i8 %lk_4_load_31

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:3 %store_ln124 = store i8 %xor_ln124, i8 %rk_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:7 %or_ln121 = or i8 %idx35_i_load_1, i8 9

]]></Node>
<StgValue><ssdm name="or_ln121"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2181.0:8 %zext_ln121_62 = zext i8 %or_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_62"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:9 %rk_addr_17 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_62

]]></Node>
<StgValue><ssdm name="rk_addr_17"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:12 %xor_ln124_62 = xor i8 %con256_load_32, i8 %lk_4_load_15

]]></Node>
<StgValue><ssdm name="xor_ln124_62"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:13 %store_ln124 = store i8 %xor_ln124_62, i8 %rk_addr_17

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:20 %lk_4_load_16 = load i5 %lk_4_addr_29

]]></Node>
<StgValue><ssdm name="lk_4_load_16"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:21 %con256_load_33 = load i9 %con256_addr_32

]]></Node>
<StgValue><ssdm name="con256_load_33"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:30 %lk_4_load_17 = load i5 %lk_4_addr_28

]]></Node>
<StgValue><ssdm name="lk_4_load_17"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:31 %con256_load_34 = load i9 %con256_addr_33

]]></Node>
<StgValue><ssdm name="con256_load_34"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2181.0:34 %add_ln121_30 = add i9 %zext_ln374, i9 164

]]></Node>
<StgValue><ssdm name="add_ln121_30"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:35 %zext_ln121_67 = zext i9 %add_ln121_30

]]></Node>
<StgValue><ssdm name="zext_ln121_67"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:36 %con256_addr_34 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_67

]]></Node>
<StgValue><ssdm name="con256_addr_34"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:40 %lk_4_load_18 = load i5 %lk_4_addr_27

]]></Node>
<StgValue><ssdm name="lk_4_load_18"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:41 %con256_load_35 = load i9 %con256_addr_34

]]></Node>
<StgValue><ssdm name="con256_load_35"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2181.0:44 %add_ln121_32 = add i9 %zext_ln374, i9 165

]]></Node>
<StgValue><ssdm name="add_ln121_32"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:45 %zext_ln121_69 = zext i9 %add_ln121_32

]]></Node>
<StgValue><ssdm name="zext_ln121_69"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:46 %con256_addr_35 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_69

]]></Node>
<StgValue><ssdm name="con256_addr_35"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:50 %lk_4_load_19 = load i5 %lk_4_addr_26

]]></Node>
<StgValue><ssdm name="lk_4_load_19"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:51 %con256_load_36 = load i9 %con256_addr_35

]]></Node>
<StgValue><ssdm name="con256_load_36"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:9 %lk_4_addr_8 = getelementptr i8 %lk_4, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="lk_4_addr_8"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:10 %lk_4_addr_9 = getelementptr i8 %lk_4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="lk_4_addr_9"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:25 %lk_4_addr_24 = getelementptr i8 %lk_4, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="lk_4_addr_24"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:26 %lk_4_addr_25 = getelementptr i8 %lk_4, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="lk_4_addr_25"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:17 %or_ln121_21 = or i8 %idx35_i_load_1, i8 10

]]></Node>
<StgValue><ssdm name="or_ln121_21"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2266.0:18 %zext_ln121_77 = zext i8 %or_ln121_21

]]></Node>
<StgValue><ssdm name="zext_ln121_77"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:19 %rk_addr_2 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_77

]]></Node>
<StgValue><ssdm name="rk_addr_2"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:22 %xor_ln124_79 = xor i8 %con256_load_18, i8 %lk_4_load_1

]]></Node>
<StgValue><ssdm name="xor_ln124_79"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:23 %store_ln124 = store i8 %xor_ln124_79, i8 %rk_addr_2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:27 %or_ln121_22 = or i8 %idx35_i_load_1, i8 11

]]></Node>
<StgValue><ssdm name="or_ln121_22"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2266.0:28 %zext_ln121_79 = zext i8 %or_ln121_22

]]></Node>
<StgValue><ssdm name="zext_ln121_79"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:29 %rk_addr_3 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_79

]]></Node>
<StgValue><ssdm name="rk_addr_3"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:32 %xor_ln124_80 = xor i8 %con256_load_19, i8 %lk_4_load_2

]]></Node>
<StgValue><ssdm name="xor_ln124_80"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:33 %store_ln124 = store i8 %xor_ln124_80, i8 %rk_addr_3

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:40 %lk_4_load_3 = load i5 %lk_4_addr_11

]]></Node>
<StgValue><ssdm name="lk_4_load_3"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:41 %con256_load_20 = load i9 %con256_addr_20

]]></Node>
<StgValue><ssdm name="con256_load_20"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:50 %lk_4_load_4 = load i5 %lk_4_addr_10

]]></Node>
<StgValue><ssdm name="lk_4_load_4"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:51 %con256_load_21 = load i9 %con256_addr_21

]]></Node>
<StgValue><ssdm name="con256_load_21"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2266.0:54 %add_ln121_9 = add i9 %zext_ln374, i9 166

]]></Node>
<StgValue><ssdm name="add_ln121_9"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:55 %zext_ln121_84 = zext i9 %add_ln121_9

]]></Node>
<StgValue><ssdm name="zext_ln121_84"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:56 %con256_addr_22 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_84

]]></Node>
<StgValue><ssdm name="con256_addr_22"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:60 %lk_4_load_5 = load i5 %lk_4_addr_9

]]></Node>
<StgValue><ssdm name="lk_4_load_5"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:61 %con256_load_22 = load i9 %con256_addr_22

]]></Node>
<StgValue><ssdm name="con256_load_22"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2266.0:64 %add_ln121_10 = add i9 %zext_ln374, i9 167

]]></Node>
<StgValue><ssdm name="add_ln121_10"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:65 %zext_ln121_86 = zext i9 %add_ln121_10

]]></Node>
<StgValue><ssdm name="zext_ln121_86"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:66 %con256_addr_23 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_86

]]></Node>
<StgValue><ssdm name="con256_addr_23"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:70 %lk_4_load_6 = load i5 %lk_4_addr_8

]]></Node>
<StgValue><ssdm name="lk_4_load_6"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:71 %con256_load_23 = load i9 %con256_addr_23

]]></Node>
<StgValue><ssdm name="con256_load_23"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:17 %or_ln121_14 = or i8 %idx35_i_load_1, i8 10

]]></Node>
<StgValue><ssdm name="or_ln121_14"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2181.0:18 %zext_ln121_64 = zext i8 %or_ln121_14

]]></Node>
<StgValue><ssdm name="zext_ln121_64"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:19 %rk_addr_18 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_64

]]></Node>
<StgValue><ssdm name="rk_addr_18"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:22 %xor_ln124_63 = xor i8 %con256_load_33, i8 %lk_4_load_16

]]></Node>
<StgValue><ssdm name="xor_ln124_63"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:23 %store_ln124 = store i8 %xor_ln124_63, i8 %rk_addr_18

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:27 %or_ln121_15 = or i8 %idx35_i_load_1, i8 11

]]></Node>
<StgValue><ssdm name="or_ln121_15"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2181.0:28 %zext_ln121_66 = zext i8 %or_ln121_15

]]></Node>
<StgValue><ssdm name="zext_ln121_66"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:29 %rk_addr_19 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_66

]]></Node>
<StgValue><ssdm name="rk_addr_19"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:32 %xor_ln124_64 = xor i8 %con256_load_34, i8 %lk_4_load_17

]]></Node>
<StgValue><ssdm name="xor_ln124_64"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:33 %store_ln124 = store i8 %xor_ln124_64, i8 %rk_addr_19

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:40 %lk_4_load_18 = load i5 %lk_4_addr_27

]]></Node>
<StgValue><ssdm name="lk_4_load_18"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:41 %con256_load_35 = load i9 %con256_addr_34

]]></Node>
<StgValue><ssdm name="con256_load_35"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:50 %lk_4_load_19 = load i5 %lk_4_addr_26

]]></Node>
<StgValue><ssdm name="lk_4_load_19"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:51 %con256_load_36 = load i9 %con256_addr_35

]]></Node>
<StgValue><ssdm name="con256_load_36"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2181.0:54 %add_ln121_34 = add i9 %zext_ln374, i9 166

]]></Node>
<StgValue><ssdm name="add_ln121_34"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:55 %zext_ln121_71 = zext i9 %add_ln121_34

]]></Node>
<StgValue><ssdm name="zext_ln121_71"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:56 %con256_addr_36 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_71

]]></Node>
<StgValue><ssdm name="con256_addr_36"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:60 %lk_4_load_20 = load i5 %lk_4_addr_25

]]></Node>
<StgValue><ssdm name="lk_4_load_20"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:61 %con256_load_37 = load i9 %con256_addr_36

]]></Node>
<StgValue><ssdm name="con256_load_37"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2181.0:64 %add_ln121_37 = add i9 %zext_ln374, i9 167

]]></Node>
<StgValue><ssdm name="add_ln121_37"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:65 %zext_ln121_73 = zext i9 %add_ln121_37

]]></Node>
<StgValue><ssdm name="zext_ln121_73"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:66 %con256_addr_37 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_73

]]></Node>
<StgValue><ssdm name="con256_addr_37"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:70 %lk_4_load_21 = load i5 %lk_4_addr_24

]]></Node>
<StgValue><ssdm name="lk_4_load_21"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:71 %con256_load_38 = load i9 %con256_addr_37

]]></Node>
<StgValue><ssdm name="con256_load_38"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:7 %lk_4_addr_6 = getelementptr i8 %lk_4, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="lk_4_addr_6"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:8 %lk_4_addr_7 = getelementptr i8 %lk_4, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="lk_4_addr_7"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:23 %lk_4_addr_22 = getelementptr i8 %lk_4, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="lk_4_addr_22"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:24 %lk_4_addr_23 = getelementptr i8 %lk_4, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="lk_4_addr_23"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:37 %or_ln121_23 = or i8 %idx35_i_load_1, i8 12

]]></Node>
<StgValue><ssdm name="or_ln121_23"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2266.0:38 %zext_ln121_81 = zext i8 %or_ln121_23

]]></Node>
<StgValue><ssdm name="zext_ln121_81"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:39 %rk_addr_4 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_81

]]></Node>
<StgValue><ssdm name="rk_addr_4"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:42 %xor_ln124_81 = xor i8 %con256_load_20, i8 %lk_4_load_3

]]></Node>
<StgValue><ssdm name="xor_ln124_81"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:43 %store_ln124 = store i8 %xor_ln124_81, i8 %rk_addr_4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:47 %or_ln121_24 = or i8 %idx35_i_load_1, i8 13

]]></Node>
<StgValue><ssdm name="or_ln121_24"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2266.0:48 %zext_ln121_83 = zext i8 %or_ln121_24

]]></Node>
<StgValue><ssdm name="zext_ln121_83"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:49 %rk_addr_5 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_83

]]></Node>
<StgValue><ssdm name="rk_addr_5"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:52 %xor_ln124_82 = xor i8 %con256_load_21, i8 %lk_4_load_4

]]></Node>
<StgValue><ssdm name="xor_ln124_82"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:53 %store_ln124 = store i8 %xor_ln124_82, i8 %rk_addr_5

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:60 %lk_4_load_5 = load i5 %lk_4_addr_9

]]></Node>
<StgValue><ssdm name="lk_4_load_5"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:61 %con256_load_22 = load i9 %con256_addr_22

]]></Node>
<StgValue><ssdm name="con256_load_22"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:70 %lk_4_load_6 = load i5 %lk_4_addr_8

]]></Node>
<StgValue><ssdm name="lk_4_load_6"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:71 %con256_load_23 = load i9 %con256_addr_23

]]></Node>
<StgValue><ssdm name="con256_load_23"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2266.0:74 %add_ln121_11 = add i9 %zext_ln374, i9 168

]]></Node>
<StgValue><ssdm name="add_ln121_11"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:75 %zext_ln121_88 = zext i9 %add_ln121_11

]]></Node>
<StgValue><ssdm name="zext_ln121_88"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:76 %con256_addr_24 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_88

]]></Node>
<StgValue><ssdm name="con256_addr_24"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:80 %lk_4_load_7 = load i5 %lk_4_addr_7

]]></Node>
<StgValue><ssdm name="lk_4_load_7"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:81 %con256_load_24 = load i9 %con256_addr_24

]]></Node>
<StgValue><ssdm name="con256_load_24"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2266.0:84 %add_ln121_13 = add i9 %zext_ln374, i9 169

]]></Node>
<StgValue><ssdm name="add_ln121_13"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:85 %zext_ln121_90 = zext i9 %add_ln121_13

]]></Node>
<StgValue><ssdm name="zext_ln121_90"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:86 %con256_addr_25 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_90

]]></Node>
<StgValue><ssdm name="con256_addr_25"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:90 %lk_4_load_8 = load i5 %lk_4_addr_6

]]></Node>
<StgValue><ssdm name="lk_4_load_8"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:91 %con256_load_25 = load i9 %con256_addr_25

]]></Node>
<StgValue><ssdm name="con256_load_25"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:37 %or_ln121_16 = or i8 %idx35_i_load_1, i8 12

]]></Node>
<StgValue><ssdm name="or_ln121_16"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2181.0:38 %zext_ln121_68 = zext i8 %or_ln121_16

]]></Node>
<StgValue><ssdm name="zext_ln121_68"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:39 %rk_addr_20 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_68

]]></Node>
<StgValue><ssdm name="rk_addr_20"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:42 %xor_ln124_65 = xor i8 %con256_load_35, i8 %lk_4_load_18

]]></Node>
<StgValue><ssdm name="xor_ln124_65"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:43 %store_ln124 = store i8 %xor_ln124_65, i8 %rk_addr_20

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:47 %or_ln121_17 = or i8 %idx35_i_load_1, i8 13

]]></Node>
<StgValue><ssdm name="or_ln121_17"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2181.0:48 %zext_ln121_70 = zext i8 %or_ln121_17

]]></Node>
<StgValue><ssdm name="zext_ln121_70"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:49 %rk_addr_21 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_70

]]></Node>
<StgValue><ssdm name="rk_addr_21"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:52 %xor_ln124_66 = xor i8 %con256_load_36, i8 %lk_4_load_19

]]></Node>
<StgValue><ssdm name="xor_ln124_66"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:53 %store_ln124 = store i8 %xor_ln124_66, i8 %rk_addr_21

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:60 %lk_4_load_20 = load i5 %lk_4_addr_25

]]></Node>
<StgValue><ssdm name="lk_4_load_20"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:61 %con256_load_37 = load i9 %con256_addr_36

]]></Node>
<StgValue><ssdm name="con256_load_37"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:70 %lk_4_load_21 = load i5 %lk_4_addr_24

]]></Node>
<StgValue><ssdm name="lk_4_load_21"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:71 %con256_load_38 = load i9 %con256_addr_37

]]></Node>
<StgValue><ssdm name="con256_load_38"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2181.0:74 %add_ln121_39 = add i9 %zext_ln374, i9 168

]]></Node>
<StgValue><ssdm name="add_ln121_39"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:75 %zext_ln121_105 = zext i9 %add_ln121_39

]]></Node>
<StgValue><ssdm name="zext_ln121_105"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:76 %con256_addr_38 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_105

]]></Node>
<StgValue><ssdm name="con256_addr_38"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:80 %lk_4_load_22 = load i5 %lk_4_addr_23

]]></Node>
<StgValue><ssdm name="lk_4_load_22"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:81 %con256_load_39 = load i9 %con256_addr_38

]]></Node>
<StgValue><ssdm name="con256_load_39"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2181.0:84 %add_ln121_41 = add i9 %zext_ln374, i9 169

]]></Node>
<StgValue><ssdm name="add_ln121_41"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:85 %zext_ln121_107 = zext i9 %add_ln121_41

]]></Node>
<StgValue><ssdm name="zext_ln121_107"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:86 %con256_addr_39 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_107

]]></Node>
<StgValue><ssdm name="con256_addr_39"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:90 %lk_4_load_23 = load i5 %lk_4_addr_22

]]></Node>
<StgValue><ssdm name="lk_4_load_23"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:91 %con256_load_40 = load i9 %con256_addr_39

]]></Node>
<StgValue><ssdm name="con256_load_40"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:5 %lk_4_addr_4 = getelementptr i8 %lk_4, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="lk_4_addr_4"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:6 %lk_4_addr_5 = getelementptr i8 %lk_4, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="lk_4_addr_5"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:21 %lk_4_addr_20 = getelementptr i8 %lk_4, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="lk_4_addr_20"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:22 %lk_4_addr_21 = getelementptr i8 %lk_4, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="lk_4_addr_21"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:57 %or_ln121_25 = or i8 %idx35_i_load_1, i8 14

]]></Node>
<StgValue><ssdm name="or_ln121_25"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2266.0:58 %zext_ln121_85 = zext i8 %or_ln121_25

]]></Node>
<StgValue><ssdm name="zext_ln121_85"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:59 %rk_addr_6 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_85

]]></Node>
<StgValue><ssdm name="rk_addr_6"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:62 %xor_ln124_83 = xor i8 %con256_load_22, i8 %lk_4_load_5

]]></Node>
<StgValue><ssdm name="xor_ln124_83"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:63 %store_ln124 = store i8 %xor_ln124_83, i8 %rk_addr_6

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:67 %or_ln121_26 = or i8 %idx35_i_load_1, i8 15

]]></Node>
<StgValue><ssdm name="or_ln121_26"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2266.0:68 %zext_ln121_87 = zext i8 %or_ln121_26

]]></Node>
<StgValue><ssdm name="zext_ln121_87"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:69 %rk_addr_7 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_87

]]></Node>
<StgValue><ssdm name="rk_addr_7"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:72 %xor_ln124_84 = xor i8 %con256_load_23, i8 %lk_4_load_6

]]></Node>
<StgValue><ssdm name="xor_ln124_84"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:73 %store_ln124 = store i8 %xor_ln124_84, i8 %rk_addr_7

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:80 %lk_4_load_7 = load i5 %lk_4_addr_7

]]></Node>
<StgValue><ssdm name="lk_4_load_7"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:81 %con256_load_24 = load i9 %con256_addr_24

]]></Node>
<StgValue><ssdm name="con256_load_24"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:90 %lk_4_load_8 = load i5 %lk_4_addr_6

]]></Node>
<StgValue><ssdm name="lk_4_load_8"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:91 %con256_load_25 = load i9 %con256_addr_25

]]></Node>
<StgValue><ssdm name="con256_load_25"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2266.0:94 %add_ln121_15 = add i9 %zext_ln374, i9 170

]]></Node>
<StgValue><ssdm name="add_ln121_15"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:95 %zext_ln121_92 = zext i9 %add_ln121_15

]]></Node>
<StgValue><ssdm name="zext_ln121_92"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:96 %con256_addr_26 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_92

]]></Node>
<StgValue><ssdm name="con256_addr_26"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:100 %lk_4_load_9 = load i5 %lk_4_addr_5

]]></Node>
<StgValue><ssdm name="lk_4_load_9"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:101 %con256_load_26 = load i9 %con256_addr_26

]]></Node>
<StgValue><ssdm name="con256_load_26"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2266.0:104 %add_ln121_17 = add i9 %zext_ln374, i9 171

]]></Node>
<StgValue><ssdm name="add_ln121_17"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:105 %zext_ln121_94 = zext i9 %add_ln121_17

]]></Node>
<StgValue><ssdm name="zext_ln121_94"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:106 %con256_addr_27 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_94

]]></Node>
<StgValue><ssdm name="con256_addr_27"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:110 %lk_4_load_10 = load i5 %lk_4_addr_4

]]></Node>
<StgValue><ssdm name="lk_4_load_10"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:111 %con256_load_27 = load i9 %con256_addr_27

]]></Node>
<StgValue><ssdm name="con256_load_27"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:57 %or_ln121_18 = or i8 %idx35_i_load_1, i8 14

]]></Node>
<StgValue><ssdm name="or_ln121_18"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2181.0:58 %zext_ln121_72 = zext i8 %or_ln121_18

]]></Node>
<StgValue><ssdm name="zext_ln121_72"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:59 %rk_addr_22 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_72

]]></Node>
<StgValue><ssdm name="rk_addr_22"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:62 %xor_ln124_67 = xor i8 %con256_load_37, i8 %lk_4_load_20

]]></Node>
<StgValue><ssdm name="xor_ln124_67"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:63 %store_ln124 = store i8 %xor_ln124_67, i8 %rk_addr_22

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:67 %or_ln121_19 = or i8 %idx35_i_load_1, i8 15

]]></Node>
<StgValue><ssdm name="or_ln121_19"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2181.0:68 %zext_ln121_104 = zext i8 %or_ln121_19

]]></Node>
<StgValue><ssdm name="zext_ln121_104"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:69 %rk_addr_23 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_104

]]></Node>
<StgValue><ssdm name="rk_addr_23"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:72 %xor_ln124_68 = xor i8 %con256_load_38, i8 %lk_4_load_21

]]></Node>
<StgValue><ssdm name="xor_ln124_68"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:73 %store_ln124 = store i8 %xor_ln124_68, i8 %rk_addr_23

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:80 %lk_4_load_22 = load i5 %lk_4_addr_23

]]></Node>
<StgValue><ssdm name="lk_4_load_22"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:81 %con256_load_39 = load i9 %con256_addr_38

]]></Node>
<StgValue><ssdm name="con256_load_39"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:90 %lk_4_load_23 = load i5 %lk_4_addr_22

]]></Node>
<StgValue><ssdm name="lk_4_load_23"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:91 %con256_load_40 = load i9 %con256_addr_39

]]></Node>
<StgValue><ssdm name="con256_load_40"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2181.0:94 %add_ln121_43 = add i9 %zext_ln374, i9 170

]]></Node>
<StgValue><ssdm name="add_ln121_43"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:95 %zext_ln121_109 = zext i9 %add_ln121_43

]]></Node>
<StgValue><ssdm name="zext_ln121_109"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:96 %con256_addr_40 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_109

]]></Node>
<StgValue><ssdm name="con256_addr_40"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:100 %lk_4_load_24 = load i5 %lk_4_addr_21

]]></Node>
<StgValue><ssdm name="lk_4_load_24"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:101 %con256_load_41 = load i9 %con256_addr_40

]]></Node>
<StgValue><ssdm name="con256_load_41"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2181.0:104 %add_ln121_45 = add i9 %zext_ln374, i9 171

]]></Node>
<StgValue><ssdm name="add_ln121_45"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:105 %zext_ln121_111 = zext i9 %add_ln121_45

]]></Node>
<StgValue><ssdm name="zext_ln121_111"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:106 %con256_addr_41 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_111

]]></Node>
<StgValue><ssdm name="con256_addr_41"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:110 %lk_4_load_25 = load i5 %lk_4_addr_20

]]></Node>
<StgValue><ssdm name="lk_4_load_25"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:111 %con256_load_42 = load i9 %con256_addr_41

]]></Node>
<StgValue><ssdm name="con256_load_42"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:3 %lk_4_addr_2 = getelementptr i8 %lk_4, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="lk_4_addr_2"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:4 %lk_4_addr_3 = getelementptr i8 %lk_4, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="lk_4_addr_3"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:19 %lk_4_addr_18 = getelementptr i8 %lk_4, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="lk_4_addr_18"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:20 %lk_4_addr_19 = getelementptr i8 %lk_4, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="lk_4_addr_19"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:77 %add_ln121_12 = add i8 %or_ln364, i8 8

]]></Node>
<StgValue><ssdm name="add_ln121_12"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2266.0:78 %zext_ln121_89 = zext i8 %add_ln121_12

]]></Node>
<StgValue><ssdm name="zext_ln121_89"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:79 %rk_addr_8 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_89

]]></Node>
<StgValue><ssdm name="rk_addr_8"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:82 %xor_ln124_85 = xor i8 %con256_load_24, i8 %lk_4_load_7

]]></Node>
<StgValue><ssdm name="xor_ln124_85"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:83 %store_ln124 = store i8 %xor_ln124_85, i8 %rk_addr_8

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:87 %add_ln121_14 = add i8 %or_ln364, i8 9

]]></Node>
<StgValue><ssdm name="add_ln121_14"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2266.0:88 %zext_ln121_91 = zext i8 %add_ln121_14

]]></Node>
<StgValue><ssdm name="zext_ln121_91"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:89 %rk_addr_9 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_91

]]></Node>
<StgValue><ssdm name="rk_addr_9"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:92 %xor_ln124_86 = xor i8 %con256_load_25, i8 %lk_4_load_8

]]></Node>
<StgValue><ssdm name="xor_ln124_86"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:93 %store_ln124 = store i8 %xor_ln124_86, i8 %rk_addr_9

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:100 %lk_4_load_9 = load i5 %lk_4_addr_5

]]></Node>
<StgValue><ssdm name="lk_4_load_9"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:101 %con256_load_26 = load i9 %con256_addr_26

]]></Node>
<StgValue><ssdm name="con256_load_26"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:110 %lk_4_load_10 = load i5 %lk_4_addr_4

]]></Node>
<StgValue><ssdm name="lk_4_load_10"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:111 %con256_load_27 = load i9 %con256_addr_27

]]></Node>
<StgValue><ssdm name="con256_load_27"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2266.0:114 %add_ln121_19 = add i9 %zext_ln374, i9 172

]]></Node>
<StgValue><ssdm name="add_ln121_19"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:115 %zext_ln121_96 = zext i9 %add_ln121_19

]]></Node>
<StgValue><ssdm name="zext_ln121_96"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:116 %con256_addr_28 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_96

]]></Node>
<StgValue><ssdm name="con256_addr_28"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:120 %lk_4_load_11 = load i5 %lk_4_addr_3

]]></Node>
<StgValue><ssdm name="lk_4_load_11"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:121 %con256_load_28 = load i9 %con256_addr_28

]]></Node>
<StgValue><ssdm name="con256_load_28"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2266.0:124 %add_ln121_21 = add i9 %zext_ln374, i9 173

]]></Node>
<StgValue><ssdm name="add_ln121_21"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:125 %zext_ln121_98 = zext i9 %add_ln121_21

]]></Node>
<StgValue><ssdm name="zext_ln121_98"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:126 %con256_addr_29 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_98

]]></Node>
<StgValue><ssdm name="con256_addr_29"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:130 %lk_4_load_12 = load i5 %lk_4_addr_2

]]></Node>
<StgValue><ssdm name="lk_4_load_12"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:131 %con256_load_29 = load i9 %con256_addr_29

]]></Node>
<StgValue><ssdm name="con256_load_29"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:77 %add_ln121_40 = add i8 %or_ln364, i8 8

]]></Node>
<StgValue><ssdm name="add_ln121_40"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2181.0:78 %zext_ln121_106 = zext i8 %add_ln121_40

]]></Node>
<StgValue><ssdm name="zext_ln121_106"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:79 %rk_addr_24 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_106

]]></Node>
<StgValue><ssdm name="rk_addr_24"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:82 %xor_ln124_69 = xor i8 %con256_load_39, i8 %lk_4_load_22

]]></Node>
<StgValue><ssdm name="xor_ln124_69"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:83 %store_ln124 = store i8 %xor_ln124_69, i8 %rk_addr_24

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:87 %add_ln121_42 = add i8 %or_ln364, i8 9

]]></Node>
<StgValue><ssdm name="add_ln121_42"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2181.0:88 %zext_ln121_108 = zext i8 %add_ln121_42

]]></Node>
<StgValue><ssdm name="zext_ln121_108"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:89 %rk_addr_25 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_108

]]></Node>
<StgValue><ssdm name="rk_addr_25"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:92 %xor_ln124_70 = xor i8 %con256_load_40, i8 %lk_4_load_23

]]></Node>
<StgValue><ssdm name="xor_ln124_70"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:93 %store_ln124 = store i8 %xor_ln124_70, i8 %rk_addr_25

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:100 %lk_4_load_24 = load i5 %lk_4_addr_21

]]></Node>
<StgValue><ssdm name="lk_4_load_24"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:101 %con256_load_41 = load i9 %con256_addr_40

]]></Node>
<StgValue><ssdm name="con256_load_41"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:110 %lk_4_load_25 = load i5 %lk_4_addr_20

]]></Node>
<StgValue><ssdm name="lk_4_load_25"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:111 %con256_load_42 = load i9 %con256_addr_41

]]></Node>
<StgValue><ssdm name="con256_load_42"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2181.0:114 %add_ln121 = add i9 %zext_ln374, i9 172

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:115 %zext_ln121_113 = zext i9 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_113"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:116 %con256_addr_42 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_113

]]></Node>
<StgValue><ssdm name="con256_addr_42"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:120 %lk_4_load_26 = load i5 %lk_4_addr_19

]]></Node>
<StgValue><ssdm name="lk_4_load_26"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:121 %con256_load_43 = load i9 %con256_addr_42

]]></Node>
<StgValue><ssdm name="con256_load_43"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2181.0:124 %add_ln121_48 = add i9 %zext_ln374, i9 173

]]></Node>
<StgValue><ssdm name="add_ln121_48"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:125 %zext_ln121_115 = zext i9 %add_ln121_48

]]></Node>
<StgValue><ssdm name="zext_ln121_115"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:126 %con256_addr_43 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_115

]]></Node>
<StgValue><ssdm name="con256_addr_43"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:130 %lk_4_load_27 = load i5 %lk_4_addr_18

]]></Node>
<StgValue><ssdm name="lk_4_load_27"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:131 %con256_load_44 = load i9 %con256_addr_43

]]></Node>
<StgValue><ssdm name="con256_load_44"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:1 %lk_4_addr = getelementptr i8 %lk_4, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="lk_4_addr"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:2 %lk_4_addr_1 = getelementptr i8 %lk_4, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="lk_4_addr_1"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:17 %lk_4_addr_16 = getelementptr i8 %lk_4, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="lk_4_addr_16"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:18 %lk_4_addr_17 = getelementptr i8 %lk_4, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="lk_4_addr_17"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i:33 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i:35 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:97 %add_ln121_16 = add i8 %or_ln364, i8 10

]]></Node>
<StgValue><ssdm name="add_ln121_16"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2266.0:98 %zext_ln121_93 = zext i8 %add_ln121_16

]]></Node>
<StgValue><ssdm name="zext_ln121_93"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:99 %rk_addr_10 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_93

]]></Node>
<StgValue><ssdm name="rk_addr_10"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:102 %xor_ln124_87 = xor i8 %con256_load_26, i8 %lk_4_load_9

]]></Node>
<StgValue><ssdm name="xor_ln124_87"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:103 %store_ln124 = store i8 %xor_ln124_87, i8 %rk_addr_10

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:107 %add_ln121_18 = add i8 %or_ln364, i8 11

]]></Node>
<StgValue><ssdm name="add_ln121_18"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2266.0:108 %zext_ln121_95 = zext i8 %add_ln121_18

]]></Node>
<StgValue><ssdm name="zext_ln121_95"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:109 %rk_addr_11 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_95

]]></Node>
<StgValue><ssdm name="rk_addr_11"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:112 %xor_ln124_88 = xor i8 %con256_load_27, i8 %lk_4_load_10

]]></Node>
<StgValue><ssdm name="xor_ln124_88"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:113 %store_ln124 = store i8 %xor_ln124_88, i8 %rk_addr_11

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:120 %lk_4_load_11 = load i5 %lk_4_addr_3

]]></Node>
<StgValue><ssdm name="lk_4_load_11"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:121 %con256_load_28 = load i9 %con256_addr_28

]]></Node>
<StgValue><ssdm name="con256_load_28"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:130 %lk_4_load_12 = load i5 %lk_4_addr_2

]]></Node>
<StgValue><ssdm name="lk_4_load_12"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:131 %con256_load_29 = load i9 %con256_addr_29

]]></Node>
<StgValue><ssdm name="con256_load_29"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2266.0:134 %add_ln121_23 = add i9 %zext_ln374, i9 174

]]></Node>
<StgValue><ssdm name="add_ln121_23"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:135 %zext_ln121_100 = zext i9 %add_ln121_23

]]></Node>
<StgValue><ssdm name="zext_ln121_100"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:136 %con256_addr_30 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_100

]]></Node>
<StgValue><ssdm name="con256_addr_30"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:140 %lk_4_load_13 = load i5 %lk_4_addr_1

]]></Node>
<StgValue><ssdm name="lk_4_load_13"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:141 %con256_load_30 = load i9 %con256_addr_30

]]></Node>
<StgValue><ssdm name="con256_load_30"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2266.0:144 %add_ln121_25 = add i9 %zext_ln374, i9 175

]]></Node>
<StgValue><ssdm name="add_ln121_25"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:145 %zext_ln121_102 = zext i9 %add_ln121_25

]]></Node>
<StgValue><ssdm name="zext_ln121_102"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:146 %con256_addr_31 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_102

]]></Node>
<StgValue><ssdm name="con256_addr_31"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:150 %lk_4_load_14 = load i5 %lk_4_addr

]]></Node>
<StgValue><ssdm name="lk_4_load_14"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:152 %con256_load_31 = load i9 %con256_addr_31

]]></Node>
<StgValue><ssdm name="con256_load_31"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:97 %add_ln121_44 = add i8 %or_ln364, i8 10

]]></Node>
<StgValue><ssdm name="add_ln121_44"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2181.0:98 %zext_ln121_110 = zext i8 %add_ln121_44

]]></Node>
<StgValue><ssdm name="zext_ln121_110"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:99 %rk_addr_26 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_110

]]></Node>
<StgValue><ssdm name="rk_addr_26"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:102 %xor_ln124_71 = xor i8 %con256_load_41, i8 %lk_4_load_24

]]></Node>
<StgValue><ssdm name="xor_ln124_71"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:103 %store_ln124 = store i8 %xor_ln124_71, i8 %rk_addr_26

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:107 %add_ln121_46 = add i8 %or_ln364, i8 11

]]></Node>
<StgValue><ssdm name="add_ln121_46"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2181.0:108 %zext_ln121_112 = zext i8 %add_ln121_46

]]></Node>
<StgValue><ssdm name="zext_ln121_112"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:109 %rk_addr_27 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_112

]]></Node>
<StgValue><ssdm name="rk_addr_27"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:112 %xor_ln124_72 = xor i8 %con256_load_42, i8 %lk_4_load_25

]]></Node>
<StgValue><ssdm name="xor_ln124_72"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:113 %store_ln124 = store i8 %xor_ln124_72, i8 %rk_addr_27

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:120 %lk_4_load_26 = load i5 %lk_4_addr_19

]]></Node>
<StgValue><ssdm name="lk_4_load_26"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:121 %con256_load_43 = load i9 %con256_addr_42

]]></Node>
<StgValue><ssdm name="con256_load_43"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:130 %lk_4_load_27 = load i5 %lk_4_addr_18

]]></Node>
<StgValue><ssdm name="lk_4_load_27"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:131 %con256_load_44 = load i9 %con256_addr_43

]]></Node>
<StgValue><ssdm name="con256_load_44"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2181.0:134 %add_ln121_50 = add i9 %zext_ln374, i9 174

]]></Node>
<StgValue><ssdm name="add_ln121_50"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:135 %zext_ln121_117 = zext i9 %add_ln121_50

]]></Node>
<StgValue><ssdm name="zext_ln121_117"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:136 %con256_addr_44 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_117

]]></Node>
<StgValue><ssdm name="con256_addr_44"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:140 %lk_4_load_28 = load i5 %lk_4_addr_17

]]></Node>
<StgValue><ssdm name="lk_4_load_28"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:141 %con256_load_45 = load i9 %con256_addr_44

]]></Node>
<StgValue><ssdm name="con256_load_45"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i2181.0:144 %add_ln121_52 = add i9 %zext_ln374, i9 175

]]></Node>
<StgValue><ssdm name="add_ln121_52"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:145 %zext_ln121_119 = zext i9 %add_ln121_52

]]></Node>
<StgValue><ssdm name="zext_ln121_119"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:146 %con256_addr_45 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_119

]]></Node>
<StgValue><ssdm name="con256_addr_45"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:150 %lk_4_load_29 = load i5 %lk_4_addr_16

]]></Node>
<StgValue><ssdm name="lk_4_load_29"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:152 %con256_load_46 = load i9 %con256_addr_45

]]></Node>
<StgValue><ssdm name="con256_load_46"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0">
<![CDATA[
while.body.i2348.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="403" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:117 %add_ln121_20 = add i8 %or_ln364, i8 12

]]></Node>
<StgValue><ssdm name="add_ln121_20"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2266.0:118 %zext_ln121_97 = zext i8 %add_ln121_20

]]></Node>
<StgValue><ssdm name="zext_ln121_97"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:119 %rk_addr_12 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_97

]]></Node>
<StgValue><ssdm name="rk_addr_12"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:122 %xor_ln124_89 = xor i8 %con256_load_28, i8 %lk_4_load_11

]]></Node>
<StgValue><ssdm name="xor_ln124_89"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:123 %store_ln124 = store i8 %xor_ln124_89, i8 %rk_addr_12

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:127 %add_ln121_22 = add i8 %or_ln364, i8 13

]]></Node>
<StgValue><ssdm name="add_ln121_22"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2266.0:128 %zext_ln121_99 = zext i8 %add_ln121_22

]]></Node>
<StgValue><ssdm name="zext_ln121_99"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:129 %rk_addr_13 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_99

]]></Node>
<StgValue><ssdm name="rk_addr_13"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:132 %xor_ln124_90 = xor i8 %con256_load_29, i8 %lk_4_load_12

]]></Node>
<StgValue><ssdm name="xor_ln124_90"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:133 %store_ln124 = store i8 %xor_ln124_90, i8 %rk_addr_13

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:140 %lk_4_load_13 = load i5 %lk_4_addr_1

]]></Node>
<StgValue><ssdm name="lk_4_load_13"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:141 %con256_load_30 = load i9 %con256_addr_30

]]></Node>
<StgValue><ssdm name="con256_load_30"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2266.0:150 %lk_4_load_14 = load i5 %lk_4_addr

]]></Node>
<StgValue><ssdm name="lk_4_load_14"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="8">
<![CDATA[
while.body.split.i2266.0:151 %trunc_ln124_2 = trunc i8 %lk_4_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln124_2"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2266.0:152 %con256_load_31 = load i9 %con256_addr_31

]]></Node>
<StgValue><ssdm name="con256_load_31"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:153 %xor_ln124_92 = xor i8 %con256_load_31, i8 %lk_4_load_14

]]></Node>
<StgValue><ssdm name="xor_ln124_92"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="8">
<![CDATA[
if.end26.i:0 %trunc_ln246_2 = trunc i8 %lk_4_load_30

]]></Node>
<StgValue><ssdm name="trunc_ln246_2"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end26.i:1 %lshr_ln246_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln246_5"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end26.i:2 %or_ln246_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_2, i7 %lshr_ln246_5

]]></Node>
<StgValue><ssdm name="or_ln246_5"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="8">
<![CDATA[
if.end26.i:3 %trunc_ln247_2 = trunc i8 %lk_4_load

]]></Node>
<StgValue><ssdm name="trunc_ln247_2"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end26.i:4 %lshr_ln247_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_1, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln247_5"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end26.i:5 %or_ln247_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_2, i7 %lshr_ln247_5

]]></Node>
<StgValue><ssdm name="or_ln247_5"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="8">
<![CDATA[
if.end26.i:6 %trunc_ln248_2 = trunc i8 %lk_4_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln248_2"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end26.i:24 %tmp_11 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_30, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end26.i:44 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_14, i32 7

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end26.i:47 %store_ln117 = store i8 %or_ln246_5, i5 %lk_4_addr_15

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end26.i:48 %store_ln117 = store i8 %or_ln247_5, i5 %lk_4_addr_14

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:117 %add_ln121_47 = add i8 %or_ln364, i8 12

]]></Node>
<StgValue><ssdm name="add_ln121_47"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2181.0:118 %zext_ln121_114 = zext i8 %add_ln121_47

]]></Node>
<StgValue><ssdm name="zext_ln121_114"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:119 %rk_addr_28 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_114

]]></Node>
<StgValue><ssdm name="rk_addr_28"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:122 %xor_ln124_73 = xor i8 %con256_load_43, i8 %lk_4_load_26

]]></Node>
<StgValue><ssdm name="xor_ln124_73"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:123 %store_ln124 = store i8 %xor_ln124_73, i8 %rk_addr_28

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:127 %add_ln121_49 = add i8 %or_ln364, i8 13

]]></Node>
<StgValue><ssdm name="add_ln121_49"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2181.0:128 %zext_ln121_116 = zext i8 %add_ln121_49

]]></Node>
<StgValue><ssdm name="zext_ln121_116"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:129 %rk_addr_29 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_116

]]></Node>
<StgValue><ssdm name="rk_addr_29"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:132 %xor_ln124_74 = xor i8 %con256_load_44, i8 %lk_4_load_27

]]></Node>
<StgValue><ssdm name="xor_ln124_74"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:133 %store_ln124 = store i8 %xor_ln124_74, i8 %rk_addr_29

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:140 %lk_4_load_28 = load i5 %lk_4_addr_17

]]></Node>
<StgValue><ssdm name="lk_4_load_28"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:141 %con256_load_45 = load i9 %con256_addr_44

]]></Node>
<StgValue><ssdm name="con256_load_45"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i2181.0:150 %lk_4_load_29 = load i5 %lk_4_addr_16

]]></Node>
<StgValue><ssdm name="lk_4_load_29"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="7" op_0_bw="8">
<![CDATA[
while.body.split.i2181.0:151 %trunc_ln124 = trunc i8 %lk_4_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i2181.0:152 %con256_load_46 = load i9 %con256_addr_45

]]></Node>
<StgValue><ssdm name="con256_load_46"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:153 %xor_ln124_76 = xor i8 %con256_load_46, i8 %lk_4_load_29

]]></Node>
<StgValue><ssdm name="xor_ln124_76"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="8">
<![CDATA[
if.end.i56:0 %trunc_ln246 = trunc i8 %lk_4_load_31

]]></Node>
<StgValue><ssdm name="trunc_ln246"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i56:1 %lshr_ln246_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_15, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln246_6"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end.i56:2 %or_ln246_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246, i7 %lshr_ln246_6

]]></Node>
<StgValue><ssdm name="or_ln246_6"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="8">
<![CDATA[
if.end.i56:3 %trunc_ln247 = trunc i8 %lk_4_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln247"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i56:4 %lshr_ln247_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_16, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln247_6"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end.i56:5 %or_ln247_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247, i7 %lshr_ln247_6

]]></Node>
<StgValue><ssdm name="or_ln247_6"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="8">
<![CDATA[
if.end.i56:6 %trunc_ln248 = trunc i8 %lk_4_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln248"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i56:24 %tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_31, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end.i56:44 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_29, i32 7

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end.i56:47 %store_ln117 = store i8 %or_ln246_6, i5 %lk_4_addr_31

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end.i56:48 %store_ln117 = store i8 %or_ln247_6, i5 %lk_4_addr_30

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="457" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:137 %add_ln121_24 = add i8 %or_ln364, i8 14

]]></Node>
<StgValue><ssdm name="add_ln121_24"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2266.0:138 %zext_ln121_101 = zext i8 %add_ln121_24

]]></Node>
<StgValue><ssdm name="zext_ln121_101"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:139 %rk_addr_14 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_101

]]></Node>
<StgValue><ssdm name="rk_addr_14"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:142 %xor_ln124_91 = xor i8 %con256_load_30, i8 %lk_4_load_13

]]></Node>
<StgValue><ssdm name="xor_ln124_91"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:143 %store_ln124 = store i8 %xor_ln124_91, i8 %rk_addr_14

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:147 %add_ln121_26 = add i8 %or_ln364, i8 15

]]></Node>
<StgValue><ssdm name="add_ln121_26"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2266.0:148 %zext_ln121_103 = zext i8 %add_ln121_26

]]></Node>
<StgValue><ssdm name="zext_ln121_103"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2266.0:149 %rk_addr_15 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_103

]]></Node>
<StgValue><ssdm name="rk_addr_15"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2266.0:154 %store_ln124 = store i8 %xor_ln124_92, i8 %rk_addr_15

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end26.i:7 %lshr_ln248_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_2, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln248_5"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end26.i:8 %or_ln248_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_2, i7 %lshr_ln248_5

]]></Node>
<StgValue><ssdm name="or_ln248_5"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="8">
<![CDATA[
if.end26.i:9 %trunc_ln249_2 = trunc i8 %lk_4_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln249_2"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end26.i:10 %lshr_ln249_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_3, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln249_5"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end26.i:11 %or_ln249_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_2, i7 %lshr_ln249_5

]]></Node>
<StgValue><ssdm name="or_ln249_5"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="8">
<![CDATA[
if.end26.i:12 %trunc_ln250_2 = trunc i8 %lk_4_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln250_2"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end26.i:49 %store_ln117 = store i8 %or_ln248_5, i5 %lk_4_addr_13

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end26.i:50 %store_ln117 = store i8 %or_ln249_5, i5 %lk_4_addr_12

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:137 %add_ln121_51 = add i8 %or_ln364, i8 14

]]></Node>
<StgValue><ssdm name="add_ln121_51"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2181.0:138 %zext_ln121_118 = zext i8 %add_ln121_51

]]></Node>
<StgValue><ssdm name="zext_ln121_118"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:139 %rk_addr_30 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_118

]]></Node>
<StgValue><ssdm name="rk_addr_30"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:142 %xor_ln124_75 = xor i8 %con256_load_45, i8 %lk_4_load_28

]]></Node>
<StgValue><ssdm name="xor_ln124_75"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:143 %store_ln124 = store i8 %xor_ln124_75, i8 %rk_addr_30

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:147 %add_ln121_53 = add i8 %or_ln364, i8 15

]]></Node>
<StgValue><ssdm name="add_ln121_53"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i2181.0:148 %zext_ln121_120 = zext i8 %add_ln121_53

]]></Node>
<StgValue><ssdm name="zext_ln121_120"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i2181.0:149 %rk_addr_31 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_120

]]></Node>
<StgValue><ssdm name="rk_addr_31"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2181.0:154 %store_ln124 = store i8 %xor_ln124_76, i8 %rk_addr_31

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i56:7 %lshr_ln248_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_17, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln248_6"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end.i56:8 %or_ln248_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248, i7 %lshr_ln248_6

]]></Node>
<StgValue><ssdm name="or_ln248_6"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="8">
<![CDATA[
if.end.i56:9 %trunc_ln249 = trunc i8 %lk_4_load_17

]]></Node>
<StgValue><ssdm name="trunc_ln249"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i56:10 %lshr_ln249_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_18, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln249_6"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end.i56:11 %or_ln249_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249, i7 %lshr_ln249_6

]]></Node>
<StgValue><ssdm name="or_ln249_6"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="8">
<![CDATA[
if.end.i56:12 %trunc_ln250 = trunc i8 %lk_4_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln250"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end.i56:49 %store_ln117 = store i8 %or_ln248_6, i5 %lk_4_addr_29

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end.i56:50 %store_ln117 = store i8 %or_ln249_6, i5 %lk_4_addr_28

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="491" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2273.0:0 %xor_ln124_108 = xor i8 %xor_ln124_77, i8 240

]]></Node>
<StgValue><ssdm name="xor_ln124_108"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2273.0:1 %store_ln124 = store i8 %xor_ln124_108, i8 %rk_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2273.0:2 %xor_ln124_109 = xor i8 %xor_ln124_78, i8 224

]]></Node>
<StgValue><ssdm name="xor_ln124_109"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2273.0:3 %store_ln124 = store i8 %xor_ln124_109, i8 %rk_addr_1

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="495" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end26.i:13 %lshr_ln250_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_4, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln250_5"/></StgValue>
</operation>

<operation id="496" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end26.i:14 %or_ln250_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_2, i7 %lshr_ln250_5

]]></Node>
<StgValue><ssdm name="or_ln250_5"/></StgValue>
</operation>

<operation id="497" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="8">
<![CDATA[
if.end26.i:15 %trunc_ln251_2 = trunc i8 %lk_4_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln251_2"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end26.i:16 %lshr_ln251_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_5, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln251_5"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end26.i:17 %or_ln251_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_2, i7 %lshr_ln251_5

]]></Node>
<StgValue><ssdm name="or_ln251_5"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="8">
<![CDATA[
if.end26.i:18 %trunc_ln252_2 = trunc i8 %lk_4_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln252_2"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end26.i:51 %store_ln117 = store i8 %or_ln250_5, i5 %lk_4_addr_11

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end26.i:52 %store_ln117 = store i8 %or_ln251_5, i5 %lk_4_addr_10

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2188.0:0 %xor_ln124_93 = xor i8 %xor_ln124, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln124_93"/></StgValue>
</operation>

<operation id="504" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2188.0:1 %store_ln124 = store i8 %xor_ln124_93, i8 %rk_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="505" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2188.0:2 %xor_ln124_94 = xor i8 %xor_ln124_62, i8 238

]]></Node>
<StgValue><ssdm name="xor_ln124_94"/></StgValue>
</operation>

<operation id="506" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2188.0:3 %store_ln124 = store i8 %xor_ln124_94, i8 %rk_addr_17

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="507" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i56:13 %lshr_ln250_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_19, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln250_6"/></StgValue>
</operation>

<operation id="508" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end.i56:14 %or_ln250_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250, i7 %lshr_ln250_6

]]></Node>
<StgValue><ssdm name="or_ln250_6"/></StgValue>
</operation>

<operation id="509" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="8">
<![CDATA[
if.end.i56:15 %trunc_ln251 = trunc i8 %lk_4_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln251"/></StgValue>
</operation>

<operation id="510" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i56:16 %lshr_ln251_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_20, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln251_6"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end.i56:17 %or_ln251_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251, i7 %lshr_ln251_6

]]></Node>
<StgValue><ssdm name="or_ln251_6"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="8">
<![CDATA[
if.end.i56:18 %trunc_ln252 = trunc i8 %lk_4_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln252"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end.i56:51 %store_ln117 = store i8 %or_ln250_6, i5 %lk_4_addr_27

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end.i56:52 %store_ln117 = store i8 %or_ln251_6, i5 %lk_4_addr_26

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="515" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2273.0:4 %xor_ln124_110 = xor i8 %xor_ln124_79, i8 208

]]></Node>
<StgValue><ssdm name="xor_ln124_110"/></StgValue>
</operation>

<operation id="516" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2273.0:5 %store_ln124 = store i8 %xor_ln124_110, i8 %rk_addr_2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="517" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2273.0:6 %xor_ln124_111 = xor i8 %xor_ln124_80, i8 192

]]></Node>
<StgValue><ssdm name="xor_ln124_111"/></StgValue>
</operation>

<operation id="518" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2273.0:7 %store_ln124 = store i8 %xor_ln124_111, i8 %rk_addr_3

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="519" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end26.i:19 %lshr_ln252_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_6, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln252_5"/></StgValue>
</operation>

<operation id="520" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end26.i:20 %or_ln252_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_2, i7 %lshr_ln252_5

]]></Node>
<StgValue><ssdm name="or_ln252_5"/></StgValue>
</operation>

<operation id="521" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="8">
<![CDATA[
if.end26.i:21 %trunc_ln253_2 = trunc i8 %lk_4_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln253_2"/></StgValue>
</operation>

<operation id="522" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end26.i:22 %or_ln253_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_2, i7 %trunc_ln124_2

]]></Node>
<StgValue><ssdm name="or_ln253_5"/></StgValue>
</operation>

<operation id="523" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end26.i:53 %store_ln117 = store i8 %or_ln252_5, i5 %lk_4_addr_9

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="524" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end26.i:54 %store_ln117 = store i8 %or_ln253_5, i5 %lk_4_addr_8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="525" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2188.0:4 %xor_ln124_95 = xor i8 %xor_ln124_63, i8 221

]]></Node>
<StgValue><ssdm name="xor_ln124_95"/></StgValue>
</operation>

<operation id="526" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2188.0:5 %store_ln124 = store i8 %xor_ln124_95, i8 %rk_addr_18

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="527" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2188.0:6 %xor_ln124_96 = xor i8 %xor_ln124_64, i8 204

]]></Node>
<StgValue><ssdm name="xor_ln124_96"/></StgValue>
</operation>

<operation id="528" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2188.0:7 %store_ln124 = store i8 %xor_ln124_96, i8 %rk_addr_19

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="529" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i56:19 %lshr_ln252_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_4_load_21, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln252_6"/></StgValue>
</operation>

<operation id="530" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end.i56:20 %or_ln252_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252, i7 %lshr_ln252_6

]]></Node>
<StgValue><ssdm name="or_ln252_6"/></StgValue>
</operation>

<operation id="531" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="8">
<![CDATA[
if.end.i56:21 %trunc_ln253 = trunc i8 %lk_4_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln253"/></StgValue>
</operation>

<operation id="532" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end.i56:22 %or_ln253_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253, i7 %trunc_ln124

]]></Node>
<StgValue><ssdm name="or_ln253_6"/></StgValue>
</operation>

<operation id="533" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end.i56:53 %store_ln117 = store i8 %or_ln252_6, i5 %lk_4_addr_25

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="534" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end.i56:54 %store_ln117 = store i8 %or_ln253_6, i5 %lk_4_addr_24

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="535" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2273.0:8 %xor_ln124_112 = xor i8 %xor_ln124_81, i8 176

]]></Node>
<StgValue><ssdm name="xor_ln124_112"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2273.0:9 %store_ln124 = store i8 %xor_ln124_112, i8 %rk_addr_4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="537" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2273.0:10 %xor_ln124_113 = xor i8 %xor_ln124_82, i8 160

]]></Node>
<StgValue><ssdm name="xor_ln124_113"/></StgValue>
</operation>

<operation id="538" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2273.0:11 %store_ln124 = store i8 %xor_ln124_113, i8 %rk_addr_5

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="539" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end26.i:23 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_7, i32 7

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="540" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
if.end26.i:25 %or_ln255_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_11, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="or_ln255_5"/></StgValue>
</operation>

<operation id="541" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end26.i:26 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_8, i32 7

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="542" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="8">
<![CDATA[
if.end26.i:27 %trunc_ln256_2 = trunc i8 %lk_4_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln256_2"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
if.end26.i:28 %or_ln256_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_2, i1 %tmp_27

]]></Node>
<StgValue><ssdm name="or_ln256_5"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="8">
<![CDATA[
if.end26.i:30 %trunc_ln257_2 = trunc i8 %lk_4_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln257_2"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end26.i:55 %store_ln117 = store i8 %or_ln255_5, i5 %lk_4_addr_7

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end26.i:56 %store_ln117 = store i8 %or_ln256_5, i5 %lk_4_addr_6

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2188.0:8 %xor_ln124_97 = xor i8 %xor_ln124_65, i8 187

]]></Node>
<StgValue><ssdm name="xor_ln124_97"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2188.0:9 %store_ln124 = store i8 %xor_ln124_97, i8 %rk_addr_20

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2188.0:10 %xor_ln124_98 = xor i8 %xor_ln124_66, i8 170

]]></Node>
<StgValue><ssdm name="xor_ln124_98"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2188.0:11 %store_ln124 = store i8 %xor_ln124_98, i8 %rk_addr_21

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end.i56:23 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_22, i32 7

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
if.end.i56:25 %or_ln255_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_s, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="or_ln255_6"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end.i56:26 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_23, i32 7

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="7" op_0_bw="8">
<![CDATA[
if.end.i56:27 %trunc_ln256 = trunc i8 %lk_4_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln256"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
if.end.i56:28 %or_ln256_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="or_ln256_6"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="7" op_0_bw="8">
<![CDATA[
if.end.i56:30 %trunc_ln257 = trunc i8 %lk_4_load_23

]]></Node>
<StgValue><ssdm name="trunc_ln257"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end.i56:55 %store_ln117 = store i8 %or_ln255_6, i5 %lk_4_addr_23

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end.i56:56 %store_ln117 = store i8 %or_ln256_6, i5 %lk_4_addr_22

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="559" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2273.0:12 %xor_ln124_114 = xor i8 %xor_ln124_83, i8 144

]]></Node>
<StgValue><ssdm name="xor_ln124_114"/></StgValue>
</operation>

<operation id="560" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2273.0:13 %store_ln124 = store i8 %xor_ln124_114, i8 %rk_addr_6

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="561" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2273.0:14 %xor_ln124_115 = xor i8 %xor_ln124_84, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln124_115"/></StgValue>
</operation>

<operation id="562" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2273.0:15 %store_ln124 = store i8 %xor_ln124_115, i8 %rk_addr_7

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="563" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end26.i:29 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_9, i32 7

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="564" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
if.end26.i:31 %or_ln257_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_2, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="or_ln257_5"/></StgValue>
</operation>

<operation id="565" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end26.i:32 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_10, i32 7

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="566" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="8">
<![CDATA[
if.end26.i:33 %trunc_ln258_2 = trunc i8 %lk_4_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln258_2"/></StgValue>
</operation>

<operation id="567" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
if.end26.i:34 %or_ln258_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_2, i1 %tmp_29

]]></Node>
<StgValue><ssdm name="or_ln258_5"/></StgValue>
</operation>

<operation id="568" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="8">
<![CDATA[
if.end26.i:36 %trunc_ln259_2 = trunc i8 %lk_4_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln259_2"/></StgValue>
</operation>

<operation id="569" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end26.i:57 %store_ln117 = store i8 %or_ln257_5, i5 %lk_4_addr_5

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="570" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end26.i:58 %store_ln117 = store i8 %or_ln258_5, i5 %lk_4_addr_4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="571" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2188.0:12 %xor_ln124_99 = xor i8 %xor_ln124_67, i8 153

]]></Node>
<StgValue><ssdm name="xor_ln124_99"/></StgValue>
</operation>

<operation id="572" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2188.0:13 %store_ln124 = store i8 %xor_ln124_99, i8 %rk_addr_22

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="573" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2188.0:14 %xor_ln124_100 = xor i8 %xor_ln124_68, i8 136

]]></Node>
<StgValue><ssdm name="xor_ln124_100"/></StgValue>
</operation>

<operation id="574" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2188.0:15 %store_ln124 = store i8 %xor_ln124_100, i8 %rk_addr_23

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="575" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end.i56:29 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_24, i32 7

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="576" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
if.end.i56:31 %or_ln257_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="or_ln257_6"/></StgValue>
</operation>

<operation id="577" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end.i56:32 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_25, i32 7

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="578" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="7" op_0_bw="8">
<![CDATA[
if.end.i56:33 %trunc_ln258 = trunc i8 %lk_4_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln258"/></StgValue>
</operation>

<operation id="579" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
if.end.i56:34 %or_ln258_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="or_ln258_6"/></StgValue>
</operation>

<operation id="580" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="7" op_0_bw="8">
<![CDATA[
if.end.i56:36 %trunc_ln259 = trunc i8 %lk_4_load_25

]]></Node>
<StgValue><ssdm name="trunc_ln259"/></StgValue>
</operation>

<operation id="581" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end.i56:57 %store_ln117 = store i8 %or_ln257_6, i5 %lk_4_addr_21

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="582" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end.i56:58 %store_ln117 = store i8 %or_ln258_6, i5 %lk_4_addr_20

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="583" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2273.0:16 %xor_ln124_116 = xor i8 %xor_ln124_85, i8 112

]]></Node>
<StgValue><ssdm name="xor_ln124_116"/></StgValue>
</operation>

<operation id="584" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2273.0:17 %store_ln124 = store i8 %xor_ln124_116, i8 %rk_addr_8

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="585" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2273.0:18 %xor_ln124_117 = xor i8 %xor_ln124_86, i8 96

]]></Node>
<StgValue><ssdm name="xor_ln124_117"/></StgValue>
</operation>

<operation id="586" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2273.0:19 %store_ln124 = store i8 %xor_ln124_117, i8 %rk_addr_9

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="587" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end26.i:35 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_11, i32 7

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="588" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
if.end26.i:37 %or_ln259_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_2, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="or_ln259_5"/></StgValue>
</operation>

<operation id="589" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end26.i:38 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_12, i32 7

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="590" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="8">
<![CDATA[
if.end26.i:39 %trunc_ln260_2 = trunc i8 %lk_4_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln260_2"/></StgValue>
</operation>

<operation id="591" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
if.end26.i:40 %or_ln260_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_2, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="or_ln260_5"/></StgValue>
</operation>

<operation id="592" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="8">
<![CDATA[
if.end26.i:42 %trunc_ln261_2 = trunc i8 %lk_4_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln261_2"/></StgValue>
</operation>

<operation id="593" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end26.i:59 %store_ln117 = store i8 %or_ln259_5, i5 %lk_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="594" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end26.i:60 %store_ln117 = store i8 %or_ln260_5, i5 %lk_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="595" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2188.0:16 %xor_ln124_101 = xor i8 %xor_ln124_69, i8 119

]]></Node>
<StgValue><ssdm name="xor_ln124_101"/></StgValue>
</operation>

<operation id="596" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2188.0:17 %store_ln124 = store i8 %xor_ln124_101, i8 %rk_addr_24

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="597" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2188.0:18 %xor_ln124_102 = xor i8 %xor_ln124_70, i8 102

]]></Node>
<StgValue><ssdm name="xor_ln124_102"/></StgValue>
</operation>

<operation id="598" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2188.0:19 %store_ln124 = store i8 %xor_ln124_102, i8 %rk_addr_25

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="599" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end.i56:35 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_26, i32 7

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="600" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
if.end.i56:37 %or_ln259_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="or_ln259_6"/></StgValue>
</operation>

<operation id="601" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end.i56:38 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_27, i32 7

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="602" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="7" op_0_bw="8">
<![CDATA[
if.end.i56:39 %trunc_ln260 = trunc i8 %lk_4_load_26

]]></Node>
<StgValue><ssdm name="trunc_ln260"/></StgValue>
</operation>

<operation id="603" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
if.end.i56:40 %or_ln260_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="or_ln260_6"/></StgValue>
</operation>

<operation id="604" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="7" op_0_bw="8">
<![CDATA[
if.end.i56:42 %trunc_ln261 = trunc i8 %lk_4_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln261"/></StgValue>
</operation>

<operation id="605" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end.i56:59 %store_ln117 = store i8 %or_ln259_6, i5 %lk_4_addr_19

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="606" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end.i56:60 %store_ln117 = store i8 %or_ln260_6, i5 %lk_4_addr_18

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="607" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2273.0:20 %xor_ln124_118 = xor i8 %xor_ln124_87, i8 80

]]></Node>
<StgValue><ssdm name="xor_ln124_118"/></StgValue>
</operation>

<operation id="608" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2273.0:21 %store_ln124 = store i8 %xor_ln124_118, i8 %rk_addr_10

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="609" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2273.0:22 %xor_ln124_119 = xor i8 %xor_ln124_88, i8 64

]]></Node>
<StgValue><ssdm name="xor_ln124_119"/></StgValue>
</operation>

<operation id="610" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2273.0:23 %store_ln124 = store i8 %xor_ln124_119, i8 %rk_addr_11

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="611" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end26.i:41 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_13, i32 7

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="612" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
if.end26.i:43 %or_ln261_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_2, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="or_ln261_5"/></StgValue>
</operation>

<operation id="613" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="8">
<![CDATA[
if.end26.i:45 %trunc_ln262_2 = trunc i8 %lk_4_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln262_2"/></StgValue>
</operation>

<operation id="614" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
if.end26.i:46 %or_ln262_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_2, i1 %tmp_33

]]></Node>
<StgValue><ssdm name="or_ln262_5"/></StgValue>
</operation>

<operation id="615" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end26.i:61 %store_ln117 = store i8 %or_ln261_5, i5 %lk_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="616" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end26.i:62 %store_ln117 = store i8 %or_ln262_5, i5 %lk_4_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="617" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
if.end26.i:63 %br_ln0 = br void %for.inc.i59

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="618" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2188.0:20 %xor_ln124_103 = xor i8 %xor_ln124_71, i8 85

]]></Node>
<StgValue><ssdm name="xor_ln124_103"/></StgValue>
</operation>

<operation id="619" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2188.0:21 %store_ln124 = store i8 %xor_ln124_103, i8 %rk_addr_26

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="620" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2188.0:22 %xor_ln124_104 = xor i8 %xor_ln124_72, i8 68

]]></Node>
<StgValue><ssdm name="xor_ln124_104"/></StgValue>
</operation>

<operation id="621" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2188.0:23 %store_ln124 = store i8 %xor_ln124_104, i8 %rk_addr_27

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="622" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end.i56:41 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_4_load_28, i32 7

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="623" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
if.end.i56:43 %or_ln261_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="or_ln261_6"/></StgValue>
</operation>

<operation id="624" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="7" op_0_bw="8">
<![CDATA[
if.end.i56:45 %trunc_ln262 = trunc i8 %lk_4_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln262"/></StgValue>
</operation>

<operation id="625" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
if.end.i56:46 %or_ln262_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="or_ln262_6"/></StgValue>
</operation>

<operation id="626" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end.i56:61 %store_ln117 = store i8 %or_ln261_6, i5 %lk_4_addr_17

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="627" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end.i56:62 %store_ln117 = store i8 %or_ln262_6, i5 %lk_4_addr_16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="628" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
if.end.i56:63 %br_ln0 = br void %for.inc.i59

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="629" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i59:2 %store_ln373 = store i4 %add_ln373, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="630" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2273.0:24 %xor_ln124_120 = xor i8 %xor_ln124_89, i8 48

]]></Node>
<StgValue><ssdm name="xor_ln124_120"/></StgValue>
</operation>

<operation id="631" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2273.0:25 %store_ln124 = store i8 %xor_ln124_120, i8 %rk_addr_12

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="632" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2273.0:26 %xor_ln124_121 = xor i8 %xor_ln124_90, i8 32

]]></Node>
<StgValue><ssdm name="xor_ln124_121"/></StgValue>
</operation>

<operation id="633" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2273.0:27 %store_ln124 = store i8 %xor_ln124_121, i8 %rk_addr_13

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="634" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2188.0:24 %xor_ln124_105 = xor i8 %xor_ln124_73, i8 51

]]></Node>
<StgValue><ssdm name="xor_ln124_105"/></StgValue>
</operation>

<operation id="635" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2188.0:25 %store_ln124 = store i8 %xor_ln124_105, i8 %rk_addr_28

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="636" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2188.0:26 %xor_ln124_106 = xor i8 %xor_ln124_74, i8 34

]]></Node>
<StgValue><ssdm name="xor_ln124_106"/></StgValue>
</operation>

<operation id="637" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2188.0:27 %store_ln124 = store i8 %xor_ln124_106, i8 %rk_addr_29

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="638" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2273.0:28 %xor_ln124_122 = xor i8 %xor_ln124_91, i8 16

]]></Node>
<StgValue><ssdm name="xor_ln124_122"/></StgValue>
</operation>

<operation id="639" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2273.0:29 %store_ln124 = store i8 %xor_ln124_122, i8 %rk_addr_14

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="640" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2273.0:30 %store_ln124 = store i8 %xor_ln124_92, i8 %rk_addr_15

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="641" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
while.body.split.i2273.0:31 %br_ln0 = br void %if.end26.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="642" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i2188.0:28 %xor_ln124_107 = xor i8 %xor_ln124_75, i8 17

]]></Node>
<StgValue><ssdm name="xor_ln124_107"/></StgValue>
</operation>

<operation id="643" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2188.0:29 %store_ln124 = store i8 %xor_ln124_107, i8 %rk_addr_30

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="644" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i2188.0:30 %store_ln124 = store i8 %xor_ln124_76, i8 %rk_addr_31

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="645" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
while.body.split.i2188.0:31 %br_ln0 = br void %if.end.i56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="646" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.i59:0 %idx35_i_load = load i8 %idx35_i

]]></Node>
<StgValue><ssdm name="idx35_i_load"/></StgValue>
</operation>

<operation id="647" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i59:1 %add_ln387 = add i8 %idx35_i_load, i8 16

]]></Node>
<StgValue><ssdm name="add_ln387"/></StgValue>
</operation>

<operation id="648" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.i59:3 %store_ln373 = store i8 %add_ln387, i8 %idx35_i

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="649" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i59:4 %br_ln373 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
