{"Source Block": ["oh/src/common/hdl/oh_fifo_generic.v@61:75@HdlStmProcess", "\n   //###########################\n   //#write side state machine\n   //###########################\n\n   always @ ( posedge wr_clk or negedge nreset) \n     if(!nreset) \n       wr_addr[AW:0]  <= 'b0;\n     else if(wr_en) \n       wr_addr[AW:0]  <= wr_addr[AW:0]  + 'd1;\n\n   //address for prog_full indicator\n   always @ (posedge wr_clk or negedge nreset)\n     if(!nreset)\n       wr_addr_ahead[AW:0] <= 'b0;   \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[66, "   always @ ( posedge wr_clk or negedge nreset) \n"], [67, "     if(!nreset) \n"]], "Add": [[67, "   always @ ( posedge wr_clk or negedge wr_nreset) \n"], [67, "     if(!wr_nreset) \n"]]}}