Reading OpenROAD database at '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-50-44/41-openroad-repairantennas/1-diodeinsertion/top.odb'…
Reading library file at '/home/felix/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/h0ldzjka94yryiq8yxbxmwargpnmwhx6-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 10
[INFO] Setting input delay to: 10
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   top
Die area:                 ( 0 0 ) ( 67770 78490 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     270
Number of terminals:      15
Number of snets:          2
Number of nets:           194

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 84.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 7100.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1018.
[INFO DRT-0033] via shape region query size = 105.
[INFO DRT-0033] met2 shape region query size = 63.
[INFO DRT-0033] via2 shape region query size = 84.
[INFO DRT-0033] met3 shape region query size = 76.
[INFO DRT-0033] via3 shape region query size = 84.
[INFO DRT-0033] met4 shape region query size = 25.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 271 pins.
[INFO DRT-0081]   Complete 78 unique inst patterns.
[INFO DRT-0084]   Complete 97 groups.
#scanned instances     = 270
#unique  instances     = 84
#stdCellGenAp          = 2177
#stdCellValidPlanarAp  = 21
#stdCellValidViaAp     = 1635
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 574
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:06, memory = 138.34 (MB), peak = 137.88 (MB)

[INFO DRT-0157] Number of guides:     1113

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 9 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 11 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 414.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 307.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 142.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 14.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 556 vertical wires in 1 frboxes and 321 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 39 vertical wires in 1 frboxes and 92 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 141.61 (MB), peak = 141.26 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 141.61 (MB), peak = 141.26 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 150.60 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:02, memory = 159.85 (MB).
    Completing 30% with 36 violations.
    elapsed time = 00:00:02, memory = 159.88 (MB).
    Completing 40% with 44 violations.
    elapsed time = 00:00:02, memory = 159.88 (MB).
[INFO DRT-0199]   Number of violations = 61.
Viol/Layer         li1   met1    via   met2   met3
Metal Spacing        2      8      0      2      8
Recheck              0     17      0      0      0
Short                0     23      1      0      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 513.02 (MB), peak = 512.60 (MB)
Total wire length = 2786 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1426 um.
Total wire length on LAYER met2 = 1290 um.
Total wire length on LAYER met3 = 69 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1100.
Up-via summary (total 1100):

-----------------------
 FR_MASTERSLICE       0
            li1     544
           met1     541
           met2      15
           met3       0
           met4       0
-----------------------
                   1100


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 61 violations.
    elapsed time = 00:00:00, memory = 513.02 (MB).
    Completing 20% with 56 violations.
    elapsed time = 00:00:01, memory = 527.25 (MB).
    Completing 30% with 38 violations.
    elapsed time = 00:00:01, memory = 527.25 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:01, memory = 527.25 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        1
Short                2
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 527.25 (MB), peak = 526.88 (MB)
Total wire length = 2742 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1375 um.
Total wire length on LAYER met2 = 1291 um.
Total wire length on LAYER met3 = 74 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1094.
Up-via summary (total 1094):

-----------------------
 FR_MASTERSLICE       0
            li1     543
           met1     536
           met2      15
           met3       0
           met4       0
-----------------------
                   1094


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 527.25 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 527.25 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 527.25 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 527.25 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 527.25 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:01, memory = 535.36 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1   met2
Metal Spacing        3      1
Short                1      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 477.35 (MB), peak = 555.32 (MB)
Total wire length = 2725 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1378 um.
Total wire length on LAYER met2 = 1271 um.
Total wire length on LAYER met3 = 74 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1090.
Up-via summary (total 1090):

-----------------------
 FR_MASTERSLICE       0
            li1     543
           met1     532
           met2      15
           met3       0
           met4       0
-----------------------
                   1090


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 477.35 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 477.35 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:01, memory = 477.35 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:01, memory = 477.35 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met2
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 535.32 (MB), peak = 555.32 (MB)
Total wire length = 2724 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1382 um.
Total wire length on LAYER met2 = 1266 um.
Total wire length on LAYER met3 = 74 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1093.
Up-via summary (total 1093):

-----------------------
 FR_MASTERSLICE       0
            li1     543
           met1     535
           met2      15
           met3       0
           met4       0
-----------------------
                   1093


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 535.32 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 535.32 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 535.32 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 535.32 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 471.32 (MB), peak = 555.32 (MB)
Total wire length = 2720 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1376 um.
Total wire length on LAYER met2 = 1262 um.
Total wire length on LAYER met3 = 81 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1094.
Up-via summary (total 1094):

-----------------------
 FR_MASTERSLICE       0
            li1     543
           met1     534
           met2      17
           met3       0
           met4       0
-----------------------
                   1094


[INFO DRT-0198] Complete detail routing.
Total wire length = 2720 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1376 um.
Total wire length on LAYER met2 = 1262 um.
Total wire length on LAYER met3 = 81 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1094.
Up-via summary (total 1094):

-----------------------
 FR_MASTERSLICE       0
            li1     543
           met1     534
           met2      17
           met3       0
           met4       0
-----------------------
                   1094


[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:09, memory = 471.32 (MB), peak = 555.32 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                40     150.14
  Tap cell                                 44      55.05
  Clock buffer                              7     140.13
  Timing Repair Buffer                     37     276.52
  Inverter                                 39     146.39
  Clock inverter                            1       5.00
  Sequential cell                          31     779.50
  Multi-Input combinational cell           71     554.28
  Total                                   270    2107.02
Writing OpenROAD database to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-50-44/43-openroad-detailedrouting/top.odb'…
Writing netlist to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-50-44/43-openroad-detailedrouting/top.nl.v'…
Writing powered netlist to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-50-44/43-openroad-detailedrouting/top.pnl.v'…
Writing layout to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-50-44/43-openroad-detailedrouting/top.def'…
Writing timing constraints to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-50-44/43-openroad-detailedrouting/top.sdc'…
