--------------
library IEEE;
use IEEE.STD_LOGIC_1164.all;
--------------

entity AccN is
				generic(N			: positive := 8);
					port(dataIn		: in  std_logic_vector(N-1 downto 0);
							reset		: in  std_logic;
							enable	: in  std_logic;
							clk		: in  std_logic;
						  dataOut 	: out std_logic_vector(N-1 downto 0));
end AccN;
--------------

architecture Behavioral of AccN is
begin
	
			s <= (a xor b) xor cin;
		cout <= (a and b) or ((a xor b) and cin);

end Behavioral;
---------------