#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Jan 15 16:55:03 2015
# Process ID: 1580
# Log file: C:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado.log
# Journal file: C:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source vivado_insert_ip.tcl
# open_project vivado_prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2013.4/data/ip'.
# set_property ip_repo_paths {./ipcore} [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/ipcore'.
# update_ip_catalog -delete_ip {./ipcore/PWM_controller_PWM_Controller_ipcore_v1_0/component.xml} -repo_path {./ipcore} -quiet
# update_ip_catalog -add_ip {./ipcore/PWM_controller_PWM_Controller_ipcore_v1_0.zip} -repo_path {./ipcore}
INFO: [IP_Flow 19-949] Unzipped './ipcore/PWM_controller_PWM_Controller_ipcore_v1_0.zip' into repository 'c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/ipcore'
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# set HDLCODERIPVLNV [get_property VLNV [get_ipdefs -filter {NAME==PWM_controller_PWM_Controller_ipcore && VERSION==1.0}]]
# set HDLCODERIPINST PWM_controller_PWM_Controller_ipcore_0
# set BDFILEPATH [get_files -quiet system_top.bd]
# open_bd_design $BDFILEPATH
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Successfully read diagram <system_top> from BD file <C:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd>
# create_bd_cell -type ip -vlnv $HDLCODERIPVLNV $HDLCODERIPINST
# connect_bd_intf_net [get_bd_intf_pins $HDLCODERIPINST/AXI4_Lite] [get_bd_intf_pins axi_interconnect_0/M00_AXI]
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins clk_wiz_0/clk_out1]] [get_bd_pins $HDLCODERIPINST/IPCORE_CLK] [get_bd_pins clk_wiz_0/clk_out1]
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins clk_wiz_0/clk_out1]] [get_bd_pins $HDLCODERIPINST/AXI4_Lite_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins proc_sys_reset_0/peripheral_aresetn]] [get_bd_pins $HDLCODERIPINST/IPCORE_RESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins proc_sys_reset_0/peripheral_aresetn]] [get_bd_pins $HDLCODERIPINST/AXI4_Lite_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
# create_bd_port -dir O -from 7 -to 0 PmodJA1_pin
# connect_bd_net [get_bd_ports PmodJA1_pin] [get_bd_pins $HDLCODERIPINST/PmodJA1]
# assign_bd_address
</PWM_controller_PWM_Controller_ipcore_0/AXI4_Lite/reg0> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
# set_property range {65536} [get_bd_addr_segs {processing_system7_0/Data/SEG_PWM_controller_PWM_Controller_ipcore_0_reg0}]
# set_property offset 0x400D0000 [get_bd_addr_segs {processing_system7_0/Data/SEG_PWM_controller_PWM_Controller_ipcore_0_reg0}]
# make_wrapper -files $BDFILEPATH -top
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /PWM_controller_PWM_Controller_ipcore_0/AXI4_Lite(1) and /axi_interconnect_0/s00_couplers/auto_pc/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /PWM_controller_PWM_Controller_ipcore_0/AXI4_Lite(1) and /axi_interconnect_0/s00_couplers/auto_pc/M_AXI(8)
VHDL Output written to : system_top.vhd
VHDL Output written to : system_top_wrapper.vhd
Wrote  : <C:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 325.730 ; gain = 70.898
# regsub -all "system_top.vhd" [get_files system_top.vhd] "system_top_wrapper.vhd" TOPFILEPATH
# add_files -norecurse $TOPFILEPATH
# update_compile_order -fileset sources_1
# validate_bd_design
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /PWM_controller_PWM_Controller_ipcore_0/AXI4_Lite(1) and /axi_interconnect_0/s00_couplers/auto_pc/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /PWM_controller_PWM_Controller_ipcore_0/AXI4_Lite(1) and /axi_interconnect_0/s00_couplers/auto_pc/M_AXI(8)
# save_bd_design
Wrote  : <C:/MATLAB/quadcopter/PWMController/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
# add_files -fileset constrs_1 -norecurse vivado_constraint.xdc
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 15 16:55:17 2015...
