commit 3a9f18b8fb66e47a2e9fb4ee2491f44dfc9e3b15
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jan 19 17:11:40 2018 -0800

     Updating Version Decoder

commit 5fa357b7120ed1577dd7a78be7d3bb180e6f10d0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jan 19 11:36:52 2018 -0800

    [NO HSD] Update BIOS ID as 122.3 and FSP/RC version to be 7.x.20.52

commit 6b52cd9cc2f5e804e2c081e8509212bd5a519683
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jan 19 11:36:50 2018 -0800

    [CNP] Disabling LPC Clock run by default
    Description : Disabling LPC Clock run by default

commit beafdd562ebba00990d81352808aae9b1e89b079
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jan 19 11:36:49 2018 -0800

    [EC][CFL-S][CNP-PCH-B1][LPC]:Delay observed for ~5min while SUT booting to OS/during Sx entry/exit with LPC Mode.

commit 2276862a56ca51a2114e5ec605c1e76bd5bcb5db
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jan 18 05:00:43 2018 -0800

    [NO HSD] Update BIOS ID as 122.2 and FSP/RC version to be 7.x.20.51
    Thu Jan 18 13:47:56 2018 +0800

commit bb51412faf6d69657e30e1dbf2219a76f515cb15
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jan 18 05:00:42 2018 -0800

    [PCH] Update HSIO ChipsetInit Version 2 for CNP-LP D1

commit 41442036bf6494ea568668841bbdd09060e01266
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jan 18 05:00:41 2018 -0800

    Title: [NO HSD] Update CPU for RC 7.0.20.4x API review
    Resolution: Update Copyright to 2018 and Doxygen
    Impacted Platform: All CNL and CFL SKUs
    HSD: NONE

commit dc3381e205520d57f81ff180fa7256d8ce8f08b2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jan 18 05:00:38 2018 -0800

    [PCH] Update PCH for RC API Review


commit cf6d2867b955e0ab20afaa9f5998a0f2a1809779
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jan 18 05:00:37 2018 -0800

    CannonLakeFspPkg: RC 7.x.20.40 review feedbacks
    Copyright year bumpping and ClientCommonPkg version to 1410RP6.
    Also ClientSiliconPkg version to 0.2.0.9

commit ebc8ad7912b698e7bf35301b5e17a3c0ff0821a0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jan 18 05:00:05 2018 -0800

    CannonLake/CoffeeLake: .sh files did not have +x file permissions in repo
    Solutions: Add +x in git file system so when cloned to linux scripts are able to run

commit 01ae84085fa92a2901760d7ec1834e644edeeefd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:26:34 2018 -0800

    CannonLake/CoffeeLake: Make use of SMBIOS Memory Type for FSP MemInfoHob structure
    Solutions: This patch ensures FSP is using single SMBIOS memory
    type information rather converting in place code. In this process
    both FSP and FSP-W will get mutually benefited.
    Now with this patch, bootloader can directly make use of
    FSP MemInfoHob.MemoryType for filling Type 17 SMBIOS table.
    TEST=Dump SMBIOS Table in Windows and Chrome to see MemoryType has
    required value as per SMBIOS spec.

commit 29a5c99126f2a27d095787d973401842feb8eeef
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:26:33 2018 -0800

    CannonLakeFspPkg: Group UPD to small pages
    Customers reported some UPD was not in BCT right page.
    Solution: Re-arrange pages in UPD DSC to group them better.
    Also fix typo in some UPD description.

commit b4733e83d56d01396ae80789bce30d361931d250
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:26:32 2018 -0800

    [NO HSD] Update BIOS ID to 122.1

commit 121442b877b811447974d65a5e7450555d29ace9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:26:31 2018 -0800

    Fix uninitialized memory issue.

commit 73caf1da39e94caf3b54f479810f46a445fd7646
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:26:30 2018 -0800

    Fix uninitialized memory issue. Update UTILITY_MINOR_VERSION from
    9 to 10 for support -T flag.

commit d341ea2d9cdf20ef89221ac13e57c2199c9f5f6b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:26:28 2018 -0800

    [PCH] Fix system hang at Post Code 0x0B14 due to coding error.

commit 953035fb4ef76144931d3e7e21137863a01feedc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:26:25 2018 -0800

    Increment FSP Build Number
    Fri Jan 12 11:48:15 2018 -0800

commit 2b021872b4f9ca9ce3de765a68feafde55d2f367
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:26:19 2018 -0800

    Title: CNL-U BIOS:- Display is not Observed with External AMD Graphic Card is connected on X4 slot.
    Resolution: Needs to change the output state of PCH_RST GPIO to detect the pcie cards in pre mem phase and padconfig will be resumereset to detect the card in warm boot.

commit 5825efd0f7515dc0c60f62abd0a23eb03061bf91
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:26:17 2018 -0800

    Title: [CFL-S]_STA for UCMx (HID 3515) is returning 0
    Resolution: change USCI to UTCE that UCMX _STA method use old variable "UCSI"
    Impacted Platform: CFL-S SKUs

commit b24963bf63ae98dc9f549e7573a4f2cdffdcacd0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:26:16 2018 -0800

    [PCH] Fix system is not entering to SLP_S0 After resuming from S4

commit e3669a474415b23199da1ae4c229bfc17d424072
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:26:12 2018 -0800

    Title: TBT BIOS: Pre-Boot ACL support for S4 EXIT Flow.
    Resolution: Code is ported from KBL with CL#551229 and CL#553439.
    Impacted Platform: CFL/CNL platforms.

commit 5eb2ec8310b08b85501c91f21f23c7eabd292946
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:19:11 2018 -0800

    [NO_HSD] Update BIOS ID to 122

commit 407108f93968b16343fa93fc99f4103d75180df2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:19:10 2018 -0800

    [Ingredient] Integrate CNL D0 Patch 0x14
    Resolution: Patch 0x14 needs to be integrated into CNL D0
    Impacted Platform: CNL D0 SKUs

commit dd34f6654618d0bc4baf57fe987a048112e19a5b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:19:05 2018 -0800

    Fix GCC build failure

commit 2da7d52e638b977cec731c87b3a4d9ac7807dde0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:19:02 2018 -0800

    CannonLakeSiliconPkg: CNL MRC 2DPC Fixes
    [CNL MRC] SAGV will not be disabled in 2DPC on warm reset
            Root Cause:
                    Rank SPD bytes are not read on restore flows.  MRC isn't aware that the system should disable SAGV.
            Change:
                    Add information into MrcSave which tracks 2DPC platforms across resets.
                    Use this to override SAGV to disabled on restore flows.
    [CNL MRC] CRB intermittently went to pcD5 after reset from cmos.
            Issue:
                    On restore paths, MRC locks SAGV low to 1333 when it was trained at 1600.
            Root Cause:
                    W/A done for failure observed as a temp solution which sets low to 1600 in training.
                    SAGV wasn't enabled at this point.
            Change:
                    1333 is functional now.  Returning to the POR of SAGV low being set to 1333.
    DDR4 probeless mode enabled on cold boot but doesn't stay enabled after warm reset
            Issue:
                    Probeless mode is not retained on warm reset / S3
            Root Cause:
                    Probeless init flow is in a function not called on these paths.
            Change:
                    Add the probeless register to the Save/Restore list.
    DDR4 Weaklock register not set in warm reset after being set during cold boot
            Issue:
                    Weaklock registers are not retains on restore flows.
            Root Cause:
                    New CmdClkCtl register groups are not in the Save/Restore list.
            Change:
                    Added Channel 0/1 CmdClkCtl registers.

commit 04ff32d07966063f4a78a4d6b6121843f1bdf794
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:19:01 2018 -0800

    CPU power regressed by 1.3W in Video Playback usecase with new IRTL values changed in 114v BIOS
    Resoultion: Hard code ACPI C-state latency values for CNL U/Y independent if IRTL.
    Impacted Platform: CNL U/Y

commit 485048937b13220d095a3ae95d13bec61e331084
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:47 2018 -0800

    [PCH] BIOS should not disable L0s on Gen3 capable PCIe ports and remove the corresponding setting.

commit abbc5b8484294b8d910b73f7abd7684ad1973351
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:44 2018 -0800

    [PCH] changed FSP default values for PCIE LTR setting and removed unnecessary ASL code

commit 48e8a309a337d82251a6b540ffc99facbf7d3eec
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:42 2018 -0800

    [PCH] Resolve potential race condition that could happen with CSE assisted SAI for BIOS RTC Top Swap bit access

commit 5a2d4385dc5dc66dde796983064a1a9769473cfd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:41 2018 -0800

    [CNL/CFL] Debug BIOS: message of variable dump is
    missed in 1st boot after BIOS / IFWI flash
    Resolution: Add variable dump when 1st boot.
    Impacted Platform: [CFL/CNL - All]

commit 02842b50105d126d6f96ce730f63e47ca383019e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:37 2018 -0800

    BpCommonPkg/Tools/KeyEnroll: Rewrite logic for static code checker FP

commit a5a36d2a2710d14234e5f45caf5fce668a15f15f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:36 2018 -0800

    BpCommonPkg/Tools/GenBiosId: Resolve GCC build failure
    The commits fixes the GCC (version 5.3.0 20151204) build failure related
    on the definition of the main() function.

commit 4ba1af8a8f5eca03a1b388c6fcbed0c32d60865c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:35 2018 -0800

    BpCommonPkg/Tools/FMMT: Add checks for calls to fopen()
    The commit adds checks for the file handle returned by calls to fopen().

commit ffc6c63c34783c48fc437f147ecab786cdfc097e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:34 2018 -0800

    BpCommonPkg/Tools/FCE: Fix parameter format mismatch in scanf functions
    According to MSDN https://msdn.microsoft.com/en-us/library/6ttkkkhh.aspx &
    https://msdn.microsoft.com/en-us/library/xdb9w69d.aspx
    Format specification:
    '%lx' for scanf expects type 'unsigned long *'
    '%llx' for scanf expects type 'long long *'
    The commit modifies the type of the relating variables to match their
    scanf format.

commit 3b5b9e27b562686767b85ba5db94f0af2cc8fdd3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:32 2018 -0800

    BpCommonPkg/Tools/FCE: Use the format string explicitly

commit 2abc338629b7277493ed51e5e63702902d36835c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:31 2018 -0800

    BpCommonPkg/Tools/KeyEnroll: Fix a possible NULL ptr dereference issue

commit cf727d05bd5d02ebe3c2a0f55d4f392ae8de7010
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:30 2018 -0800

    BpCommonPkg/Tools/FMMT: Fix possible NULL pointer dereference issues

commit b5d73e521e7e6787a4cb4b9b90f19ccbdb336632
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:29 2018 -0800

    BpCommonPkg/Tools/FCE: Fix possible NULL pointer dereference issues

commit 57ed59d029e91932f511fcba5694f0e145e1e281
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:25 2018 -0800

    BpCommonPkg/Tools/GenBiosId: Refine codes for generating format string

commit 2ad3f04dcdb1207462f02c142e2fa5a7e44dee8e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:24 2018 -0800

    BpCommonPkg/Tools/FMMT: Add/refine strinf buffer boundary checks
    Add/refine checks on destination string buffers before calling APIs
    like:
    str(n)cpy
    str(n)cat
    sprintf
    to prevent possible buffer overrun.

commit e5422b40c4bb51d192465b4b46a9e4fe4dd97693
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:23 2018 -0800

    BpCommonPkg/Tools/FCE: Add/refine strinf buffer boundary checks
    Add/refine checks on destination string buffers before calling APIs
    like:
    str(n)cpy
    str(n)cat
    sprintf
    to prevent possible buffer overrun.

commit ce708e7947a5be327bc8c64afeb5758c0869cb4f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:20 2018 -0800

    Bluetooth: Fix VS build failure

commit 87a312dfa77607c5c10c31e6a21c6296102c0cd4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:19 2018 -0800

    Using sync interrupt function during clean up
    This patch will solve reconnect -r issue, when any device is connected

commit 564d8c6706a5d6b7a2b9a892dd89305b9b37fdfd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:08 2018 -0800

    Revert "[TeamCity] Weekly Update BIOS ID".
    This reverts commit 5097f4754a5eaa64def37c512d80094ef1c205c6.

commit 4c01c4ff895bf7da951afe7bf3fca851cdbdba95
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:03 2018 -0800

    [PCH] need to be able to enable/disable ASPM on individual PCIE ports

commit 1a15e1a031d5096288e15fd7ba11e12886ee1cf1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:18:01 2018 -0800

    Fixes for LP4X byte mode (x8):
    - SPD Processing: change CAS Mask to include Byte 21 bit [5] for CL = 26
    - SPD Processing: change DIMM Size formula to use RankInDimm instead of DiePerSdramPackage
    - SPD Processing: enforce only legal CL values per x8/x18 in ValidtCL()
    - MrcLpddr4SetMr2: Fix typo for RL=16
    - MrcLpddr4SetMr1: Add separate encoding for tWR for x8 per JEDEC spec
    - Lpddr4CaTrainingRestoreIo: Disable Rx mode on all bytes
    - Initialize Outputs->Lp4x8 in SPD Processing and use it throughout the code to check for byte mode.

commit 456b804b883aae72d9aa778ffd46c8a900d05521
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:17:59 2018 -0800

    [TeamCity] Weekly Update BIOS ID
    Increment BIOS Major Version and reset Minor Version to 0
    Wed Jan 10 12:44:22 2018 -0800

commit c65a2d048927d5d8705e16b173c190b069c4f0e9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:17:57 2018 -0800

    CannonLakeSiliconPkg: [REGRESSION][CNL Y]-System Hanging at 0080 PC after flashing BIOS
    Change: Adding all setup option menu for all Turnaround Timings.
    Added DDR4 specific timings: tRRD_L, tRRD_S, tWTR_L, tWTR_S
    MEMORY_CONFIGURATION and MrcInput are not alligned, causing corruption of data in MrcInput.

commit 5d09f54ff90db4469d3b02dc4a4a2ee46da03769
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:17:54 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Wed Jan 10 11:47:56 2018 -0800

commit 2ad6fe68736dd8bb43840d0f3e1734202c5d4850
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:17:36 2018 -0800

    Title: [CFL_Ebat_Validation][UEFI PlugFest  2017][SCT Test] HIITest test fail
    Resolution: Now Setup Hii Driver will not handle UsbMassDevNum variable.
    Impacted Platform: All CNL and CFL SKUs

commit 20339cc2c7af5bb8515a6a193a08e51699bd53e9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:17:35 2018 -0800

    [PCH] system hang at check point 0x9b00 while Sx cycles 3 strike error waiting for GBE to respond

commit 3922a2af4dc3378118623aba6514ee4c144b79af
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:17:26 2018 -0800

    Title: CFL-S: MEI_INITIALIZATION_FAILED on Recovery from S3 when OC data exists (perm/dynamic). Recovery by G3
    Resolution: Add IMR config message to S3 flow when BCLK OC S3 flow is triggered
    Impacted Platform: CFL/CNL platforms

commit ae1ef5b99163c899de99988b45eb6eae2f5147d9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:17:24 2018 -0800

    [PCH] Add "L1 Only" option for DMI Link ASPM Control

commit 082401fdaceb47150c1ae5d9018a4171d302dbf1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:17:22 2018 -0800

    [CNL] BIOS displays Out of Resources after MRC when using 16GB DD4 sodimms on CNLH
    Description : MTRR was being incorrectly programmed causing us to run out of MTRR's and hit an ASSERT
    Impacted Platform: CannonLake

commit c315d6f32720ca6c3f44f4d8b103144ad8b1141b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:17:16 2018 -0800

    Integrate CNL P0 Patch 0x1E
    CNL P0 needs to be updated with Patch 0x1E
    Resolution: Update CNL P0 with Patch 0x1E

commit 9bf023db324c3e983f20dd7d1a01b30a7af03531
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:17:15 2018 -0800

    Integrate Patch 0x80 for CFL B0/D0/U0
    Ucode: GPz exclusive access
    Resolution: Integrate Patch 0x80 for CFL B0/D0/U0

commit bedfab5bc83fdf6535e937ad3becbdff4f459923
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:17:12 2018 -0800

    [CNL][MRC] change Minibios to use the same Channel Hash values as fullbios
    Issue:
    Minibios's Channel Hash is different than the default value used in full bios
    Change:
    Set Minibios's Channel hash to 0, making it use the default value used in full bios.
    Update Copyright year for updated files.

commit 3da26251f9c4487e46cbab486cdd16536a214799
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:17:08 2018 -0800

    Fix Internal Power Error BSOD
    After enabling Low power S0 idle mode on CFL/CNL windows would BSOD during boot with Internal Power Error message
    It was caused by the failed PEP _DSM evaluation which failed because it tried to access \_SB.PCI0.D1F0 field from
    \_SB.PEPD scope without using the absolute path. The purpose of this access was to check if D1F0 is enabled.
    This access has been removed altogether because we already check if this device is enabled in AcpiPlatform.c

commit be37ee3e11ec51a735133a190230c915416b8963
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:17:06 2018 -0800

    Title: [CNL]:Correction to checking for ME manufaturing mode
    Resolution: Changed code as needed.

commit 7430f56a4ede295aa4676b178eb2991243ed1bb3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:17:05 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Tue Jan 9 11:50:46 2018 -0800

commit e65015e1a4aba313b10fad421bff9ffd4b86a5c6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:17:01 2018 -0800

    Title:  Move ProjectPlatSamplePkg\Tools\Fsp to ClientCommonPkg\Tools
    Resolution:  Move ProjectPlatSamplePkg\Tools\Fsp to ClientCommonPkg\Tools
    Impacted Platform: ICL

commit 6bd7b34bbcf0d3844ec70254a32aa0cc750aad67
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:52 2018 -0800

    [NO HSD] Revert "CannonLakeSiliconPkg: [CFL][OC][MRC] Expose DDR4 memory timings for Memory Custom profile"
    Above change will cause MRC re-train in every boot and no display on CFL-S platform.
    Resolution: This reverts commit 2cf270f4bccb3a0dad66e7a56391eaf11720cfec.
    Impacted Platform: All CFL platform.

commit ac6fadf8d08e106edc1eaa82bcff5e91aee02469
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:48 2018 -0800

    System hang-up during serial port loopback test
    Resoultion: Remove support for checking ins/outs in SMM save state. Otherwise if ins/outs occurs in one thread during SMI, a page fault will occur.
    Impacted Platform: All

commit 9f1696b6f734e63432fe6f852d4ea2e79ec75350
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:47 2018 -0800

    Title: Remove obsolete GetSiPcdValueInternalOnly
    Resolution:
    CannonLakePlatSamplePkg :Remove obsolete GetSiPcdValueInternalOnly
    CannonLakeSiliconPkg : Remove obsolete GetSiPcdValueInternalOnly

commit 543567e1d0c6d6deb2c00cb8bdc1c47a5d2e4203
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:46 2018 -0800

    Title: [CNL/CFL] Add IntelGraphicsPeim.efi driver to EDK flow
    Resolution: 1. Update to add PEIM GOP driver in EDK build. 2. Add if statement not to install PeiGraphicPpi in S3 resume and other related scenario in order to fix ASSERT error in S3 resume and so on.
    Impacted Platform: CNL/CFL

commit d92004e7375356323f076dd7d649990def0a54f7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:45 2018 -0800

    Title: [EC][CFL U2+3][CFL-H][CNP-PCH-A1]:Fn+F3 key is not working as expected through scan matrix keyboard
    Resolution: VBT contains the display toggle list at 0th list. So needs to change the same at BIOS.

commit 0d50f5321a955764c6ce19c078aa70d1642c7d5b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:44 2018 -0800

    [CFL-H][CFL-S][PM]: While Running S3 Cycle, System hung at POSTCODE 9C18 is observed

commit 1e7fade4a2e7cc350612a5848a59f3728a41383a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:36 2018 -0800

    [PCH] Fix System Hanging at post code 0x0040 after flashing BIOS

commit 811258113c7dcf1c9840c7f80734b3eaefa89dc4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:34 2018 -0800

    Causing Icelake CI" External - MinTree Simics" and "External - MinTree - IcelakeUDdr4" build failure.

commit 6bffc3b2fd04dd87d7f772adcea3ac5e489d8ebc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:31 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Mon Jan 8 11:50:13 2018 -0800

commit ddc58b9958a85bfa539daaf865d2d993d80663a2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:30 2018 -0800

    [PCH] Fixe system might stuck on post code 0x9E06, remove unnecessary PCD and use policy/HOB instead

commit 1cb8240b9086bb8637ccccefa2752cea9cb60098
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:29 2018 -0800

    "CFL H " Mismatch between CPU_GLOBAL_NVS_AREA_PROTOCOL_GUID between BIOS and FFT "
    Revert "Update CPU Type in BIOS BOARD_ID string"
    This reverts commit 9bda806eaefe013474d52c7fc93ce54489c40b7b.

commit 5c4ecd4fcaee9346ab0d9af7f60ecb4b9e4c6a31
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:28 2018 -0800

    [CFL U Daily CI]:With  both FSP_Debug and FSP_Release: "Continously BSOD is Observed after CS setting in bios"

commit 007b45d98be10bc958ed8040129afb98ef1d3abb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:26 2018 -0800

    CannonLakeSiliconPkg: Add UPD Support for DualDimmPerChannelBoardType Policy
    To configure this policy using FSP binary, the DualDimmPerChannelBoardType Policy must be exposed through UPD.

commit 64e36837056cf38cf7c35ab3a5715fc90d1bc8cc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:22 2018 -0800

    CFL_S/H-Security: Capsule update is failing on update attempt from EDK Shell and OS
    [Description] Fix CFL-S Power check failure during capsule update. CFL-S platform (desktop SKU) does not have AC/DC. Add a policy to skip AC/DC check.

commit cdaf719d221dbee36c6dbd1d190a75a6cd40d7a9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:20 2018 -0800

    Title:  Move ProjectPlatSamplePkg\Tools\Fsp to ClientCommonPkg\Tools
    Resolution:  Move ProjectPlatSamplePkg\Tools\Fsp to ClientCommonPkg\Tools
    Impacted Platform: ICL

commit 5770e4ffbd5329482f876fe9fc95bb6f2cefc0cd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:19 2018 -0800

    Title: [CFL-H/CNL-Y Linux ] With EC low power mode enable, S3 failed to wake up
    Resolution: Intel is not support EC low power mode under S3. Check if EC
    is not in low power mode, stop BIOS IO trap handle.

commit ad869355ba35e764aef06bd84f958b7c019bb53a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:17 2018 -0800

    Title: [CNL-Y Linux] Press power button cannot wake up SUT from freeze (fail rate 4/5) after enable EC low power mode in BIOS setup
    Resolution: According to EC team member's comment, notify EC exit CS as
    early as possible.

commit 2f3622c814ad1e1590c25a6c335b2ba6a102bffc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:15 2018 -0800

    Back out changelist 563922

commit d76e42635e9dc44d37f30b350ec43fa670434c60
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:14 2018 -0800

    Title:  Move ProjectPlatSamplePkg\Tools\Fsp to ClientCommonPkg\Tools
    Resolution:  Move ProjectPlatSamplePkg\Tools\Fsp to ClientCommonPkg\Tools
    Impacted Platform: ICL

commit d0643ade4945baad3f6cfc6ae5aaf98e23d68c72
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:07 2018 -0800

    [TeamCity] Weekly Update FSP/RC
    Increment FSP Revision Number and reset FSP Build Number to 1
    Sun Jan 7 12:10:02 2018 -0800

commit 9ceb59b4264a4076ca9b75e2090ba6984854d1dc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:16:05 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Sun Jan 7 11:47:17 2018 -0800

commit 50e397a234390e83c8e0193418f9dcbdc488a47f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:15:59 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Sat Jan 6 11:47:52 2018 -0800

commit 71417bcb08efe6c1dc697c09044fe2bc361fc759
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:15:56 2018 -0800

    CannonLakeSiliconPkg: [CNL][MRC] Update MrcVersion.h and ReleaseNotesMrcCnl.txt for previous commit
    Git commit: 2cf270f "[CFL][OC][MRC] Expose DDR4 memory timings for Memory Custom profile" is missing MrcVersion.h increment for CNL

commit f004b8c7affe11b294ef1f4faa99833621d0f752
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:15:54 2018 -0800

    CannonLakeSiliconPkg: [CFL][OC][MRC] Expose DDR4 memory timings for Memory Custom profile
    Adding all setup option menu for all Turnaround Timings.
    Added DDR4 specific timings: tRRD_L, tRRD_S, tWTR_L, tWTR_S

commit 9589cd43ab466ca82933acf9942e24371a32af31
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:15:48 2018 -0800

    Integrate CNL C0 Patch 0x26
    Pcode
    1305505459: Need to reduce the GB by pCode and allow to go into PKC10
    1805840400: snoopconflict with clflushopt cause data corruption due to ordering violation in sbo
    Resolution: Integrate CNL C0 Patch 0x26

commit e3f52267011bfde11559b84a0e3837d068cae266
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:15:47 2018 -0800

    Integrate CNL G0 Patch 0x2
    CNL G0 has a new Patch 0x2
    Resolution: Integrate CNL G0 Patch 0x2

commit 840d7010211ba5dedbbf3ec1acfdb7979dd96a26
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:15:45 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Fri Jan 5 11:47:28 2018 -0800

commit 5bd60ac2924735bc8705243a30496f1470b07cfd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:15:40 2018 -0800

    [PCH] Fix PCIE root port LTR settings incorrect through ASL

commit 2902c0a35270b135669536ee45bef35c08079979
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:15:31 2018 -0800

    Title: CNL/CFL - Fix CNL build fail with EDK2 trunk
    Resolution:
    CannonLakePlatSamplePkg :add build type Prep Master, add PcdMasterEnable ClientSiliconPkg : include the new library instance when the pcd is enabled build the code with edk2 master

commit a87f43ec0cb48ec53882d30ef8815e15c85d6b33
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:15:20 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Thu Jan 4 11:49:53 2018 -0800

commit eded933c85b0eb5b2782ae64cb763665e07299c8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:15:18 2018 -0800

    [PCH] Top Swap Bit in back up control register is non-accessible during BIOS Upgrade
    Note: This fix requires CSE 1042 or newer.

commit 25923c137f379b207003f5577b771597649051a1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:15:07 2018 -0800

    Enable PEG0 PEP Constraint by default
    CannonLakePlatSamplePkg: [CNL/CFL] Enable PEG0 PEP Constraint by default
    Resolution: Enable PEG0 PEP Constraint by default and If PEG0 is function disabled, please disable the PEG0 PEP constraint in ACPI.

commit 4237c28026ee5aebf73a0220ba8b86fa50900abc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:15:02 2018 -0800

    [TeamCity] Auto-Commit FSP
    Update auto-generated FSP UPD header files
    Wed Jan 3 16:52:33 2018 -0800

commit e023a7b89d73d1ab51a25e20610c8b55243c15ef
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:15:00 2018 -0800

    Set PEP CSME and PEP IPU to disabled by default
    Revert [2201411793][cannon_lake.u_ddr4_il_merged_rails][CNL] Please set PEP CSME to enabled by default
    Revert [1406601573][cannon_lake.u_ddr4_il_merged_rails][CNL] Please set PEP IPU to enabled by default

commit 82f4ffbcffda9b06614ec24cb1473c19c04b3b19
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:59 2018 -0800

    [CNL U11][GT0] Inclusion of BIOS option for "Type C support" Enable/Disable
    [Description] Add a setup option to force enable PcdUsbTypeCSupport

commit 2d2b47f0a83f5b80474ba8a9db5fa7903e5edfdf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:55 2018 -0800

    [Ingredient] Integrate CNL D0 Patch 0x12
    A new patch has been released for CNL D0
    Resolution: Patch 0x12 needs to be integrated into CNL D0

commit df5591adf034638d8f04e7aaa1514df860ce8b78
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:52 2018 -0800

    [CNL][MRC] LP4 Dq/Dqs Retraining Issues MRRs only for SubCh 0
    Issue:
    Dq/Dqs retraining MRRs for subchannel 1/3 are returning invalid
    responses, causing Retraining MRC step to fail.
    Change:
    fix MrcIssueMrr to deswizzle the MRR result according to the correct
    subchannel, and to fit for x8 parts.
    initiate MRRs to subchannel 1/3 in MrcWriteDqDqsReTraining.
    Enable Dq/Dqs retraining as default for MiniBios.

commit d30ce703bdb4f1c01ab347eb1fffe95f988181ab
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:50 2018 -0800

    [TeamCity] Weekly Update BIOS ID
    Increment BIOS Major Version and reset Minor Version to 0
    Wed Jan 3 12:18:05 2018 -0800

commit c7da83bac6f4bbe21906a1fb60313e007bc65d16
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:49 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Wed Jan 3 11:48:00 2018 -0800

commit 3f78f10266f1ebebe7a99b6f77fdfd8291fff201
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:48 2018 -0800

    [PCH] Fixe system might stuck on post code 0x9E06, remove unnecessary PCD and use policy/HOB instead

commit c8fd50aa9ec31bb5ed98817ada4f8a012881a038
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:41 2018 -0800

    Title: CNL U11: [Security] Few service\Protocols are failing and protocol names are showing as unknown for self-certification test
    Resolution: Remove wifi, variable and locate services override files. Add #ifndef ... #endif for MSG_DNS_DP.
    Impacted Platform: All CNL and CFL SKUs

commit ef2e34a9478a33bde9343dd686e10110dc3705c5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:34 2018 -0800

    Title: CFL-H/CNL-Y8 BIOS: [i-Touch] Observing partial Virtual Keyboard layout in BIOS and EDK Shell
    Resolution:  Update to always redraw on-screen keyboard every 500ms without checking if the screen is refresh or cleaned or not.
    Impacted Platform: CNL, ICL

commit 1c1c6b838db406a6449a60bb2840a5488d9f9eab
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:33 2018 -0800

    [1504687968][CFL_Ebat_Validation][CFL U LP3 KC][V118.2]: Yellow bang "Multimedia Audio Controller" observed in Device Manager Under System Devices
    Resolution: Set Audio DSP default disabled for CFL-U LP3 board based on LP3 BKC config document.
    Impacted Platform: CFL-U LP3 platform.

commit 31fb3b218a023bf9291f0f6b29000cad9157fc19
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:22 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Tue Jan 2 11:47:41 2018 -0800

commit 61d97f4675be8f0b4d969185ddfbb4c797ca3261
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:21 2018 -0800

    Update CPU Type in BIOS BOARD_ID string
    Resolution:
    Currently BIOS shows CNL for both CNL and CFL builds in the BOARD_ID string.
    Need to update CPU_TYPE to CFL for CFL builds

commit 3216114436a894967ed7d30e81a70e1239448294
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:20 2018 -0800

    [1604608045]Fix SMBIOS_STRUCTURE build breaking issue. ---

commit 6560c473de2f5488f823a6f4f3f45e4e53c08a9d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:17 2018 -0800

    [1604608045]CNL FSP: Unable to locate FSP version info Hob using CNL FSP integration docs. ---

commit 8ea2fdbbfa55a98cc783e13f02ed9084689f2b40
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:15 2018 -0800

    Description: CNL FSP MemInfoHob header clean up (remove TODOs).
    Solution: Solutions ensures that MemInfoHob.h is using UEFI header for Hob Structure and variable types.
    Platform Affected: CFL/CNL

commit 890ddf6fcb1ea84594564818313c2c92737937a1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:10 2018 -0800

    Title: [2201712520][coffee_lake.h_ddr4_rvp][CNL/CFL] stornvme failure found in Intel PEP BIOS Checker test (no PEP constraint on PCI Express NVME disk [1604602351]CNL Y LP4:Two Potential Issues found after running Pep Bios Checker  in OS
    Resolution: Will remove the check associated with SATA PEP settings and report PEP enabled if PCIE ACHI or NVMe  controller class in the slots.
    Verified : Release build can boot to win10 on CFL, tested with PEP BIOS checker without issue.
    Impacted Platform: CNL, CFL

commit d445ca3852c094bb9caa5a38ca1d6ae3548420c6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:07 2018 -0800

    [PCH] Move BIOS Lock to PciEnumComplete avoiding breaking recovery feature

commit 4eac99abf34f0c5888835ced270c70ae0538ea53
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:04 2018 -0800

    [1504648207] [CNL/CFL] Platform Power Button code refactoring - Bug fix
    [Description]
    CS enable -> QD5 QD5 Q54 event will be triggered
    CS disable -> Only Q54 event is triggered

commit 14041f8fe50f2e3f9473583cabf0b7c03bcc1c5e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:14:00 2018 -0800

    [NO HSD] Merge SHA-1: 93a91e3c8acd1babe60811bc673dea2db071f468 -- BpCommonPkg WifiConnectionManagerDxe: Add gEfiRealTimeClockArchProtocolGuid depex
    Resolution: Add gEfiRealTimeClockArchProtocolGuid depex in WifiConnectionManagerDxe to fix
                a hang issue in BaseCryptLib.
    Impacted Platform: All CNL/CFL platform.

commit 47fdb27723697d85bdfe1591088031ac558c33e2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:13:48 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Mon Jan 1 11:47:03 2018 -0800

commit f1db77a291c252f5f6f965f284a4e7e8e3aaeb9d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:13:47 2018 -0800

    [TeamCity] Weekly Update FSP/RC
    Increment FSP Revision Number and reset FSP Build Number to 1
    Sun Dec 31 12:09:59 2017 -0800

commit 99683209fb91dc0a5b1aae925503f7132b779720
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:13:46 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Sun Dec 31 11:46:58 2017 -0800

commit 49ebca3b60518b9b08010da236d20f71a033c2ed
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:13:44 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Sat Dec 30 11:47:46 2017 -0800

commit 38813730b3ca7e76a6201f78d6c2c75df528836a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:13:42 2018 -0800

    BpCommonPkg: Fix WifiConnectionManagerDxe Build Failure
    Remove unreferenced label 'Exit'.
    Contributed-under: TianoCore Contribution Agreement 1.1

commit 008726fd0901cc7520d5ce5b7d117861c0741413
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:13:41 2018 -0800

    BpCommonPkg WifiConnectionManagerDxe: Fixed a status return error in ExtractConfig
    * Config Access protocol is installed when driver is loaded. But in
    current implementation, ExtractConfig will return EFI_INVALID_PARAMETER
    if no Nic is initialized. This error doesn't meet spec requirement.

commit bb956c38ac417d0f055c15c96e941842469b78fa
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:13:39 2018 -0800

    BpCommonPkg KeyEnroll: Fix GCC Build Failure

commit 07aca122ac813ebadfb361b516ca5778fa12d9ee
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:13:36 2018 -0800

    [NO_HSD] Update BIOS ID to 119

commit fdd394b5823d8b65e255556cc6b326d7e2a9fe27
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:13:33 2018 -0800

    BpCommonPkg\KeyEnroll: Convert file to DOS format & update copyright
    Contributed-under: TianoCore Contribution Agreement 1.1

commit 0e469292b1e059125e20d4dc2269cfdf2ac2e979
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:13:29 2018 -0800

    FMMT: Fix the regression bug caused by 5bfdb4
    In last patch, it only updated the Index change in the if statement,
    but missed to change it in the else statement.

commit 6a31e33ba4a12f1f509cb0e67011ec7bbfb6320a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:13:28 2018 -0800

    CryptoPkg/OpensslLib: Correct the GCC-AARCH64 build flag.
    Sync-up two commits from the community to fix the GCC build flags:
    08ba82934ebd026a0ea18405df847f0cda0441f5:
           AARCH64 - suppress format string warning
    c24d664dca26c41bbba84ca37b54e81f85bcb249
           AARCH64: disable rather than demote format warning

commit 2470e71956651f4bc2add3a00be7c7e119aecfaa
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:13:24 2018 -0800

    CannonLakeSiliconPkg: [CNL][MRC] LPDDR4 x8 Dies have different tWR and tWTR than x16
    Change: Updated ther MR1 write recovery latencies. This check-in is based on MRC version 0.5.1.14.

commit e34bab8b67a6051fbff263e8f24e312cacdb2f96
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:13:20 2018 -0800

    Clean up ClientCommonPkg/Override/BpCommonPkg
    Resolution:  Clean up ClientCommonPkg/Override/BpCommonPkg
    Impacted Platform: ICL

commit 595c81feb2334e34047e91bff2db9ce75be4a42e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:13:03 2018 -0800

    CryptoPkg: Update OpenSSL version to 1.1.0g
    Update the supported OpenSSL version to the latest 1.1.0g (02-Nov-2017).
    (EDKII commit: dce03c46aaa980babefa06393354bc0adfd87ae3)
    And also sync-up two extra EDKII commits:
    9c14f76bae256820993e060461bc036b82634700: TlsLib - Add some parameter
                                                check and clarification.
    4a75acbed352c43dbb01d32d4d0afcb28eb128e3: Remove Cryptest Application.

commit 785341fd28ec2696ed5fbec5adb56254ff7ee313
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:55 2018 -0800

    BpCommonPkg/KeyEnroll: Modify Makefile and add HowToBuild for building.
    For support -t flag, it depends on OpenSSL lib. Add HowToBuild file for
    building OpenSSL.

commit f0b5ccb295c612e359f98bccad373fdb1cf00fb9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:54 2018 -0800

    BpCommonPkg/KeyEnroll: Support -t flag for auth variable.
    Add function "ParsingVariableParams" to check and verify the
    input parameters, function makes the code logic more clear.
    Add the declaration of some function for other .c file using.

commit be590a0921e82be6406951b9e62c1c603eb5a997
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:53 2018 -0800

    BpCommonPkg/KeyEnroll: Add processing to handle time-base auth variable.
    This processing is similar to AuthService.c file in edk2. It will
    split auth2 descriptor from data buffer and by the following steps:
    1. Check and verify Auth2 descriptor.
    2. Check and verify certificate in Auth2 and will update the "certdb".
    3. Process the payload part of variable.

commit 14de01d7f51b29ca7ac433ae987a7770e5378d9a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:52 2018 -0800

    BpCommonPkg/KeyEnroll: Add database "certdb" for maintain certificate.
    For support -t flag, we should maintaining the corresponding
    certificate for time-based auth variable. This part is defined
    to manipulating the database "certdb". It supports insert
    certificates to "certdb" or delete certificates from "certdb",
    and support getting certificates by corresponding variable name
    and GUID from "certdb".

commit 02fd4db144ed134c5e4b20fe30d5c6fbdd5a458f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:51 2018 -0800

    BpCommonPkg/KeyEnroll: Add verification for PKCS#7.
    This part is duplicated from edk2 and remaining the same functionality.

commit c6af44b12f02780316ff2879cbb8dbf3cef7c88c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:48 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Tue Dec 26 11:47:28 2017 -0800

commit 54c6abcdaa5e8426b990fa38672c156efd2afa3d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:44 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Mon Dec 25 11:47:55 2017 -0800

commit 79561cb3bd0e85e18ffa25fb15b5849f98cd76ea
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:38 2018 -0800

    [TeamCity] Weekly Update FSP/RC
    Increment FSP Revision Number and reset FSP Build Number to 1
    Sun Dec 24 12:07:36 2017 -0800

commit 58fdbf10bd01b52eee7a8a8fd3308c9a06dc4ae5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:35 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Sun Dec 24 11:47:22 2017 -0800

commit 863534b685fbbae740e048998749c969b58b6505
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:32 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Sat Dec 23 11:48:19 2017 -0800

commit 6fba738d30bdcb3f92c2f10a3e34b909990b5849
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:28 2018 -0800

    [PCH] OS content lost (Host  Reset) on resuming from S3 while BCLK freq is set

commit df850f897e4b4fcb0f1657435fc5d99a69af681d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:25 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Fri Dec 22 11:47:38 2017 -0800

commit fc70852c1a57a1cc881cd83db9e92e592411b8b7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:18 2018 -0800

    Title: Implement CFL S42 B0 Patch 0x7C
    Resolution: Integrate Patch 0x7C for CFL S B0
    Impacted Platform: CFL S42 B0

commit 60c53ca1b3648f753cbafc4be4dcdb7a35272de3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:15 2018 -0800

    Title:CNL U11: [Security] Few service\Protocols are failing and protocol names are showing as unknown for self-certification test
    Resolution: Update the latest EDK code
    Impacted Platform: All CNL and CFL SKUs

commit 1dcf02a44d29c7150110f994e6c144ff3f021155
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:06 2018 -0800

    CannonLakeSiliconPkg: Fix non-ascii character issue in MRC
    MrcGeneral.c contained non-ascii.
    Solution: Change from "doesn't" to "does not"

commit 538a9817b2b9468cc89b7e7a6e96113b6c6aa3b9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:04 2018 -0800

    CannonLakePlatSamplePkg: [X_Ebat_Validation][CFL-U LPDDR3 KC ] BIOS information "GOP version" show N/A.
    Resolution: Remove SecureBoot variable because it should not impact whether
    GOP version show on Setup.

commit 45a1cbd5c0222cedc3dc5307891e4dc5d7491d93
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:02 2018 -0800

    CannonLakePlatSamplePkg: Build tools platform override clean up
    Resolution: Remove BfmLib/FCE/FMMT build tools override.

commit 2439687fde74fd0852c966db6674078c942a8c97
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:12:01 2018 -0800

    There is not enough MTRRs to cache above 4 GB. Set MTRRs in FSP and remove all MTRRS in other code.
    CannonLakeFspPkg: Set PcdCpuNumberOfReservedVariableMtrrs is 0.
                                         Enlarge above 4GB memory size to be 512MB aligned.
    CannonLakePlatSamplePkg: 1. Remove MTRRs setting.
                                                      2. Setting GmAdr Memory as WriteCombine. If not enough MTRRs, set flash area as UC.

commit 1b5e608f98dcf41d2b4ac3f30440c9570c2a2b14
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:11:56 2018 -0800

    CannonLakeSiliconPkg: [CNL] [MRC] Update DDR Channel hash\ehash Tuning values
    Change: Update DDR Channel hash\ehash Tuning values.
      // DDR Channel hash\ehash Tuning values :
      // Memory Tech  HASH_MASK  HASH_LSB_MASK_BIT  EHASH_MASK  EHASH_LSB_MASK_BIT
      // LPDDR4       0x2094     Bit 8 (0x2)        0x1068      Bit 9 (0x3)
      // NonLPDDR4    0x30CC     Bit 8 (0x2)        N/A         N/A

commit 8b466e96415da14a53dc7d8a904572fc7840b19c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:11:52 2018 -0800

    CannonLakeSiliconPkg: MRC needs to check MR8.OP[7:6] to match device width with SPD and fail it does not match
    Change: Micron, Samsung and Hynix LPDDR4 specs and all 3 vendors use MR8 bits [7:6] = 0 for x16 and =1 for x8.
    MRC checks to read this MR  and compare to SPD configuration.
    If SPD is wrong, MRC indicates failure with a nice error message.

commit a677ed6b463df285eba289da0e7ecdbefefc9174
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:11:50 2018 -0800

    CannonLakeSiliconPkg: [CNL]CNLY hang up post code dd1d durning boot to OS with V118.2 External GCC build BIOS
    Resolution: Use GNUC flag instead of clang to prevent VA_START macro use wrong definition with gcc build.

commit 33e797df6761efb5ed9fa4fa3b338572afe0ccaf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:11:48 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Thu Dec 21 11:53:38 2017 -0800

commit 78455829633b795469ab60f1de0e493fcd83961a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:11:39 2018 -0800

    [PCH] Update SMM code flow avoding same SMI event be registered several times

commit 95fa51612f146c0ba5a1284bcb38cb084f27a60f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:11:34 2018 -0800

    Title: UEFI-Wi-Fi(BIOS): Ping command fails to give output sporadically in EDK shell
    Resolution: Adding change to EDK git repo.
    Impacted Platform:CNL/CFL

commit 5ca5433bbf4df404e184bd505d92ceb43aef9fbf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:11:17 2018 -0800

    Implement CFL U0 Patch 0x7E
    Request has been made to integrate Patch 0x7E for CFL U0
    Resolution: Integrate Patch 0x7E for CFL U0

commit 84068ecf23831c324917f908b09aad8496c0a6ce
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:11:16 2018 -0800

    Title:[CFL _S_CNPH]-Security  : OEM ID string is Blank  under ACPI TPM2 for FTPM.
    Resolution: PttHciSmm driver is the one publishes TPM2 table in case of PTT IFWI.
                This driver doesnt initialize OEMID. As a fix, this file is synced with
                Tcg2SMM driver from EDKII core.
    Impacted Platform: Cannonlake

commit e860bf3095908d9be2df10fbafdbb4efffdd1662
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:11:11 2018 -0800

    [TeamCity] Auto-Commit FSP
    Update auto-generated FSP UPD header files
    Wed Dec 20 15:32:11 2017 -0800

commit 265e71506940dd161d9d704dbdc58df747f9b291
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 20:10:11 2018 -0800

    [NO_HSD] Update BIOS ID to 119

commit dda0554726f421260f19a913ebfaa238a8bcabff
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 17:38:51 2018 -0800

    [NO HSD] Update BIOS ID as 118.10 and FSP/RC version to be 7.x.1C.58
    Wed Jan 17 10:38:15 2018 -0800

commit e448d6f6a3f4424be66f97c9a64a87d010f1bc3f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 17:38:50 2018 -0800

    [PCH] Delay observed for ~5min while SUT booting to OS/during Sx entry/exit with LPC Mode.

commit 052399081a04f14fca5985bf896ff3100de3c62c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jan 17 17:38:48 2018 -0800

    [PCH] Disabling LPC Clock run by default

commit badc1711415102740f05c0380741e7a5dad4c1dc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:04:00 2018 -0800

    [NO HSD] Update BIOS ID as 118.9 and FSP/RC version to be 7.x.1C.57
    Thu Jan 11 20:40:24 2018 -0800

commit 5bc0ab4a8745cc04a8c45c4a29507c1491809896
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:59 2018 -0800

    [PCH] Fix system is not entering to SLP_S0 After resuming from S4

commit bac7c48cd8044a069af19616e65616d898f91a01
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:57 2018 -0800

    [PCH] Platform stuck at post code 0x9B04 during warm reset cycle
    Issue is due to timing and improper check after write in AFE programming flows.
    Some AFE registers might have RO bits that may change between write and read back
    to verify programming. This led to ASSERT being hit on data mismatch on bits that
    weren't programmed at all during boot flow.
    Resolution: Add filtering after programing that only changed bits are verified

commit b6716e90f6f957af5f8e8f2a82ebe90a77047a5c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:56 2018 -0800

    Title: TBT BIOS: Pre-Boot ACL support for S4 EXIT Flow.
    Resolution: Code is ported from KBL with CL#551229 and CL#553439.
    Impacted Platform: CFL/CNL platforms.

commit 95c61c153734a65e941f534b9d92d82d548dd2cb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:55 2018 -0800

    [NO HSD] Update BIOS ID as 118.8 and FSP/RC version to be 7.x.1C.56
    Tue Jan 9 21:59:45 2018 -0800

commit ccaeeb75c03673268ab86e66ac7af1b5c61b3066
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:54 2018 -0800

    [PCH] system hang at check point 0x9b00 while Sx cycles 3 strike error waiting for GBE to respond

commit b0935e786a748abfd0e25b70735b0988a37b50c7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:53 2018 -0800

    Description: OS content lost (Host  Reset) on resuming from S3 while BCLK freq is set.
    Solution: Used a PMC scratchpad register to track the BCLK warm reset flow during S3 resume.
    Platform Affected: CFL/CNL

commit 246c1378a1c72bbcbf9e8dabd0c1323215a4fdba
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:51 2018 -0800

    [PCH] Fix CNVi Wake on WLAN from S3/S4 stops working after 10 cycles

commit 0b868b488ce36f7ffd4d28487867fd81aa8fc7b0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:50 2018 -0800

    Title: CFL-S: MEI_INITIALIZATION_FAILED on Recovery from S3 when OC data exists (perm/dynamic). Recovery by G3
    Resolution: Add IMR config message to S3 flow when BCLK OC S3 flow is triggered
    Impacted Platform: CFL/CNL platforms

commit 2014de515332ca6904f4e7dde3e0d1536b3dbfeb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:49 2018 -0800

    [PCH] Add "L1 Only" option for DMI Link ASPM Control

commit 6d047ecd21aaa1035a530f2a028c185cd6e9e631
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:47 2018 -0800

    Revert "RST_CONFIG_VARIABLE flag ModeSwitch change to address Data Drive Acceleration feature"
    This reverts commit 8f4343f90d9396de441c6f68cd1ca6f31cbf3286.
    Tue Jan 9 18:01:26 2018 -0800

commit 912235e180f3ee47e5b323683aae8b736a8b3b1f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:46 2018 -0800

    Integrate CNL P0 Patch 0x1E
    CNL P0 needs to be updated with Patch 0x1E
    Resolution: Update CNL P0 with Patch 0x1E

commit f69ce106ceddc4871daeae9e1bd6c2001887554d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:45 2018 -0800

    Integrate Patch 0x80 for CFL B0/D0/U0
    Ucode: GPz exclusive access
    Resolution: Integrate Patch 0x80 for CFL B0/D0/U0

commit a3fb68fa8665a895a01eca8bf3a8aac9ef53ea48
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:44 2018 -0800

    Integrate CNL G0 Patch 0x2
    CNL G0 has a new Patch 0x2
    Resolution: Integrate CNL G0 Patch 0x2

commit 7d0e6e98689c7cc8d189d7131b34b7eea8d60f6e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:42 2018 -0800

    RST_CONFIG_VARIABLE flag ModeSwitch change to address Data Drive Acceleration feature
    BIOS will disable remapping on all root ports if RST installer requested mode switch to RAID.
    This is to avoid remapping the system drive while RST driver with remapping support is not yet present.

commit a008e4e53f2a71b0422e396489c9fd10f446cbdf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:42 2018 -0800

    [1604576410] CNL-Security: Capsule update is getting failed in CNL U11 with Prod Silicon in EDK Shell & Windows environment - take 2
    [Description] 1. Resolve the issue that Capsule update cannot be successfully triggered after adopting the fix for [1305418390][1305290502]CannonLakeSiliconPkg :[CNL][MRC] Enable back Retraining, Faset boot infinit loop fix. This is because PlatformHooklib is hard coding SSKPD value as 1 (bit 0) before MRC init in BOOT_ON_FLASH_UPDATE boot mode. However new MRC patch also examines bit 1 (SSKPD_PCU_CNL_SKPD_MEM_TEST_DONE) to determine if system needs a forced cold boot. SSKPD value = 1 makes MRC always forcing a cold boot so the capsule content gets destroyed.
                  2. Also adopted solution 032de38a073aa5327c178c1bf02d1a30116b7fa7 from EDKII trunk in order to mitigate the issue that Capsule might not be found when MemoryDescriptor of SystemMemory changes.

commit 21ff7868d1f4b56b7656bdd003e164f03279a260
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:40 2018 -0800

    Title: TBT BIOS: Native/RTD3/Legacy Switch option flow needs to change.
    Resolution: Disconnect controllers from BIOS before switch to shutdown USB driver and Perform system shutdown, merging CL#540098 and CL#530010 from KBL
    Impacted Platform: [CFL/CNL - All]
    TBT BIOS: Native/RTD3/Legacy Switch option flow needs to change.

commit a5047f0f856c81114db4be9aebcd9ec3e606c93c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:38 2018 -0800

    Title: [CNL]:Correction to checking for ME manufaturing mode
    Resolution: Changed code as needed.

commit 3ffd5ead7c38abefcf8dfcda5b9fe03b784c58a6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:38 2018 -0800

    [PCH] Update HSIO ChipsetInit Version 5 for CNP-H B1

commit 3b2d80e7fd27e2428bf935c7dac77061cee050d2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:37 2018 -0800

    ClientSiliconPkg: Make FSP BuildFsp.sh uniform between VS and GCC build
    Solution: Allow to have option to override default WORKSPACE settings.
    TEST=Build and Boot CannonLake RVP with GCC build.

commit bc632b2ca4c31d78f8e572616af18db3efa8d1d4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:34 2018 -0800

    Description: CNL FSP MemInfoHob header clean up (remove TODOs).
    Solution: Solution ensures that MemInfoHob.h is using UEFI header for Hob Structure and variable types.
    Platform Affected: CFL/CNL

commit 2c071a384dec90d961a41ade1037b5c7667d6a51
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:33 2018 -0800

    CannonLakeFspPkg: Clean up EDK2 hash table in document
    FspBuildSteps.md had obsolete EDK2 package hash table.
    Solution: Remove obsolete EDK2 package hash table and
    document from ClientSiliconPkg should hold the info.

commit 5f09d74a8e1a64e374a955c0a65d1bc88693c795
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:33 2018 -0800

    [1604606996] CFL_S/H-Security: Capsule update is failing on update attempt from EDK Shell and OS
    [Description] Fix CFL-S Power check failure during capsule update. CFL-S platform (desktop SKU) does not have AC/DC. Add a policy to skip AC/DC check.

commit 202cc63bc17b610cf5923dfcfe704bc53a01f11d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:31 2018 -0800

    System hang-up during serial port loopback test
    Resoultion: Remove support for checking ins/outs in SMM save state. Otherwise if ins/outs occurs in one thread during SMI, a page fault will occur.
    Impacted Platform: All

commit fa76cd3a25bd6470705278d7b7191f308ff09e0c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:30 2018 -0800

    Title: [2201712520][coffee_lake.h_ddr4_rvp][CNL/CFL] stornvme failure found in Intel PEP BIOS Checker test (no PEP constraint on PCI Express NVME disk [1604602351]CNL Y LP4:Two Potential Issues found after running Pep Bios Checker  in OS
    Resolution: Will remove the check associated with SATA PEP settings and report PEP enabled if PCIE ACHI or NVMe  controller class in the slots.
    Verified : Release build can boot to win10 on CFL, tested with PEP BIOS checker without issue.
    Impacted Platform: CNL, CFL

commit c4e2fadc4e7659ce2da95607a6b17b0e208cc02a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:29 2018 -0800

    [2201659100]CFL S OC:"Debug logs converts from English text into undefined langaugae syntax in the middle of boot "
    Resolution: Set Lpc clock run default disabled for OC board.
    Impacted Platform: CFL OC platform.

commit ad5e9a968f92136d057ff2a8a35f60f4506186ad
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:29 2018 -0800

    Title: [CFL-S CNP-H][OC] BIOS: Default Platform Voltage Override offset values are not reflecting
    Resolution: Add clarification in help text.
    Impacted Platform: CFL/CNL platforms

commit ca66cf893bfa2d5ec48cf3449deee4b66805da77
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:28 2018 -0800

    [CFL-H][CFL-S][PM]: While Running S3 Cycle, System hung at POSTCODE 9C18 is observed

commit 4ccb42df844e0f0e324c32b2593b6c13636fefac
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:27 2018 -0800

    [PCH] Top Swap Bit in back up control register is non-accessible during BIOS Upgrade
    Note: This fix requires CSE 1042 or newer.

commit 26b16c8dfe6d854e955807db4421acf53366bd7a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:25 2018 -0800

    Set PEP CSME and PEP IPU to disabled by default
    Revert [2201411793][cannon_lake.u_ddr4_il_merged_rails][CNL] Please set PEP CSME to enabled by default
    Revert [1406601573][cannon_lake.u_ddr4_il_merged_rails][CNL] Please set PEP IPU to enabled by default

commit dacb16c7f1b574536fafd5062420ebd76abde109
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:23 2018 -0800

    Title: Removal of additional 10sec delay while waking from S3 or S4 with TBT Device connected.
    Resolution:  Giving correct Device Number and Function Number for TBT Device while waiting for Device Ready state.
    Impacted Platform: All [CFL] and [CNL] project.
    [CFL_H6+2+CNP_PCH] [TBT RS3 AR NE] : After waking from S4 with device taking time to boot (with Device 40 Sec / without device 10 Sec ).

commit 829302d4630fb7eb3651984224a64f179017efbc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:22 2018 -0800

    Title: [CNPH][CFL][OC] CNP OC board is not detecting discrete GPUs
    Resolution: Needs to configure the clock for both PCH and PEG to detect PCIe cards.

commit 2bb190295fbea60bca8d1caa0bf61fbb3a29a530
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:22 2018 -0800

    [NO HSD] Update BIOS ID as 118.7 and FSP/RC version to be 7.x.1C.55
    Thu Jan 4 14:20:18 2018 +0800

commit 0043c05e20fa59acc6e81f378ed4520d73c47650
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:21 2018 -0800

    [PCH] Fix system hang at post code 0xEC05 During S3 Cycle

commit 87acefe040877ba4b41300c5515f60132107846c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:20 2018 -0800

    [NO HSD] Update BIOS ID as 118.6 and FSP/RC version to be 7.x.1C.54
    Sun Dec 24 21:13:49 2017 -0800

commit 38a1e1f718500441cff28c89e36a71694a0c1658
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:19 2018 -0800

    CFL-H + CNP-H BIOS[TBT][Regression]: TBT C0 card not enumerating/working.
    Resolution: Set GPIO to high only for CFL-H when Tbt RTD3 is enabled
    Impacted Platform: CFL-H

commit e347e50ce5c922d94b5572c5093f26836d1daa6a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:18 2018 -0800

    [NO HSD] Update BIOS ID as 118.5 and FSP/RC version to be 7.x.1C.53
    Fri Dec 22 16:26:17 2017 +0800

commit d3d81f5428e26bd7badb4edfcae912dbfc4027ba
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:17 2018 -0800

    Title: Implement CFL S42 B0 Patch 0x7C
    Resolution: Integrate Patch 0x7C for CFL S B0
    Impacted Platform: CFL S42 B0

commit fce701759a48728a1ed26c8805bea588e341cac6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:16 2018 -0800

    [NO HSD] Update BIOS ID as 118.4 and FSP/RC version to be 7.x.1C.52
    Wed Dec 20 17:22:22 2017 -0800

commit 48a8dca039dee50b1eccaded7a57627a15bf9614
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:15 2018 -0800

    Implement CFL U0 Patch 0x7E
    Request has been made to integrate Patch 0x7E for CFL U0
    Resolution: Integrate Patch 0x7E for CFL U0

commit 75adfdcea517880ea28edad1ca0d5e904bffa2b0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:14 2018 -0800

    [PCH] Fix system might hang at BIOS logo when LPSS UART2 controller is enable in debug build BIOS

commit 47d8412e9828442f238e015ce8064092d40ccedc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:13 2018 -0800

    Title: [CFL H] [AR ][Native + RTD3] : SUT auto wakes from S3/S4/S5 with or without any Device connected on TBT having AR in Native + RTD3 mode, Porting RTD3 realted changes for CFL H from KBL.
    Resolution: Wake control GPIO needs to be configured as Deep reset, Changes for RTD3 support of TBT on CNL H platform.
    Impacted Platform: [CFL-H]
    [CFL H] [AR ][Native + RTD3] : SUT auto wakes from S3/S4/S5 with or without any Device connected on TBT having AR in Native + RTD3 mode.

commit 78762e45f0c143d9d4909ea05928ac70aabb3a7e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:11 2018 -0800

    [NO HSD] Update BIOS ID as 118.3 and FSP/RC version to be 7.x.1C.51
    Tue Dec 19 17:20:57 2017 -0800

commit a8fab0e59eef99269c4019b713e92bbf19192a78
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 05:03:09 2018 -0800

    [PCH] Update HSIO ChipsetInit Version 3 for CNP-H B1

commit c023f75ff076580800c5306f79592ece1ea53e90
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:30 2018 -0800

    CannonLakeFsp: Fixing comment issue for x2ApicOptOut UPD
    Solution: Default is 0 but comment still mentioning 1.

commit d88323a8e4312845f99fbb0bc0020239e59077cc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:27 2018 -0800

    CannonLakeSiliconPkg: CNL MRC can't change Memory frequency with FCE.exe
    Change: Exposing all valid frequencies removing the RefClk condition.
    Valid values should match the refclk, i.e. divide by 133 or 100.
    This change is on top of the MRC Version 0.5.1.7

commit 568affd5293d1afded13c8dc7cd13a50fcecef38
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:25 2018 -0800

    BpCommonPkg HddPasswordSmm: Add missing "goto EXIT"
    It is missing for e37825d9639542cfa9c9b3cd42ab17576a982904.

commit af1d154d2dafbcb9dbdd77c9d29770256dc95654
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:22 2018 -0800

    [NO_HSD] Update BIOS ID to 118.2

commit d5429b9d132287dc763822d67be4c0aef5a907f1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:21 2018 -0800

    Removed GCC build for 0x1000 alignment due to RC Clang build failure caused by [[CNL] Device Guard and Credential Guard tests are failing]

commit 20d1b50d062d6fb1e912ab33dcbb34789ba317f4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:19 2018 -0800

    Integrate CFL D0 Patch 0x7C
    Patch 0x7C needs to be integrated in for CFL D0
    Resolution: Integrate Patch 0x7C for CFL D0

commit ba95a685c36f39077a6970a16f3245efb45db3d6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:14 2018 -0800

    [PCH] Update HSIO ChipsetInit Version 1 for CNP-H B1

commit 5913ade3cce388037534d8d583cb2d0e078dd699
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:10 2018 -0800

    [TeamCity] Daily Update FSP/RC
    Increment FSP Build Number
    Thu Dec 14 11:49:19 2017 -0800

commit f604962cfe9a62723b0594202b339b73e069d822
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:03 2018 -0800

    [PCH] Fix system keeps rebooting when UFP2DFP is enabled and re-flash BIOS

commit fde6c64684f7d8b294e2dcac7fdbd8b4238e860b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:02 2018 -0800

    [PCH] Add enumeration type definition of Raid Device ID in silicon code

commit 99891f00faffaabd55d4bfad2094685ac3de8fd0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:50:00 2018 -0800

    Title: FSP enhancement for supporting big logo display -- Corrected UPD offset
    Resolution: Put the new UPDs to rsvd area to align the original UPD offset.
    Impacted Platform: CFL/CNL all

commit e17d4cb557de96bf878d12fdb124443a21b2b8a1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:49:59 2018 -0800

    [1504683942][CNL] Klocwork issues for ME based on Daily_117_00_43
    Resolution: Correct the code flow.
    Impacted Platform: All CNL/CFL platform.

commit 862ee565101b6737305e6192392536e3be490e1a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:49:58 2018 -0800

    [PCH] Fix BIOS doesn't trigger Gen3 equalization for TBT devices

commit b230297079c1e3f22881b883e0e499a180ea8341
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:49:57 2018 -0800

    Description: Update SA for RC 7.0.1B.3x API Review.
    Solution: Doxygen update.
    Platform Affected: CNL

commit 4e8ada84e4f7195800a95c5d84a52f38cab490c1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:49:56 2018 -0800

    Title: FSP x2ApicOptOut UPD default should be 0
    Resolution: Set x2ApicOptOut UPD default to 0
    Impacted Platform: CFL/CNL all

commit 154038b4b145878e677c0a1660fa88f93a322c31
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:49:51 2018 -0800

    [PCH] Fix system keeps rebooting when UFP2DFP is enabled and re-flash BIOS

commit 7ca2d4030e599a52f3879038466cabffa7cd9ad7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:49:51 2018 -0800

    LPK Clock issue
    CannonLakePlatSamplePkg: [CNLH62] LPK compliance reference clock disappears on Post Code 0C09 due to BIOS
    Resolution: PCIE CLKREQ is enabled in Silicon code using EnableClkReq function. So the CLKREQ GPIO should not be programmed in Platform code. Removing the same to fix the issue

commit 5280335c8ab0cddc29042baeb284719ae76de8b1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:44:46 2018 -0800

    [NO_HSD] Update BIOS ID to 118.1

commit 1b003a2afdee290288fd99446371d41bf7692a9d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:44:45 2018 -0800

    [PCH] Update HSIO ChipsetInit Version 1 for CNP-H B1

commit 925497e61a8dca88061b43b186372d0b4daf1ac1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:44:42 2018 -0800

    [HSD-ES][client_platf][bug][1305311147][cannon_lake][MiniBios "The requested operation has timed out" error followed by unresponsive system]
    Issue:
     ScanPci() fails in ITP when MRC MiniBios is used.
    Solution:
     Disable all PCIe root ports at the beginning of MiniBios, this makes PCI scan in ITP pass.

commit 338d1c04c55c46012e67e989911d23f942476eb8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:44:39 2018 -0800

    [PCH] Update PCH for RC API Review

commit 39b4ac8a7f314965592605ee271e73eeb8c19903
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:44:38 2018 -0800

    [PCH] PCI clock frequency can't keep in 100 Mhz after disable PCIE Spread Spectrum Clocking in BIOS setup menu

commit 943a87a4d2142f0b51c0e8f44d721a857f58b0b3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:44:36 2018 -0800

    Title: PCH TH is disabled when BIOS built with PcdBootGuardEnable FALSE
    Resolution: Move DCD check API out of BootGuardLib

commit bca7bc18ed9e056e91f2687067d06ccaf3d82ff2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:44:35 2018 -0800

    Clean up ClientCommonPkg/Override/BpCommonPkg
    Resolution:  Clean up ClientCommonPkg/Override/BpCommonPkg
    Impacted Platform: ICL

commit 82bd3c9a008489a3a3052917671973b22af3628c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jan 16 04:19:53 2018 -0800

    [TeamCity] Auto-Commit FSP
    Update auto-generated FSP UPD header files
