\hypertarget{group___d_w_t___peripheral}{}\section{D\+WT}
\label{group___d_w_t___peripheral}\index{D\+WT@{D\+WT}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___d_w_t___register___accessor___macros}{D\+W\+T -\/ Register accessor macros}
\item 
\hyperlink{group___d_w_t___register___masks}{D\+W\+T Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_d_w_t___mem_map}{D\+W\+T\+\_\+\+Mem\+Map}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~((\hyperlink{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}{D\+W\+T\+\_\+\+Mem\+Map\+Ptr})0x\+E0001000u)
\item 
\#define \hyperlink{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~((\hyperlink{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}{D\+W\+T\+\_\+\+Mem\+Map\+Ptr})0x\+E0001000u)
\item 
\#define \hyperlink{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~((\hyperlink{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}{D\+W\+T\+\_\+\+Mem\+Map\+Ptr})0x\+E0001000u)
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_d_w_t___mem_map}{D\+W\+T\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}
\item 
typedef struct \hyperlink{struct_d_w_t___mem_map}{D\+W\+T\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}
\item 
typedef struct \hyperlink{struct_d_w_t___mem_map}{D\+W\+T\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{D\+WT@{D\+WT}!D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}
\index{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}!D\+WT@{D\+WT}}
\subsubsection[{\texorpdfstring{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}{DWT_BASE_PTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~(({\bf D\+W\+T\+\_\+\+Mem\+Map\+Ptr})0x\+E0001000u)}\hypertarget{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}{}\label{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}
Peripheral D\+WT base pointer 

Definition at line 4180 of file M\+K20\+D7.\+h.

\index{D\+WT@{D\+WT}!D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}
\index{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}!D\+WT@{D\+WT}}
\subsubsection[{\texorpdfstring{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}{DWT_BASE_PTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~(({\bf D\+W\+T\+\_\+\+Mem\+Map\+Ptr})0x\+E0001000u)}\hypertarget{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}{}\label{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}
Peripheral D\+WT base pointer 

Definition at line 4180 of file M\+K20\+D7.\+h.

\index{D\+WT@{D\+WT}!D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}
\index{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}!D\+WT@{D\+WT}}
\subsubsection[{\texorpdfstring{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}{DWT_BASE_PTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~(({\bf D\+W\+T\+\_\+\+Mem\+Map\+Ptr})0x\+E0001000u)}\hypertarget{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}{}\label{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}
Peripheral D\+WT base pointer 

Definition at line 4366 of file M\+K20\+D\+Z10.\+h.



\subsection{Typedef Documentation}
\index{D\+WT@{D\+WT}!D\+W\+T\+\_\+\+Mem\+Map\+Ptr@{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}}
\index{D\+W\+T\+\_\+\+Mem\+Map\+Ptr@{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}!D\+WT@{D\+WT}}
\subsubsection[{\texorpdfstring{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}{DWT_MemMapPtr}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf D\+W\+T\+\_\+\+Mem\+Map}$\ast$ {\bf D\+W\+T\+\_\+\+Mem\+Map\+Ptr}}\hypertarget{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}{}\label{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}
D\+WT -\/ Peripheral register structure \index{D\+WT@{D\+WT}!D\+W\+T\+\_\+\+Mem\+Map\+Ptr@{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}}
\index{D\+W\+T\+\_\+\+Mem\+Map\+Ptr@{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}!D\+WT@{D\+WT}}
\subsubsection[{\texorpdfstring{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}{DWT_MemMapPtr}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf D\+W\+T\+\_\+\+Mem\+Map}$\ast$ {\bf D\+W\+T\+\_\+\+Mem\+Map\+Ptr}}\hypertarget{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}{}\label{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}
D\+WT -\/ Peripheral register structure \index{D\+WT@{D\+WT}!D\+W\+T\+\_\+\+Mem\+Map\+Ptr@{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}}
\index{D\+W\+T\+\_\+\+Mem\+Map\+Ptr@{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}!D\+WT@{D\+WT}}
\subsubsection[{\texorpdfstring{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}{DWT_MemMapPtr}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf D\+W\+T\+\_\+\+Mem\+Map}$\ast$ {\bf D\+W\+T\+\_\+\+Mem\+Map\+Ptr}}\hypertarget{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}{}\label{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}
D\+WT -\/ Peripheral register structure 