==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'IP_2.1_arbitrary_precision.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 95.340 ; gain = 45.699
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 95.430 ; gain = 45.789
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<121, 68, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:485).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 17, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 17, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<121, 68, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 410.000 ; gain = 360.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:482) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:485) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:505) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'hls::cast_IEEE754<unsigned short, double>' (r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'sobel' (IP_2.1_arbitrary_precision.c:38) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 546.809 ; gain = 497.168
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:482) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:485) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'hls::cast_IEEE754<unsigned short, double>' (r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'sobel' (IP_2.1_arbitrary_precision.c:38) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 803.332 ; gain = 753.691
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 900.816 ; gain = 851.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
WARNING: [SYN 201-107] Renaming port name 'sobel/input' to 'sobel/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'sobel/output' to 'sobel/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.11 seconds; current allocated memory: 776.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 777.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/INPUT_BUNDLE' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/OUTPUT_BUNDLE' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sobel_uitodp_32ns_64_6' to 'sobel_uitodp_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_dsqrt_64ns_64ns_64_31' to 'sobel_dsqrt_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_mul_mul_11s_11s_20_1' to 'sobel_mul_mul_11sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_mac_muladd_11s_11s_20s_20_1' to 'sobel_mac_muladd_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_dsqrt_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_mac_muladd_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_mul_mul_11sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_uitodp_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 779.436 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 900.816 ; gain = 851.176
INFO: [SYSC 207-301] Generating SystemC RTL for sobel.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO: [HLS 200-112] Total elapsed time: 37.966 seconds; peak allocated memory: 779.436 MB.
