##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for GPS_UART_IntClock
		4.3::Critical Path Report for OUTPUT_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. GPS_UART_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. OUTPUT_UART_IntClock:R)
		5.3::Critical Path Report for (GPS_UART_IntClock:R vs. GPS_UART_IntClock:R)
		5.4::Critical Path Report for (OUTPUT_UART_IntClock:R vs. OUTPUT_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK             | Frequency: 56.77 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyMASTER_CLK          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT             | N/A                   | Target: 24.00 MHz  | 
Clock: GPS_UART_IntClock     | Frequency: 50.71 MHz  | Target: 0.08 MHz   | 
Clock: OUTPUT_UART_IntClock  | Frequency: 51.45 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             GPS_UART_IntClock     41666.7          24482       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             OUTPUT_UART_IntClock  41666.7          24050       N/A              N/A         N/A              N/A         N/A              N/A         
GPS_UART_IntClock     GPS_UART_IntClock     1.3e+007         12980280    N/A              N/A         N/A              N/A         N/A              N/A         
OUTPUT_UART_IntClock  OUTPUT_UART_IntClock  1.3e+007         12980565    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase        
-----------  ------------  ----------------------  
Tx_1(0)_PAD  30304         GPS_UART_IntClock:R     
Tx_2(0)_PAD  31301         OUTPUT_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.77 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24050p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#312 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14146
-------------------------------------   ----- 
End-of-path arrival time (ps)           14146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                     iocell3         2685   2685  24050  RISE       1
\OUTPUT_UART:BUART:rx_postpoll\/main_1         macrocell14     5262   7947  24050  RISE       1
\OUTPUT_UART:BUART:rx_postpoll\/q              macrocell14     3350  11297  24050  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2849  14146  24050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for GPS_UART_IntClock
***********************************************
Clock: GPS_UART_IntClock
Frequency: 50.71 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \GPS_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 12980280p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14360
-------------------------------------   ----- 
End-of-path arrival time (ps)           14360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q     macrocell22   1250   1250  12980280  RISE       1
\GPS_UART:BUART:rx_counter_load\/main_0  macrocell5    7508   8758  12980280  RISE       1
\GPS_UART:BUART:rx_counter_load\/q       macrocell5    3350  12108  12980280  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/load   count7cell    2252  14360  12980280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for OUTPUT_UART_IntClock
**************************************************
Clock: OUTPUT_UART_IntClock
Frequency: 51.45 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12980565p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -6190
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13245
-------------------------------------   ----- 
End-of-path arrival time (ps)           13245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q                      macrocell35     1250   1250  12980565  RISE       1
\OUTPUT_UART:BUART:counter_load_not\/main_1           macrocell10     4973   6223  12980565  RISE       1
\OUTPUT_UART:BUART:counter_load_not\/q                macrocell10     3350   9573  12980565  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   3673  13245  12980565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. GPS_UART_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24482p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#312 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13715
-------------------------------------   ----- 
End-of-path arrival time (ps)           13715
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell1         2064   2064  24482  RISE       1
\GPS_UART:BUART:rx_postpoll\/main_0         macrocell6      6006   8070  24482  RISE       1
\GPS_UART:BUART:rx_postpoll\/q              macrocell6      3350  11420  24482  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  13715  24482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. OUTPUT_UART_IntClock:R)
**********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24050p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#312 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14146
-------------------------------------   ----- 
End-of-path arrival time (ps)           14146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                     iocell3         2685   2685  24050  RISE       1
\OUTPUT_UART:BUART:rx_postpoll\/main_1         macrocell14     5262   7947  24050  RISE       1
\OUTPUT_UART:BUART:rx_postpoll\/q              macrocell14     3350  11297  24050  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2849  14146  24050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (GPS_UART_IntClock:R vs. GPS_UART_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \GPS_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 12980280p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14360
-------------------------------------   ----- 
End-of-path arrival time (ps)           14360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q     macrocell22   1250   1250  12980280  RISE       1
\GPS_UART:BUART:rx_counter_load\/main_0  macrocell5    7508   8758  12980280  RISE       1
\GPS_UART:BUART:rx_counter_load\/q       macrocell5    3350  12108  12980280  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/load   count7cell    2252  14360  12980280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.4::Critical Path Report for (OUTPUT_UART_IntClock:R vs. OUTPUT_UART_IntClock:R)
*********************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12980565p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -6190
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13245
-------------------------------------   ----- 
End-of-path arrival time (ps)           13245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q                      macrocell35     1250   1250  12980565  RISE       1
\OUTPUT_UART:BUART:counter_load_not\/main_1           macrocell10     4973   6223  12980565  RISE       1
\OUTPUT_UART:BUART:counter_load_not\/q                macrocell10     3350   9573  12980565  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   3673  13245  12980565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24050p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#312 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14146
-------------------------------------   ----- 
End-of-path arrival time (ps)           14146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                     iocell3         2685   2685  24050  RISE       1
\OUTPUT_UART:BUART:rx_postpoll\/main_1         macrocell14     5262   7947  24050  RISE       1
\OUTPUT_UART:BUART:rx_postpoll\/q              macrocell14     3350  11297  24050  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2849  14146  24050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24482p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#312 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13715
-------------------------------------   ----- 
End-of-path arrival time (ps)           13715
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell1         2064   2064  24482  RISE       1
\GPS_UART:BUART:rx_postpoll\/main_0         macrocell6      6006   8070  24482  RISE       1
\GPS_UART:BUART:rx_postpoll\/q              macrocell6      3350  11420  24482  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  13715  24482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_8
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 28695p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#312 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9462
-------------------------------------   ---- 
End-of-path arrival time (ps)           9462
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                             iocell3       2685   2685  24050  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_8  macrocell42   6777   9462  28695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:rx_last\/main_0
Capture Clock  : \GPS_UART:BUART:rx_last\/clock_0
Path slack     : 29176p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#312 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8981
-------------------------------------   ---- 
End-of-path arrival time (ps)           8981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2064   2064  24482  RISE       1
\GPS_UART:BUART:rx_last\/main_0  macrocell32   6917   8981  29176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_last\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_9
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 29473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#312 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                             iocell3       2685   2685  24050  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_9  macrocell39   5998   8683  29473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_6
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 29473p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#312 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell3       2685   2685  24050  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_6  macrocell47   5998   8683  29473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#312 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8070
-------------------------------------   ---- 
End-of-path arrival time (ps)           8070
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell1       2064   2064  24482  RISE       1
MODIN1_1/main_2  macrocell29   6006   8070  30086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#312 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8070
-------------------------------------   ---- 
End-of-path arrival time (ps)           8070
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell1       2064   2064  24482  RISE       1
MODIN1_0/main_2  macrocell30   6006   8070  30086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_3
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 30210p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#312 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7947
-------------------------------------   ---- 
End-of-path arrival time (ps)           7947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell3       2685   2685  24050  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_3  macrocell45   5262   7947  30210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell45         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_2
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 30210p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#312 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7947
-------------------------------------   ---- 
End-of-path arrival time (ps)           7947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell3       2685   2685  24050  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_2  macrocell46   5262   7947  30210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \OUTPUT_UART:BUART:rx_last\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_last\/clock_0
Path slack     : 30210p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#312 vs. OUTPUT_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7947
-------------------------------------   ---- 
End-of-path arrival time (ps)           7947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                          iocell3       2685   2685  24050  RISE       1
\OUTPUT_UART:BUART:rx_last\/main_0  macrocell48   5262   7947  30210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_last\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:rx_state_0\/main_5
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 30939p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#312 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7218
-------------------------------------   ---- 
End-of-path arrival time (ps)           7218
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell1       2064   2064  24482  RISE       1
\GPS_UART:BUART:rx_state_0\/main_5  macrocell23   5154   7218  30939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:rx_state_2\/main_5
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 30951p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#312 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7206
-------------------------------------   ---- 
End-of-path arrival time (ps)           7206
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell1       2064   2064  24482  RISE       1
\GPS_UART:BUART:rx_state_2\/main_5  macrocell26   5142   7206  30951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \GPS_UART:BUART:rx_status_3\/main_5
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 30951p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#312 vs. GPS_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7206
-------------------------------------   ---- 
End-of-path arrival time (ps)           7206
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell1       2064   2064  24482  RISE       1
\GPS_UART:BUART:rx_status_3\/main_5  macrocell31   5142   7206  30951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \GPS_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 12980280p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14360
-------------------------------------   ----- 
End-of-path arrival time (ps)           14360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q     macrocell22   1250   1250  12980280  RISE       1
\GPS_UART:BUART:rx_counter_load\/main_0  macrocell5    7508   8758  12980280  RISE       1
\GPS_UART:BUART:rx_counter_load\/q       macrocell5    3350  12108  12980280  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/load   count7cell    2252  14360  12980280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12980565p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -6190
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13245
-------------------------------------   ----- 
End-of-path arrival time (ps)           13245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q                      macrocell35     1250   1250  12980565  RISE       1
\OUTPUT_UART:BUART:counter_load_not\/main_1           macrocell10     4973   6223  12980565  RISE       1
\OUTPUT_UART:BUART:counter_load_not\/q                macrocell10     3350   9573  12980565  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   3673  13245  12980565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 12981576p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -5360
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13064
-------------------------------------   ----- 
End-of-path arrival time (ps)           13064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q            macrocell39   1250   1250  12981576  RISE       1
\OUTPUT_UART:BUART:rx_counter_load\/main_1  macrocell13   6158   7408  12981576  RISE       1
\OUTPUT_UART:BUART:rx_counter_load\/q       macrocell13   3350  10758  12981576  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/load   count7cell    2306  13064  12981576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12982873p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10937
-------------------------------------   ----- 
End-of-path arrival time (ps)           10937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_0\/q                      macrocell19     1250   1250  12982873  RISE       1
\GPS_UART:BUART:counter_load_not\/main_1           macrocell2      4043   5293  12982873  RISE       1
\GPS_UART:BUART:counter_load_not\/q                macrocell2      3350   8643  12982873  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2294  10937  12982873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \GPS_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \GPS_UART:BUART:sTX:TxSts\/clock
Path slack     : 12985867p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13633
-------------------------------------   ----- 
End-of-path arrival time (ps)           13633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  12985867  RISE       1
\GPS_UART:BUART:tx_status_0\/main_3                 macrocell3      4379   7959  12985867  RISE       1
\GPS_UART:BUART:tx_status_0\/q                      macrocell3      3350  11309  12985867  RISE       1
\GPS_UART:BUART:sTX:TxSts\/status_0                 statusicell1    2323  13633  12985867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12986068p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7922
-------------------------------------   ---- 
End-of-path arrival time (ps)           7922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q                macrocell39     1250   1250  12981576  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   6672   7922  12986068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \OUTPUT_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxSts\/clock
Path slack     : 12986070p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13430
-------------------------------------   ----- 
End-of-path arrival time (ps)           13430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  12986070  RISE       1
\OUTPUT_UART:BUART:rx_status_4\/main_1                 macrocell15     2290   5870  12986070  RISE       1
\OUTPUT_UART:BUART:rx_status_4\/q                      macrocell15     3350   9220  12986070  RISE       1
\OUTPUT_UART:BUART:sRX:RxSts\/status_4                 statusicell4    4209  13430  12986070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \OUTPUT_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \OUTPUT_UART:BUART:sTX:TxSts\/clock
Path slack     : 12986149p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13351
-------------------------------------   ----- 
End-of-path arrival time (ps)           13351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  12986149  RISE       1
\OUTPUT_UART:BUART:tx_status_0\/main_3                 macrocell11     4114   7694  12986149  RISE       1
\OUTPUT_UART:BUART:tx_status_0\/q                      macrocell11     3350  11044  12986149  RISE       1
\OUTPUT_UART:BUART:sTX:TxSts\/status_0                 statusicell3    2308  13351  12986149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \GPS_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 12987197p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6793
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_1\/q                macrocell18     1250   1250  12984152  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5543   6793  12987197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \GPS_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \GPS_UART:BUART:sRX:RxSts\/clock
Path slack     : 12987412p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12088
-------------------------------------   ----- 
End-of-path arrival time (ps)           12088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  12987412  RISE       1
\GPS_UART:BUART:rx_status_4\/main_1                 macrocell7      2288   5868  12987412  RISE       1
\GPS_UART:BUART:rx_status_4\/q                      macrocell7      3350   9218  12987412  RISE       1
\GPS_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2871  12088  12987412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_0
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 12987712p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8778
-------------------------------------   ---- 
End-of-path arrival time (ps)           8778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  12980280  RISE       1
\GPS_UART:BUART:rx_state_2\/main_0    macrocell26   7528   8778  12987712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \GPS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 12987712p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8778
-------------------------------------   ---- 
End-of-path arrival time (ps)           8778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q        macrocell22   1250   1250  12980280  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/main_0  macrocell28   7528   8778  12987712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_0
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 12987712p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8778
-------------------------------------   ---- 
End-of-path arrival time (ps)           8778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  12980280  RISE       1
\GPS_UART:BUART:rx_status_3\/main_0   macrocell31   7528   8778  12987712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_0
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 12987732p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8758
-------------------------------------   ---- 
End-of-path arrival time (ps)           8758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  12980280  RISE       1
\GPS_UART:BUART:rx_state_0\/main_0    macrocell23   7508   8758  12987732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 12987732p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8758
-------------------------------------   ---- 
End-of-path arrival time (ps)           8758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  12980280  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_0  macrocell24   7508   8758  12987732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_0
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 12987732p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8758
-------------------------------------   ---- 
End-of-path arrival time (ps)           8758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  12980280  RISE       1
\GPS_UART:BUART:rx_state_3\/main_0    macrocell25   7508   8758  12987732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 12987739p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6251
-------------------------------------   ---- 
End-of-path arrival time (ps)           6251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q                macrocell35     1250   1250  12980565  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5001   6251  12987739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12987875p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_ctrl_mark_last\/q         macrocell22     1250   1250  12980280  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4865   6115  12987875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_3
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 12988090p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8400
-------------------------------------   ---- 
End-of-path arrival time (ps)           8400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  12986149  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_3                  macrocell35     4820   8400  12988090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12988392p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5598
-------------------------------------   ---- 
End-of-path arrival time (ps)           5598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell38         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q         macrocell38     1250   1250  12985113  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   4348   5598  12988392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \GPS_UART:BUART:tx_state_0\/main_3
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 12988531p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7959
-------------------------------------   ---- 
End-of-path arrival time (ps)           7959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  12985867  RISE       1
\GPS_UART:BUART:tx_state_0\/main_3                  macrocell19     4379   7959  12988531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \GPS_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 12988641p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  12985192  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5159   5349  12988641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 12988832p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  12981669  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4968   5158  12988832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 12988861p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7629
-------------------------------------   ---- 
End-of-path arrival time (ps)           7629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q       macrocell42   1250   1250  12984161  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_4  macrocell39   6379   7629  12988861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 12988861p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7629
-------------------------------------   ---- 
End-of-path arrival time (ps)           7629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q         macrocell42   1250   1250  12984161  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_4  macrocell40   6379   7629  12988861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 12988861p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7629
-------------------------------------   ---- 
End-of-path arrival time (ps)           7629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q               macrocell42   1250   1250  12984161  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/main_3  macrocell44   6379   7629  12988861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0             macrocell44         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 12988861p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7629
-------------------------------------   ---- 
End-of-path arrival time (ps)           7629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q        macrocell42   1250   1250  12984161  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_4  macrocell47   6379   7629  12988861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 12989019p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7471
-------------------------------------   ---- 
End-of-path arrival time (ps)           7471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q       macrocell39   1250   1250  12981576  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_1  macrocell39   6221   7471  12989019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 12989019p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7471
-------------------------------------   ---- 
End-of-path arrival time (ps)           7471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q         macrocell39   1250   1250  12981576  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_1  macrocell40   6221   7471  12989019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 12989019p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7471
-------------------------------------   ---- 
End-of-path arrival time (ps)           7471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q               macrocell39   1250   1250  12981576  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/main_1  macrocell44   6221   7471  12989019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0             macrocell44         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 12989019p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7471
-------------------------------------   ---- 
End-of-path arrival time (ps)           7471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q        macrocell39   1250   1250  12981576  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_1  macrocell47   6221   7471  12989019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 12989039p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q                macrocell34     1250   1250  12981097  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3701   4951  12989039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 12989082p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7408
-------------------------------------   ---- 
End-of-path arrival time (ps)           7408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q       macrocell39   1250   1250  12981576  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_1  macrocell41   6158   7408  12989082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_0\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 12989082p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7408
-------------------------------------   ---- 
End-of-path arrival time (ps)           7408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_0\/q       macrocell39   1250   1250  12981576  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_1  macrocell42   6158   7408  12989082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:txn\/main_1
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 12989106p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7384
-------------------------------------   ---- 
End-of-path arrival time (ps)           7384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_1\/q  macrocell18   1250   1250  12984152  RISE       1
\GPS_UART:BUART:txn\/main_1    macrocell17   6134   7384  12989106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:tx_state_0\/main_0
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 12989116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7374
-------------------------------------   ---- 
End-of-path arrival time (ps)           7374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_1\/q       macrocell18   1250   1250  12984152  RISE       1
\GPS_UART:BUART:tx_state_0\/main_0  macrocell19   6124   7374  12989116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12989130p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_0\/q                macrocell23     1250   1250  12985116  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3610   4860  12989130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12989160p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q          macrocell43     1250   1250  12989160  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3580   4830  12989160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \OUTPUT_UART:BUART:txn\/main_3
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 12989219p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  12989219  RISE       1
\OUTPUT_UART:BUART:txn\/main_3                macrocell33     2901   7271  12989219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12989553p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  12989553  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3187   4437  12989553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \GPS_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 12989665p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_0\/q                macrocell19     1250   1250  12982873  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3075   4325  12989665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \GPS_UART:BUART:txn\/main_3
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 12989818p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  12989818  RISE       1
\GPS_UART:BUART:txn\/main_3                macrocell17     2302   6672  12989818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \OUTPUT_UART:BUART:tx_bitclk\/clock_0
Path slack     : 12990267p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q      macrocell35   1250   1250  12980565  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/main_1  macrocell37   4973   6223  12990267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 12990330p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  12985113  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_0    macrocell39   4910   6160  12990330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 12990330p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  12985113  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_0  macrocell40   4910   6160  12990330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 12990330p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q        macrocell38   1250   1250  12985113  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/main_0  macrocell44   4910   6160  12990330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0             macrocell44         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 12990330p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  12985113  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_0   macrocell47   4910   6160  12990330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_2\/q
Path End       : \OUTPUT_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \OUTPUT_UART:BUART:tx_bitclk\/clock_0
Path slack     : 12990398p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_2\/q      macrocell36   1250   1250  12980695  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/main_3  macrocell37   4842   6092  12990398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_1
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 12990421p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  12990421  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_1        macrocell45   4129   6069  12990421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell45         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_1
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 12990421p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  12990421  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_1        macrocell46   4129   6069  12990421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_0
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 12990433p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  12990433  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_0        macrocell45   4117   6057  12990433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell45         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_0
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 12990433p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  12990433  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_0        macrocell46   4117   6057  12990433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_2
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 12990746p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  12989553  RISE       1
\GPS_UART:BUART:rx_state_0\/main_2   macrocell23   4494   5744  12990746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 12990746p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  12989553  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_2  macrocell24   4494   5744  12990746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_2
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 12990746p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  12989553  RISE       1
\GPS_UART:BUART:rx_state_3\/main_2   macrocell25   4494   5744  12990746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \OUTPUT_UART:BUART:tx_bitclk\/clock_0
Path slack     : 12990800p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q      macrocell34   1250   1250  12981097  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/main_0  macrocell37   4440   5690  12990800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_1\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_8
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 12990934p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5556
-------------------------------------   ---- 
End-of-path arrival time (ps)           5556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:pollcount_1\/q      macrocell45   1250   1250  12986062  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_8  macrocell39   4306   5556  12990934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_1\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_5
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 12990934p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5556
-------------------------------------   ---- 
End-of-path arrival time (ps)           5556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:pollcount_1\/q       macrocell45   1250   1250  12986062  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_5  macrocell47   4306   5556  12990934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_2\/q
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_3
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 12991088p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_2\/q       macrocell36   1250   1250  12980695  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_3  macrocell34   4152   5402  12991088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_2\/q
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_4
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 12991088p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_2\/q       macrocell36   1250   1250  12980695  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_4  macrocell35   4152   5402  12991088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_2\/q
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_3
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 12991088p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_2\/q       macrocell36   1250   1250  12980695  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_3  macrocell36   4152   5402  12991088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_load_fifo\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12991114p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3130
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell40         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_load_fifo\/q            macrocell40     1250   1250  12987150  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4506   5756  12991114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_6
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 12991115p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  12991115  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_6         macrocell39   3435   5375  12991115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 12991115p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  12991115  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_6       macrocell40   3435   5375  12991115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_5
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 12991126p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  12991126  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_5         macrocell39   3424   5364  12991126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 12991126p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  12991126  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_5       macrocell40   3424   5364  12991126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \GPS_UART:BUART:tx_bitclk\/clock_0
Path slack     : 12991197p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_0\/q      macrocell19   1250   1250  12982873  RISE       1
\GPS_UART:BUART:tx_bitclk\/main_1  macrocell21   4043   5293  12991197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:tx_state_1\/main_1
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 12991208p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_0\/q       macrocell19   1250   1250  12982873  RISE       1
\GPS_UART:BUART:tx_state_1\/main_1  macrocell18   4032   5282  12991208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:tx_state_2\/main_1
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 12991208p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_0\/q       macrocell19   1250   1250  12982873  RISE       1
\GPS_UART:BUART:tx_state_2\/main_1  macrocell20   4032   5282  12991208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_7
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 12991303p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  12991303  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_7         macrocell39   3247   5187  12991303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 12991303p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  12991303  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_7       macrocell40   3247   5187  12991303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \OUTPUT_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \OUTPUT_UART:BUART:tx_bitclk\/clock_0
Path slack     : 12991372p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  12981669  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/main_2                macrocell37     4928   5118  12991372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:tx_state_0\/main_4
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 12991376p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_2\/q       macrocell20   1250   1250  12984148  RISE       1
\GPS_UART:BUART:tx_state_0\/main_4  macrocell19   3864   5114  12991376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:txn\/main_4
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 12991393p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_2\/q  macrocell20   1250   1250  12984148  RISE       1
\GPS_UART:BUART:txn\/main_4    macrocell17   3847   5097  12991393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_bitclk\/q
Path End       : \OUTPUT_UART:BUART:txn\/main_6
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 12991425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_bitclk\/q  macrocell37   1250   1250  12991425  RISE       1
\OUTPUT_UART:BUART:txn\/main_6   macrocell33   3815   5065  12991425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_bitclk\/q
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_5
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 12991436p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_bitclk\/q        macrocell37   1250   1250  12991425  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_5  macrocell34   3804   5054  12991436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_bitclk\/q
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_5
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 12991436p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_bitclk\/q        macrocell37   1250   1250  12991425  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_5  macrocell35   3804   5054  12991436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_bitclk\/q
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_5
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 12991436p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_bitclk\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_bitclk\/q        macrocell37   1250   1250  12991425  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_5  macrocell36   3804   5054  12991436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_2
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 12991479p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  12989553  RISE       1
\GPS_UART:BUART:rx_state_2\/main_2   macrocell26   3761   5011  12991479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_bitclk_enable\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_2
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 12991479p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  12989553  RISE       1
\GPS_UART:BUART:rx_status_3\/main_2  macrocell31   3761   5011  12991479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_last\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_6
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 12991617p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_last\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_last\/q          macrocell32   1250   1250  12991617  RISE       1
\GPS_UART:BUART:rx_state_2\/main_6  macrocell26   3623   4873  12991617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_2\/q
Path End       : \OUTPUT_UART:BUART:txn\/main_4
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 12991641p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_2\/q  macrocell36   1250   1250  12980695  RISE       1
\OUTPUT_UART:BUART:txn\/main_4    macrocell33   3599   4849  12991641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 12991642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  12989160  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_2   macrocell39   3598   4848  12991642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 12991642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q   macrocell43   1250   1250  12989160  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_2  macrocell40   3598   4848  12991642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 12991642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  12989160  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_2  macrocell47   3598   4848  12991642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_last\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_9
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 12991642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_last\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_last\/q          macrocell48   1250   1250  12991642  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_9  macrocell42   3598   4848  12991642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 12991668p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q       macrocell42   1250   1250  12984161  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_4  macrocell41   3572   4822  12991668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_2\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_4
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 12991668p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_2\/q       macrocell42   1250   1250  12984161  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_4  macrocell42   3572   4822  12991668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:tx_state_0\/main_2
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 12991692p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  12985192  RISE       1
\GPS_UART:BUART:tx_state_0\/main_2               macrocell19     4608   4798  12991692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \GPS_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \GPS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 12991722p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  12991722  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/main_0   macrocell27   2828   4768  12991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 12991722p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  12991722  RISE       1
MODIN1_1/main_0                            macrocell29   2828   4768  12991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 12991722p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  12991722  RISE       1
MODIN1_0/main_0                            macrocell30   2828   4768  12991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_6
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 12991728p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                           macrocell29   1250   1250  12987007  RISE       1
\GPS_UART:BUART:rx_status_3\/main_6  macrocell31   3512   4762  12991728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \GPS_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \GPS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 12991735p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  12991735  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/main_1   macrocell27   2815   4755  12991735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 12991735p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  12991735  RISE       1
MODIN1_1/main_1                            macrocell29   2815   4755  12991735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 12991735p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  12991735  RISE       1
MODIN1_0/main_1                            macrocell30   2815   4755  12991735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \GPS_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \GPS_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 12991737p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  12991737  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/main_2   macrocell27   2813   4753  12991737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS_UART:BUART:rx_state_0\/main_8
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 12991823p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  12991823  RISE       1
\GPS_UART:BUART:rx_state_0\/main_8         macrocell23   2727   4667  12991823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 12991823p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  12991823  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_5       macrocell24   2727   4667  12991823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS_UART:BUART:rx_state_3\/main_5
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 12991823p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  12991823  RISE       1
\GPS_UART:BUART:rx_state_3\/main_5         macrocell25   2727   4667  12991823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_6
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 12991844p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                          macrocell29   1250   1250  12987007  RISE       1
\GPS_UART:BUART:rx_state_0\/main_6  macrocell23   3396   4646  12991844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS_UART:BUART:rx_state_0\/main_9
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 12991847p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  12991847  RISE       1
\GPS_UART:BUART:rx_state_0\/main_9         macrocell23   2703   4643  12991847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 12991847p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  12991847  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_6       macrocell24   2703   4643  12991847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS_UART:BUART:rx_state_3\/main_6
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 12991847p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  12991847  RISE       1
\GPS_UART:BUART:rx_state_3\/main_6         macrocell25   2703   4643  12991847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \GPS_UART:BUART:rx_state_2\/main_8
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 12991858p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  12991847  RISE       1
\GPS_UART:BUART:rx_state_2\/main_8         macrocell26   2692   4632  12991858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \GPS_UART:BUART:rx_state_2\/main_7
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 12991861p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  12991823  RISE       1
\GPS_UART:BUART:rx_state_2\/main_7         macrocell26   2689   4629  12991861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_bitclk\/q
Path End       : \GPS_UART:BUART:tx_state_0\/main_5
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 12991867p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_bitclk\/q        macrocell21   1250   1250  12991867  RISE       1
\GPS_UART:BUART:tx_state_0\/main_5  macrocell19   3373   4623  12991867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_7
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 12991871p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                          macrocell30   1250   1250  12987330  RISE       1
\GPS_UART:BUART:rx_state_0\/main_7  macrocell23   3369   4619  12991871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_7
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 12991880p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                           macrocell30   1250   1250  12987330  RISE       1
\GPS_UART:BUART:rx_status_3\/main_7  macrocell31   3360   4610  12991880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_bitclk\/q
Path End       : \GPS_UART:BUART:txn\/main_6
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 12991885p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_bitclk\/q  macrocell21   1250   1250  12991867  RISE       1
\GPS_UART:BUART:txn\/main_6   macrocell17   3355   4605  12991885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_6
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 12991910p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  12991115  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_6         macrocell41   2640   4580  12991910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_6
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 12991910p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  12991115  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_6         macrocell42   2640   4580  12991910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_5
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 12991912p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  12991126  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_5         macrocell41   2638   4578  12991912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_5
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 12991912p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  12991126  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_5         macrocell42   2638   4578  12991912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \OUTPUT_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 12991914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  12990421  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/main_1   macrocell43   2636   4576  12991914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell43         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \OUTPUT_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 12991917p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  12990433  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/main_0   macrocell43   2633   4573  12991917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell43         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \GPS_UART:BUART:rx_state_0\/main_10
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 12991988p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  12991988  RISE       1
\GPS_UART:BUART:rx_state_0\/main_10        macrocell23   2562   4502  12991988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 12991988p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  12991988  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_7       macrocell24   2562   4502  12991988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \GPS_UART:BUART:rx_state_3\/main_7
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 12991988p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  12991988  RISE       1
\GPS_UART:BUART:rx_state_3\/main_7         macrocell25   2562   4502  12991988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \GPS_UART:BUART:rx_state_2\/main_9
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 12991996p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  12991988  RISE       1
\GPS_UART:BUART:rx_state_2\/main_9         macrocell26   2554   4494  12991996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 12992017p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q       macrocell41   1250   1250  12985432  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_3  macrocell39   3223   4473  12992017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 12992017p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q         macrocell41   1250   1250  12985432  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/main_3  macrocell40   3223   4473  12992017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_load_fifo\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 12992017p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q               macrocell41   1250   1250  12985432  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/main_2  macrocell44   3223   4473  12992017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_stop1_reg\/clock_0             macrocell44         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 12992017p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q        macrocell41   1250   1250  12985432  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_3  macrocell47   3223   4473  12992017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:txn\/q
Path End       : \OUTPUT_UART:BUART:txn\/main_0
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 12992073p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:txn\/q       macrocell33   1250   1250  12992073  RISE       1
\OUTPUT_UART:BUART:txn\/main_0  macrocell33   3167   4417  12992073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_0\/q
Path End       : \OUTPUT_UART:BUART:rx_state_0\/main_10
Capture Clock  : \OUTPUT_UART:BUART:rx_state_0\/clock_0
Path slack     : 12992109p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:pollcount_0\/q       macrocell46   1250   1250  12986853  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/main_10  macrocell39   3131   4381  12992109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_0\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_0\/q
Path End       : \OUTPUT_UART:BUART:rx_status_3\/main_7
Capture Clock  : \OUTPUT_UART:BUART:rx_status_3\/clock_0
Path slack     : 12992109p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:pollcount_0\/q       macrocell46   1250   1250  12986853  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/main_7  macrocell47   3131   4381  12992109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:tx_state_0\/main_1
Capture Clock  : \GPS_UART:BUART:tx_state_0\/clock_0
Path slack     : 12992170p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_0\/q       macrocell19   1250   1250  12982873  RISE       1
\GPS_UART:BUART:tx_state_0\/main_1  macrocell19   3070   4320  12992170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_1\/q
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_2
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 12992222p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:pollcount_1\/q       macrocell45   1250   1250  12986062  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_2  macrocell45   3018   4268  12992222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell45         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \OUTPUT_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 12992224p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  12992224  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/main_2   macrocell43   2326   4266  12992224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell43         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_7
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 12992236p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  12991303  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_7         macrocell41   2314   4254  12992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_7
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 12992236p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  12991303  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_7         macrocell42   2314   4254  12992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_0\/q
Path End       : \GPS_UART:BUART:txn\/main_2
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 12992296p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_0\/q  macrocell19   1250   1250  12982873  RISE       1
\GPS_UART:BUART:txn\/main_2    macrocell17   2944   4194  12992296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:txn\/main_2
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 12992317p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q  macrocell35   1250   1250  12980565  RISE       1
\OUTPUT_UART:BUART:txn\/main_2    macrocell33   2923   4173  12992317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_status_3\/q
Path End       : \GPS_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \GPS_UART:BUART:sRX:RxSts\/clock
Path slack     : 12992322p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7178
-------------------------------------   ---- 
End-of-path arrival time (ps)           7178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_status_3\/q       macrocell31    1250   1250  12992322  RISE       1
\GPS_UART:BUART:sRX:RxSts\/status_3  statusicell2   5928   7178  12992322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_1
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 12992325p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q       macrocell35   1250   1250  12980565  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_1  macrocell34   2915   4165  12992325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_1
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 12992325p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q       macrocell35   1250   1250  12980565  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_1  macrocell35   2915   4165  12992325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_0\/q
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_1
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 12992325p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_0\/q       macrocell35   1250   1250  12980565  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_1  macrocell36   2915   4165  12992325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_0
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 12992449p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q       macrocell34   1250   1250  12981097  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_0  macrocell34   2791   4041  12992449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_0
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 12992449p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q       macrocell34   1250   1250  12981097  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_0  macrocell35   2791   4041  12992449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_0
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 12992449p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q       macrocell34   1250   1250  12981097  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_0  macrocell36   2791   4041  12992449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:tx_state_1\/main_3
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 12992453p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_2\/q       macrocell20   1250   1250  12984148  RISE       1
\GPS_UART:BUART:tx_state_1\/main_3  macrocell18   2787   4037  12992453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:tx_state_2\/main_3
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 12992453p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_2\/q       macrocell20   1250   1250  12984148  RISE       1
\GPS_UART:BUART:tx_state_2\/main_3  macrocell20   2787   4037  12992453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_state_1\/q
Path End       : \OUTPUT_UART:BUART:txn\/main_1
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 12992454p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_state_1\/q  macrocell34   1250   1250  12981097  RISE       1
\OUTPUT_UART:BUART:txn\/main_1    macrocell33   2786   4036  12992454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:tx_state_1\/main_0
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 12992459p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_1\/q       macrocell18   1250   1250  12984152  RISE       1
\GPS_UART:BUART:tx_state_1\/main_0  macrocell18   2781   4031  12992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:tx_state_2\/main_0
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 12992459p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_1\/q       macrocell18   1250   1250  12984152  RISE       1
\GPS_UART:BUART:tx_state_2\/main_0  macrocell20   2781   4031  12992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_2\/q
Path End       : \GPS_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \GPS_UART:BUART:tx_bitclk\/clock_0
Path slack     : 12992472p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_2\/q      macrocell20   1250   1250  12984148  RISE       1
\GPS_UART:BUART:tx_bitclk\/main_3  macrocell21   2768   4018  12992472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_state_1\/q
Path End       : \GPS_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \GPS_UART:BUART:tx_bitclk\/clock_0
Path slack     : 12992477p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_state_1\/q      macrocell18   1250   1250  12984152  RISE       1
\GPS_UART:BUART:tx_bitclk\/main_0  macrocell21   2763   4013  12992477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_1
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 12992555p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  12985116  RISE       1
\GPS_UART:BUART:rx_state_2\/main_1  macrocell26   2685   3935  12992555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \GPS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 12992555p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_0\/q               macrocell23   1250   1250  12985116  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/main_1  macrocell28   2685   3935  12992555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_1
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 12992555p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_0\/q        macrocell23   1250   1250  12985116  RISE       1
\GPS_UART:BUART:rx_status_3\/main_1  macrocell31   2685   3935  12992555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_1
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 12992568p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  12985116  RISE       1
\GPS_UART:BUART:rx_state_0\/main_1  macrocell23   2672   3922  12992568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 12992568p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_0\/q         macrocell23   1250   1250  12985116  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_1  macrocell24   2672   3922  12992568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_0\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_1
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 12992568p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  12985116  RISE       1
\GPS_UART:BUART:rx_state_3\/main_1  macrocell25   2672   3922  12992568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 12992588p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3902
-------------------------------------   ---- 
End-of-path arrival time (ps)           3902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  12989160  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_2   macrocell41   2652   3902  12992588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_bitclk_enable\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_2
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 12992588p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3902
-------------------------------------   ---- 
End-of-path arrival time (ps)           3902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_bitclk_enable\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  12989160  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_2   macrocell42   2652   3902  12992588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_load_fifo\/q
Path End       : \GPS_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \GPS_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12992588p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_load_fifo\/q            macrocell24     1250   1250  12989009  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3032   4282  12992588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 12992611p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell29   1250   1250  12987007  RISE       1
MODIN1_1/main_3  macrocell29   2629   3879  12992611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 12992619p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  12985113  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_0    macrocell41   2621   3871  12992619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_0
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 12992619p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/clock_0              macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  12985113  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_0    macrocell42   2621   3871  12992619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_status_3\/q
Path End       : \OUTPUT_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \OUTPUT_UART:BUART:sRX:RxSts\/clock
Path slack     : 12992643p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6857
-------------------------------------   ---- 
End-of-path arrival time (ps)           6857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_status_3\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_status_3\/q       macrocell47    1250   1250  12992643  RISE       1
\OUTPUT_UART:BUART:sRX:RxSts\/status_3  statusicell4   5607   6857  12992643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_3
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 12992681p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3809
-------------------------------------   ---- 
End-of-path arrival time (ps)           3809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  12985235  RISE       1
\GPS_UART:BUART:rx_state_2\/main_3  macrocell26   2559   3809  12992681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \GPS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 12992681p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3809
-------------------------------------   ---- 
End-of-path arrival time (ps)           3809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_3\/q               macrocell25   1250   1250  12985235  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/main_2  macrocell28   2559   3809  12992681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_3
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 12992681p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3809
-------------------------------------   ---- 
End-of-path arrival time (ps)           3809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_3\/q        macrocell25   1250   1250  12985235  RISE       1
\GPS_UART:BUART:rx_status_3\/main_3  macrocell31   2559   3809  12992681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_3
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 12992687p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  12985235  RISE       1
\GPS_UART:BUART:rx_state_0\/main_3  macrocell23   2553   3803  12992687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 12992687p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_3\/q         macrocell25   1250   1250  12985235  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_3  macrocell24   2553   3803  12992687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_3\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_3
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 12992687p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  12985235  RISE       1
\GPS_UART:BUART:rx_state_3\/main_3  macrocell25   2553   3803  12992687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_state_2\/main_4
Capture Clock  : \GPS_UART:BUART:rx_state_2\/clock_0
Path slack     : 12992699p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_2\/q       macrocell26   1250   1250  12985249  RISE       1
\GPS_UART:BUART:rx_state_2\/main_4  macrocell26   2541   3791  12992699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \GPS_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 12992699p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_2\/q               macrocell26   1250   1250  12985249  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/main_3  macrocell28   2541   3791  12992699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell28         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_status_3\/main_4
Capture Clock  : \GPS_UART:BUART:rx_status_3\/clock_0
Path slack     : 12992699p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_2\/q        macrocell26   1250   1250  12985249  RISE       1
\GPS_UART:BUART:rx_status_3\/main_4  macrocell31   2541   3791  12992699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_status_3\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_state_0\/main_4
Capture Clock  : \GPS_UART:BUART:rx_state_0\/clock_0
Path slack     : 12992701p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_2\/q       macrocell26   1250   1250  12985249  RISE       1
\GPS_UART:BUART:rx_state_0\/main_4  macrocell23   2539   3789  12992701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \GPS_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 12992701p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_2\/q         macrocell26   1250   1250  12985249  RISE       1
\GPS_UART:BUART:rx_load_fifo\/main_4  macrocell24   2539   3789  12992701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_load_fifo\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:rx_state_2\/q
Path End       : \GPS_UART:BUART:rx_state_3\/main_4
Capture Clock  : \GPS_UART:BUART:rx_state_3\/clock_0
Path slack     : 12992701p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:rx_state_2\/q       macrocell26   1250   1250  12985249  RISE       1
\GPS_UART:BUART:rx_state_3\/main_4  macrocell25   2539   3789  12992701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:rx_state_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:txn\/q
Path End       : \GPS_UART:BUART:txn\/main_0
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 12992933p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:txn\/q       macrocell17   1250   1250  12992933  RISE       1
\GPS_UART:BUART:txn\/main_0  macrocell17   2307   3557  12992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 12992935p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  12987330  RISE       1
MODIN1_1/main_4  macrocell29   2305   3555  12992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 12992935p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  12987330  RISE       1
MODIN1_0/main_3  macrocell30   2305   3555  12992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_state_3\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_state_3\/clock_0
Path slack     : 12992939p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q       macrocell41   1250   1250  12985432  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/main_3  macrocell41   2301   3551  12992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:rx_state_3\/q
Path End       : \OUTPUT_UART:BUART:rx_state_2\/main_3
Capture Clock  : \OUTPUT_UART:BUART:rx_state_2\/clock_0
Path slack     : 12992939p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_3\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:rx_state_3\/q       macrocell41   1250   1250  12985432  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/main_3  macrocell42   2301   3551  12992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:rx_state_2\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_bitclk\/q
Path End       : \GPS_UART:BUART:tx_state_1\/main_5
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 12992942p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_bitclk\/q        macrocell21   1250   1250  12991867  RISE       1
\GPS_UART:BUART:tx_state_1\/main_5  macrocell18   2298   3548  12992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:tx_bitclk\/q
Path End       : \GPS_UART:BUART:tx_state_2\/main_5
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 12992942p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GPS_UART:BUART:tx_bitclk\/q        macrocell21   1250   1250  12991867  RISE       1
\GPS_UART:BUART:tx_state_2\/main_5  macrocell20   2298   3548  12992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_0\/q
Path End       : \OUTPUT_UART:BUART:pollcount_1\/main_4
Capture Clock  : \OUTPUT_UART:BUART:pollcount_1\/clock_0
Path slack     : 12993012p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:pollcount_0\/q       macrocell46   1250   1250  12986853  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/main_4  macrocell45   2228   3478  12993012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_1\/clock_0                    macrocell45         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:pollcount_0\/q
Path End       : \OUTPUT_UART:BUART:pollcount_0\/main_3
Capture Clock  : \OUTPUT_UART:BUART:pollcount_0\/clock_0
Path slack     : 12993012p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:pollcount_0\/q       macrocell46   1250   1250  12986853  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/main_3  macrocell46   2228   3478  12993012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:pollcount_0\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GPS_UART:BUART:txn\/main_5
Capture Clock  : \GPS_UART:BUART:txn\/clock_0
Path slack     : 12993117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3373
-------------------------------------   ---- 
End-of-path arrival time (ps)           3373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  12993117  RISE       1
\GPS_UART:BUART:txn\/main_5                      macrocell17     3183   3373  12993117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:txn\/clock_0                               macrocell17         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_4
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 12993507p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2983
-------------------------------------   ---- 
End-of-path arrival time (ps)           2983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  12993507  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_4               macrocell34     2793   2983  12993507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_4
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 12993507p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2983
-------------------------------------   ---- 
End-of-path arrival time (ps)           2983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  12993507  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_4               macrocell36     2793   2983  12993507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \GPS_UART:BUART:tx_bitclk\/clock_0
Path slack     : 12993517p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2973
-------------------------------------   ---- 
End-of-path arrival time (ps)           2973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  12985192  RISE       1
\GPS_UART:BUART:tx_bitclk\/main_2                macrocell21     2783   2973  12993517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_bitclk\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:tx_state_1\/main_2
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 12993521p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2969
-------------------------------------   ---- 
End-of-path arrival time (ps)           2969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  12985192  RISE       1
\GPS_UART:BUART:tx_state_1\/main_2               macrocell18     2779   2969  12993521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GPS_UART:BUART:tx_state_2\/main_2
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 12993521p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2969
-------------------------------------   ---- 
End-of-path arrival time (ps)           2969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  12985192  RISE       1
\GPS_UART:BUART:tx_state_2\/main_2               macrocell20     2779   2969  12993521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \OUTPUT_UART:BUART:txn\/main_5
Capture Clock  : \OUTPUT_UART:BUART:txn\/clock_0
Path slack     : 12993528p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2962
-------------------------------------   ---- 
End-of-path arrival time (ps)           2962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  12993507  RISE       1
\OUTPUT_UART:BUART:txn\/main_5                      macrocell33     2772   2962  12993528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:txn\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \OUTPUT_UART:BUART:tx_state_1\/main_2
Capture Clock  : \OUTPUT_UART:BUART:tx_state_1\/clock_0
Path slack     : 12993697p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2793
-------------------------------------   ---- 
End-of-path arrival time (ps)           2793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  12981669  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/main_2               macrocell34     2603   2793  12993697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \OUTPUT_UART:BUART:tx_state_0\/main_2
Capture Clock  : \OUTPUT_UART:BUART:tx_state_0\/clock_0
Path slack     : 12993697p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2793
-------------------------------------   ---- 
End-of-path arrival time (ps)           2793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  12981669  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/main_2               macrocell35     2603   2793  12993697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_0\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \OUTPUT_UART:BUART:tx_state_2\/main_2
Capture Clock  : \OUTPUT_UART:BUART:tx_state_2\/clock_0
Path slack     : 12993697p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OUTPUT_UART_IntClock:R#1 vs. OUTPUT_UART_IntClock:R#2)   13000000
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2793
-------------------------------------   ---- 
End-of-path arrival time (ps)           2793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OUTPUT_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  12981669  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/main_2               macrocell36     2603   2793  12993697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\OUTPUT_UART:BUART:tx_state_2\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GPS_UART:BUART:tx_state_1\/main_4
Capture Clock  : \GPS_UART:BUART:tx_state_1\/clock_0
Path slack     : 12994003p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2487
-------------------------------------   ---- 
End-of-path arrival time (ps)           2487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  12993117  RISE       1
\GPS_UART:BUART:tx_state_1\/main_4               macrocell18     2297   2487  12994003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GPS_UART:BUART:tx_state_2\/main_4
Capture Clock  : \GPS_UART:BUART:tx_state_2\/clock_0
Path slack     : 12994003p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (GPS_UART_IntClock:R#1 vs. GPS_UART_IntClock:R#2)   13000000
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2487
-------------------------------------   ---- 
End-of-path arrival time (ps)           2487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  12993117  RISE       1
\GPS_UART:BUART:tx_state_2\/main_4               macrocell20     2297   2487  12994003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GPS_UART:BUART:tx_state_2\/clock_0                        macrocell20         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

