{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/UndSec.v " "Source file: /home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/UndSec.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1717616732707 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/cronometro.v " "Source file: /home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/cronometro.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1717616732707 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1717616732707 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/UndSec.v " "Source file: /home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/UndSec.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1717616732714 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/cronometro.v " "Source file: /home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/cronometro.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1717616732714 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1717616732714 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/UndSec.v " "Source file: /home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/UndSec.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1717616732722 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/cronometro.v " "Source file: /home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/cronometro.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1717616732722 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1717616732722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717616733384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717616733385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  5 16:45:33 2024 " "Processing started: Wed Jun  5 16:45:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717616733385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616733385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off REGUAAUTOMATIZADA -c REGUAAUTOMATIZADA " "Command: quartus_map --read_settings_files=on --write_settings_files=off REGUAAUTOMATIZADA -c REGUAAUTOMATIZADA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616733385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717616733508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717616733508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/alarm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738779 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "system.v(57) " "Verilog HDL Module Instantiation warning at system.v(57): ignored dangling comma in List of Port Connections" {  } { { "system.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/system.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738779 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "system.v(64) " "Verilog HDL Module Instantiation warning at system.v(64): ignored dangling comma in List of Port Connections" {  } { { "system.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/system.v" 64 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738779 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "system.v(175) " "Verilog HDL Module Instantiation warning at system.v(175): ignored dangling comma in List of Port Connections" {  } { { "system.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/system.v" 175 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738779 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "system.v(186) " "Verilog HDL Module Instantiation warning at system.v(186): ignored dangling comma in List of Port Connections" {  } { { "system.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/system.v" 186 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/system.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ValvulaEntrada.v 1 1 " "Found 1 design units, including 1 entities, in source file ValvulaEntrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 ValvulaEntrada " "Found entity 1: ValvulaEntrada" {  } { { "ValvulaEntrada.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/ValvulaEntrada.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gotejamento.v 1 1 " "Found 1 design units, including 1 entities, in source file gotejamento.v" { { "Info" "ISGN_ENTITY_NAME" "1 gotejamento " "Found entity 1: gotejamento" {  } { { "gotejamento.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/gotejamento.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aspersao.v 1 1 " "Found 1 design units, including 1 entities, in source file aspersao.v" { { "Info" "ISGN_ENTITY_NAME" "1 aspersao " "Found entity 1: aspersao" {  } { { "aspersao.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/aspersao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderIrrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderIrrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderIrrigacao " "Found entity 1: decoderIrrigacao" {  } { { "decoderIrrigacao.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/decoderIrrigacao.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderNivelDagua.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderNivelDagua.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderNivelDagua " "Found entity 1: decoderNivelDagua" {  } { { "decoderNivelDagua.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/decoderNivelDagua.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738781 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplexador.v(22) " "Verilog HDL Module Instantiation warning at multiplexador.v(22): ignored dangling comma in List of Port Connections" {  } { { "multiplexador.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/multiplexador.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738782 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplexador.v(27) " "Verilog HDL Module Instantiation warning at multiplexador.v(27): ignored dangling comma in List of Port Connections" {  } { { "multiplexador.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/multiplexador.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/multiplexador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738782 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(16) " "Verilog HDL Module Instantiation warning at delay.v(16): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delay.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738782 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(26) " "Verilog HDL Module Instantiation warning at delay.v(26): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delay.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738782 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(36) " "Verilog HDL Module Instantiation warning at delay.v(36): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delay.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738782 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(46) " "Verilog HDL Module Instantiation warning at delay.v(46): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delay.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738782 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(56) " "Verilog HDL Module Instantiation warning at delay.v(56): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delay.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738782 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(66) " "Verilog HDL Module Instantiation warning at delay.v(66): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delay.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738782 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(76) " "Verilog HDL Module Instantiation warning at delay.v(76): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delay.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738782 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(86) " "Verilog HDL Module Instantiation warning at delay.v(86): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delay.v" 86 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738782 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(96) " "Verilog HDL Module Instantiation warning at delay.v(96): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delay.v" 96 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738782 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(106) " "Verilog HDL Module Instantiation warning at delay.v(106): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delay.v" 106 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738782 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(116) " "Verilog HDL Module Instantiation warning at delay.v(116): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delay.v" 116 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738782 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(126) " "Verilog HDL Module Instantiation warning at delay.v(126): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delay.v" 126 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738782 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(136) " "Verilog HDL Module Instantiation warning at delay.v(136): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delay.v" 136 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738782 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(146) " "Verilog HDL Module Instantiation warning at delay.v(146): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delay.v" 146 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738782 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(156) " "Verilog HDL Module Instantiation warning at delay.v(156): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delay.v" 156 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738783 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(166) " "Verilog HDL Module Instantiation warning at delay.v(166): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delay.v" 166 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/delay.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dFlipFlop.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dFlipFlop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "output_files/dFlipFlop.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/dFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738783 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "decoderColuna.v(31) " "Verilog HDL Module Instantiation warning at decoderColuna.v(31): ignored dangling comma in List of Port Connections" {  } { { "output_files/decoderColuna.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/decoderColuna.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738783 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "decoderColuna.v(41) " "Verilog HDL Module Instantiation warning at decoderColuna.v(41): ignored dangling comma in List of Port Connections" {  } { { "output_files/decoderColuna.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/decoderColuna.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738783 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "decoderColuna.v(51) " "Verilog HDL Module Instantiation warning at decoderColuna.v(51): ignored dangling comma in List of Port Connections" {  } { { "output_files/decoderColuna.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/decoderColuna.v" 51 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/decoderColuna.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/decoderColuna.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderColuna " "Found entity 1: decoderColuna" {  } { { "output_files/decoderColuna.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/decoderColuna.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tFlipFlop.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tFlipFlop.v" { { "Info" "ISGN_ENTITY_NAME" "1 tFlipFlop " "Found entity 1: tFlipFlop" {  } { { "output_files/tFlipFlop.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/tFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738784 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(16) " "Verilog HDL Module Instantiation warning at delayC.v(16): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delayC.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738784 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(26) " "Verilog HDL Module Instantiation warning at delayC.v(26): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delayC.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738784 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(36) " "Verilog HDL Module Instantiation warning at delayC.v(36): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delayC.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738784 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(46) " "Verilog HDL Module Instantiation warning at delayC.v(46): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delayC.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738784 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(56) " "Verilog HDL Module Instantiation warning at delayC.v(56): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delayC.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738784 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(66) " "Verilog HDL Module Instantiation warning at delayC.v(66): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delayC.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738785 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(76) " "Verilog HDL Module Instantiation warning at delayC.v(76): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delayC.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738785 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(86) " "Verilog HDL Module Instantiation warning at delayC.v(86): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delayC.v" 86 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738785 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(96) " "Verilog HDL Module Instantiation warning at delayC.v(96): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delayC.v" 96 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738785 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(106) " "Verilog HDL Module Instantiation warning at delayC.v(106): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delayC.v" 106 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/delayC.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/delayC.v" { { "Info" "ISGN_ENTITY_NAME" "1 delayC " "Found entity 1: delayC" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/delayC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decoder7segDigit.v(4) " "Verilog HDL Declaration information at decoder7segDigit.v(4): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "output_files/decoder7segDigit.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/decoder7segDigit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717616738785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decoder7segDigit.v(4) " "Verilog HDL Declaration information at decoder7segDigit.v(4): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "output_files/decoder7segDigit.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/decoder7segDigit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717616738785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decoder7segDigit.v(4) " "Verilog HDL Declaration information at decoder7segDigit.v(4): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "output_files/decoder7segDigit.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/decoder7segDigit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717616738785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decoder7segDigit.v(4) " "Verilog HDL Declaration information at decoder7segDigit.v(4): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "output_files/decoder7segDigit.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/decoder7segDigit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717616738785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/decoder7segDigit.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/decoder7segDigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7segDigit " "Found entity 1: decoder7segDigit" {  } { { "output_files/decoder7segDigit.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/decoder7segDigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738785 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndSec.v(25) " "Verilog HDL Module Instantiation warning at UndSec.v(25): ignored dangling comma in List of Port Connections" {  } { { "UndSec.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/UndSec.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738786 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndSec.v(35) " "Verilog HDL Module Instantiation warning at UndSec.v(35): ignored dangling comma in List of Port Connections" {  } { { "UndSec.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/UndSec.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738786 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndSec.v(46) " "Verilog HDL Module Instantiation warning at UndSec.v(46): ignored dangling comma in List of Port Connections" {  } { { "UndSec.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/UndSec.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738786 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndSec.v(58) " "Verilog HDL Module Instantiation warning at UndSec.v(58): ignored dangling comma in List of Port Connections" {  } { { "UndSec.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/UndSec.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UndSec.v 1 1 " "Found 1 design units, including 1 entities, in source file UndSec.v" { { "Info" "ISGN_ENTITY_NAME" "1 UndSec " "Found entity 1: UndSec" {  } { { "UndSec.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/UndSec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738786 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzSec.v(22) " "Verilog HDL Module Instantiation warning at DzSec.v(22): ignored dangling comma in List of Port Connections" {  } { { "DzSec.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/DzSec.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738786 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzSec.v(32) " "Verilog HDL Module Instantiation warning at DzSec.v(32): ignored dangling comma in List of Port Connections" {  } { { "DzSec.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/DzSec.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738786 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzSec.v(44) " "Verilog HDL Module Instantiation warning at DzSec.v(44): ignored dangling comma in List of Port Connections" {  } { { "DzSec.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/DzSec.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DzSec.v 1 1 " "Found 1 design units, including 1 entities, in source file DzSec.v" { { "Info" "ISGN_ENTITY_NAME" "1 DzSec " "Found entity 1: DzSec" {  } { { "DzSec.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/DzSec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738786 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndMin.v(21) " "Verilog HDL Module Instantiation warning at UndMin.v(21): ignored dangling comma in List of Port Connections" {  } { { "UndMin.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/UndMin.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738787 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndMin.v(32) " "Verilog HDL Module Instantiation warning at UndMin.v(32): ignored dangling comma in List of Port Connections" {  } { { "UndMin.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/UndMin.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738787 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndMin.v(45) " "Verilog HDL Module Instantiation warning at UndMin.v(45): ignored dangling comma in List of Port Connections" {  } { { "UndMin.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/UndMin.v" 45 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738787 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndMin.v(58) " "Verilog HDL Module Instantiation warning at UndMin.v(58): ignored dangling comma in List of Port Connections" {  } { { "UndMin.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/UndMin.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UndMin.v 1 1 " "Found 1 design units, including 1 entities, in source file UndMin.v" { { "Info" "ISGN_ENTITY_NAME" "1 UndMin " "Found entity 1: UndMin" {  } { { "UndMin.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/UndMin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738787 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzMin.v(24) " "Verilog HDL Module Instantiation warning at DzMin.v(24): ignored dangling comma in List of Port Connections" {  } { { "DzMin.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/DzMin.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738787 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzMin.v(35) " "Verilog HDL Module Instantiation warning at DzMin.v(35): ignored dangling comma in List of Port Connections" {  } { { "DzMin.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/DzMin.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DzMin.v 1 1 " "Found 1 design units, including 1 entities, in source file DzMin.v" { { "Info" "ISGN_ENTITY_NAME" "1 DzMin " "Found entity 1: DzMin" {  } { { "DzMin.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/DzMin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738787 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" cronometro.v(30) " "Verilog HDL syntax error at cronometro.v(30) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/cronometro.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1717616738788 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cronometro.v(45) " "Verilog HDL Module Instantiation warning at cronometro.v(45): ignored dangling comma in List of Port Connections" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/cronometro.v" 45 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738788 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cronometro.v(66) " "Verilog HDL Module Instantiation warning at cronometro.v(66): ignored dangling comma in List of Port Connections" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/cronometro.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738788 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cronometro.v(81) " "Verilog HDL Module Instantiation warning at cronometro.v(81): ignored dangling comma in List of Port Connections" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/cronometro.v" 81 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738788 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cronometro.v(108) " "Verilog HDL Module Instantiation warning at cronometro.v(108): ignored dangling comma in List of Port Connections" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/cronometro.v" 108 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d0 D0 cronometro.v(4) " "Verilog HDL Declaration information at cronometro.v(4): object \"d0\" differs only in case from object \"D0\" in the same scope" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/cronometro.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717616738788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d2 D2 cronometro.v(4) " "Verilog HDL Declaration information at cronometro.v(4): object \"d2\" differs only in case from object \"D2\" in the same scope" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/cronometro.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717616738788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d3 D3 cronometro.v(4) " "Verilog HDL Declaration information at cronometro.v(4): object \"d3\" differs only in case from object \"D3\" in the same scope" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/cronometro.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717616738788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d1 D1 cronometro.v(4) " "Verilog HDL Declaration information at cronometro.v(4): object \"d1\" differs only in case from object \"D1\" in the same scope" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/cronometro.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717616738788 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cronometro cronometro.v(1) " "Ignored design unit \"cronometro\" at cronometro.v(1) due to previous errors" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/cronometro.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1717616738788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.v 0 0 " "Found 0 design units, including 0 entities, in source file cronometro.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxCountCronometro.v 1 1 " "Found 1 design units, including 1 entities, in source file muxCountCronometro.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxCountCronometro " "Found entity 1: muxCountCronometro" {  } { { "muxCountCronometro.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/muxCountCronometro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738789 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "twoBitCounter.v(16) " "Verilog HDL Module Instantiation warning at twoBitCounter.v(16): ignored dangling comma in List of Port Connections" {  } { { "twoBitCounter.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/twoBitCounter.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738789 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "twoBitCounter.v(26) " "Verilog HDL Module Instantiation warning at twoBitCounter.v(26): ignored dangling comma in List of Port Connections" {  } { { "twoBitCounter.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/twoBitCounter.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoBitCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file twoBitCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoBitCounter " "Found entity 1: twoBitCounter" {  } { { "twoBitCounter.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/twoBitCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaryToDigit.v 1 1 " "Found 1 design units, including 1 entities, in source file binaryToDigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToDigit " "Found entity 1: binaryToDigit" {  } { { "binaryToDigit.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/binaryToDigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738789 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(68) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(68): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/LevelToPulse.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738790 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(78) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(78): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/LevelToPulse.v" 78 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738790 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(88) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(88): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/LevelToPulse.v" 88 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738790 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(98) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(98): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/LevelToPulse.v" 98 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738790 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(108) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(108): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/LevelToPulse.v" 108 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738790 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(118) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(118): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/LevelToPulse.v" 118 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738790 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(128) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(128): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/LevelToPulse.v" 128 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738790 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(138) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(138): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/LevelToPulse.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738790 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(149) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(149): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/LevelToPulse.v" 149 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738790 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(159) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(159): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/LevelToPulse.v" 159 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738790 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(169) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(169): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/LevelToPulse.v" 169 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738790 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(179) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(179): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/LevelToPulse.v" 179 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738790 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(189) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(189): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/LevelToPulse.v" 189 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738790 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(199) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(199): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/LevelToPulse.v" 199 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717616738790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LevelToPulse.v 1 1 " "Found 1 design units, including 1 entities, in source file LevelToPulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevelToPulse " "Found entity 1: LevelToPulse" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/LevelToPulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderDigitos.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderDigitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderDigitos " "Found entity 1: decoderDigitos" {  } { { "decoderDigitos.v" "" { Text "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/decoderDigitos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616738791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/teste.v 0 0 " "Found 0 design units, including 0 entities, in source file output_files/teste.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/REGUAAUTOMATIZADA.map.smsg " "Generated suppressed messages file /home/aluno/Documentos/teste_/Residential Irrigation - PBL 2FINAL/Residential Irrigation - PBL 2/output_files/REGUAAUTOMATIZADA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738800 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 69 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717616738804 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun  5 16:45:38 2024 " "Processing ended: Wed Jun  5 16:45:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717616738804 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717616738804 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717616738804 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738804 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1717616738887 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 69 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 69 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616738888 ""}
