

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config2_s'
================================================================
* Date:           Mon Apr 29 02:51:15 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.426 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_92        |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s              |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |tmp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_120  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      509|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|      129|      767|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       82|     -|
|Register             |        -|      -|      343|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      472|     1358|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |tmp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_120  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s  |        0|   1|    0|  649|    0|
    |call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_92        |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s              |        0|   0|  129|  118|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                            |                                                                      |        0|   1|  129|  767|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln313_fu_222_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln317_fu_272_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln323_fu_296_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln328_fu_240_p2               |         +|   0|  0|  39|          32|           1|
    |and_ln289_2_fu_208_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln289_fu_202_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_181                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_246                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_write_state3    |       and|   0|  0|   2|           1|           1|
    |icmp_ln289_4_fu_164_p2            |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln289_5_fu_180_p2            |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln289_6_fu_196_p2            |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln289_fu_146_p2              |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln313_fu_228_p2              |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln317_fu_278_p2              |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln323_fu_290_p2              |      icmp|   0|  0|  39|          32|           2|
    |ap_block_pp0_stage0_subdone       |        or|   0|  0|   2|           1|           1|
    |select_ln323_fu_302_p3            |    select|   0|  0|  32|           1|           2|
    |select_ln328_fu_246_p3            |    select|   0|  0|  32|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 509|         361|          34|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_storemerge_reg_81  |  14|          3|   32|         96|
    |layer2_out_blk_n                        |   9|          2|    1|          2|
    |pX_3                                    |   9|          2|   32|         64|
    |pY_3                                    |   9|          2|   32|         64|
    |sX_3                                    |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  82|         18|  132|        297|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_2_reg_333                                                           |   1|   0|    1|          0|
    |ap_CS_fsm                                                                     |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_81                                        |  32|   0|   32|          0|
    |icmp_ln289_reg_329                                                            |   1|   0|    1|          0|
    |icmp_ln313_reg_347                                                            |   1|   0|    1|          0|
    |pX_3                                                                          |  32|   0|   32|          0|
    |pY_3                                                                          |  32|   0|   32|          0|
    |res_out_8_reg_342                                                             |  16|   0|   16|          0|
    |res_out_reg_337                                                               |  16|   0|   16|          0|
    |sX_3                                                                          |  32|   0|   32|          0|
    |sY_3                                                                          |  32|   0|   32|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10  |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11  |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12  |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13  |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14  |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15  |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16  |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17  |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18  |  16|   0|   16|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 343|   0|  343|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2>|  return value|
|ap_ce                      |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2>|  return value|
|layer2_out_blk_n           |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2>|  return value|
|in_elem_0_0_0_0_0_val      |   in|   16|     ap_none|                                                   in_elem_0_0_0_0_0_val|        scalar|
|layer2_out_din             |  out|   32|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|    8|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|    8|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_full_n          |   in|    1|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_write           |  out|    1|     ap_fifo|                                                              layer2_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

