Analysis & Synthesis report for RISC2
Mon Nov 28 00:23:13 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_fd
  6. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_fd
  7. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_dr
  8. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_dr
  9. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irdr
 10. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t1re
 11. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_re
 12. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irre
 13. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_re
 14. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pcre
 15. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4re
 16. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4_em
 17. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_em
 18. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_em
 19. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_em2
 20. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_mw
 21. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_mw
 22. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irem
 23. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pcem
 24. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irmw
 25. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_mw
 26. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_mw2
 27. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4_mW
 28. Port Connectivity Checks: "controlHazard:ch"
 29. Port Connectivity Checks: "regWrite:w"
 30. Port Connectivity Checks: "memAccess:m"
 31. Port Connectivity Checks: "execute:e"
 32. Port Connectivity Checks: "regRead:r"
 33. Port Connectivity Checks: "decode:d"
 34. Port Connectivity Checks: "fetch:f"
 35. Port Connectivity Checks: "Datapath_RISC:dp|Comparator:comp2"
 36. Port Connectivity Checks: "Datapath_RISC:dp|alu:op2_alu"
 37. Port Connectivity Checks: "Datapath_RISC:dp|alu:incrementer1"
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Nov 28 00:23:13 2016           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; RISC2                                       ;
; Top-level Entity Name              ; RISC2                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; RISC2              ; RISC2              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_fd ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_fd ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_dr ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_dr ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irdr ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t1re ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_re ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irre ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_re ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pcre ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4re ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4_em ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_em ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_em ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_em2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_mw ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_mw ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irem ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pcem ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irmw ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_mw ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_mw2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4_mW ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------+
; Port Connectivity Checks: "controlHazard:ch" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; stall ; Input ; Info     ; Stuck at VCC      ;
+-------+-------+----------+-------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regWrite:w"                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; stall_w ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mloop2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memAccess:m"                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; stall_m ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mloop1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:e"                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; stall_e ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "regRead:r"   ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; stall ; Input ; Info     ; Stuck at VCC ;
+-------+-------+----------+--------------+


+-----------------------------------------+
; Port Connectivity Checks: "decode:d"    ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; stall ; Input ; Info     ; Stuck at VCC ;
+-------+-------+----------+--------------+


+-----------------------------------------+
; Port Connectivity Checks: "fetch:f"     ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; stall ; Input ; Info     ; Stuck at VCC ;
+-------+-------+----------+--------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Datapath_RISC:dp|Comparator:comp2" ;
+---------+-------+----------+----------------------------------+
; Port    ; Type  ; Severity ; Details                          ;
+---------+-------+----------+----------------------------------+
; comp_d2 ; Input ; Info     ; Stuck at GND                     ;
+---------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath_RISC:dp|alu:op2_alu"                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ip2[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ip2[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; aluop      ; Input  ; Info     ; Stuck at GND                                                                        ;
; c          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath_RISC:dp|alu:incrementer1"                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ip2[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ip2[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; aluop      ; Input  ; Info     ; Stuck at GND                                                                        ;
; c          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Mon Nov 28 00:22:58 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC2 -c RISC2
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file flipFlop.vhd
    Info (12022): Found design unit 1: flipFlop-Behave File: /home/virtualgod/Altera/RISC2/flipFlop.vhd Line: 13
    Info (12023): Found entity 1: flipFlop File: /home/virtualgod/Altera/RISC2/flipFlop.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file finalComponents.vhd
    Info (12022): Found design unit 1: finalComponents File: /home/virtualgod/Altera/RISC2/finalComponents.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regRead.vhd
    Info (12022): Found design unit 1: regRead-behaviour File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 13
    Info (12023): Found entity 1: regRead File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file dataRegister.vhd
    Info (12022): Found design unit 1: dataRegister-Behave File: /home/virtualgod/Altera/RISC2/dataRegister.vhd Line: 14
    Info (12023): Found entity 1: dataRegister File: /home/virtualgod/Altera/RISC2/dataRegister.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file instrMemory.vhd
    Info (12022): Found design unit 1: instrMemory-Behave File: /home/virtualgod/Altera/RISC2/instrMemory.vhd Line: 15
    Info (12023): Found entity 1: instrMemory File: /home/virtualgod/Altera/RISC2/instrMemory.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file execute.vhd
    Info (12022): Found design unit 1: execute-behaviour File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 12
    Info (12023): Found entity 1: execute File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Behave File: /home/virtualgod/Altera/RISC2/alu.vhd Line: 15
    Info (12023): Found entity 1: alu File: /home/virtualgod/Altera/RISC2/alu.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file memPackage.vhd
    Info (12022): Found design unit 1: mem_package File: /home/virtualgod/Altera/RISC2/memPackage.vhd Line: 3
Info (12021): Found 1 design units, including 0 entities, in source file datapathComponents.vhd
    Info (12022): Found design unit 1: datapathComponents File: /home/virtualgod/Altera/RISC2/datapathComponents.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regWrite.vhd
    Info (12022): Found design unit 1: regWrite-behaviour File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 13
    Info (12023): Found entity 1: regWrite File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memAccess.vhd
    Info (12022): Found design unit 1: memAccess-behaviour File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 12
    Info (12023): Found entity 1: memAccess File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fetch.vhd
    Info (12022): Found design unit 1: fetch-behaviour File: /home/virtualgod/Altera/RISC2/fetch.vhd Line: 11
    Info (12023): Found entity 1: fetch File: /home/virtualgod/Altera/RISC2/fetch.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file PE.vhd
    Info (12022): Found design unit 1: PE-behave File: /home/virtualgod/Altera/RISC2/PE.vhd Line: 15
    Info (12023): Found entity 1: PE File: /home/virtualgod/Altera/RISC2/PE.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file decode.vhd
    Info (12022): Found design unit 1: decode-behaviour File: /home/virtualgod/Altera/RISC2/decode.vhd Line: 10
    Info (12023): Found entity 1: decode File: /home/virtualgod/Altera/RISC2/decode.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file dataMemory.vhd
    Info (12022): Found design unit 1: dataMemory-Behave File: /home/virtualgod/Altera/RISC2/dataMemory.vhd Line: 16
    Info (12023): Found entity 1: dataMemory File: /home/virtualgod/Altera/RISC2/dataMemory.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file Comparator.vhd
    Info (12022): Found design unit 1: Comparator-Behave File: /home/virtualgod/Altera/RISC2/Comparator.vhd Line: 12
    Info (12023): Found entity 1: Comparator File: /home/virtualgod/Altera/RISC2/Comparator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file DataPath_RISC2.vhd
    Info (12022): Found design unit 1: DataPath_RISC-Build File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 22
    Info (12023): Found entity 1: Datapath_RISC File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file regFile.vhd
    Info (12022): Found design unit 1: regFile-Behave File: /home/virtualgod/Altera/RISC2/regFile.vhd Line: 16
    Info (12023): Found entity 1: regFile File: /home/virtualgod/Altera/RISC2/regFile.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file RISC2.vhd
    Info (12022): Found design unit 1: RISC2-Struct File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 12
    Info (12023): Found entity 1: RISC2 File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file controlHazard.vhd
    Info (12022): Found design unit 1: controlHazard-Behave File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 13
    Info (12023): Found entity 1: controlHazard File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 4
Info (12127): Elaborating entity "RISC2" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at RISC2.vhd(18): used implicit default value for signal "M20" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at RISC2.vhd(23): used implicit default value for signal "NC_MW_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at RISC2.vhd(24): used implicit default value for signal "stall_dh" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at RISC2.vhd(25): used implicit default value for signal "data_forward1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at RISC2.vhd(25): used implicit default value for signal "data_forward2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at RISC2.vhd(25): used implicit default value for signal "MLoop1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at RISC2.vhd(25): used implicit default value for signal "MLoop2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 25
Info (12128): Elaborating entity "Datapath_RISC" for hierarchy "Datapath_RISC:dp" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 29
Info (12128): Elaborating entity "flipFlop" for hierarchy "Datapath_RISC:dp|flipFlop:ncdr" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 44
Info (12128): Elaborating entity "PE" for hierarchy "Datapath_RISC:dp|PE:pr1_enc" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 65
Info (12128): Elaborating entity "dataRegister" for hierarchy "Datapath_RISC:dp|dataRegister:pc_fd" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 77
Info (12128): Elaborating entity "alu" for hierarchy "Datapath_RISC:dp|alu:incrementer1" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 87
Info (12128): Elaborating entity "instrMemory" for hierarchy "Datapath_RISC:dp|instrMemory:instr_mem" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 92
Info (12128): Elaborating entity "regFile" for hierarchy "Datapath_RISC:dp|regFile:rf" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 123
Warning (10492): VHDL Process Statement warning at regFile.vhd(29): signal "a3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regFile.vhd Line: 29
Info (12128): Elaborating entity "Comparator" for hierarchy "Datapath_RISC:dp|Comparator:comp1" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (12128): Elaborating entity "dataMemory" for hierarchy "Datapath_RISC:dp|dataMemory:data_mem" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 215
Info (12128): Elaborating entity "fetch" for hierarchy "fetch:f" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 48
Warning (10492): VHDL Process Statement warning at fetch.vhd(24): signal "Ctrl_forwarding_V" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/fetch.vhd Line: 24
Info (12128): Elaborating entity "decode" for hierarchy "decode:d" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 52
Info (12128): Elaborating entity "regRead" for hierarchy "regRead:r" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 56
Warning (10492): VHDL Process Statement warning at regRead.vhd(37): signal "NC_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 37
Warning (10492): VHDL Process Statement warning at regRead.vhd(38): signal "data_forward1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 38
Warning (10492): VHDL Process Statement warning at regRead.vhd(40): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 40
Warning (10492): VHDL Process Statement warning at regRead.vhd(46): signal "data_forward2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 46
Warning (10492): VHDL Process Statement warning at regRead.vhd(48): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 48
Warning (10492): VHDL Process Statement warning at regRead.vhd(59): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 59
Warning (10492): VHDL Process Statement warning at regRead.vhd(61): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 61
Warning (10492): VHDL Process Statement warning at regRead.vhd(64): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 64
Warning (10492): VHDL Process Statement warning at regRead.vhd(66): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 66
Info (12128): Elaborating entity "execute" for hierarchy "execute:e" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 62
Warning (10492): VHDL Process Statement warning at execute.vhd(32): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 32
Warning (10492): VHDL Process Statement warning at execute.vhd(33): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 33
Warning (10492): VHDL Process Statement warning at execute.vhd(41): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 41
Warning (10492): VHDL Process Statement warning at execute.vhd(47): signal "PE2_V" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 47
Warning (10492): VHDL Process Statement warning at execute.vhd(50): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 50
Warning (10492): VHDL Process Statement warning at execute.vhd(57): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 57
Warning (10492): VHDL Process Statement warning at execute.vhd(64): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 64
Warning (10492): VHDL Process Statement warning at execute.vhd(71): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 71
Warning (10492): VHDL Process Statement warning at execute.vhd(77): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 77
Warning (10492): VHDL Process Statement warning at execute.vhd(83): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 83
Warning (10492): VHDL Process Statement warning at execute.vhd(91): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 91
Warning (10631): VHDL Process Statement warning at execute.vhd(15): inferring latch(es) for signal or variable "M6_var", which holds its previous value in one or more paths through the process File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 15
Warning (10631): VHDL Process Statement warning at execute.vhd(15): inferring latch(es) for signal or variable "M7_var", which holds its previous value in one or more paths through the process File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 15
Warning (10631): VHDL Process Statement warning at execute.vhd(15): inferring latch(es) for signal or variable "M8_var", which holds its previous value in one or more paths through the process File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 15
Warning (10631): VHDL Process Statement warning at execute.vhd(15): inferring latch(es) for signal or variable "M9_var", which holds its previous value in one or more paths through the process File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 15
Warning (10631): VHDL Process Statement warning at execute.vhd(15): inferring latch(es) for signal or variable "PC_EM2_En_var", which holds its previous value in one or more paths through the process File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 15
Warning (10631): VHDL Process Statement warning at execute.vhd(15): inferring latch(es) for signal or variable "C_En_var", which holds its previous value in one or more paths through the process File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 15
Warning (10631): VHDL Process Statement warning at execute.vhd(15): inferring latch(es) for signal or variable "M10_var", which holds its previous value in one or more paths through the process File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 15
Info (10041): Inferred latch for "M10_var" at execute.vhd(32) File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 32
Info (10041): Inferred latch for "C_En_var" at execute.vhd(32) File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 32
Info (10041): Inferred latch for "PC_EM2_En_var" at execute.vhd(32) File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 32
Info (10041): Inferred latch for "M9_var[0]" at execute.vhd(32) File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 32
Info (10041): Inferred latch for "M9_var[1]" at execute.vhd(32) File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 32
Info (10041): Inferred latch for "M8_var[0]" at execute.vhd(32) File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 32
Info (10041): Inferred latch for "M8_var[1]" at execute.vhd(32) File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 32
Info (10041): Inferred latch for "M7_var[0]" at execute.vhd(32) File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 32
Info (10041): Inferred latch for "M7_var[1]" at execute.vhd(32) File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 32
Info (10041): Inferred latch for "M6_var[0]" at execute.vhd(32) File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 32
Info (10041): Inferred latch for "M6_var[1]" at execute.vhd(32) File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 32
Info (12128): Elaborating entity "memAccess" for hierarchy "memAccess:m" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 68
Warning (10541): VHDL Signal Declaration warning at memAccess.vhd(8): used implicit default value for signal "stall_M" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 8
Warning (10036): Verilog HDL or VHDL warning at memAccess.vhd(17): object "stall_M_var" assigned a value but never read File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 17
Warning (10543): VHDL Variable Declaration warning at memAccess.vhd(18): used default initial value for variable "Z_En_var" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations. File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 18
Warning (10492): VHDL Process Statement warning at memAccess.vhd(31): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 31
Warning (10492): VHDL Process Statement warning at memAccess.vhd(32): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 32
Warning (10492): VHDL Process Statement warning at memAccess.vhd(41): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 41
Warning (10492): VHDL Process Statement warning at memAccess.vhd(47): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 47
Warning (10492): VHDL Process Statement warning at memAccess.vhd(59): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 59
Warning (10492): VHDL Process Statement warning at memAccess.vhd(66): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 66
Warning (10631): VHDL Process Statement warning at memAccess.vhd(15): inferring latch(es) for signal or variable "M15_var", which holds its previous value in one or more paths through the process File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 15
Warning (10631): VHDL Process Statement warning at memAccess.vhd(15): inferring latch(es) for signal or variable "M14_var", which holds its previous value in one or more paths through the process File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 15
Warning (10631): VHDL Process Statement warning at memAccess.vhd(15): inferring latch(es) for signal or variable "T2_MW_En_var", which holds its previous value in one or more paths through the process File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 15
Warning (10631): VHDL Process Statement warning at memAccess.vhd(15): inferring latch(es) for signal or variable "PC_MW2_En_var", which holds its previous value in one or more paths through the process File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 15
Warning (10631): VHDL Process Statement warning at memAccess.vhd(15): inferring latch(es) for signal or variable "M9_var", which holds its previous value in one or more paths through the process File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 15
Warning (10631): VHDL Process Statement warning at memAccess.vhd(15): inferring latch(es) for signal or variable "M13_var", which holds its previous value in one or more paths through the process File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 15
Info (10041): Inferred latch for "M13_var" at memAccess.vhd(31) File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 31
Info (10041): Inferred latch for "M9_var[0]" at memAccess.vhd(31) File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 31
Info (10041): Inferred latch for "M9_var[1]" at memAccess.vhd(31) File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 31
Info (10041): Inferred latch for "PC_MW2_En_var" at memAccess.vhd(31) File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 31
Info (10041): Inferred latch for "T2_MW_En_var" at memAccess.vhd(31) File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 31
Info (10041): Inferred latch for "M14_var" at memAccess.vhd(31) File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 31
Info (10041): Inferred latch for "M15_var" at memAccess.vhd(31) File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 31
Info (12128): Elaborating entity "regWrite" for hierarchy "regWrite:w" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 74
Warning (10541): VHDL Signal Declaration warning at regWrite.vhd(9): used implicit default value for signal "MLoop2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 9
Warning (10036): Verilog HDL or VHDL warning at regWrite.vhd(18): object "MLoop2_var" assigned a value but never read File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 18
Warning (10492): VHDL Process Statement warning at regWrite.vhd(28): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 28
Warning (10492): VHDL Process Statement warning at regWrite.vhd(30): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 30
Warning (10492): VHDL Process Statement warning at regWrite.vhd(39): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 39
Warning (10492): VHDL Process Statement warning at regWrite.vhd(44): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 44
Warning (10492): VHDL Process Statement warning at regWrite.vhd(49): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 49
Warning (10492): VHDL Process Statement warning at regWrite.vhd(54): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 54
Warning (10492): VHDL Process Statement warning at regWrite.vhd(59): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 59
Warning (10492): VHDL Process Statement warning at regWrite.vhd(64): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 64
Warning (10631): VHDL Process Statement warning at regWrite.vhd(16): inferring latch(es) for signal or variable "M17_var", which holds its previous value in one or more paths through the process File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 16
Warning (10631): VHDL Process Statement warning at regWrite.vhd(16): inferring latch(es) for signal or variable "M16_var", which holds its previous value in one or more paths through the process File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 16
Warning (10631): VHDL Process Statement warning at regWrite.vhd(16): inferring latch(es) for signal or variable "M18_var", which holds its previous value in one or more paths through the process File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 16
Info (10041): Inferred latch for "M18_var" at regWrite.vhd(28) File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 28
Info (10041): Inferred latch for "M16_var[0]" at regWrite.vhd(28) File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 28
Info (10041): Inferred latch for "M16_var[1]" at regWrite.vhd(28) File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 28
Info (10041): Inferred latch for "M17_var[0]" at regWrite.vhd(28) File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 28
Info (10041): Inferred latch for "M17_var[1]" at regWrite.vhd(28) File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 28
Info (12128): Elaborating entity "controlHazard" for hierarchy "controlHazard:ch" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 78
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(26): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 26
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(26): signal "NC_EM_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 26
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(27): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 27
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(28): signal "memDout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 28
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(28): signal "PC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 28
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(38): signal "NC_RE_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 38
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(39): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 39
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(40): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 40
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(41): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 41
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(46): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 46
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(47): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 47
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(47): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 47
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(53): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 53
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(60): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 60
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(61): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 61
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(67): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 67
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(68): signal "T4_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 68
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(68): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 68
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(75): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 75
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(76): signal "Z1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 76
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(76): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 76
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(82): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 82
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(83): signal "T1_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 83
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(83): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 83
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(90): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 90
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(91): signal "RF_pco" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 91
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(91): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 91
Error (12014): Net "M9[1]", which fans out to "Datapath_RISC:dp|M9[1]", cannot be assigned more than one value File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 18
    Error (12015): Net is fed by "execute:e|M9[1]" File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 7
    Error (12015): Net is fed by "memAccess:m|M9[1]" File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 7
Error (12014): Net "M9[0]", which fans out to "Datapath_RISC:dp|M9[0]", cannot be assigned more than one value File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 18
    Error (12015): Net is fed by "execute:e|M9[0]" File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 7
    Error (12015): Net is fed by "memAccess:m|M9[0]" File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 7
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 91 warnings
    Error: Peak virtual memory: 1188 megabytes
    Error: Processing ended: Mon Nov 28 00:23:13 2016
    Error: Elapsed time: 00:00:15
    Error: Total CPU time (on all processors): 00:00:36


