#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 20 20:29:01 2020
# Process ID: 2027
# Current directory: /home/ahish/Sem-4/proc
# Command line: vivado
# Log file: /home/ahish/Sem-4/proc/vivado.log
# Journal file: /home/ahish/Sem-4/proc/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ahish/Sem-4/proc/execute/execute.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6630.234 ; gain = 207.672 ; free physical = 1466 ; free virtual = 5094
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 3
[Thu Feb 20 20:49:57 2020] Launched synth_1...
Run output will be captured here: /home/ahish/Sem-4/proc/execute/execute.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z100ffg1156-2
Top: execute_unit
INFO: [Device 21-403] Loading part xc7z100ffg1156-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7346.109 ; gain = 200.684 ; free physical = 867 ; free virtual = 4594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'execute_unit' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (1#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
INFO: [Synth 8-6157] synthesizing module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:178]
INFO: [Synth 8-6155] done synthesizing module 'decode_instr' (2#1) [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
WARNING: [Synth 8-689] width (5) of port connection 'alu_ctr' does not match port width (4) of module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:128]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_5' [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_5' (3#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6157] synthesizing module 'extender' [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extender' (4#1) [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_32' [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_32' (5#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'adder32bit' [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (6#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'adder32bit' (7#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
WARNING: [Synth 8-7023] instance 'add' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:49]
WARNING: [Synth 8-7023] instance 'sub' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/alu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'alu' (8#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'execute_unit' (9#1) [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[9]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7387.047 ; gain = 241.621 ; free physical = 899 ; free virtual = 4627
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7401.891 ; gain = 256.465 ; free physical = 897 ; free virtual = 4624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7401.891 ; gain = 256.465 ; free physical = 897 ; free virtual = 4624
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7401.891 ; gain = 0.000 ; free physical = 889 ; free virtual = 4616
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7533.621 ; gain = 0.000 ; free physical = 803 ; free virtual = 4532
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 7572.168 ; gain = 426.742 ; free physical = 703 ; free virtual = 4438
24 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 7572.168 ; gain = 720.676 ; free physical = 704 ; free virtual = 4439
reset_run synth_1
launch_runs synth_1 -jobs 3
[Thu Feb 20 20:56:39 2020] Launched synth_1...
Run output will be captured here: /home/ahish/Sem-4/proc/execute/execute.runs/synth_1/runme.log
close [ open /home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v w ]
add_files /home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 3
[Thu Feb 20 21:02:38 2020] Launched synth_1...
Run output will be captured here: /home/ahish/Sem-4/proc/execute/execute.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg1156-2
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7669.078 ; gain = 0.000 ; free physical = 1134 ; free virtual = 4462
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7669.078 ; gain = 0.000 ; free physical = 1066 ; free virtual = 4394
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM16X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 2 instances

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z100ffg1156-2
Top: execute_unit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8092.258 ; gain = 292.945 ; free physical = 480 ; free virtual = 3832
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'execute_unit' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (1#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
INFO: [Synth 8-6157] synthesizing module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:178]
INFO: [Synth 8-6155] done synthesizing module 'decode_instr' (2#1) [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
WARNING: [Synth 8-689] width (5) of port connection 'alu_ctr' does not match port width (4) of module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:128]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_5' [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_5' (3#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6157] synthesizing module 'registers' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'registers' (4#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'ra' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:143]
WARNING: [Synth 8-689] width (5) of port connection 'rb' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:143]
WARNING: [Synth 8-689] width (5) of port connection 'rw' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:143]
WARNING: [Synth 8-689] width (32) of port connection 'busW' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:143]
WARNING: [Synth 8-689] width (32) of port connection 'busA' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:143]
WARNING: [Synth 8-689] width (32) of port connection 'busB' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:143]
INFO: [Synth 8-6157] synthesizing module 'extender' [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extender' (5#1) [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_32' [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_32' (6#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'adder32bit' [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (7#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'adder32bit' (8#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
WARNING: [Synth 8-7023] instance 'add' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:49]
WARNING: [Synth 8-7023] instance 'sub' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/alu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'execute_unit' (10#1) [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
WARNING: [Synth 8-3917] design execute_unit has port busA[31] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[30] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[29] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[28] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[27] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[26] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[25] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[24] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[23] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[22] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[21] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[20] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[19] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[18] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[17] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[16] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[15] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[14] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[13] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[12] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[11] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[10] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[9] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[8] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[7] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[6] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[5] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[4] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[3] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[2] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busA[1] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[31] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[30] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[29] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[28] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[27] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[26] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[25] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[24] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[23] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[22] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[21] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[20] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[19] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[18] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[17] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[16] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[15] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[14] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[13] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[12] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[11] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[10] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[9] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[8] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[7] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[6] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[5] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[4] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[3] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[2] driven by constant 0
WARNING: [Synth 8-3917] design execute_unit has port busB[1] driven by constant 0
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[9]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8139.195 ; gain = 339.883 ; free physical = 523 ; free virtual = 3875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8157.008 ; gain = 357.695 ; free physical = 526 ; free virtual = 3877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8157.008 ; gain = 357.695 ; free physical = 526 ; free virtual = 3877
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8157.008 ; gain = 0.000 ; free physical = 520 ; free virtual = 3872
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 62 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8254.762 ; gain = 0.000 ; free physical = 444 ; free virtual = 3796
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 8270.770 ; gain = 471.457 ; free physical = 311 ; free virtual = 3663
26 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 8270.770 ; gain = 484.457 ; free physical = 311 ; free virtual = 3663
reset_run synth_1
launch_runs synth_1 -jobs 3
[Thu Feb 20 21:06:00 2020] Launched synth_1...
Run output will be captured here: /home/ahish/Sem-4/proc/execute/execute.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
[Thu Feb 20 21:07:16 2020] Launched synth_1...
Run output will be captured here: /home/ahish/Sem-4/proc/execute/execute.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8305.754 ; gain = 2.969 ; free physical = 141 ; free virtual = 2751
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'execute_unit' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (1#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
INFO: [Synth 8-6157] synthesizing module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:178]
INFO: [Synth 8-6155] done synthesizing module 'decode_instr' (2#1) [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
WARNING: [Synth 8-689] width (5) of port connection 'alu_ctr' does not match port width (4) of module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:130]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_5' [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_5' (3#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6157] synthesizing module 'registers' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'registers' (4#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'ra' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
WARNING: [Synth 8-689] width (5) of port connection 'rb' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
WARNING: [Synth 8-689] width (5) of port connection 'rw' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
WARNING: [Synth 8-689] width (32) of port connection 'busW' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
WARNING: [Synth 8-689] width (32) of port connection 'busA' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
WARNING: [Synth 8-689] width (32) of port connection 'busB' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
INFO: [Synth 8-6157] synthesizing module 'extender' [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extender' (5#1) [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_32' [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_32' (6#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'adder32bit' [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (7#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'adder32bit' (8#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
WARNING: [Synth 8-7023] instance 'add' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:49]
WARNING: [Synth 8-7023] instance 'sub' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/alu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'execute_unit' (10#1) [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[9]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8334.754 ; gain = 31.969 ; free physical = 213 ; free virtual = 2790
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8349.598 ; gain = 46.812 ; free physical = 208 ; free virtual = 2785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8349.598 ; gain = 46.812 ; free physical = 206 ; free virtual = 2783
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8349.598 ; gain = 0.000 ; free physical = 311 ; free virtual = 2899
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 8446.426 ; gain = 143.641 ; free physical = 250 ; free virtual = 2819
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 8533.301 ; gain = 0.000 ; free physical = 866 ; free virtual = 3489
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'execute_unit' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (1#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
INFO: [Synth 8-6157] synthesizing module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:178]
INFO: [Synth 8-6155] done synthesizing module 'decode_instr' (2#1) [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
WARNING: [Synth 8-689] width (5) of port connection 'alu_ctr' does not match port width (4) of module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:130]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_5' [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_5' (3#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6157] synthesizing module 'registers' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'registers' (4#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'ra' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
WARNING: [Synth 8-689] width (5) of port connection 'rb' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
WARNING: [Synth 8-689] width (5) of port connection 'rw' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
WARNING: [Synth 8-689] width (32) of port connection 'busW' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
WARNING: [Synth 8-689] width (32) of port connection 'busA' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
WARNING: [Synth 8-689] width (32) of port connection 'busB' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
INFO: [Synth 8-6157] synthesizing module 'extender' [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extender' (5#1) [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_32' [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_32' (6#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'adder32bit' [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (7#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'adder32bit' (8#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
WARNING: [Synth 8-7023] instance 'add' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:49]
WARNING: [Synth 8-7023] instance 'sub' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/alu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'execute_unit' (10#1) [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[9]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8533.301 ; gain = 0.000 ; free physical = 909 ; free virtual = 3533
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8533.301 ; gain = 0.000 ; free physical = 910 ; free virtual = 3534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8533.301 ; gain = 0.000 ; free physical = 910 ; free virtual = 3534
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 8533.301 ; gain = 0.000 ; free physical = 1133 ; free virtual = 3756
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 8560.180 ; gain = 26.879 ; free physical = 956 ; free virtual = 3580
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8560.180 ; gain = 0.000 ; free physical = 855 ; free virtual = 3479
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'execute_unit' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (1#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
INFO: [Synth 8-6157] synthesizing module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:178]
INFO: [Synth 8-6155] done synthesizing module 'decode_instr' (2#1) [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
WARNING: [Synth 8-689] width (5) of port connection 'alu_ctr' does not match port width (4) of module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:130]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_5' [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_5' (3#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6157] synthesizing module 'registers' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'registers' (4#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'ra' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
WARNING: [Synth 8-689] width (5) of port connection 'rb' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
WARNING: [Synth 8-689] width (5) of port connection 'rw' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
WARNING: [Synth 8-689] width (32) of port connection 'busW' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
WARNING: [Synth 8-689] width (32) of port connection 'busA' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
WARNING: [Synth 8-689] width (32) of port connection 'busB' does not match port width (1) of module 'registers' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:145]
INFO: [Synth 8-6157] synthesizing module 'extender' [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extender' (5#1) [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_32' [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_32' (6#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'adder32bit' [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (7#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'adder32bit' (8#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
WARNING: [Synth 8-7023] instance 'add' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:49]
WARNING: [Synth 8-7023] instance 'sub' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/alu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'execute_unit' (10#1) [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[9]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8560.180 ; gain = 0.000 ; free physical = 893 ; free virtual = 3518
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8560.180 ; gain = 0.000 ; free physical = 896 ; free virtual = 3520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8560.180 ; gain = 0.000 ; free physical = 896 ; free virtual = 3520
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8560.180 ; gain = 0.000 ; free physical = 1110 ; free virtual = 3734
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 8585.125 ; gain = 24.945 ; free physical = 960 ; free virtual = 3584
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8585.125 ; gain = 0.000 ; free physical = 826 ; free virtual = 3461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'execute_unit' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (1#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
INFO: [Synth 8-6157] synthesizing module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:178]
INFO: [Synth 8-6155] done synthesizing module 'decode_instr' (2#1) [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
WARNING: [Synth 8-689] width (5) of port connection 'alu_ctr' does not match port width (4) of module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:130]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_5' [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_5' (3#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6157] synthesizing module 'registers' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'registers' (4#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6157] synthesizing module 'extender' [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extender' (5#1) [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_32' [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_32' (6#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'adder32bit' [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (7#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'adder32bit' (8#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
WARNING: [Synth 8-7023] instance 'add' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:49]
WARNING: [Synth 8-7023] instance 'sub' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/alu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'execute_unit' (10#1) [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[9]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8585.125 ; gain = 0.000 ; free physical = 866 ; free virtual = 3501
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8585.125 ; gain = 0.000 ; free physical = 866 ; free virtual = 3501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8585.125 ; gain = 0.000 ; free physical = 866 ; free virtual = 3501
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8585.125 ; gain = 0.000 ; free physical = 1060 ; free virtual = 3695
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 8606.004 ; gain = 20.879 ; free physical = 927 ; free virtual = 3562
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8649.047 ; gain = 0.000 ; free physical = 814 ; free virtual = 3450
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'execute_unit' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (1#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
INFO: [Synth 8-6157] synthesizing module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:178]
INFO: [Synth 8-6155] done synthesizing module 'decode_instr' (2#1) [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
WARNING: [Synth 8-689] width (5) of port connection 'alu_ctr' does not match port width (4) of module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:130]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_5' [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_5' (3#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6157] synthesizing module 'registers' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'registers' (4#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6157] synthesizing module 'extender' [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extender' (5#1) [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_32' [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_32' (6#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'adder32bit' [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (7#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'adder32bit' (8#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
WARNING: [Synth 8-7023] instance 'add' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:49]
WARNING: [Synth 8-7023] instance 'sub' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/alu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'execute_unit' (10#1) [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[9]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8649.047 ; gain = 0.000 ; free physical = 853 ; free virtual = 3488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8649.047 ; gain = 0.000 ; free physical = 853 ; free virtual = 3489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8649.047 ; gain = 0.000 ; free physical = 853 ; free virtual = 3489
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8649.047 ; gain = 0.000 ; free physical = 1064 ; free virtual = 3700
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 8679.906 ; gain = 30.859 ; free physical = 920 ; free virtual = 3556
file mkdir /home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/execute_tb1.v w ]
add_files -fileset sim_1 /home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/execute_tb1.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 3
[Thu Feb 20 21:26:50 2020] Launched synth_1...
Run output will be captured here: /home/ahish/Sem-4/proc/execute/execute.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execute_tb4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj execute_tb4_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/execute_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_tb4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb4_behav xil_defaultlib.execute_tb4 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb4_behav xil_defaultlib.execute_tb4 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'alu_ctr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:130]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 24. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.execute_tb4
Compiling module xil_defaultlib.glbl
Built simulation snapshot execute_tb4_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim/xsim.dir/execute_tb4_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim/xsim.dir/execute_tb4_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb 20 21:28:48 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 20 21:28:48 2020...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 8708.930 ; gain = 0.000 ; free physical = 787 ; free virtual = 3434
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "execute_tb4_behav -key {Behavioral:sim_1:Functional:execute_tb4} -tclbatch {execute_tb4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source execute_tb4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'execute_tb4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 8791.734 ; gain = 82.805 ; free physical = 722 ; free virtual = 3400
add_bp {/home/ahish/Sem-4/proc/execute/src/execute_unit.v} 139
remove_bps -file {/home/ahish/Sem-4/proc/execute/src/execute_unit.v} -line 139
add_bp {/home/ahish/Sem-4/proc/execute/src/execute_unit.v} 139
remove_bps -file {/home/ahish/Sem-4/proc/execute/src/execute_unit.v} -line 139
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8817.754 ; gain = 0.000 ; free physical = 658 ; free virtual = 3361
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execute_tb4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj execute_tb4_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/execute_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_tb4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb4_behav xil_defaultlib.execute_tb4 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb4_behav xil_defaultlib.execute_tb4 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'alu_ctr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:130]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 24. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.execute_tb4
Compiling module xil_defaultlib.glbl
Built simulation snapshot execute_tb4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "execute_tb4_behav -key {Behavioral:sim_1:Functional:execute_tb4} -tclbatch {execute_tb4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source execute_tb4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'execute_tb4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8839.754 ; gain = 22.000 ; free physical = 654 ; free virtual = 3358
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execute_tb4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj execute_tb4_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/execute_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_tb4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb4_behav xil_defaultlib.execute_tb4 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb4_behav xil_defaultlib.execute_tb4 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'alu_ctr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:130]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 24. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.execute_tb4
Compiling module xil_defaultlib.glbl
Built simulation snapshot execute_tb4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "execute_tb4_behav -key {Behavioral:sim_1:Functional:execute_tb4} -tclbatch {execute_tb4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source execute_tb4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'execute_tb4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8887.777 ; gain = 27.004 ; free physical = 623 ; free virtual = 3328
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execute_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj execute_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'datamem_out' is not allowed [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/execute_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'alu_ctr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:131]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 24. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.execute_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot execute_tb1_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim/xsim.dir/execute_tb1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim/xsim.dir/execute_tb1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb 20 21:55:21 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 20 21:55:21 2020...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8932.809 ; gain = 0.000 ; free physical = 489 ; free virtual = 3196
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "execute_tb1_behav -key {Behavioral:sim_1:Functional:execute_tb1} -tclbatch {execute_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source execute_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'execute_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 9004.648 ; gain = 71.840 ; free physical = 586 ; free virtual = 3293
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9004.648 ; gain = 0.000 ; free physical = 600 ; free virtual = 3307
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 21:58:38 2020...
