; SMT-LIBv2 description generated by Yosys 0.55 (git sha1 60f126cd0, clang++ 18.1.8 -fPIC -O3)
; yosys-smt2-module wb_interconnect
(declare-sort |wb_interconnect_s| 0)
(declare-fun |wb_interconnect_is| (|wb_interconnect_s|) Bool)
(declare-fun |wb_interconnect#0| (|wb_interconnect_s|) (_ BitVec 16)) ; \WBM_ADR_O [31:16]
(define-fun |wb_interconnect#1| ((state |wb_interconnect_s|)) Bool (= (|wb_interconnect#0| state) #b0000000100000000)) ; \uart_sel
; yosys-smt2-wire uart_sel 1
(define-fun |wb_interconnect_n uart_sel| ((state |wb_interconnect_s|)) Bool (|wb_interconnect#1| state))
(define-fun |wb_interconnect#2| ((state |wb_interconnect_s|)) Bool (= (|wb_interconnect#0| state) #b0000000000010000)) ; \dmem_sel
; yosys-smt2-wire dmem_sel 1
(define-fun |wb_interconnect_n dmem_sel| ((state |wb_interconnect_s|)) Bool (|wb_interconnect#2| state))
; yosys-smt2-anyseq wb_interconnect#3 1 $auto$setundef.cc:348:execute$186
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": 3, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |wb_interconnect#3| (|wb_interconnect_s|) (_ BitVec 1)) ; \clk
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
(define-fun |wb_interconnect_n clk| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#3| state)) #b1))
(declare-fun |wb_interconnect#4| (|wb_interconnect_s|) Bool) ; \WBM_WE_O
; yosys-smt2-output WBS_WE_I 1
; yosys-smt2-wire WBS_WE_I 1
(define-fun |wb_interconnect_n WBS_WE_I| ((state |wb_interconnect_s|)) Bool (|wb_interconnect#4| state))
(declare-fun |wb_interconnect#5| (|wb_interconnect_s|) (_ BitVec 4)) ; \WBM_SEL_O
; yosys-smt2-output WBS_SEL_I 4
; yosys-smt2-wire WBS_SEL_I 4
(define-fun |wb_interconnect_n WBS_SEL_I| ((state |wb_interconnect_s|)) (_ BitVec 4) (|wb_interconnect#5| state))
(declare-fun |wb_interconnect#6| (|wb_interconnect_s|) (_ BitVec 32)) ; \WBM_DAT_O
; yosys-smt2-output WBS_DAT_I 32
; yosys-smt2-wire WBS_DAT_I 32
(define-fun |wb_interconnect_n WBS_DAT_I| ((state |wb_interconnect_s|)) (_ BitVec 32) (|wb_interconnect#6| state))
(declare-fun |wb_interconnect#7| (|wb_interconnect_s|) (_ BitVec 16)) ; \WBM_ADR_O [15:0]
; yosys-smt2-output WBS_ADR_I 32
; yosys-smt2-wire WBS_ADR_I 32
(define-fun |wb_interconnect_n WBS_ADR_I| ((state |wb_interconnect_s|)) (_ BitVec 32) (concat (|wb_interconnect#0| state) (|wb_interconnect#7| state)))
; yosys-smt2-input WBM_WE_O 1
; yosys-smt2-wire WBM_WE_O 1
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_WE_O"], "smtname": "WBM_WE_O", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_interconnect_n WBM_WE_O| ((state |wb_interconnect_s|)) Bool (|wb_interconnect#4| state))
(declare-fun |wb_interconnect#8| (|wb_interconnect_s|) Bool) ; \WBM_STB_O
; yosys-smt2-input WBM_STB_O 1
; yosys-smt2-wire WBM_STB_O 1
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_STB_O"], "smtname": "WBM_STB_O", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_interconnect_n WBM_STB_O| ((state |wb_interconnect_s|)) Bool (|wb_interconnect#8| state))
; yosys-smt2-input WBM_SEL_O 4
; yosys-smt2-wire WBM_SEL_O 4
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_SEL_O"], "smtname": "WBM_SEL_O", "smtoffset": 0, "type": "input", "width": 4}
(define-fun |wb_interconnect_n WBM_SEL_O| ((state |wb_interconnect_s|)) (_ BitVec 4) (|wb_interconnect#5| state))
(declare-fun |wb_interconnect#9| (|wb_interconnect_s|) (_ BitVec 1)) ; \UART_WBS_ERR_O
(define-fun |wb_interconnect#10| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#1| state) (|wb_interconnect#9| state) #b0)) ; $verific$n115$11
(declare-fun |wb_interconnect#11| (|wb_interconnect_s|) (_ BitVec 1)) ; \DMEM_WBS_ERR_O
(define-fun |wb_interconnect#12| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#2| state) (|wb_interconnect#11| state) (|wb_interconnect#10| state))) ; \WBM_ERR_I
; yosys-smt2-output WBM_ERR_I 1
; yosys-smt2-wire WBM_ERR_I 1
(define-fun |wb_interconnect_n WBM_ERR_I| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#12| state)) #b1))
; yosys-smt2-input WBM_DAT_O 32
; yosys-smt2-wire WBM_DAT_O 32
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_DAT_O"], "smtname": "WBM_DAT_O", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |wb_interconnect_n WBM_DAT_O| ((state |wb_interconnect_s|)) (_ BitVec 32) (|wb_interconnect#6| state))
(declare-fun |wb_interconnect#13| (|wb_interconnect_s|) (_ BitVec 32)) ; \UART_WBS_DAT_O
(define-fun |wb_interconnect#14| ((state |wb_interconnect_s|)) (_ BitVec 32) (ite (|wb_interconnect#1| state) (|wb_interconnect#13| state) #b00000000000000000000000000000000)) ; $verific$n82$56
(declare-fun |wb_interconnect#15| (|wb_interconnect_s|) (_ BitVec 32)) ; \DMEM_WBS_DAT_O
(define-fun |wb_interconnect#16| ((state |wb_interconnect_s|)) (_ BitVec 32) (ite (|wb_interconnect#2| state) (|wb_interconnect#15| state) (|wb_interconnect#14| state))) ; \WBM_DAT_I
; yosys-smt2-output WBM_DAT_I 32
; yosys-smt2-wire WBM_DAT_I 32
(define-fun |wb_interconnect_n WBM_DAT_I| ((state |wb_interconnect_s|)) (_ BitVec 32) (|wb_interconnect#16| state))
(declare-fun |wb_interconnect#17| (|wb_interconnect_s|) Bool) ; \WBM_CYC_O
; yosys-smt2-input WBM_CYC_O 1
; yosys-smt2-wire WBM_CYC_O 1
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_CYC_O"], "smtname": "WBM_CYC_O", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_interconnect_n WBM_CYC_O| ((state |wb_interconnect_s|)) Bool (|wb_interconnect#17| state))
; yosys-smt2-input WBM_ADR_O 32
; yosys-smt2-wire WBM_ADR_O 32
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_ADR_O"], "smtname": "WBM_ADR_O", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |wb_interconnect_n WBM_ADR_O| ((state |wb_interconnect_s|)) (_ BitVec 32) (concat (|wb_interconnect#0| state) (|wb_interconnect#7| state)))
(declare-fun |wb_interconnect#18| (|wb_interconnect_s|) (_ BitVec 1)) ; \UART_WBS_ACK_O
(define-fun |wb_interconnect#19| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#1| state) (|wb_interconnect#18| state) #b0)) ; $verific$n116$12
(declare-fun |wb_interconnect#20| (|wb_interconnect_s|) (_ BitVec 1)) ; \DMEM_WBS_ACK_O
(define-fun |wb_interconnect#21| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#2| state) (|wb_interconnect#20| state) (|wb_interconnect#19| state))) ; \WBM_ACK_I
; yosys-smt2-output WBM_ACK_I 1
; yosys-smt2-wire WBM_ACK_I 1
(define-fun |wb_interconnect_n WBM_ACK_I| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#21| state)) #b1))
(define-fun |wb_interconnect#22| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#1| state) (ite (|wb_interconnect#8| state) #b1 #b0) #b0)) ; $verific$n118$14
(define-fun |wb_interconnect#23| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#2| state) #b0 (|wb_interconnect#22| state))) ; \UART_WBS_STB_I
; yosys-smt2-output UART_WBS_STB_I 1
; yosys-smt2-wire UART_WBS_STB_I 1
(define-fun |wb_interconnect_n UART_WBS_STB_I| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#23| state)) #b1))
; yosys-smt2-input UART_WBS_ERR_O 1
; yosys-smt2-wire UART_WBS_ERR_O 1
; yosys-smt2-witness {"offset": 0, "path": ["\\UART_WBS_ERR_O"], "smtname": "UART_WBS_ERR_O", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_interconnect_n UART_WBS_ERR_O| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#9| state)) #b1))
; yosys-smt2-input UART_WBS_DAT_O 32
; yosys-smt2-wire UART_WBS_DAT_O 32
; yosys-smt2-witness {"offset": 0, "path": ["\\UART_WBS_DAT_O"], "smtname": "UART_WBS_DAT_O", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |wb_interconnect_n UART_WBS_DAT_O| ((state |wb_interconnect_s|)) (_ BitVec 32) (|wb_interconnect#13| state))
(define-fun |wb_interconnect#24| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#1| state) (ite (|wb_interconnect#17| state) #b1 #b0) #b0)) ; $verific$n117$13
(define-fun |wb_interconnect#25| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#2| state) #b0 (|wb_interconnect#24| state))) ; \UART_WBS_CYC_I
; yosys-smt2-output UART_WBS_CYC_I 1
; yosys-smt2-wire UART_WBS_CYC_I 1
(define-fun |wb_interconnect_n UART_WBS_CYC_I| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#25| state)) #b1))
; yosys-smt2-input UART_WBS_ACK_O 1
; yosys-smt2-wire UART_WBS_ACK_O 1
; yosys-smt2-witness {"offset": 0, "path": ["\\UART_WBS_ACK_O"], "smtname": "UART_WBS_ACK_O", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_interconnect_n UART_WBS_ACK_O| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#18| state)) #b1))
(define-fun |wb_interconnect#26| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#2| state) (ite (|wb_interconnect#8| state) #b1 #b0) #b0)) ; \DMEM_WBS_STB_I
; yosys-smt2-output DMEM_WBS_STB_I 1
; yosys-smt2-wire DMEM_WBS_STB_I 1
(define-fun |wb_interconnect_n DMEM_WBS_STB_I| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#26| state)) #b1))
; yosys-smt2-input DMEM_WBS_ERR_O 1
; yosys-smt2-wire DMEM_WBS_ERR_O 1
; yosys-smt2-witness {"offset": 0, "path": ["\\DMEM_WBS_ERR_O"], "smtname": "DMEM_WBS_ERR_O", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_interconnect_n DMEM_WBS_ERR_O| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#11| state)) #b1))
; yosys-smt2-input DMEM_WBS_DAT_O 32
; yosys-smt2-wire DMEM_WBS_DAT_O 32
; yosys-smt2-witness {"offset": 0, "path": ["\\DMEM_WBS_DAT_O"], "smtname": "DMEM_WBS_DAT_O", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |wb_interconnect_n DMEM_WBS_DAT_O| ((state |wb_interconnect_s|)) (_ BitVec 32) (|wb_interconnect#15| state))
(define-fun |wb_interconnect#27| ((state |wb_interconnect_s|)) (_ BitVec 1) (ite (|wb_interconnect#2| state) (ite (|wb_interconnect#17| state) #b1 #b0) #b0)) ; \DMEM_WBS_CYC_I
; yosys-smt2-output DMEM_WBS_CYC_I 1
; yosys-smt2-wire DMEM_WBS_CYC_I 1
(define-fun |wb_interconnect_n DMEM_WBS_CYC_I| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#27| state)) #b1))
; yosys-smt2-input DMEM_WBS_ACK_O 1
; yosys-smt2-wire DMEM_WBS_ACK_O 1
; yosys-smt2-witness {"offset": 0, "path": ["\\DMEM_WBS_ACK_O"], "smtname": "DMEM_WBS_ACK_O", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_interconnect_n DMEM_WBS_ACK_O| ((state |wb_interconnect_s|)) Bool (= ((_ extract 0 0) (|wb_interconnect#20| state)) #b1))
(define-fun |wb_interconnect#28| ((state |wb_interconnect_s|)) (_ BitVec 1) (bvnot (|wb_interconnect#3| state))) ; $auto$rtlil.cc:2957:Not$189
; yosys-smt2-assume 0 $auto$formalff.cc:981:execute$190
(define-fun |wb_interconnect_u 0| ((state |wb_interconnect_s|)) Bool (or (= ((_ extract 0 0) (|wb_interconnect#28| state)) #b1) (not true))) ; $auto$formalff.cc:981:execute$190
(define-fun |wb_interconnect_a| ((state |wb_interconnect_s|)) Bool true)
(define-fun |wb_interconnect_u| ((state |wb_interconnect_s|)) Bool 
  (|wb_interconnect_u 0| state)
)
(define-fun |wb_interconnect_i| ((state |wb_interconnect_s|)) Bool true)
(define-fun |wb_interconnect_h| ((state |wb_interconnect_s|)) Bool true)
(define-fun |wb_interconnect_t| ((state |wb_interconnect_s|) (next_state |wb_interconnect_s|)) Bool true) ; end of module wb_interconnect
; yosys-smt2-topmod wb_interconnect
; end of yosys output
