Info: constrained 'rgb0' to bel 'X4/Y31/io0'
Info: constrained 'rgb1' to bel 'X5/Y31/io0'
Info: constrained 'rgb2' to bel 'X6/Y31/io0'
Warning: unmatched constraint 'pmod_1' (on line 4)
Warning: unmatched constraint 'pmod_2' (on line 5)
Warning: unmatched constraint 'pmod_3' (on line 6)
Warning: unmatched constraint 'pmod_4' (on line 7)
Warning: unmatched constraint 'pmoda_1' (on line 8)
Warning: unmatched constraint 'pmoda_2' (on line 9)
Warning: unmatched constraint 'pmoda_3' (on line 10)
Warning: unmatched constraint 'pmoda_4' (on line 11)
Info: constrained 'clki' to bel 'X12/Y0/io1'
Warning: unmatched constraint 'user_1' (on line 13)
Warning: unmatched constraint 'user_2' (on line 14)
Warning: unmatched constraint 'user_3' (on line 15)
Warning: unmatched constraint 'user_4' (on line 16)
Warning: unmatched constraint 'touch_1' (on line 17)
Warning: unmatched constraint 'touch_2' (on line 18)
Warning: unmatched constraint 'touch_3' (on line 19)
Warning: unmatched constraint 'touch_4' (on line 20)
Warning: unmatched constraint 'spi_mosi' (on line 21)
Warning: unmatched constraint 'spi_miso' (on line 22)
Warning: unmatched constraint 'spi_clk' (on line 23)
Warning: unmatched constraint 'spi_io2' (on line 24)
Warning: unmatched constraint 'spi_io3' (on line 25)
Warning: unmatched constraint 'spi_cs' (on line 26)
Info: constrained 'usb_dn' to bel 'X19/Y31/io0'
Info: constrained 'usb_dp' to bel 'X19/Y31/io1'
Info: constrained 'usb_dp_pu' to bel 'X12/Y31/io0'

Info: Packing constants..
Info: Packing IOs..
Info: usb_dp feeds SB_IO u_usb_dp, removing $nextpnr_iobuf usb_dp.
Info: usb_dn feeds SB_IO u_usb_dn, removing $nextpnr_iobuf usb_dn.
Info: rgb2 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: rgb1 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: rgb0 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: Packing LUT-FFs..
Info:      965 LCs used as LUT4 only
Info:      462 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       85 LCs used as DFF only
Info: Packing carries..
Info:       17 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained SB_RGBA_DRV 'RGBA_DRIVER' to X0/Y30/rgba_drv_0
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting u_usb_cdc.u_sie.rstn_i_SB_LUT4_I3_O [reset] (fanout 325)
Info: promoting clk_12mhz (fanout 162)
Info: promoting u_app.rstn_SB_LUT4_I3_O [reset] (fanout 138)
Info: promoting u_usb_cdc.u_sie.rstn_i_SB_LUT4_I3_1_O [reset] (fanout 37)
Info: promoting u_app.rstn_i_SB_LUT4_I3_O [reset] (fanout 31)
Info: promoting u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_O [cen] (fanout 76)
Info: promoting u_usb_cdc.u_bulk_endp.out_full_q_SB_LUT4_I2_O_SB_LUT4_I2_O [cen] (fanout 72)
Info: Constraining chains...
Info:       24 LCs used to legalise carry chains.
Info: Checksum: 0xe308e974

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x5147408b

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1555/ 5280    29%
Info: 	        ICESTORM_RAM:     4/   30    13%
Info: 	               SB_IO:     4/   96     4%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     1/    1   100%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 5 cells based on constraints.
Info: Creating initial analytic placement for 1446 cells, random placement wirelen = 39844.
Info:     at initial placer iter 0, wirelen = 179
Info:     at initial placer iter 1, wirelen = 115
Info:     at initial placer iter 2, wirelen = 150
Info:     at initial placer iter 3, wirelen = 201
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 146, spread = 7074, legal = 7717; time = 0.12s
Info:     at iteration #2, type ALL: wirelen solved = 494, spread = 5775, legal = 6742; time = 0.14s
Info:     at iteration #3, type ALL: wirelen solved = 635, spread = 5935, legal = 6567; time = 0.26s
Info:     at iteration #4, type ALL: wirelen solved = 935, spread = 5536, legal = 6005; time = 0.53s
Info:     at iteration #5, type ALL: wirelen solved = 1221, spread = 5029, legal = 5631; time = 0.19s
Info:     at iteration #6, type ALL: wirelen solved = 1354, spread = 5106, legal = 5577; time = 0.43s
Info:     at iteration #7, type ALL: wirelen solved = 1568, spread = 4962, legal = 5631; time = 0.12s
Info:     at iteration #8, type ALL: wirelen solved = 1654, spread = 4739, legal = 5643; time = 0.04s
Info:     at iteration #9, type ALL: wirelen solved = 1697, spread = 4787, legal = 5806; time = 0.37s
Info:     at iteration #10, type ALL: wirelen solved = 1902, spread = 4726, legal = 5445; time = 0.35s
Info:     at iteration #11, type ALL: wirelen solved = 1981, spread = 4348, legal = 5526; time = 0.07s
Info:     at iteration #12, type ALL: wirelen solved = 1974, spread = 4645, legal = 5605; time = 0.24s
Info:     at iteration #13, type ALL: wirelen solved = 2301, spread = 4699, legal = 5358; time = 0.04s
Info:     at iteration #14, type ALL: wirelen solved = 2383, spread = 4563, legal = 5767; time = 0.04s
Info:     at iteration #15, type ALL: wirelen solved = 2411, spread = 4804, legal = 5274; time = 0.04s
Info:     at iteration #16, type ALL: wirelen solved = 2629, spread = 4632, legal = 5442; time = 0.04s
Info:     at iteration #17, type ALL: wirelen solved = 2616, spread = 4792, legal = 6018; time = 0.04s
Info:     at iteration #18, type ALL: wirelen solved = 2883, spread = 4935, legal = 5827; time = 0.04s
Info:     at iteration #19, type ALL: wirelen solved = 2992, spread = 5203, legal = 6269; time = 0.04s
Info:     at iteration #20, type ALL: wirelen solved = 3195, spread = 5135, legal = 5852; time = 0.04s
Info: HeAP Placer Time: 3.44s
Info:   of which solving equations: 0.53s
Info:   of which spreading cells: 0.09s
Info:   of which strict legalisation: 2.65s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 474, wirelen = 5274
Info:   at iteration #5: temp = 0.000000, timing cost = 469, wirelen = 4548
Info:   at iteration #10: temp = 0.000000, timing cost = 475, wirelen = 4193
Info:   at iteration #15: temp = 0.000000, timing cost = 469, wirelen = 4018
Info:   at iteration #20: temp = 0.000000, timing cost = 468, wirelen = 3896
Info:   at iteration #25: temp = 0.000000, timing cost = 466, wirelen = 3826
Info:   at iteration #30: temp = 0.000000, timing cost = 462, wirelen = 3806
Info:   at iteration #31: temp = 0.000000, timing cost = 461, wirelen = 3802 
Info: SA placement time 1.64s

Info: Max frequency for clock 'clk_12mhz_$glb_clk': 38.28 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock           'clk_3mhz': 87.95 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock                'clk': 26.02 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                    -> posedge clk               : 4.59 ns
Info: Max delay posedge clk                -> <async>                   : 9.49 ns
Info: Max delay posedge clk                -> posedge clk_12mhz_$glb_clk: 17.75 ns
Info: Max delay posedge clk                -> posedge clk_3mhz          : 13.62 ns
Info: Max delay posedge clk_12mhz_$glb_clk -> posedge clk               : 16.23 ns
Info: Max delay posedge clk_3mhz           -> <async>                   : 6.12 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [ 44906,  46629) |*******+
Info: [ 46629,  48352) | 
Info: [ 48352,  50075) | 
Info: [ 50075,  51798) |*+
Info: [ 51798,  53521) |**+
Info: [ 53521,  55244) |*********+
Info: [ 55244,  56967) |+
Info: [ 56967,  58690) |***+
Info: [ 58690,  60413) |********+
Info: [ 60413,  62136) |***+
Info: [ 62136,  63859) |*****+
Info: [ 63859,  65582) |**************+
Info: [ 65582,  67305) |************************+
Info: [ 67305,  69028) |*************************************+
Info: [ 69028,  70751) |**********************+
Info: [ 70751,  72474) |*************+
Info: [ 72474,  74197) |*********************+
Info: [ 74197,  75920) |*********************+
Info: [ 75920,  77643) |*************************************+
Info: [ 77643,  79366) |************************************************************ 
Info: Checksum: 0x4af48504

Info: Routing..
Info: Setting up routing queue.
Info: Routing 5630 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       47        856 |   47   856 |      4681|       0.07       0.07|
Info:       2000 |      126       1777 |   79   921 |      3765|       0.06       0.14|
Info:       3000 |      252       2651 |  126   874 |      2917|       0.13       0.27|
Info:       4000 |      454       3449 |  202   798 |      2194|       0.09       0.36|
Info:       5000 |      612       4291 |  158   842 |      1402|       0.09       0.45|
Info:       6000 |      919       4984 |  307   693 |       805|       0.14       0.59|
Info:       7000 |     1101       5802 |  182   818 |        53|       0.22       0.81|
Info:       7056 |     1103       5857 |    2    55 |         0|       0.03       0.84|
Info: Routing complete.
Info: Router1 time 0.84s
Info: Checksum: 0x2e11deab

Info: Critical path report for clock 'clk_12mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source u_app.wait_cnt_d_SB_LUT4_O_3_LC.O
Info:  1.8  3.2    Net u_app.wait_cnt_q[4] budget 9.167000 ns (5,9) -> (5,9)
Info:                Sink u_app.wait_cnt_d_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.8-114.37
Info:                  ../hdl/demo/app.v:123.21-123.31
Info:  1.3  4.4  Source u_app.wait_cnt_d_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  1.8  6.2    Net u_app.wait_cnt_d_SB_LUT4_O_I0_SB_LUT4_O_I2[0] budget 9.166000 ns (5,9) -> (4,9)
Info:                Sink u_app.wait_cnt_d_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  7.4  Source u_app.wait_cnt_d_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.1 10.5    Net u_app.wait_cnt_d_SB_LUT4_O_I0[0] budget 9.166000 ns (4,9) -> (4,14)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 11.7  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.O
Info:  1.8 13.4    Net u_app.state_q_SB_DFFR_Q_7_D_SB_LUT4_O_I1[1] budget 9.166000 ns (4,14) -> (4,14)
Info:                Sink u_app.mem_valid_q_SB_LUT4_I1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 14.6  Source u_app.mem_valid_q_SB_LUT4_I1_LC.O
Info:  1.8 16.4    Net u_app.mem_valid_q_SB_LUT4_I1_O[1] budget 9.166000 ns (4,14) -> (3,14)
Info:                Sink u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 17.6  Source u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I2_LC.O
Info:  1.8 19.4    Net u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I2_O[0] budget 9.166000 ns (3,14) -> (2,14)
Info:                Sink u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 20.6  Source u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_LC.O
Info:  1.8 22.3    Net u_app.byte_cnt_q_SB_DFFER_Q_E_SB_LUT4_O_I2[1] budget 9.166000 ns (2,14) -> (2,14)
Info:                Sink u_app.byte_cnt_q_SB_DFFER_Q_23_E_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 23.5  Source u_app.byte_cnt_q_SB_DFFER_Q_23_E_SB_LUT4_O_LC.O
Info:  3.5 27.1    Net u_app.byte_cnt_q_SB_DFFER_Q_23_E budget 9.166000 ns (2,14) -> (1,15)
Info:                Sink u_app.byte_cnt_d_SB_LUT4_O_3_LC.CEN
Info:  0.1 27.2  Setup u_app.byte_cnt_d_SB_LUT4_O_3_LC.CEN
Info: 10.0 ns logic, 17.2 ns routing

Info: Critical path report for clock 'clk_3mhz' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source up_cnt_SB_LUT4_I3_LC.O
Info:  1.8  3.2    Net up_cnt[0] budget 74.223999 ns (2,27) -> (1,27)
Info:                Sink $nextpnr_ICESTORM_LC_10.I1
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.7  3.8  Source $nextpnr_ICESTORM_LC_10.COUT
Info:  0.0  3.8    Net $nextpnr_ICESTORM_LC_10$O budget 0.000000 ns (1,27) -> (1,27)
Info:                Sink up_cnt_SB_LUT4_I2_10_LC.CIN
Info:  0.3  4.1  Source up_cnt_SB_LUT4_I2_10_LC.COUT
Info:  0.0  4.1    Net up_cnt_SB_CARRY_CI_CO[2] budget 0.000000 ns (1,27) -> (1,27)
Info:                Sink up_cnt_SB_LUT4_I2_7_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  4.4  Source up_cnt_SB_LUT4_I2_7_LC.COUT
Info:  0.0  4.4    Net up_cnt_SB_CARRY_CI_CO[3] budget 0.000000 ns (1,27) -> (1,27)
Info:                Sink up_cnt_SB_LUT4_I2_6_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  4.7  Source up_cnt_SB_LUT4_I2_6_LC.COUT
Info:  0.0  4.7    Net up_cnt_SB_CARRY_CI_CO[4] budget 0.000000 ns (1,27) -> (1,27)
Info:                Sink up_cnt_SB_LUT4_I2_5_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  4.9  Source up_cnt_SB_LUT4_I2_5_LC.COUT
Info:  0.0  4.9    Net up_cnt_SB_CARRY_CI_CO[5] budget 0.000000 ns (1,27) -> (1,27)
Info:                Sink up_cnt_SB_LUT4_I2_4_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  5.2  Source up_cnt_SB_LUT4_I2_4_LC.COUT
Info:  0.0  5.2    Net up_cnt_SB_CARRY_CI_CO[6] budget 0.000000 ns (1,27) -> (1,27)
Info:                Sink up_cnt_SB_LUT4_I2_3_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  5.5  Source up_cnt_SB_LUT4_I2_3_LC.COUT
Info:  0.0  5.5    Net up_cnt_SB_CARRY_CI_CO[7] budget 0.000000 ns (1,27) -> (1,27)
Info:                Sink up_cnt_SB_LUT4_I2_2_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  5.8  Source up_cnt_SB_LUT4_I2_2_LC.COUT
Info:  0.6  6.3    Net up_cnt_SB_CARRY_CI_CO[8] budget 0.560000 ns (1,27) -> (1,28)
Info:                Sink up_cnt_SB_LUT4_I2_1_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  6.6  Source up_cnt_SB_LUT4_I2_1_LC.COUT
Info:  0.0  6.6    Net up_cnt_SB_CARRY_CI_CO[9] budget 0.000000 ns (1,28) -> (1,28)
Info:                Sink up_cnt_SB_LUT4_I2_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  6.9  Source up_cnt_SB_LUT4_I2_LC.COUT
Info:  0.0  6.9    Net up_cnt_SB_CARRY_CI_CO[10] budget 0.000000 ns (1,28) -> (1,28)
Info:                Sink up_cnt_SB_LUT4_I2_20_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.2  Source up_cnt_SB_LUT4_I2_20_LC.COUT
Info:  0.0  7.2    Net up_cnt_SB_CARRY_CI_CO[11] budget 0.000000 ns (1,28) -> (1,28)
Info:                Sink up_cnt_SB_LUT4_I2_19_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.4  Source up_cnt_SB_LUT4_I2_19_LC.COUT
Info:  0.0  7.4    Net up_cnt_SB_CARRY_CI_CO[12] budget 0.000000 ns (1,28) -> (1,28)
Info:                Sink up_cnt_SB_LUT4_I2_18_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.7  Source up_cnt_SB_LUT4_I2_18_LC.COUT
Info:  0.0  7.7    Net up_cnt_SB_CARRY_CI_CO[13] budget 0.000000 ns (1,28) -> (1,28)
Info:                Sink up_cnt_SB_LUT4_I2_17_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  8.0  Source up_cnt_SB_LUT4_I2_17_LC.COUT
Info:  0.0  8.0    Net up_cnt_SB_CARRY_CI_CO[14] budget 0.000000 ns (1,28) -> (1,28)
Info:                Sink up_cnt_SB_LUT4_I2_16_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  8.3  Source up_cnt_SB_LUT4_I2_16_LC.COUT
Info:  0.0  8.3    Net up_cnt_SB_CARRY_CI_CO[15] budget 0.000000 ns (1,28) -> (1,28)
Info:                Sink up_cnt_SB_LUT4_I2_15_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  8.6  Source up_cnt_SB_LUT4_I2_15_LC.COUT
Info:  0.6  9.1    Net up_cnt_SB_CARRY_CI_CO[16] budget 0.560000 ns (1,28) -> (1,29)
Info:                Sink up_cnt_SB_LUT4_I2_14_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  9.4  Source up_cnt_SB_LUT4_I2_14_LC.COUT
Info:  0.0  9.4    Net up_cnt_SB_CARRY_CI_CO[17] budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink up_cnt_SB_LUT4_I2_13_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  9.7  Source up_cnt_SB_LUT4_I2_13_LC.COUT
Info:  0.0  9.7    Net up_cnt_SB_CARRY_CI_CO[18] budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink up_cnt_SB_LUT4_I2_12_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  9.9  Source up_cnt_SB_LUT4_I2_12_LC.COUT
Info:  0.0  9.9    Net up_cnt_SB_CARRY_CI_CO[19] budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink up_cnt_SB_LUT4_I2_11_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 10.2  Source up_cnt_SB_LUT4_I2_11_LC.COUT
Info:  0.0 10.2    Net up_cnt_SB_CARRY_CI_CO[20] budget 0.000000 ns (1,29) -> (1,29)
Info:                Sink up_cnt_SB_LUT4_I2_9_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 10.5  Source up_cnt_SB_LUT4_I2_9_LC.COUT
Info:  0.7 11.2    Net up_cnt_SB_CARRY_CI_CO[21] budget 0.660000 ns (1,29) -> (1,29)
Info:                Sink up_cnt_SB_LUT4_I2_8_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:77.22-77.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.8 12.0  Setup up_cnt_SB_LUT4_I2_8_LC.I3
Info: 8.4 ns logic, 3.5 ns routing

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_ctrl_endp.byte_cnt_d_SB_LUT4_O_1_LC.O
Info:  3.7  5.1    Net u_usb_cdc.u_ctrl_endp.byte_cnt_q[5] budget 8.010000 ns (12,18) -> (11,12)
Info:                Sink u_usb_cdc.u_ctrl_endp.state_q_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  6.0  Source u_usb_cdc.u_ctrl_endp.state_q_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_LC.O
Info:  1.8  7.7    Net u_usb_cdc.u_ctrl_endp.state_q_SB_LUT4_I3_1_O_SB_LUT4_O_I0[1] budget 8.010000 ns (11,12) -> (11,12)
Info:                Sink u_usb_cdc.u_ctrl_endp.state_q_SB_LUT4_I3_1_O_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  9.0  Source u_usb_cdc.u_ctrl_endp.state_q_SB_LUT4_I3_1_O_SB_LUT4_O_LC.O
Info:  3.1 12.0    Net u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_LUT4_I2_O_SB_LUT4_I2_O[1] budget 8.010000 ns (11,12) -> (11,17)
Info:                Sink u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 13.2  Source u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_LC.O
Info:  3.0 16.2    Net u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O[0] budget 8.010000 ns (11,17) -> (9,21)
Info:                Sink u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_1_O_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 17.5  Source u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_1_O_SB_LUT4_O_1_LC.O
Info:  1.8 19.2    Net u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_1_O[0] budget 8.010000 ns (9,21) -> (9,22)
Info:                Sink u_usb_cdc.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 20.5  Source u_usb_cdc.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  1.8 22.3    Net u_usb_cdc.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O[0] budget 8.010000 ns (9,22) -> (9,21)
Info:                Sink u_usb_cdc.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 23.6  Source u_usb_cdc.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  1.8 25.3    Net u_usb_cdc.ctrl_stall_SB_LUT4_I3_O[2] budget 8.009000 ns (9,21) -> (9,20)
Info:                Sink u_usb_cdc.u_ctrl_endp.rec_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 26.2  Source u_usb_cdc.u_ctrl_endp.rec_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 29.2    Net u_usb_cdc.u_ctrl_endp.addr_q_SB_DFFER_Q_E_SB_LUT4_O_I2[3] budget 8.012000 ns (9,20) -> (9,16)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFER_Q_E_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 30.4  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFER_Q_E_SB_LUT4_O_LC.O
Info:  3.6 34.0    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFER_Q_E budget 8.012000 ns (9,16) -> (10,15)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1 34.1  Setup u_usb_cdc.u_ctrl_endp.req_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 10.8 ns logic, 23.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk':
Info: curr total
Info:  0.0  0.0  Source u_usb_dp.D_IN_0
Info:  3.8  3.8    Net rx_dp budget 82.178001 ns (19,31) -> (14,28)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.rx_dp_i_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:123.4-136.31
Info:                  ../../../usb_cdc/sie.v:99.19-99.26
Info:                  ../../../usb_cdc/usb_cdc.v:97.4-121.49
Info:  1.2  5.0  Setup u_usb_cdc.u_sie.u_phy_rx.rx_dp_i_SB_LUT4_O_LC.I2
Info: 1.2 ns logic, 3.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_sie.datain_toggle_d_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_6_LC.O
Info:  3.6  5.0    Net u_usb_cdc.u_sie.u_phy_tx.data_q[0] budget 40.355999 ns (10,24) -> (12,30)
Info:                Sink tx_dp_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  6.2  Source tx_dp_SB_LUT4_O_LC.O
Info:  3.9 10.1    Net tx_dp budget 40.355999 ns (12,30) -> (19,31)
Info:                Sink u_usb_dp.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:123.4-136.31
Info:                  ../../../usb_cdc/sie.v:543.4-550.34
Info:                  ../../../usb_cdc/phy_tx.v:18.17-18.24
Info:                  ../../../usb_cdc/usb_cdc.v:97.4-121.49
Info: 2.6 ns logic, 7.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_12mhz_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net in_ready budget 12.692000 ns (4,14) -> (4,14)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:123.4-136.31
Info:                  ../../../usb_cdc/bulk_endp.v:344.20-344.30
Info:                  ../../../usb_cdc/usb_cdc.v:152.4-169.47
Info:  0.9  4.0  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.O
Info:  1.8  5.8    Net u_app.state_q_SB_DFFR_Q_7_D_SB_LUT4_O_I1[1] budget 9.166000 ns (4,14) -> (4,14)
Info:                Sink u_app.mem_valid_q_SB_LUT4_I1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  7.0  Source u_app.mem_valid_q_SB_LUT4_I1_LC.O
Info:  1.8  8.8    Net u_app.mem_valid_q_SB_LUT4_I1_O[1] budget 9.166000 ns (4,14) -> (3,14)
Info:                Sink u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 10.0  Source u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I2_LC.O
Info:  1.8 11.7    Net u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I2_O[0] budget 9.166000 ns (3,14) -> (2,14)
Info:                Sink u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 12.9  Source u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_LC.O
Info:  1.8 14.7    Net u_app.byte_cnt_q_SB_DFFER_Q_E_SB_LUT4_O_I2[1] budget 9.166000 ns (2,14) -> (2,14)
Info:                Sink u_app.byte_cnt_q_SB_DFFER_Q_23_E_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 15.9  Source u_app.byte_cnt_q_SB_DFFER_Q_23_E_SB_LUT4_O_LC.O
Info:  3.5 19.4    Net u_app.byte_cnt_q_SB_DFFER_Q_23_E budget 9.166000 ns (2,14) -> (1,15)
Info:                Sink u_app.byte_cnt_d_SB_LUT4_O_3_LC.CEN
Info:  0.1 19.5  Setup u_app.byte_cnt_d_SB_LUT4_O_3_LC.CEN
Info: 7.2 ns logic, 12.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_3mhz':
Info: curr total
Info:  1.4  1.4  Source u_app.rstn_i_SB_DFF_Q_DFFLC.O
Info:  1.8  3.2    Net rstn budget 26.459999 ns (3,30) -> (4,30)
Info:                Sink u_app.rstn_i_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:123.4-136.31
Info:                  ../../../usb_cdc/usb_cdc.v:19.18-19.24
Info:  0.9  4.0  Source u_app.rstn_i_SB_LUT4_I3_LC.O
Info:  2.8  6.9    Net u_app.rstn_i_SB_LUT4_I3_O budget 26.459999 ns (4,30) -> (12,31)
Info:                Sink $gbuf_u_app.rstn_i_SB_LUT4_I3_O_$glb_sr.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  1.6  8.4  Source $gbuf_u_app.rstn_i_SB_LUT4_I3_O_$glb_sr.GLOBAL_BUFFER_OUTPUT
Info:  0.6  9.1    Net u_app.rstn_i_SB_LUT4_I3_O_$glb_sr budget 26.459999 ns (12,31) -> (1,29)
Info:                Sink up_cnt_SB_LUT4_I2_8_LC.SR
Info:  0.1  9.2  Setup up_cnt_SB_LUT4_I2_8_LC.SR
Info: 4.0 ns logic, 5.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk_12mhz_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_DFFR_Q_DFFLC.O
Info:  1.8  3.2    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q budget 26.459999 ns (4,16) -> (4,16)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  4.0  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_LC.O
Info:  4.8  8.8    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_O budget 7.040000 ns (4,16) -> (12,0)
Info:                Sink $gbuf_u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  1.6 10.4  Source $gbuf_u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.7 11.1    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_O_$glb_ce budget 7.040000 ns (12,0) -> (7,15)
Info:                Sink u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1 11.2  Setup u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 4.0 ns logic, 7.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk_3mhz' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source up_cnt_SB_LUT4_I2_9_LC.O
Info:  1.8  3.2    Net up_cnt[20] budget 40.319000 ns (1,29) -> (1,29)
Info:                Sink led_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:66.15-66.21
Info:  1.2  4.4  Source led_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net led budget 40.368999 ns (1,29) -> (0,30)
Info:                Sink RGBA_DRIVER.RGB1PWM
Info: 2.6 ns logic, 3.5 ns routing

Info: Max frequency for clock 'clk_12mhz_$glb_clk': 36.82 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock           'clk_3mhz': 83.46 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock                'clk': 29.32 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                    -> posedge clk               : 4.95 ns
Info: Max delay posedge clk                -> <async>                   : 10.11 ns
Info: Max delay posedge clk                -> posedge clk_12mhz_$glb_clk: 19.52 ns
Info: Max delay posedge clk                -> posedge clk_3mhz          : 9.18 ns
Info: Max delay posedge clk_12mhz_$glb_clk -> posedge clk               : 11.19 ns
Info: Max delay posedge clk_3mhz           -> <async>                   : 6.12 ns

Info: Slack histogram:
Info:  legend: * represents 9 endpoint(s)
Info:          + represents [1,9) endpoint(s)
Info: [ 49227,  50738) |*********+
Info: [ 50738,  52249) |*+
Info: [ 52249,  53760) |**+
Info: [ 53760,  55271) |*+
Info: [ 55271,  56782) |*+
Info: [ 56782,  58293) |**********+
Info: [ 58293,  59804) |********+
Info: [ 59804,  61315) |****+
Info: [ 61315,  62826) |*****+
Info: [ 62826,  64337) |*****+
Info: [ 64337,  65848) |********+
Info: [ 65848,  67359) |************+
Info: [ 67359,  68870) |*********+
Info: [ 68870,  70381) |********+
Info: [ 70381,  71892) |***************************+
Info: [ 71892,  73403) |***********************************************************+
Info: [ 73403,  74914) |***************************+
Info: [ 74914,  76425) |***************************+
Info: [ 76425,  77936) |***********************************+
Info: [ 77936,  79447) |************************************************************ 
22 warnings, 0 errors

Info: Program finished normally.
