// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then
 * the in value is loaded into the memory location specified by address
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way (in=load, sel=address[9..11], a=aout, b=bout, c=cout, d=dout, e=eout, f=fout, g=gout, h=hout);
    RAM512 (in=in, load=aout, address=address[0..8], out=ramaout);
    RAM512 (in=in, load=bout, address=address[0..8], out=rambout);
    RAM512 (in=in, load=cout, address=address[0..8], out=ramcout);
    RAM512 (in=in, load=dout, address=address[0..8], out=ramdout);
    RAM512 (in=in, load=eout, address=address[0..8], out=rameout);
    RAM512 (in=in, load=fout, address=address[0..8], out=ramfout);
    RAM512 (in=in, load=gout, address=address[0..8], out=ramgout);
    RAM512 (in=in, load=hout, address=address[0..8], out=ramhout);
    Mux8Way16 (a=ramaout, b=rambout, c=ramcout, d=ramdout, e=rameout, f=ramfout, g=ramgout, h=ramhout, sel=address[9..11], out=out);
}
