<?xml version="1.0" encoding="UTF-8"?>

<rootTag>
  <Award>
    <AwardTitle>CAREER: Scalable and Universal Architecture for Next-Generation Memory Systems</AwardTitle>
    <AwardEffectiveDate>06/01/2010</AwardEffectiveDate>
    <AwardExpirationDate>05/31/2017</AwardExpirationDate>
    <AwardAmount>424821</AwardAmount>
    <AwardInstrument>
      <Value>Continuing grant</Value>
    </AwardInstrument>
    <Organization>
      <Code>05010000</Code>
      <Directorate>
        <LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
      </Directorate>
      <Division>
        <LongName>Division of Computing and Communication Foundations</LongName>
      </Division>
    </Organization>
    <ProgramOfficer>
      <SignBlockName>Tao Li</SignBlockName>
    </ProgramOfficer>
    <AbstractNarration>This CAREER project will investigate future memory systems that are scalable with processor technologies and application demands. It identifies memory architecture as a key issue in developing next-generation memory systems that are scalable in terms of performance, power-efficiency and cost, and support heterogeneous memory devices. A Scalable and Universal Memory Architecture (SUMA) is proposed to replace the overly restrictive and homogeneous memory architecture in current computer systems. The project will further investigate a set of innovative techniques to improve memory scalability, including adaptive memory organization, heterogeneous memory management, proactive memory power and thermal management, and flexible memory error protection schemes. &lt;br/&gt;&lt;br/&gt;With a scalable and universal architecture, computer memory may scale cost-effectively and power-efficiently from gigabytes now to hundreds of terabytes in the future. Many memory-bounded computing problems will be solved at a much larger scale, and many previously intractable problems will become solvable. The proposed education component will expose undergraduate students to the complex performance, power, and thermal issues in the multi-core era, with a focus on memory systems.</AbstractNarration>
    <MinAmdLetterDate>02/01/2010</MinAmdLetterDate>
    <MaxAmdLetterDate>08/12/2013</MaxAmdLetterDate>
    <ARRAAmount/>
    <AwardID>0954111</AwardID>
    <Investigator>
      <FirstName>Zhichun</FirstName>
      <LastName>Zhu</LastName>
      <EmailAddress>zzhu@uic.edu</EmailAddress>
      <StartDate>02/01/2010</StartDate>
      <EndDate/>
      <RoleCode>Principal Investigator</RoleCode>
    </Investigator>
    <Institution>
      <Name>University of Illinois at Chicago</Name>
      <CityName>Chicago</CityName>
      <ZipCode>606124305</ZipCode>
      <PhoneNumber>3129962862</PhoneNumber>
      <StreetAddress>809 S MARSHFIELD</StreetAddress>
      <CountryName>United States</CountryName>
      <StateName>Illinois</StateName>
      <StateCode>IL</StateCode>
    </Institution>
    <ProgramElement>
      <Code>1045</Code>
      <Text>CAREER: FACULTY EARLY CAR DEV</Text>
    </ProgramElement>
    <ProgramElement>
      <Code>7798</Code>
      <Text>SOFTWARE &amp; HARDWARE FOUNDATION</Text>
    </ProgramElement>
    <ProgramElement>
      <Code>7941</Code>
      <Text>COMPUTER ARCHITECTURE</Text>
    </ProgramElement>
    <ProgramReference>
      <Code>1045</Code>
      <Text>CAREER: FACULTY EARLY CAR DEV</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>7941</Code>
      <Text>COMPUTER ARCHITECTURE</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>1187</Code>
      <Text>PECASE- eligible</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>HPCC</Code>
      <Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
    </ProgramReference>
  </Award>
</rootTag>
