Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/manja/Documents/Digitales/Proyecto/Codigos/Proyec_32_f/Sim_visuali_tec_isim_beh.exe -prj C:/Users/manja/Documents/Digitales/Proyecto/Codigos/Proyec_32_f/Sim_visuali_tec_beh.prj work.Sim_visuali_tec 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/manja/Documents/Digitales/Proyecto/Codigos/Proyec_32_f/registro_desplazamiento.vhd" into library work
Parsing VHDL file "C:/Users/manja/Documents/Digitales/Proyecto/Codigos/Proyec_32_f/div_fre.vhd" into library work
Parsing VHDL file "C:/Users/manja/Documents/Digitales/Proyecto/Codigos/Proyec_32_f/ContadorBinario.vhd" into library work
Parsing VHDL file "C:/Users/manja/Documents/Digitales/Proyecto/Codigos/Proyec_32_f/Teclas.vhd" into library work
Parsing VHDL file "C:/Users/manja/Documents/Digitales/Proyecto/Codigos/Proyec_32_f/fsm_senal.vhd" into library work
Parsing VHDL file "C:/Users/manja/Documents/Digitales/Proyecto/Codigos/Proyec_32_f/conta_vari_modi.vhd" into library work
Parsing VHDL file "C:/Users/manja/Documents/Digitales/Proyecto/Codigos/Proyec_32_f/Visualizar_tecla.vhd" into library work
Parsing VHDL file "C:/Users/manja/Documents/Digitales/Proyecto/Codigos/Proyec_32_f/Sim_visuali_tec.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ContadorBinario [\ContadorBinario(19)\]
Compiling architecture behavioral of entity fsm_senal [fsm_senal_default]
Compiling architecture modulo_variable of entity div_frec [\div_frec(16)\]
Compiling architecture modulo_variable of entity div_frec [\div_frec(6)\]
Compiling architecture behavioral of entity registro_desplazamiento [\registro_desplazamiento(32)\]
Compiling architecture behavioral of entity Teclas [teclas_default]
Compiling architecture modulo_variable of entity contador_variab [\contador_variab(23)\]
Compiling architecture behavioral of entity Visualizar_tecla [visualizar_tecla_default]
Compiling architecture behavior of entity sim_visuali_tec
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 21 VHDL Units
Built simulation executable C:/Users/manja/Documents/Digitales/Proyecto/Codigos/Proyec_32_f/Sim_visuali_tec_isim_beh.exe
Fuse Memory Usage: 34420 KB
Fuse CPU Usage: 1031 ms
