Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version M-2017.03_Full64; Runtime version M-2017.03_Full64;  Nov 28 17:49 2018
VCD+ Writer M-2017.03_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
The design has assertions or cover properties.
The assertion browser can be used to view them. Click on the assertion toolbar button or use the menu 'Window->Panes->Assertion' to open it.
The file '/mnt/vol_NFS_Zener/WD_ESPEC/fparis/MP6134_SDRAM_Controller/sdr_ctrl/trunk/verif/tb/inter.vpd' was opened successfully.
Creating SDRC Environment
Creating SDRC Driver
Creating SDRC Monitor
"../../rtl/wb2sdrc/wb2sdrc.v", 254: top.duv.u_wb2sdrc.full_fifo_cmdread: started at 10000ps failed at 10000ps
	Offending '(!((cmdfifo_empty == 1'b1) && (cmdfifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 254: top.duv.u_wb2sdrc.full_fifo_cmdread: at time 10000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_cmdread COMMAND FIFO READ OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: started at 10000ps failed at 10000ps
	Offending '(!((wrdatafifo_empty == 1'b1) && (wrdatafifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: at time 10000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_read WRITE DATA FIFO READ OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: started at 10000ps failed at 10000ps
	Offending '(!((rddatafifo_full == 1'b1) && (rddatafifo_wr == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: at time 10000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_readwrite_overflow READ DATA FIFO WRITE OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: started at 30000ps failed at 30000ps
	Offending '(!((wrdatafifo_empty == 1'b1) && (wrdatafifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: at time 30000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_read WRITE DATA FIFO READ OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: started at 30000ps failed at 30000ps
	Offending '(!((rddatafifo_full == 1'b1) && (rddatafifo_wr == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: at time 30000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_readwrite_overflow READ DATA FIFO WRITE OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 254: top.duv.u_wb2sdrc.full_fifo_cmdread: started at 50000ps failed at 50000ps
	Offending '(!((cmdfifo_empty == 1'b1) && (cmdfifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 254: top.duv.u_wb2sdrc.full_fifo_cmdread: at time 50000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_cmdread COMMAND FIFO READ OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: started at 50000ps failed at 50000ps
	Offending '(!((wrdatafifo_empty == 1'b1) && (wrdatafifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: at time 50000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_read WRITE DATA FIFO READ OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: started at 50000ps failed at 50000ps
	Offending '(!((rddatafifo_full == 1'b1) && (rddatafifo_wr == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: at time 50000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_readwrite_overflow READ DATA FIFO WRITE OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: started at 70000ps failed at 70000ps
	Offending '(!((wrdatafifo_empty == 1'b1) && (wrdatafifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: at time 70000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_read WRITE DATA FIFO READ OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: started at 70000ps failed at 70000ps
	Offending '(!((rddatafifo_full == 1'b1) && (rddatafifo_wr == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: at time 70000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_readwrite_overflow READ DATA FIFO WRITE OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 254: top.duv.u_wb2sdrc.full_fifo_cmdread: started at 90000ps failed at 90000ps
	Offending '(!((cmdfifo_empty == 1'b1) && (cmdfifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 254: top.duv.u_wb2sdrc.full_fifo_cmdread: at time 90000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_cmdread COMMAND FIFO READ OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: started at 90000ps failed at 90000ps
	Offending '(!((wrdatafifo_empty == 1'b1) && (wrdatafifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: at time 90000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_read WRITE DATA FIFO READ OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: started at 90000ps failed at 90000ps
	Offending '(!((rddatafifo_full == 1'b1) && (rddatafifo_wr == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: at time 90000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_readwrite_overflow READ DATA FIFO WRITE OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: started at 110000ps failed at 110000ps
	Offending '(!((wrdatafifo_empty == 1'b1) && (wrdatafifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: at time 110000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_read WRITE DATA FIFO READ OVERFLOW
top.u_sdram32 : at time  10212.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  10392.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  10572.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  10752.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  10932.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  11112.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  11292.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  11472.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  11652.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  11832.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  12012.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  12192.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  12372.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  12552.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  12732.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  12912.00 ns LMR  : Load Mode Register
top.u_sdram32 :                             CAS Latency      = 3
top.u_sdram32 :                             Burst Length     = 8
top.u_sdram32 :                             Burst Type       = Sequential
top.u_sdram32 :                             Write Burst Mode = Programmed Burst Length
---------------------------------------
 Case:5 24 Write & 24 Read With Different Bank and Row 
---------------------------------------
Write Address: 00c6e000, Burst Size:          4
Status: Burst-No:           0  Write Address: 031b800  WriteData: 12153524 
Status: Burst-No:           1  Write Address: 031b801  WriteData: c0895e81 
Status: Burst-No:           2  Write Address: 031b802  WriteData: 8484d609 
Status: Burst-No:           3  Write Address: 031b803  WriteData: b1f05663 
Write Address: 00c16800, Burst Size:          6
Status: Burst-No:           0  Write Address: 0305a00  WriteData: 06b97b0d 
top.u_sdram32 : at time  13292.00 ns ACT  : Bank = 0 Row = 1134
top.u_sdram32 : at time  13372.00 ns WRITE: Bank = 0 Row = 1134, Col =   0, Data = 12153524
top.u_sdram32 : at time  13392.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  13412.00 ns WRITE: Bank = 0 Row = 1134, Col =   1, Data = c0895e81
top.u_sdram32 : at time  13432.00 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 0305a01  WriteData: 46df998d 
top.u_sdram32 : at time  13452.00 ns WRITE: Bank = 0 Row = 1134, Col =   2, Data = 8484d609
top.u_sdram32 : at time  13472.00 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 0305a02  WriteData: b2c28465 
top.u_sdram32 : at time  13492.00 ns WRITE: Bank = 0 Row = 1134, Col =   3, Data = b1f05663
top.u_sdram32 : at time  13512.00 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 0305a03  WriteData: 89375212 
Status: Burst-No:           4  Write Address: 0305a04  WriteData: 00f3e301 
top.u_sdram32 : at time  13632.00 ns ACT  : Bank = 2 Row = 1046
top.u_sdram32 : at time  13712.00 ns WRITE: Bank = 2 Row = 1046, Col =   0, Data = 06b97b0d
top.u_sdram32 : at time  13732.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  13772.00 ns WRITE: Bank = 2 Row = 1046, Col =   1, Data = 46df998d
Status: Burst-No:           5  Write Address: 0305a05  WriteData: 06d7cd0d 
Write Address: 00de7000, Burst Size:          4
top.u_sdram32 : at time  13792.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  13832.00 ns WRITE: Bank = 2 Row = 1046, Col =   2, Data = b2c28465
Status: Burst-No:           0  Write Address: 0379c00  WriteData: 3b23f176 
top.u_sdram32 : at time  13852.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  13892.00 ns WRITE: Bank = 2 Row = 1046, Col =   3, Data = 89375212
Status: Burst-No:           1  Write Address: 0379c01  WriteData: 1e8dcd3d 
top.u_sdram32 : at time  13912.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  13952.00 ns WRITE: Bank = 2 Row = 1046, Col =   4, Data = 00f3e301
Status: Burst-No:           2  Write Address: 0379c02  WriteData: 76d457ed 
top.u_sdram32 : at time  13972.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  14012.00 ns WRITE: Bank = 2 Row = 1046, Col =   5, Data = 06d7cd0d
Status: Burst-No:           3  Write Address: 0379c03  WriteData: 462df78c 
top.u_sdram32 : at time  14032.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  14152.00 ns ACT  : Bank = 0 Row = 1511
top.u_sdram32 : at time  14232.00 ns WRITE: Bank = 0 Row = 1511, Col =   0, Data = 3b23f176
top.u_sdram32 : at time  14252.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  14272.00 ns WRITE: Bank = 0 Row = 1511, Col =   1, Data = 1e8dcd3d
top.u_sdram32 : at time  14292.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  14312.00 ns WRITE: Bank = 0 Row = 1511, Col =   2, Data = 76d457ed
top.u_sdram32 : at time  14332.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  14352.00 ns WRITE: Bank = 0 Row = 1511, Col =   3, Data = 462df78c
top.u_sdram32 : at time  14372.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  14492.00 ns ACT  : Bank = 0 Row = 1134
top.u_sdram32 : at time  14592.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  14618.00 ns READ : Bank = 0 Row = 1134, Col =   0, Data = 12153524
READ STATUS: Burst-No:           0 Addr: 031b800 Rxd: 12153524
top.u_sdram32 : at time  14832.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  14858.00 ns READ : Bank = 0 Row = 1134, Col =   1, Data = c0895e81
READ STATUS: Burst-No:           1 Addr: 031b801 Rxd: c0895e81
top.u_sdram32 : at time  15072.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  15098.00 ns READ : Bank = 0 Row = 1134, Col =   2, Data = 8484d609
READ STATUS: Burst-No:           2 Addr: 031b802 Rxd: 8484d609
top.u_sdram32 : at time  15312.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  15338.00 ns READ : Bank = 0 Row = 1134, Col =   3, Data = b1f05663
READ STATUS: Burst-No:           3 Addr: 031b803 Rxd: b1f05663
top.u_sdram32 : at time  15592.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  15618.00 ns READ : Bank = 2 Row = 1046, Col =   0, Data = 06b97b0d
READ STATUS: Burst-No:           0 Addr: 0305a00 Rxd: 06b97b0d
top.u_sdram32 : at time  15852.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  15878.00 ns READ : Bank = 2 Row = 1046, Col =   1, Data = 46df998d
READ STATUS: Burst-No:           1 Addr: 0305a01 Rxd: 46df998d
top.u_sdram32 : at time  16112.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  16138.00 ns READ : Bank = 2 Row = 1046, Col =   2, Data = b2c28465
READ STATUS: Burst-No:           2 Addr: 0305a02 Rxd: b2c28465
top.u_sdram32 : at time  16372.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  16398.00 ns READ : Bank = 2 Row = 1046, Col =   3, Data = 89375212
READ STATUS: Burst-No:           3 Addr: 0305a03 Rxd: 89375212
top.u_sdram32 : at time  16632.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  16658.00 ns READ : Bank = 2 Row = 1046, Col =   4, Data = 00f3e301
READ STATUS: Burst-No:           4 Addr: 0305a04 Rxd: 00f3e301
top.u_sdram32 : at time  16892.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  16918.00 ns READ : Bank = 2 Row = 1046, Col =   5, Data = 06d7cd0d
READ STATUS: Burst-No:           5 Addr: 0305a05 Rxd: 06d7cd0d
top.u_sdram32 : at time  17212.00 ns ACT  : Bank = 0 Row = 1511
top.u_sdram32 : at time  17312.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  17338.00 ns READ : Bank = 0 Row = 1511, Col =   0, Data = 3b23f176
READ STATUS: Burst-No:           0 Addr: 0379c00 Rxd: 3b23f176
top.u_sdram32 : at time  17552.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  17578.00 ns READ : Bank = 0 Row = 1511, Col =   1, Data = 1e8dcd3d
READ STATUS: Burst-No:           1 Addr: 0379c01 Rxd: 1e8dcd3d
top.u_sdram32 : at time  17792.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  17818.00 ns READ : Bank = 0 Row = 1511, Col =   2, Data = 76d457ed
READ STATUS: Burst-No:           2 Addr: 0379c02 Rxd: 76d457ed
top.u_sdram32 : at time  18032.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  18058.00 ns READ : Bank = 0 Row = 1511, Col =   3, Data = 462df78c
READ STATUS: Burst-No:           3 Addr: 0379c03 Rxd: 462df78c
TEST EXECUTION FAILED!!!
  TestCase execution count:           1
  Error count:           0
$finish at simulation time  18140.00 ns
"../tb/assertions.sv", 62: top.assertion.wb_initialization: Antecedent of the implication never satisfied.
Simulation complete, time is 18140000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 18140000 ps
CPU Time:      0.350 seconds;       Data structure size:   0.2Mb
Wed Nov 28 17:53:17 2018
