// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
// Date        : Sat Feb 10 22:23:40 2024
// Host        : david running 64-bit Ubuntu 22.04.2 LTS
// Command     : write_verilog -force -mode funcsim
//               /mnt/sdc3/david/projs/pynq_ml/convolution/design/design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_sim_netlist.v
// Design      : design_1_axi_dma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_axi_dma_0_0,axi_dma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_dma,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module design_1_axi_dma_0_0
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_dma_tstvec);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_SG_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_SG_CLK, ASSOCIATED_BUSIF M_AXI_SG, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input m_axi_sg_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S_CLK, ASSOCIATED_BUSIF M_AXI_MM2S:M_AXIS_MM2S:M_AXIS_CNTRL, ASSOCIATED_RESET mm2s_prmry_reset_out_n:mm2s_cntrl_reset_out_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_S2MM_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM_CLK, ASSOCIATED_BUSIF M_AXI_S2MM:S_AXIS_S2MM:S_AXIS_STS, ASSOCIATED_RESET s2mm_prmry_reset_out_n:s2mm_sts_reset_out_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input m_axi_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 10, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [9:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [9:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_SG, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_sg_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWLEN" *) output [7:0]m_axi_sg_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWSIZE" *) output [2:0]m_axi_sg_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWBURST" *) output [1:0]m_axi_sg_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWPROT" *) output [2:0]m_axi_sg_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWCACHE" *) output [3:0]m_axi_sg_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWVALID" *) output m_axi_sg_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWREADY" *) input m_axi_sg_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WDATA" *) output [31:0]m_axi_sg_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WSTRB" *) output [3:0]m_axi_sg_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WLAST" *) output m_axi_sg_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WVALID" *) output m_axi_sg_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WREADY" *) input m_axi_sg_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BRESP" *) input [1:0]m_axi_sg_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BVALID" *) input m_axi_sg_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BREADY" *) output m_axi_sg_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARADDR" *) output [31:0]m_axi_sg_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARLEN" *) output [7:0]m_axi_sg_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARSIZE" *) output [2:0]m_axi_sg_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARBURST" *) output [1:0]m_axi_sg_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARPROT" *) output [2:0]m_axi_sg_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARCACHE" *) output [3:0]m_axi_sg_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARVALID" *) output m_axi_sg_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARREADY" *) input m_axi_sg_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RDATA" *) input [31:0]m_axi_sg_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RRESP" *) input [1:0]m_axi_sg_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RLAST" *) input m_axi_sg_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RVALID" *) input m_axi_sg_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RREADY" *) output m_axi_sg_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 2, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_mm2s_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN" *) output [7:0]m_axi_mm2s_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE" *) output [2:0]m_axi_mm2s_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST" *) output [1:0]m_axi_mm2s_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT" *) output [2:0]m_axi_mm2s_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE" *) output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY" *) input m_axi_mm2s_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA" *) input [255:0]m_axi_mm2s_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP" *) input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 MM2S_PRMRY_RESET_OUT_N RST" *) (* x_interface_parameter = "XIL_INTERFACENAME MM2S_PRMRY_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output mm2s_prmry_reset_out_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0, HAS_BURST 0" *) output [255:0]m_axis_mm2s_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP" *) output [31:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 16, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_s2mm_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN" *) output [7:0]m_axi_s2mm_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE" *) output [2:0]m_axi_s2mm_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST" *) output [1:0]m_axi_s2mm_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT" *) output [2:0]m_axi_s2mm_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE" *) output [3:0]m_axi_s2mm_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID" *) output m_axi_s2mm_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY" *) input m_axi_s2mm_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA" *) output [255:0]m_axi_s2mm_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB" *) output [31:0]m_axi_s2mm_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST" *) output m_axi_s2mm_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID" *) output m_axi_s2mm_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY" *) input m_axi_s2mm_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP" *) input [1:0]m_axi_s2mm_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID" *) input m_axi_s2mm_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY" *) output m_axi_s2mm_bready;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S2MM_PRMRY_RESET_OUT_N RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S2MM_PRMRY_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output s2mm_prmry_reset_out_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [255:0]s_axis_s2mm_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP" *) input [31:0]s_axis_s2mm_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID" *) input s_axis_s2mm_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY" *) output s_axis_s2mm_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST" *) input s_axis_s2mm_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output mm2s_introut;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output s2mm_introut;
  output [31:0]axi_dma_tstvec;

  wire [31:0]axi_dma_tstvec;
  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arcache;
  wire [7:0]m_axi_mm2s_arlen;
  wire [2:0]m_axi_mm2s_arprot;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [255:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [1:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awcache;
  wire [7:0]m_axi_s2mm_awlen;
  wire [2:0]m_axi_s2mm_awprot;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [255:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [31:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [3:0]m_axi_sg_arcache;
  wire [7:0]m_axi_sg_arlen;
  wire [2:0]m_axi_sg_arprot;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [3:0]m_axi_sg_awcache;
  wire [7:0]m_axi_sg_awlen;
  wire [2:0]m_axi_sg_awprot;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [3:0]m_axi_sg_wstrb;
  wire m_axi_sg_wvalid;
  wire [255:0]m_axis_mm2s_tdata;
  wire [31:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_introut;
  wire mm2s_prmry_reset_out_n;
  wire s2mm_introut;
  wire s2mm_prmry_reset_out_n;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [255:0]s_axis_s2mm_tdata;
  wire [31:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED;
  wire NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_aruser_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awuser_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_aruser_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awuser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tdest_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tid_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_tuser_UNCONNECTED;

  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_ENABLE_MULTI_CHANNEL = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_INCLUDE_MM2S = "1" *) 
  (* C_INCLUDE_MM2S_DRE = "0" *) 
  (* C_INCLUDE_MM2S_SF = "1" *) 
  (* C_INCLUDE_S2MM = "1" *) 
  (* C_INCLUDE_S2MM_DRE = "0" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "1" *) 
  (* C_INCREASE_THROUGHPUT = "0" *) 
  (* C_INSTANCE = "axi_dma" *) 
  (* C_MICRO_DMA = "0" *) 
  (* C_MM2S_BURST_SIZE = "2" *) 
  (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "256" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "256" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "256" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_MM2S_CHANNELS = "1" *) 
  (* C_NUM_S2MM_CHANNELS = "1" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
  (* C_S2MM_BURST_SIZE = "16" *) 
  (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) 
  (* C_SG_LENGTH_WIDTH = "14" *) 
  (* C_SG_USE_STSAPP_LENGTH = "0" *) 
  (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "256" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_dma_0_0_axi_dma U0
       (.axi_dma_tstvec(axi_dma_tstvec),
        .axi_resetn(axi_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arcache(m_axi_mm2s_arcache),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arprot(m_axi_mm2s_arprot),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_aruser(NLW_U0_m_axi_mm2s_aruser_UNCONNECTED[3:0]),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awcache(m_axi_s2mm_awcache),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awprot(m_axi_s2mm_awprot),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awuser(NLW_U0_m_axi_s2mm_awuser_UNCONNECTED[3:0]),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arcache(m_axi_sg_arcache),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arprot(m_axi_sg_arprot),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_aruser(NLW_U0_m_axi_sg_aruser_UNCONNECTED[3:0]),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awcache(m_axi_sg_awcache),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awprot(m_axi_sg_awprot),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awuser(NLW_U0_m_axi_sg_awuser_UNCONNECTED[3:0]),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wstrb(m_axi_sg_wstrb),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_mm2s_cntrl_tdata(NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED[31:0]),
        .m_axis_mm2s_cntrl_tkeep(NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED[3:0]),
        .m_axis_mm2s_cntrl_tlast(NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED),
        .m_axis_mm2s_cntrl_tready(1'b0),
        .m_axis_mm2s_cntrl_tvalid(NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tdest(NLW_U0_m_axis_mm2s_tdest_UNCONNECTED[4:0]),
        .m_axis_mm2s_tid(NLW_U0_m_axis_mm2s_tid_UNCONNECTED[4:0]),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(NLW_U0_m_axis_mm2s_tuser_UNCONNECTED[3:0]),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_cntrl_reset_out_n(NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .s2mm_introut(s2mm_introut),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_sts_reset_out_n(NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_sts_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_sts_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_sts_tlast(1'b0),
        .s_axis_s2mm_sts_tready(NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED),
        .s_axis_s2mm_sts_tvalid(1'b0),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tdest({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tid({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module design_1_axi_dma_0_0_axi_datamover
   (m_axis_mm2s_tvalid,
    sig_rst2all_stop_request,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    m_axis_mm2s_tlast,
    s_axis_mm2s_cmd_tready,
    m_axis_mm2s_sts_tvalid_int,
    sig_rst2all_stop_request_0,
    s_axis_s2mm_cmd_tready,
    m_axis_s2mm_sts_tvalid_int,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    sts_received_i_reg,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    D,
    mm2s_halt_cmplt,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arsize,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    s2mm_halt_cmplt,
    m_axi_mm2s_rready,
    s_axis_s2mm_tready,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_bready,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    out,
    sig_s_h_halt_reg_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_s2mm_aclk,
    sig_s_h_halt_reg_reg_0,
    mm2s_sts_received,
    s2mm_sts_received,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    s_axis_mm2s_cmd_tvalid_split,
    m_axis_mm2s_sts_tready,
    s_axis_s2mm_cmd_tvalid_split,
    m_axis_s2mm_sts_tready,
    m_axi_mm2s_rlast,
    m_axi_mm2s_arready,
    m_axi_s2mm_awready,
    m_axi_s2mm_wready,
    m_axis_mm2s_tready,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ,
    E,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 ,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tkeep,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid);
  output m_axis_mm2s_tvalid;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arlen;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output m_axis_mm2s_tlast;
  output s_axis_mm2s_cmd_tready;
  output m_axis_mm2s_sts_tvalid_int;
  output sig_rst2all_stop_request_0;
  output s_axis_s2mm_cmd_tready;
  output m_axis_s2mm_sts_tvalid_int;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output sts_received_i_reg;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output [13:0]D;
  output mm2s_halt_cmplt;
  output [31:0]m_axi_mm2s_araddr;
  output [1:0]m_axi_mm2s_arsize;
  output [255:0]m_axis_mm2s_tdata;
  output [31:0]m_axis_mm2s_tkeep;
  output s2mm_halt_cmplt;
  output m_axi_mm2s_rready;
  output s_axis_s2mm_tready;
  output [31:0]m_axi_s2mm_awaddr;
  output [4:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_bready;
  output m_axi_s2mm_wvalid;
  output [255:0]m_axi_s2mm_wdata;
  output [31:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  input m_axi_mm2s_aclk;
  input [255:0]m_axi_mm2s_rdata;
  input out;
  input sig_s_h_halt_reg_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_s2mm_aclk;
  input sig_s_h_halt_reg_reg_0;
  input mm2s_sts_received;
  input s2mm_sts_received;
  input \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input s_axis_mm2s_cmd_tvalid_split;
  input m_axis_mm2s_sts_tready;
  input s_axis_s2mm_cmd_tvalid_split;
  input m_axis_s2mm_sts_tready;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_arready;
  input m_axi_s2mm_awready;
  input m_axi_s2mm_wready;
  input m_axis_mm2s_tready;
  input [47:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;
  input [0:0]E;
  input [46:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 ;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input [255:0]s_axis_s2mm_tdata;
  input s_axis_s2mm_tlast;
  input s_axis_s2mm_tvalid;
  input [31:0]s_axis_s2mm_tkeep;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;

  wire [13:0]D;
  wire [0:0]E;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire [47:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;
  wire [46:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [0:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [255:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [4:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [255:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [31:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [255:0]m_axis_mm2s_tdata;
  wire [31:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire mm2s_decerr_i;
  wire mm2s_halt_cmplt;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire mm2s_sts_received;
  wire out;
  wire s2mm_decerr_i;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s2mm_sts_received;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [255:0]s_axis_s2mm_tdata;
  wire [31:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_rst2all_stop_request;
  wire sig_rst2all_stop_request_0;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_h_halt_reg_reg_0;
  wire sts_received_i_reg;

  design_1_axi_dma_0_0_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (m_axis_mm2s_sts_tvalid_int),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .mm2s_sts_received(mm2s_sts_received),
        .out(out),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .sts_received_i_reg(sts_received_i_reg));
  design_1_axi_dma_0_0_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.D(D),
        .E(E),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (m_axis_s2mm_sts_tvalid_int),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s2mm_sts_received(s2mm_sts_received),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_rst2all_stop_request_0(sig_rst2all_stop_request_0),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module design_1_axi_dma_0_0_axi_datamover_addr_cntl
   (out,
    sig_posted_to_axi_reg_0,
    FIFO_Full_reg,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_init_done,
    sig_wr_fifo,
    sig_inhibit_rdy_n,
    sig_calc_error_reg_reg_0,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arsize,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_mm2s_arready,
    sig_mstr2addr_cmd_valid,
    sig_halt_reg_dly3,
    in);
  output out;
  output sig_posted_to_axi_reg_0;
  output FIFO_Full_reg;
  output [0:0]m_axi_mm2s_arlen;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_init_done;
  output sig_wr_fifo;
  output sig_inhibit_rdy_n;
  output sig_calc_error_reg_reg_0;
  output [31:0]m_axi_mm2s_araddr;
  output [1:0]m_axi_mm2s_arsize;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_mm2s_arready;
  input sig_mstr2addr_cmd_valid;
  input sig_halt_reg_dly3;
  input [34:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_40 ;
  wire [0:0]SS;
  wire [34:0]in;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [0:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire [50:4]sig_aq_fifo_data_out;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[31]_i_1__1_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_sf_allow_addr_req;
  wire sig_wr_fifo;

  assign out = sig_posted_to_axi_2;
  assign sig_posted_to_axi_reg_0 = sig_posted_to_axi;
  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_33 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_40 ),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({sig_aq_fifo_data_out[50],sig_aq_fifo_data_out[47:46],sig_aq_fifo_data_out[44],sig_aq_fifo_data_out[36:4]}),
        .sel(sig_wr_fifo),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .Q(m_axi_mm2s_arvalid),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h1FFF)) 
    sig_halt_cmplt_i_2
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_empty),
        .I2(sig_data2addr_stop_req),
        .I3(sig_halt_reg_dly3),
        .O(sig_calc_error_reg_reg_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_addr_reg[31]_i_1__1 
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_mm2s_arready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_mm2s_arburst),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_mm2s_arlen),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[44]),
        .Q(m_axi_mm2s_arsize[0]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[46]),
        .Q(m_axi_mm2s_arsize[1]),
        .R(\sig_next_addr_reg[31]_i_1__1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_40 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_40 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0
   (sig_addr_reg_empty,
    addr2stat_calc_error,
    sig_wr_fifo,
    addr2data_addr_posted,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_data2addr_stop_req,
    m_axi_s2mm_awready,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_mstr2addr_cmd_valid);
  output sig_addr_reg_empty;
  output addr2stat_calc_error;
  output sig_wr_fifo;
  output addr2data_addr_posted;
  output FIFO_Full_reg;
  output sig_inhibit_rdy_n;
  output [31:0]m_axi_s2mm_awaddr;
  output [4:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  input sig_data2addr_stop_req;
  input m_axi_s2mm_awready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [38:0]in;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_mstr2addr_cmd_valid;

  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ;
  wire addr2stat_calc_error;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [4:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire p_0_in;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire [50:4]sig_aq_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[31]_i_1__2_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  assign addr2data_addr_posted = sig_posted_to_axi;
  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sig_addr_reg_empty),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_aq_fifo_data_out[50],sig_aq_fifo_data_out[47:46],sig_aq_fifo_data_out[44],sig_aq_fifo_data_out[40:4]}),
        .p_0_in(p_0_in),
        .sel(sig_wr_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_0_in),
        .Q(m_axi_s2mm_awvalid),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[50]),
        .Q(addr2stat_calc_error),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h20FF)) 
    \sig_next_addr_reg[31]_i_1__2 
       (.I0(m_axi_s2mm_awready),
        .I1(addr2stat_calc_error),
        .I2(sig_addr_reg_full),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_s2mm_awburst),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[39]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[40]),
        .Q(m_axi_s2mm_awlen[4]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[44]),
        .Q(m_axi_s2mm_awsize[0]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(sig_aq_fifo_data_out[46]),
        .Q(m_axi_s2mm_awsize[1]),
        .R(\sig_next_addr_reg[31]_i_1__2_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .Q(sig_posted_to_axi_2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .Q(sig_posted_to_axi),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module design_1_axi_dma_0_0_axi_datamover_cmd_status
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_mm2s_cmd_tready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_stat2rsc_status_ready,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    sts_received_i_reg,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ,
    Q,
    E,
    sig_init_reg2_reg,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    SS,
    sig_mmap_reset_reg,
    m_axi_mm2s_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    mm2s_sts_received,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_push_input_reg11_out,
    in,
    s_axis_mm2s_cmd_tvalid_split,
    sig_regfifo_empty_reg0,
    m_axis_mm2s_sts_tready,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ,
    D);
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_mm2s_cmd_tready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_stat2rsc_status_ready;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output sts_received_i_reg;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  output [47:0]Q;
  output [0:0]E;
  output sig_init_reg2_reg;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  input [0:0]SS;
  input sig_mmap_reset_reg;
  input m_axi_mm2s_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input mm2s_sts_received;
  input sig_calc_error_reg_reg;
  input sig_calc_error_reg_reg_0;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input s_axis_mm2s_cmd_tvalid_split;
  input sig_regfifo_empty_reg0;
  input m_axis_mm2s_sts_tready;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input [47:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire I_CMD_FIFO_n_53;
  wire [47:0]Q;
  wire [0:0]SS;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire [47:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire mm2s_sts_received;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_reg2_reg;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_mmap_reset_reg;
  wire sig_push_input_reg11_out;
  wire sig_regfifo_empty_reg0;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sts_received_i_reg;

  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .SS(SS),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2rsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .mm2s_sts_received(mm2s_sts_received),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_done(sig_init_done_3),
        .sig_init_done_reg_0(I_CMD_FIFO_n_53),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sts_received_i_reg(sts_received_i_reg));
  design_1_axi_dma_0_0_axi_datamover_fifo_32 I_CMD_FIFO
       (.E(E),
        .Q(Q),
        .SS(SS),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(sig_calc_error_reg_reg_0),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_reg2_reg_0(I_CMD_FIFO_n_53),
        .sig_init_reg2_reg_1(sig_init_reg2_reg),
        .sig_init_reg2_reg_2(sig_init_reg2_reg_0),
        .sig_init_reg2_reg_3(sig_init_reg2_reg_1),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_regfifo_empty_reg0(sig_regfifo_empty_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module design_1_axi_dma_0_0_axi_datamover_cmd_status__parameterized0
   (sig_cmd2mstr_cmd_valid,
    s_axis_s2mm_cmd_tready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_stat2wsc_status_ready,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    D,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ,
    Q,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_sts_received,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    s_axis_s2mm_cmd_tvalid_split,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_psm_halt,
    sig_input_reg_empty,
    wsc2stat_status_valid,
    m_axis_s2mm_sts_tready,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_push_input_reg14_out,
    sig_calc_error_reg_reg_1,
    E,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ,
    wsc2stat_status);
  output sig_cmd2mstr_cmd_valid;
  output s_axis_s2mm_cmd_tready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_stat2wsc_status_ready;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output [13:0]D;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  output [46:0]Q;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_sts_received;
  input \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input s_axis_s2mm_cmd_tvalid_split;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_psm_halt;
  input sig_input_reg_empty;
  input wsc2stat_status_valid;
  input m_axis_s2mm_sts_tready;
  input sig_calc_error_reg_reg;
  input sig_calc_error_reg_reg_0;
  input sig_push_input_reg14_out;
  input sig_calc_error_reg_reg_1;
  input [0:0]E;
  input [46:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  input [17:0]wsc2stat_status;

  wire [13:0]D;
  wire [0:0]E;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire I_CMD_FIFO_n_2;
  wire [46:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ;
  wire [46:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s2mm_sts_received;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_init_done;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_push_input_reg14_out;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire [17:0]wsc2stat_status;
  wire wsc2stat_status_valid;

  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized4 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2wsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s2mm_sts_received(s2mm_sts_received),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(I_CMD_FIFO_n_2),
        .sig_stream_rst(sig_stream_rst),
        .wsc2stat_status(wsc2stat_status),
        .wsc2stat_status_valid(wsc2stat_status_valid));
  design_1_axi_dma_0_0_axi_datamover_fifo I_CMD_FIFO
       (.E(E),
        .Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(sig_calc_error_reg_reg_0),
        .sig_calc_error_reg_reg_1(sig_calc_error_reg_reg_1),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_done(sig_init_done),
        .sig_init_reg_reg_0(I_CMD_FIFO_n_2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_push_input_reg14_out(sig_push_input_reg14_out),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo
   (sig_cmd2mstr_cmd_valid,
    s_axis_s2mm_cmd_tready,
    sig_init_reg_reg_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ,
    Q,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s_axis_s2mm_cmd_tvalid_split,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_psm_halt,
    sig_input_reg_empty,
    sig_init_done,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_push_input_reg14_out,
    sig_calc_error_reg_reg_1,
    E,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 );
  output sig_cmd2mstr_cmd_valid;
  output s_axis_s2mm_cmd_tready;
  output sig_init_reg_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  output [46:0]Q;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_cmd_tvalid_split;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_psm_halt;
  input sig_input_reg_empty;
  input sig_init_done;
  input sig_calc_error_reg_reg;
  input sig_calc_error_reg_reg_0;
  input sig_push_input_reg14_out;
  input sig_calc_error_reg_reg_1;
  input [0:0]E;
  input [46:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 ;

  wire [0:0]E;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2 ;
  wire [46:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  wire [46:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__5_n_0 ;
  wire m_axi_s2mm_aclk;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_i_1__17_n_0;
  wire sig_init_reg_reg_0;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_push_input_reg14_out;
  wire sig_stream_rst;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [10]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [11]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [12]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [13]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [14]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [15]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [16]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [17]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [18]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [19]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [20]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [21]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [22]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [23]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [24]),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [25]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [26]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [27]),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [28]),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [29]),
        .Q(Q[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [30]),
        .Q(Q[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [31]),
        .Q(Q[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [32]),
        .Q(Q[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [33]),
        .Q(Q[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [34]),
        .Q(Q[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [35]),
        .Q(Q[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [36]),
        .Q(Q[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [37]),
        .Q(Q[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [38]),
        .Q(Q[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [39]),
        .Q(Q[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [40]),
        .Q(Q[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [41]),
        .Q(Q[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [42]),
        .Q(Q[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [43]),
        .Q(Q[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [44]),
        .Q(Q[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [45]),
        .Q(Q[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [46]),
        .Q(Q[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [8]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [9]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hAEAAAEAAFFFFAEAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 
       (.I0(sig_init_done_0),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(s_axis_s2mm_cmd_tready),
        .I5(s_axis_s2mm_cmd_tvalid_split),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ),
        .Q(s_axis_s2mm_cmd_tready),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hF0800080F080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__5 
       (.I0(s_axis_s2mm_cmd_tvalid_split),
        .I1(s_axis_s2mm_cmd_tready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_psm_halt),
        .I5(sig_input_reg_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__5_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    sig_calc_error_reg_i_1__0
       (.I0(sig_calc_error_reg_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_calc_error_reg_reg_0),
        .I4(sig_push_input_reg14_out),
        .I5(sig_calc_error_reg_reg_1),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__16
       (.I0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg ),
        .I1(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done),
        .O(sig_init_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__17
       (.I0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg ),
        .I1(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_0),
        .O(sig_init_done_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__17_n_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg ),
        .Q(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2 ),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo_32
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_mm2s_cmd_tready,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ,
    Q,
    E,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    sig_init_reg2_reg_2,
    sig_init_reg2_reg_3,
    SS,
    sig_mmap_reset_reg,
    m_axi_mm2s_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_push_input_reg11_out,
    in,
    s_axis_mm2s_cmd_tvalid_split,
    sig_regfifo_empty_reg0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done_3,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_mm2s_cmd_tready;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  output [47:0]Q;
  output [0:0]E;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  output sig_init_reg2_reg_2;
  output sig_init_reg2_reg_3;
  input [0:0]SS;
  input sig_mmap_reset_reg;
  input m_axi_mm2s_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_calc_error_reg_reg;
  input sig_calc_error_reg_reg_0;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input s_axis_mm2s_cmd_tvalid_split;
  input sig_regfifo_empty_reg0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done_3;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input [47:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 ;

  wire [0:0]E;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire [47:0]Q;
  wire [0:0]SS;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  wire [47:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_i_1__9_n_0;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_init_reg2_reg_2;
  wire sig_init_reg2_reg_3;
  wire sig_mmap_reset_reg;
  wire sig_push_input_reg11_out;
  wire sig_regfifo_empty_reg0;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1 
       (.I0(s_axis_mm2s_cmd_tready),
        .I1(s_axis_mm2s_cmd_tvalid_split),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [0]),
        .Q(Q[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [10]),
        .Q(Q[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [11]),
        .Q(Q[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [12]),
        .Q(Q[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [13]),
        .Q(Q[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [1]),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [14]),
        .Q(Q[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [2]),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [15]),
        .Q(Q[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [16]),
        .Q(Q[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [17]),
        .Q(Q[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [18]),
        .Q(Q[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [19]),
        .Q(Q[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [20]),
        .Q(Q[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [3]),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [21]),
        .Q(Q[21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [22]),
        .Q(Q[22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [23]),
        .Q(Q[23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [24]),
        .Q(Q[24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [25]),
        .Q(Q[25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [26]),
        .Q(Q[26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [27]),
        .Q(Q[27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [28]),
        .Q(Q[28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [29]),
        .Q(Q[29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [30]),
        .Q(Q[30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [4]),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [31]),
        .Q(Q[31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [32]),
        .Q(Q[32]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [33]),
        .Q(Q[33]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [34]),
        .Q(Q[34]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [35]),
        .Q(Q[35]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [36]),
        .Q(Q[36]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [37]),
        .Q(Q[37]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [38]),
        .Q(Q[38]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [39]),
        .Q(Q[39]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [40]),
        .Q(Q[40]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [5]),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [41]),
        .Q(Q[41]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [42]),
        .Q(Q[42]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [43]),
        .Q(Q[43]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [44]),
        .Q(Q[44]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [45]),
        .Q(Q[45]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [46]),
        .Q(Q[46]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [47]),
        .Q(Q[47]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [6]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [7]),
        .Q(Q[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [8]),
        .Q(Q[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 [9]),
        .Q(Q[9]),
        .R(SS));
  LUT3 #(
    .INIT(8'hF4)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 
       (.I0(s_axis_mm2s_cmd_tvalid_split),
        .I1(s_axis_mm2s_cmd_tready),
        .I2(sig_regfifo_empty_reg0),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ),
        .Q(s_axis_mm2s_cmd_tready),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    sig_calc_error_reg_i_1
       (.I0(sig_calc_error_reg_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_calc_error_reg_reg_0),
        .I4(sig_push_input_reg11_out),
        .I5(in),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__5
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_mmap_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_3),
        .O(sig_init_reg2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__6
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_mmap_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_0),
        .O(sig_init_reg2_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__7
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_mmap_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_1),
        .O(sig_init_reg2_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__8
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_mmap_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_2),
        .O(sig_init_reg2_reg_3));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__9
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_mmap_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done),
        .O(sig_init_done_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__9_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg),
        .Q(\GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized0
   (sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    sts_received_i_reg,
    sig_init_done_reg_0,
    m_axi_mm2s_aclk,
    SS,
    mm2s_sts_received,
    m_axis_mm2s_sts_tready,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    D);
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output sts_received_i_reg;
  input sig_init_done_reg_0;
  input m_axi_mm2s_aclk;
  input [0:0]SS;
  input mm2s_sts_received;
  input m_axis_mm2s_sts_tready;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]SS;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_mm2s_aclk;
  wire [6:0]m_axis_mm2s_sts_tdata_int;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire mm2s_sts_received;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_regfifo;
  wire sig_rsc2stat_status_valid;
  wire sts_received_i_reg;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_rsc2stat_status_valid),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(m_axis_mm2s_sts_tdata_int[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(m_axis_mm2s_sts_tdata_int[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(m_axis_mm2s_sts_tdata_int[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(m_axis_mm2s_sts_tdata_int[6]),
        .R(SS));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 
       (.I0(m_axis_mm2s_sts_tready),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(sig_init_done),
        .I3(sig_rsc2stat_status_valid),
        .I4(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(SS));
  LUT5 #(
    .INIT(32'h0080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4 
       (.I0(sig_rsc2stat_status_valid),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I4(m_axis_mm2s_sts_tready),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mm2s_decerr_i_i_1
       (.I0(mm2s_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_mm2s_sts_tdata_int[5]),
        .O(mm2s_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mm2s_interr_i_i_1
       (.I0(mm2s_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_mm2s_sts_tdata_int[4]),
        .O(mm2s_interr_i));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mm2s_slverr_i_i_1
       (.I0(mm2s_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_mm2s_sts_tdata_int[6]),
        .O(mm2s_slverr_i));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mm2s_tag[0]_i_1 
       (.I0(mm2s_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_mm2s_sts_tdata_int[0]),
        .O(sts_received_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1
   (FIFO_Full_reg,
    sig_halt_reg_reg,
    p_0_in,
    out,
    sel,
    sig_inhibit_rdy_n_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_data2addr_stop_req,
    FIFO_Full_reg_0,
    in,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2addr_cmd_valid);
  output FIFO_Full_reg;
  output sig_halt_reg_reg;
  output p_0_in;
  output [40:0]out;
  output sel;
  output sig_inhibit_rdy_n_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg_0;
  input [38:0]in;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2addr_cmd_valid;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [40:0]out;
  wire p_0_in;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_i_1__14_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mstr2addr_cmd_valid;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_cmd2addr_valid_reg(sel),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__14
       (.I0(sig_init_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done),
        .O(sig_init_done_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__14_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_33
   (FIFO_Full_reg,
    sig_init_done,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sel,
    sig_push_addr_reg1_out,
    sig_inhibit_rdy_n_reg_0,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_calc_error_reg_reg;
  output [36:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sel;
  output sig_push_addr_reg1_out;
  output sig_inhibit_rdy_n_reg_0;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2addr_cmd_valid;
  input [34:0]in;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SS;
  wire [34:0]in;
  wire m_axi_mm2s_aclk;
  wire [36:0]out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_sf_allow_addr_req;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized2_34 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sel),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_push_addr_reg1_out),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done,
    sig_push_dqual_reg,
    sig_inhibit_rdy_n_reg_0,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_mm2s_rlast_0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    out,
    sel,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_last_dbeat_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_mm2s_rlast,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_ld_new_cmd_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    \sig_next_tag_reg[0]_i_3 ,
    \sig_next_tag_reg[0]_i_3_0 ,
    \sig_next_tag_reg[0]_i_3_1 ,
    full,
    sig_dqual_reg_empty_reg_0,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    \sig_next_tag_reg[0]_i_3_2 ,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_push_dqual_reg;
  output sig_inhibit_rdy_n_reg_0;
  output [7:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output m_axi_mm2s_rlast_0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [69:0]out;
  output sel;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_last_dbeat_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_mm2s_rlast;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_ld_new_cmd_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input \sig_next_tag_reg[0]_i_3 ;
  input \sig_next_tag_reg[0]_i_3_0 ;
  input \sig_next_tag_reg[0]_i_3_1 ;
  input full;
  input sig_dqual_reg_empty_reg_0;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input \sig_next_tag_reg[0]_i_3_2 ;
  input [69:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [7:0]Q;
  wire [0:0]SS;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [69:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [69:0]out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_sequential_reg;
  wire \sig_next_tag_reg[0]_i_3 ;
  wire \sig_next_tag_reg[0]_i_3_0 ;
  wire \sig_next_tag_reg[0]_i_3_1 ;
  wire \sig_next_tag_reg[0]_i_3_2 ;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sel),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .SS(SS),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_push_dqual_reg),
        .\sig_next_tag_reg[0]_i_3 (\sig_next_tag_reg[0]_i_3 ),
        .\sig_next_tag_reg[0]_i_3_0 (\sig_next_tag_reg[0]_i_3_0 ),
        .\sig_next_tag_reg[0]_i_3_1 (\sig_next_tag_reg[0]_i_3_1 ),
        .\sig_next_tag_reg[0]_i_3_2 (\sig_next_tag_reg[0]_i_3_2 ),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3
   (FIFO_Full_reg,
    sig_init_done,
    Q,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n_reg_0,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_mstr2sf_cmd_valid,
    lsig_ld_cmd);
  output FIFO_Full_reg;
  output sig_init_done;
  output [0:0]Q;
  output FIFO_Full_reg_0;
  output sig_inhibit_rdy_n_reg_0;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_mstr2sf_cmd_valid;
  input lsig_ld_cmd;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2sf_cmd_valid;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SS(SS),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized4
   (sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    D,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    sig_init_done_reg_0,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    s2mm_sts_received,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axis_s2mm_sts_tready,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ,
    wsc2stat_status);
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output [13:0]D;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input sig_init_done_reg_0;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input s2mm_sts_received;
  input \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axis_s2mm_sts_tready;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ;
  input [17:0]wsc2stat_status;

  wire [13:0]D;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_s2mm_aclk;
  wire [34:4]m_axis_s2mm_sts_tdata_int;
  wire m_axis_s2mm_sts_tready;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s2mm_sts_received;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_stream_rst;
  wire [17:0]wsc2stat_status;
  wire wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(wsc2stat_status_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[8]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[18]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[19]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[20]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[21]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[9]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[10]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[11]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[12]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[13]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[14]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[15]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[16]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[17]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[5]),
        .O(s2mm_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[4]),
        .O(s2mm_interr_i));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h08080800)) 
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1 
       (.I0(\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(s2mm_sts_received),
        .I3(m_axis_s2mm_sts_tdata_int[4]),
        .I4(m_axis_s2mm_sts_tdata_int[34]),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1 
       (.I0(s2mm_sts_received),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[6]),
        .O(s2mm_slverr_i));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[5]),
        .Q(m_axis_s2mm_sts_tdata_int[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[6]),
        .Q(m_axis_s2mm_sts_tdata_int[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[7]),
        .Q(m_axis_s2mm_sts_tdata_int[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[8]),
        .Q(m_axis_s2mm_sts_tdata_int[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[9]),
        .Q(m_axis_s2mm_sts_tdata_int[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[10]),
        .Q(m_axis_s2mm_sts_tdata_int[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[11]),
        .Q(m_axis_s2mm_sts_tdata_int[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[12]),
        .Q(m_axis_s2mm_sts_tdata_int[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[13]),
        .Q(m_axis_s2mm_sts_tdata_int[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[14]),
        .Q(m_axis_s2mm_sts_tdata_int[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[15]),
        .Q(m_axis_s2mm_sts_tdata_int[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[16]),
        .Q(m_axis_s2mm_sts_tdata_int[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[17]),
        .Q(m_axis_s2mm_sts_tdata_int[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[0]),
        .Q(m_axis_s2mm_sts_tdata_int[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[1]),
        .Q(m_axis_s2mm_sts_tdata_int[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[2]),
        .Q(m_axis_s2mm_sts_tdata_int[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[3]),
        .Q(m_axis_s2mm_sts_tdata_int[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0 ),
        .D(wsc2stat_status[4]),
        .Q(m_axis_s2mm_sts_tdata_int[9]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 
       (.I0(sig_init_done),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tready),
        .I3(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I4(wsc2stat_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h0080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6 
       (.I0(wsc2stat_status_valid),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I4(m_axis_s2mm_sts_tready),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    m_axi_s2mm_bready,
    E,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_init_reg_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wsc2stat_status,
    out,
    addr2data_addr_posted,
    Q,
    sig_halt_reg,
    m_axi_s2mm_bvalid,
    sig_push_coelsc_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    m_axi_s2mm_bresp);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  output m_axi_s2mm_bready;
  output [0:0]E;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output sig_init_reg_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [1:0]wsc2stat_status;
  input [0:0]out;
  input addr2data_addr_posted;
  input [3:0]Q;
  input sig_halt_reg;
  input m_axi_s2mm_bvalid;
  input sig_push_coelsc_reg;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire addr2data_addr_posted;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_i_1__10_n_0;
  wire sig_init_reg_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire [1:0]wsc2stat_status;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .addr2data_addr_posted(addr2data_addr_posted),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .wsc2stat_status(wsc2stat_status));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__10
       (.I0(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .I1(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_0),
        .O(sig_init_done_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__11
       (.I0(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .I1(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done),
        .O(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__10_n_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .Q(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6
   (FIFO_Full_reg,
    sig_init_done,
    D,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    p_0_in,
    sig_push_coelsc_reg,
    sig_inhibit_rdy_n_reg_0,
    E,
    sig_coelsc_interr_reg0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    Q,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_data2wsc_valid,
    wsc2stat_status,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output [2:0]D;
  output [16:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output p_0_in;
  output sig_push_coelsc_reg;
  output sig_inhibit_rdy_n_reg_0;
  output [0:0]E;
  output sig_coelsc_interr_reg0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input [3:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_data2wsc_valid;
  input [0:0]wsc2stat_status;
  input [16:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [3:0]Q;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_0_in;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire [0:0]wsc2stat_status;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized6 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_push_coelsc_reg),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_stream_rst(sig_stream_rst),
        .wsc2stat_status(wsc2stat_status));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7
   (FIFO_Full_reg,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    out,
    sig_inhibit_rdy_n_reg_0,
    sig_sm_ld_dre_cmd_reg,
    D,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    sig_sm_ld_dre_cmd_ns,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_reset_reg,
    lsig_cmd_fetch_pause,
    sig_sm_ld_dre_cmd,
    sig_need_cmd_flush,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_sm_pop_cmd_fifo,
    sig_mstr2dre_cmd_valid,
    sig_cmd_full,
    Q,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ,
    sig_scatter2drc_cmd_ready,
    in);
  output FIFO_Full_reg;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [13:0]out;
  output sig_inhibit_rdy_n_reg_0;
  output sig_sm_ld_dre_cmd_reg;
  output [0:0]D;
  output [2:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output sig_sm_ld_dre_cmd_ns;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_reset_reg;
  input lsig_cmd_fetch_pause;
  input sig_sm_ld_dre_cmd;
  input sig_need_cmd_flush;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_sm_pop_cmd_fifo;
  input sig_mstr2dre_cmd_valid;
  input sig_cmd_full;
  input [1:0]Q;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ;
  input sig_scatter2drc_cmd_ready;
  input [15:0]in;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire [2:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire [1:0]Q;
  wire [15:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [13:0]out;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_i_1__13_n_0;
  wire sig_init_reg2;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_reset_reg;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_sm_pop_cmd_fifo;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized7 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 (\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(sig_sm_ld_dre_cmd_reg),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__13
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_init_done),
        .I2(sig_reset_reg),
        .I3(sig_init_reg2),
        .O(sig_init_done_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__13_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_reset_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8
   (full,
    dout,
    empty,
    SR,
    \sig_strb_reg_out_reg[16] ,
    \sig_strb_reg_out_reg[6] ,
    \sig_strb_reg_out_reg[16]_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] ,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    sig_btt_cntr0,
    lsig_set_absorb2tlast,
    sig_m_valid_out_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] ,
    sig_inhibit_rdy_n,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ,
    sig_btt_eq_0_reg,
    ld_btt_cntr_reg1_reg,
    S,
    m_axi_s2mm_aclk,
    din,
    rd_en,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \sig_byte_cntr[3]_i_14 ,
    \sig_byte_cntr[3]_i_8 ,
    \sig_byte_cntr[3]_i_47 ,
    Q,
    \sig_byte_cntr[3]_i_9 ,
    \sig_byte_cntr[3]_i_7 ,
    \sig_byte_cntr[3]_i_29 ,
    \sig_byte_cntr[3]_i_30 ,
    \sig_byte_cntr[3]_i_9_0 ,
    \sig_byte_cntr[7]_i_9 ,
    \sig_byte_cntr[3]_i_6 ,
    \sig_byte_cntr[3]_i_7_0 ,
    \sig_byte_cntr[3]_i_9_1 ,
    \sig_byte_cntr[3]_i_9_2 ,
    \sig_byte_cntr[3]_i_9_3 ,
    \sig_byte_cntr[3]_i_14_0 ,
    \sig_byte_cntr[3]_i_6_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_4 ,
    \gen_wr_a.gen_word_narrow.mem_reg_4_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_4_1 ,
    sig_eop_sent_reg_reg,
    sig_strm_tlast,
    lsig_absorb2tlast,
    out,
    \sig_btt_cntr_dup_reg[0] ,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ,
    slice_insert_valid,
    sig_btt_eq_0__0,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg2,
    sig_tstrb_fifo_rdy,
    CO,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd,
    ld_btt_cntr_reg1_reg_0,
    sig_valid_fifo_ld12_out,
    \sig_byte_cntr_reg[3] ,
    \sig_byte_cntr_reg[3]_0 ,
    \sig_byte_cntr_reg[3]_1 ,
    \sig_byte_cntr_reg[3]_2 ,
    \sig_byte_cntr_reg[3]_3 );
  output full;
  output [35:0]dout;
  output empty;
  output [0:0]SR;
  output \sig_strb_reg_out_reg[16] ;
  output \sig_strb_reg_out_reg[6] ;
  output \sig_strb_reg_out_reg[16]_0 ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] ;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output sig_btt_cntr0;
  output lsig_set_absorb2tlast;
  output sig_m_valid_out_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] ;
  output sig_inhibit_rdy_n;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ;
  output sig_btt_eq_0_reg;
  output ld_btt_cntr_reg1_reg;
  output [2:0]S;
  input m_axi_s2mm_aclk;
  input [38:0]din;
  input rd_en;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \sig_byte_cntr[3]_i_14 ;
  input \sig_byte_cntr[3]_i_8 ;
  input \sig_byte_cntr[3]_i_47 ;
  input [20:0]Q;
  input \sig_byte_cntr[3]_i_9 ;
  input \sig_byte_cntr[3]_i_7 ;
  input \sig_byte_cntr[3]_i_29 ;
  input [16:0]\sig_byte_cntr[3]_i_30 ;
  input \sig_byte_cntr[3]_i_9_0 ;
  input \sig_byte_cntr[7]_i_9 ;
  input \sig_byte_cntr[3]_i_6 ;
  input \sig_byte_cntr[3]_i_7_0 ;
  input \sig_byte_cntr[3]_i_9_1 ;
  input \sig_byte_cntr[3]_i_9_2 ;
  input \sig_byte_cntr[3]_i_9_3 ;
  input \sig_byte_cntr[3]_i_14_0 ;
  input \sig_byte_cntr[3]_i_6_0 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_4_0 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_4_1 ;
  input sig_eop_sent_reg_reg;
  input sig_strm_tlast;
  input lsig_absorb2tlast;
  input out;
  input \sig_btt_cntr_dup_reg[0] ;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  input [4:0]\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  input slice_insert_valid;
  input sig_btt_eq_0__0;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg2;
  input sig_tstrb_fifo_rdy;
  input [0:0]CO;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd;
  input ld_btt_cntr_reg1_reg_0;
  input sig_valid_fifo_ld12_out;
  input [2:0]\sig_byte_cntr_reg[3] ;
  input \sig_byte_cntr_reg[3]_0 ;
  input \sig_byte_cntr_reg[3]_1 ;
  input \sig_byte_cntr_reg[3]_2 ;
  input \sig_byte_cntr_reg[3]_3 ;

  wire [0:0]CO;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire [4:0]\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ;
  wire [20:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [38:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4_1 ;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire ld_btt_cntr_reg1_reg_0;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_absorb2tlast;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire sig_btt_cntr0;
  wire \sig_btt_cntr_dup_reg[0] ;
  wire sig_btt_eq_0__0;
  wire sig_btt_eq_0_reg;
  wire \sig_byte_cntr[3]_i_14 ;
  wire \sig_byte_cntr[3]_i_14_0 ;
  wire \sig_byte_cntr[3]_i_29 ;
  wire [16:0]\sig_byte_cntr[3]_i_30 ;
  wire \sig_byte_cntr[3]_i_47 ;
  wire \sig_byte_cntr[3]_i_6 ;
  wire \sig_byte_cntr[3]_i_6_0 ;
  wire \sig_byte_cntr[3]_i_7 ;
  wire \sig_byte_cntr[3]_i_7_0 ;
  wire \sig_byte_cntr[3]_i_8 ;
  wire \sig_byte_cntr[3]_i_9 ;
  wire \sig_byte_cntr[3]_i_9_0 ;
  wire \sig_byte_cntr[3]_i_9_1 ;
  wire \sig_byte_cntr[3]_i_9_2 ;
  wire \sig_byte_cntr[3]_i_9_3 ;
  wire \sig_byte_cntr[7]_i_9 ;
  wire [2:0]\sig_byte_cntr_reg[3] ;
  wire \sig_byte_cntr_reg[3]_0 ;
  wire \sig_byte_cntr_reg[3]_1 ;
  wire \sig_byte_cntr_reg[3]_2 ;
  wire \sig_byte_cntr_reg[3]_3 ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__12_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_init_reg2_i_1_n_0;
  wire sig_m_valid_out_reg;
  wire sig_sm_ld_dre_cmd;
  wire \sig_strb_reg_out_reg[16] ;
  wire \sig_strb_reg_out_reg[16]_0 ;
  wire \sig_strb_reg_out_reg[6] ;
  wire sig_strm_tlast;
  wire sig_tstrb_fifo_rdy;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;

  design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0 \USE_SYNC_FIFO.I_SYNC_FIFO 
       (.CO(CO),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg_0 (\GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ),
        .Q(Q),
        .S(S),
        .SR(SR),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ),
        .\gen_wr_a.gen_word_narrow.mem_reg_4 (\gen_wr_a.gen_word_narrow.mem_reg_4 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_4_0 (\gen_wr_a.gen_word_narrow.mem_reg_4_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_4_1 (\gen_wr_a.gen_word_narrow.mem_reg_4_1 ),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(ld_btt_cntr_reg1_reg),
        .ld_btt_cntr_reg1_reg_0(ld_btt_cntr_reg1_reg_0),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .sig_btt_cntr0(sig_btt_cntr0),
        .\sig_btt_cntr_dup_reg[0] (\sig_btt_cntr_dup_reg[0] ),
        .sig_btt_eq_0__0(sig_btt_eq_0__0),
        .sig_btt_eq_0_reg(sig_btt_eq_0_reg),
        .\sig_byte_cntr[3]_i_14 (\sig_byte_cntr[3]_i_14 ),
        .\sig_byte_cntr[3]_i_14_0 (\sig_byte_cntr[3]_i_14_0 ),
        .\sig_byte_cntr[3]_i_29 (\sig_byte_cntr[3]_i_29 ),
        .\sig_byte_cntr[3]_i_30 (\sig_byte_cntr[3]_i_30 ),
        .\sig_byte_cntr[3]_i_47 (\sig_byte_cntr[3]_i_47 ),
        .\sig_byte_cntr[3]_i_6 (\sig_byte_cntr[3]_i_6 ),
        .\sig_byte_cntr[3]_i_6_0 (\sig_byte_cntr[3]_i_6_0 ),
        .\sig_byte_cntr[3]_i_7 (\sig_byte_cntr[3]_i_7 ),
        .\sig_byte_cntr[3]_i_7_0 (\sig_byte_cntr[3]_i_7_0 ),
        .\sig_byte_cntr[3]_i_8 (\sig_byte_cntr[3]_i_8 ),
        .\sig_byte_cntr[3]_i_9 (\sig_byte_cntr[3]_i_9 ),
        .\sig_byte_cntr[3]_i_9_0 (\sig_byte_cntr[3]_i_9_0 ),
        .\sig_byte_cntr[3]_i_9_1 (\sig_byte_cntr[3]_i_9_1 ),
        .\sig_byte_cntr[3]_i_9_2 (\sig_byte_cntr[3]_i_9_2 ),
        .\sig_byte_cntr[3]_i_9_3 (\sig_byte_cntr[3]_i_9_3 ),
        .\sig_byte_cntr[7]_i_9 (\sig_byte_cntr[7]_i_9 ),
        .\sig_byte_cntr_reg[3] (\sig_byte_cntr_reg[3] ),
        .\sig_byte_cntr_reg[3]_0 (\sig_byte_cntr_reg[3]_0 ),
        .\sig_byte_cntr_reg[3]_1 (\sig_byte_cntr_reg[3]_1 ),
        .\sig_byte_cntr_reg[3]_2 (\sig_byte_cntr_reg[3]_2 ),
        .\sig_byte_cntr_reg[3]_3 (\sig_byte_cntr_reg[3]_3 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .\sig_strb_reg_out_reg[16] (\sig_strb_reg_out_reg[16] ),
        .\sig_strb_reg_out_reg[16]_0 (\sig_strb_reg_out_reg[16]_0 ),
        .\sig_strb_reg_out_reg[6] (\sig_strb_reg_out_reg[6] ),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_tstrb_fifo_rdy(sig_tstrb_fifo_rdy),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid));
  LUT4 #(
    .INIT(16'h00E0)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_inhibit_rdy_n),
        .I1(sig_init_done),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_eop_sent_reg),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    sig_init_done_i_1__12
       (.I0(sig_init_done),
        .I1(sig_init_reg2),
        .I2(sig_init_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_eop_sent_reg),
        .O(sig_init_done_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__12_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    sig_init_reg2_i_1
       (.I0(sig_init_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_eop_sent_reg),
        .O(sig_init_reg2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg2_i_1_n_0),
        .Q(sig_init_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9
   (FIFO_Full_reg,
    sig_inhibit_rdy_n_reg_0,
    sig_next_calc_error_reg_reg,
    sig_push_dqual_reg,
    out,
    D,
    sig_good_mmap_dbeat10_out,
    \sig_dbeat_cntr_reg[6] ,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ld_new_cmd_reg_reg,
    sig_data2mstr_cmd_ready,
    sig_addr_chan_rdy0,
    sig_stop_wvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_last_dbeat_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_dqual_reg_empty,
    sig_last_dbeat_reg_0,
    sig_first_dbeat_reg,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_dbeat_cntr_eq_0,
    sig_first_dbeat_reg_0,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[7] ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg,
    sig_stat2wsc_status_ready,
    wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_last_mmap_dbeat_reg,
    addr2data_addr_posted,
    sig_addr_posted_cntr,
    sig_s_ready_dup_i_2__2,
    sig_single_dbeat_reg,
    sig_last_dbeat_reg_1,
    sig_next_calc_error_reg_reg_1);
  output FIFO_Full_reg;
  output sig_inhibit_rdy_n_reg_0;
  output sig_next_calc_error_reg_reg;
  output sig_push_dqual_reg;
  output [7:0]out;
  output [0:0]D;
  output sig_good_mmap_dbeat10_out;
  output [7:0]\sig_dbeat_cntr_reg[6] ;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_data2mstr_cmd_ready;
  output sig_addr_chan_rdy0;
  output sig_stop_wvalid;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_last_dbeat_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_dqual_reg_empty;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_dbeat_cntr_eq_0;
  input sig_first_dbeat_reg_0;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[7] ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg;
  input sig_stat2wsc_status_ready;
  input wsc2stat_status_valid;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_last_mmap_dbeat_reg;
  input addr2data_addr_posted;
  input [2:0]sig_addr_posted_cntr;
  input sig_s_ready_dup_i_2__2;
  input sig_single_dbeat_reg;
  input sig_last_dbeat_reg_1;
  input [12:0]sig_next_calc_error_reg_reg_1;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [7:0]Q;
  wire addr2data_addr_posted;
  wire m_axi_s2mm_aclk;
  wire [7:0]out;
  wire sig_addr_chan_rdy0;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2mstr_cmd_ready;
  wire sig_dbeat_cntr_eq_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [7:0]\sig_dbeat_cntr_reg[6] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_good_mmap_dbeat10_out;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_i_1__15_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [12:0]sig_next_calc_error_reg_reg_1;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_s_ready_dup_i_2__2;
  wire sig_single_dbeat_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stop_wvalid;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire wsc2stat_status_valid;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized8 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .addr2data_addr_posted(addr2data_addr_posted),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_addr_chan_rdy0(sig_addr_chan_rdy0),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_push_dqual_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_3(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_s_ready_dup_i_2__2(sig_s_ready_dup_i_2__2),
        .sig_s_ready_out_reg(sig_good_mmap_dbeat10_out),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stop_wvalid(sig_stop_wvalid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .wsc2stat_status_valid(wsc2stat_status_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__15
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_init_done),
        .I2(sig_init_reg),
        .I3(sig_init_reg2),
        .O(sig_init_done_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__15_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_ibttcc" *) 
module design_1_axi_dma_0_0_axi_datamover_ibttcc
   (sig_calc_error_reg_reg_0,
    sig_csm_pop_child_cmd,
    sig_mstr2dre_cmd_valid,
    sig_psm_halt,
    sig_input_reg_empty,
    sig_push_input_reg14_out,
    mstr2addr_burst,
    in,
    sig_realign_calc_err_reg_reg_0,
    \sig_child_addr_cntr_lsh_reg[4]_0 ,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_child_qual_first_of_2,
    rd_en,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ,
    \sig_xfer_addr_reg_reg[31]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    sig_xfer_is_seq_reg_reg_0,
    O,
    \sig_child_addr_cntr_lsh_reg[7]_0 ,
    sig_calc_error_reg_reg_1,
    empty,
    CO,
    DI,
    dout,
    sig_cmd2mstr_cmd_valid,
    sig_data2mstr_cmd_ready,
    sig_wr_fifo,
    sig_inhibit_rdy_n,
    sig_cmd2data_valid_reg_0,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n_0,
    sig_adjusted_addr_incr,
    sig_inhibit_rdy_n_1,
    sig_realign_calc_err_reg_reg_1);
  output sig_calc_error_reg_reg_0;
  output sig_csm_pop_child_cmd;
  output sig_mstr2dre_cmd_valid;
  output sig_psm_halt;
  output sig_input_reg_empty;
  output sig_push_input_reg14_out;
  output [0:0]mstr2addr_burst;
  output [12:0]in;
  output [15:0]sig_realign_calc_err_reg_reg_0;
  output [4:0]\sig_child_addr_cntr_lsh_reg[4]_0 ;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_child_qual_first_of_2;
  output rd_en;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ;
  output [26:0]\sig_xfer_addr_reg_reg[31]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [46:0]Q;
  input sig_xfer_is_seq_reg_reg_0;
  input [3:0]O;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  input sig_calc_error_reg_reg_1;
  input empty;
  input [0:0]CO;
  input [1:0]DI;
  input [11:0]dout;
  input sig_cmd2mstr_cmd_valid;
  input sig_data2mstr_cmd_ready;
  input sig_wr_fifo;
  input sig_inhibit_rdy_n;
  input sig_cmd2data_valid_reg_0;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n_0;
  input [9:0]sig_adjusted_addr_incr;
  input sig_inhibit_rdy_n_1;
  input sig_realign_calc_err_reg_reg_1;

  wire [0:0]CO;
  wire [1:0]DI;
  wire \FSM_onehot_sig_csm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[4]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[2] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[4] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[5] ;
  wire \FSM_sequential_sig_psm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_10_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_11_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_13_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_14_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_15_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_16_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_17_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_18_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_19_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_20_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_21_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_22_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_23_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_24_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_25_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_4_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_5_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_8_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_9_n_0 ;
  wire \FSM_sequential_sig_psm_state_reg[2]_i_12_n_0 ;
  wire \FSM_sequential_sig_psm_state_reg[2]_i_12_n_1 ;
  wire \FSM_sequential_sig_psm_state_reg[2]_i_12_n_2 ;
  wire \FSM_sequential_sig_psm_state_reg[2]_i_12_n_3 ;
  wire \FSM_sequential_sig_psm_state_reg[2]_i_6_n_1 ;
  wire \FSM_sequential_sig_psm_state_reg[2]_i_6_n_2 ;
  wire \FSM_sequential_sig_psm_state_reg[2]_i_6_n_3 ;
  wire \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ;
  wire [3:0]O;
  wire [46:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire [15:0]data;
  wire [11:0]dout;
  wire empty;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire [12:0]in;
  wire m_axi_s2mm_aclk;
  wire [0:0]mstr2addr_burst;
  wire p_1_in7_in;
  wire rd_en;
  wire [9:0]sig_adjusted_addr_incr;
  wire \sig_btt_cntr[11]_i_2_n_0 ;
  wire \sig_btt_cntr[11]_i_3_n_0 ;
  wire \sig_btt_cntr[11]_i_4_n_0 ;
  wire \sig_btt_cntr[11]_i_5_n_0 ;
  wire \sig_btt_cntr[11]_i_6_n_0 ;
  wire \sig_btt_cntr[11]_i_7_n_0 ;
  wire \sig_btt_cntr[11]_i_8_n_0 ;
  wire \sig_btt_cntr[11]_i_9_n_0 ;
  wire \sig_btt_cntr[13]_i_1_n_0 ;
  wire \sig_btt_cntr[13]_i_3_n_0 ;
  wire \sig_btt_cntr[13]_i_4_n_0 ;
  wire \sig_btt_cntr[13]_i_5_n_0 ;
  wire \sig_btt_cntr[3]_i_10_n_0 ;
  wire \sig_btt_cntr[3]_i_2_n_0 ;
  wire \sig_btt_cntr[3]_i_3_n_0 ;
  wire \sig_btt_cntr[3]_i_4_n_0 ;
  wire \sig_btt_cntr[3]_i_5_n_0 ;
  wire \sig_btt_cntr[3]_i_6_n_0 ;
  wire \sig_btt_cntr[3]_i_7_n_0 ;
  wire \sig_btt_cntr[3]_i_8_n_0 ;
  wire \sig_btt_cntr[3]_i_9_n_0 ;
  wire \sig_btt_cntr[7]_i_2_n_0 ;
  wire \sig_btt_cntr[7]_i_3_n_0 ;
  wire \sig_btt_cntr[7]_i_4_n_0 ;
  wire \sig_btt_cntr[7]_i_5_n_0 ;
  wire \sig_btt_cntr[7]_i_6_n_0 ;
  wire \sig_btt_cntr[7]_i_7_n_0 ;
  wire \sig_btt_cntr[7]_i_8_n_0 ;
  wire \sig_btt_cntr[7]_i_9_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[13]_i_2_n_3 ;
  wire \sig_btt_cntr_reg[13]_i_2_n_6 ;
  wire \sig_btt_cntr_reg[13]_i_2_n_7 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_7 ;
  wire sig_btt_eq_b2mbaa2;
  wire sig_btt_lt_b2mbaa2;
  wire [9:0]sig_btt_residue_slice;
  wire [3:0]sig_btt_upper_slice;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire \sig_child_addr_cntr_lsh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_6_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_7_n_0 ;
  wire [14:5]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ;
  wire [4:0]\sig_child_addr_cntr_lsh_reg[4]_0 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_7_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_5_n_0 ;
  wire [15:0]sig_child_addr_cntr_msh_reg;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ;
  wire sig_child_addr_lsh_rollover;
  wire sig_child_addr_lsh_rollover_reg;
  wire sig_child_addr_lsh_rollover_reg_i_10_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_11_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_12_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_13_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_14_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_15_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_5_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_6_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_8_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_9_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_7_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_7_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_7_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_7_n_3;
  wire \sig_child_addr_reg_reg_n_0_[0] ;
  wire \sig_child_addr_reg_reg_n_0_[10] ;
  wire \sig_child_addr_reg_reg_n_0_[11] ;
  wire \sig_child_addr_reg_reg_n_0_[12] ;
  wire \sig_child_addr_reg_reg_n_0_[13] ;
  wire \sig_child_addr_reg_reg_n_0_[14] ;
  wire \sig_child_addr_reg_reg_n_0_[15] ;
  wire \sig_child_addr_reg_reg_n_0_[1] ;
  wire \sig_child_addr_reg_reg_n_0_[2] ;
  wire \sig_child_addr_reg_reg_n_0_[3] ;
  wire \sig_child_addr_reg_reg_n_0_[4] ;
  wire \sig_child_addr_reg_reg_n_0_[5] ;
  wire \sig_child_addr_reg_reg_n_0_[6] ;
  wire \sig_child_addr_reg_reg_n_0_[7] ;
  wire \sig_child_addr_reg_reg_n_0_[8] ;
  wire \sig_child_addr_reg_reg_n_0_[9] ;
  wire sig_child_burst_type_reg;
  wire sig_child_cmd_reg_full;
  wire sig_child_error_reg;
  wire sig_child_qual_burst_type;
  wire sig_child_qual_burst_type_i_1_n_0;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_error_reg_i_1_n_0;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_i_1_n_0;
  wire sig_child_tag_reg0;
  wire sig_cmd2addr_valid_i_1__0_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1__0_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_csm_ld_xfer;
  wire sig_csm_ld_xfer_ns;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_pop_child_cmd_ns;
  wire sig_csm_pop_sf_fifo_ns;
  wire sig_data2mstr_cmd_ready;
  wire sig_first_realigner_cmd;
  wire sig_first_realigner_cmd_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg1;
  wire sig_input_burst_type_reg;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2dre_cmd_valid;
  wire sig_needed_2_realign_cmds;
  wire sig_needed_2_realign_cmds_i_1_n_0;
  wire sig_pcc2sf_xfer_ready;
  wire [15:15]sig_predict_child_addr_lsh;
  wire sig_psm_halt;
  wire sig_psm_halt_ns;
  wire sig_psm_ld_chcmd_reg;
  wire sig_psm_ld_chcmd_reg_ns;
  wire sig_psm_ld_realigner_reg;
  wire sig_psm_ld_realigner_reg_ns;
  wire sig_psm_pop_input_cmd;
  wire sig_psm_pop_input_cmd_i_2_n_0;
  wire sig_psm_pop_input_cmd_ns;
  wire [2:0]sig_psm_state;
  wire [2:0]sig_psm_state_ns;
  wire sig_push_input_reg14_out;
  wire [15:0]sig_realign_calc_err_reg_reg_0;
  wire sig_realign_calc_err_reg_reg_1;
  wire sig_realign_cmd_cmplt_reg0;
  wire sig_realign_reg_empty;
  wire sig_realign_tag_reg0;
  wire [13:0]sig_realigner_btt;
  wire [13:0]sig_realigner_btt2;
  wire \sig_realigner_btt2[3]_i_2_n_0 ;
  wire \sig_realigner_btt2[4]_i_2_n_0 ;
  wire \sig_realigner_btt2[5]_i_2_n_0 ;
  wire \sig_realigner_btt2[7]_i_2_n_0 ;
  wire \sig_realigner_btt2[8]_i_2_n_0 ;
  wire sig_skip_align2mbaa;
  wire sig_skip_align2mbaa_s_h;
  wire sig_skip_align2mbaa_s_h_i_1_n_0;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire [26:0]\sig_xfer_addr_reg_reg[31]_0 ;
  wire sig_xfer_cache_reg0;
  wire sig_xfer_cmd_cmplt_reg0;
  wire sig_xfer_is_seq_reg_reg_0;
  wire [4:0]sig_xfer_len;
  wire \sig_xfer_len_reg[4]_i_3_n_0 ;
  wire [3:0]\NLW_FSM_sequential_sig_psm_state_reg[2]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_sig_psm_state_reg[2]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_FSM_sequential_sig_psm_state_reg[2]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_sig_psm_state_reg[2]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_sig_btt_cntr_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_7_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \FSM_onehot_sig_csm_state[1]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I2(sig_child_cmd_reg_full),
        .I3(sig_xfer_is_seq_reg_reg_0),
        .I4(sig_pcc2sf_xfer_ready),
        .O(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FF808080)) 
    \FSM_onehot_sig_csm_state[2]_i_1 
       (.I0(sig_child_error_reg),
        .I1(sig_child_cmd_reg_full),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .I4(sig_mstr2data_cmd_valid),
        .I5(sig_mstr2addr_cmd_valid),
        .O(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \FSM_onehot_sig_csm_state[4]_i_1 
       (.I0(sig_xfer_is_seq_reg_reg_0),
        .I1(sig_pcc2sf_xfer_ready),
        .I2(empty),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .I4(sig_child_error_reg),
        .I5(sig_csm_pop_child_cmd_ns),
        .O(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \FSM_onehot_sig_csm_state[5]_i_1 
       (.I0(empty),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_mstr2addr_cmd_valid),
        .O(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_csm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .S(sig_mmap_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .R(sig_mmap_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .R(sig_mmap_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg));
  LUT5 #(
    .INIT(32'hEEEEAABF)) 
    \FSM_sequential_sig_psm_state[0]_i_1 
       (.I0(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ),
        .I1(sig_psm_state[0]),
        .I2(sig_push_input_reg14_out),
        .I3(sig_psm_state[1]),
        .I4(sig_psm_state[2]),
        .O(sig_psm_state_ns[0]));
  LUT6 #(
    .INIT(64'h8A008A008AFF8A00)) 
    \FSM_sequential_sig_psm_state[0]_i_2 
       (.I0(sig_psm_state[1]),
        .I1(sig_child_cmd_reg_full),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_psm_state[0]),
        .I4(sig_realign_reg_empty),
        .I5(sig_psm_state[2]),
        .O(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h45455000)) 
    \FSM_sequential_sig_psm_state[1]_i_1 
       (.I0(sig_psm_state[2]),
        .I1(sig_child_cmd_reg_full),
        .I2(sig_psm_state[0]),
        .I3(sig_push_input_reg14_out),
        .I4(sig_psm_state[1]),
        .O(sig_psm_state_ns[1]));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEEEEEE)) 
    \FSM_sequential_sig_psm_state[2]_i_1 
       (.I0(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ),
        .I1(sig_psm_ld_chcmd_reg_ns),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_skip_align2mbaa),
        .I4(sig_first_realigner_cmd),
        .I5(sig_skip_align2mbaa_s_h),
        .O(sig_psm_state_ns[2]));
  LUT6 #(
    .INIT(64'h000000005556AAA9)) 
    \FSM_sequential_sig_psm_state[2]_i_10 
       (.I0(sig_input_addr_reg1[3]),
        .I1(sig_input_addr_reg1[1]),
        .I2(sig_input_addr_reg1[0]),
        .I3(sig_input_addr_reg1[2]),
        .I4(sig_btt_residue_slice[3]),
        .I5(\FSM_sequential_sig_psm_state[2]_i_16_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0660000000006009)) 
    \FSM_sequential_sig_psm_state[2]_i_11 
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_input_addr_reg1[2]),
        .I2(sig_btt_residue_slice[1]),
        .I3(sig_input_addr_reg1[1]),
        .I4(sig_input_addr_reg1[0]),
        .I5(sig_btt_residue_slice[0]),
        .O(\FSM_sequential_sig_psm_state[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000111100011113)) 
    \FSM_sequential_sig_psm_state[2]_i_13 
       (.I0(sig_btt_residue_slice[8]),
        .I1(sig_btt_residue_slice[9]),
        .I2(sig_input_addr_reg1[6]),
        .I3(sig_input_addr_reg1[7]),
        .I4(sig_input_addr_reg1[8]),
        .I5(\sig_realigner_btt2[7]_i_2_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000166666668)) 
    \FSM_sequential_sig_psm_state[2]_i_14 
       (.I0(sig_btt_residue_slice[8]),
        .I1(sig_input_addr_reg1[8]),
        .I2(sig_input_addr_reg1[6]),
        .I3(\sig_realigner_btt2[7]_i_2_n_0 ),
        .I4(sig_input_addr_reg1[7]),
        .I5(sig_btt_residue_slice[9]),
        .O(\FSM_sequential_sig_psm_state[2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h99999996)) 
    \FSM_sequential_sig_psm_state[2]_i_15 
       (.I0(sig_btt_residue_slice[8]),
        .I1(sig_input_addr_reg1[8]),
        .I2(sig_input_addr_reg1[6]),
        .I3(\sig_realigner_btt2[7]_i_2_n_0 ),
        .I4(sig_input_addr_reg1[7]),
        .O(\FSM_sequential_sig_psm_state[2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hDEBD7BE7)) 
    \FSM_sequential_sig_psm_state[2]_i_16 
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_btt_residue_slice[5]),
        .I2(\FSM_sequential_sig_psm_state[2]_i_25_n_0 ),
        .I3(sig_input_addr_reg1[4]),
        .I4(sig_input_addr_reg1[5]),
        .O(\FSM_sequential_sig_psm_state[2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h01133770)) 
    \FSM_sequential_sig_psm_state[2]_i_17 
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_btt_residue_slice[7]),
        .I2(sig_input_addr_reg1[6]),
        .I3(\sig_realigner_btt2[7]_i_2_n_0 ),
        .I4(sig_input_addr_reg1[7]),
        .O(\FSM_sequential_sig_psm_state[2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h006541E7)) 
    \FSM_sequential_sig_psm_state[2]_i_18 
       (.I0(sig_input_addr_reg1[5]),
        .I1(sig_input_addr_reg1[4]),
        .I2(\FSM_sequential_sig_psm_state[2]_i_25_n_0 ),
        .I3(sig_btt_residue_slice[5]),
        .I4(sig_btt_residue_slice[4]),
        .O(\FSM_sequential_sig_psm_state[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0101011337373770)) 
    \FSM_sequential_sig_psm_state[2]_i_19 
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_btt_residue_slice[3]),
        .I2(sig_input_addr_reg1[2]),
        .I3(sig_input_addr_reg1[0]),
        .I4(sig_input_addr_reg1[1]),
        .I5(sig_input_addr_reg1[3]),
        .O(\FSM_sequential_sig_psm_state[2]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \FSM_sequential_sig_psm_state[2]_i_2 
       (.I0(sig_psm_state[0]),
        .I1(sig_realign_reg_empty),
        .I2(sig_psm_state[2]),
        .O(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h064E)) 
    \FSM_sequential_sig_psm_state[2]_i_20 
       (.I0(sig_input_addr_reg1[1]),
        .I1(sig_input_addr_reg1[0]),
        .I2(sig_btt_residue_slice[1]),
        .I3(sig_btt_residue_slice[0]),
        .O(\FSM_sequential_sig_psm_state[2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h14282841)) 
    \FSM_sequential_sig_psm_state[2]_i_21 
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_btt_residue_slice[7]),
        .I2(sig_input_addr_reg1[7]),
        .I3(sig_input_addr_reg1[6]),
        .I4(\sig_realigner_btt2[7]_i_2_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h41822418)) 
    \FSM_sequential_sig_psm_state[2]_i_22 
       (.I0(sig_input_addr_reg1[5]),
        .I1(sig_input_addr_reg1[4]),
        .I2(\FSM_sequential_sig_psm_state[2]_i_25_n_0 ),
        .I3(sig_btt_residue_slice[5]),
        .I4(sig_btt_residue_slice[4]),
        .O(\FSM_sequential_sig_psm_state[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h1112222444488881)) 
    \FSM_sequential_sig_psm_state[2]_i_23 
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_input_addr_reg1[3]),
        .I2(sig_input_addr_reg1[1]),
        .I3(sig_input_addr_reg1[0]),
        .I4(sig_input_addr_reg1[2]),
        .I5(sig_btt_residue_slice[3]),
        .O(\FSM_sequential_sig_psm_state[2]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h1881)) 
    \FSM_sequential_sig_psm_state[2]_i_24 
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_input_addr_reg1[0]),
        .I2(sig_input_addr_reg1[1]),
        .I3(sig_btt_residue_slice[1]),
        .O(\FSM_sequential_sig_psm_state[2]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_sig_psm_state[2]_i_25 
       (.I0(sig_input_addr_reg1[3]),
        .I1(sig_input_addr_reg1[2]),
        .I2(sig_input_addr_reg1[1]),
        .I3(sig_input_addr_reg1[0]),
        .O(\FSM_sequential_sig_psm_state[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAEA)) 
    \FSM_sequential_sig_psm_state[2]_i_3 
       (.I0(sig_calc_error_reg_reg_0),
        .I1(\FSM_sequential_sig_psm_state[2]_i_4_n_0 ),
        .I2(sig_first_realigner_cmd),
        .I3(sig_btt_upper_slice[0]),
        .I4(sig_btt_upper_slice[1]),
        .I5(\FSM_sequential_sig_psm_state[2]_i_5_n_0 ),
        .O(sig_skip_align2mbaa));
  LUT4 #(
    .INIT(16'h000E)) 
    \FSM_sequential_sig_psm_state[2]_i_4 
       (.I0(sig_btt_eq_b2mbaa2),
        .I1(sig_btt_lt_b2mbaa2),
        .I2(sig_btt_upper_slice[3]),
        .I3(sig_btt_upper_slice[2]),
        .O(\FSM_sequential_sig_psm_state[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_sig_psm_state[2]_i_5 
       (.I0(sig_input_addr_reg1[6]),
        .I1(sig_input_addr_reg1[7]),
        .I2(sig_input_addr_reg1[8]),
        .I3(\sig_realigner_btt2[7]_i_2_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_sig_psm_state[2]_i_8 
       (.I0(\FSM_sequential_sig_psm_state[2]_i_5_n_0 ),
        .I1(sig_btt_residue_slice[9]),
        .O(\FSM_sequential_sig_psm_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0110044004401001)) 
    \FSM_sequential_sig_psm_state[2]_i_9 
       (.I0(\FSM_sequential_sig_psm_state[2]_i_15_n_0 ),
        .I1(sig_btt_residue_slice[6]),
        .I2(sig_btt_residue_slice[7]),
        .I3(sig_input_addr_reg1[7]),
        .I4(sig_input_addr_reg1[6]),
        .I5(\sig_realigner_btt2[7]_i_2_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[0]),
        .Q(sig_psm_state[0]),
        .R(sig_mmap_reset_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[1]),
        .Q(sig_psm_state[1]),
        .R(sig_mmap_reset_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[2]),
        .Q(sig_psm_state[2]),
        .R(sig_mmap_reset_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_sig_psm_state_reg[2]_i_12 
       (.CI(1'b0),
        .CO({\FSM_sequential_sig_psm_state_reg[2]_i_12_n_0 ,\FSM_sequential_sig_psm_state_reg[2]_i_12_n_1 ,\FSM_sequential_sig_psm_state_reg[2]_i_12_n_2 ,\FSM_sequential_sig_psm_state_reg[2]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_sig_psm_state[2]_i_17_n_0 ,\FSM_sequential_sig_psm_state[2]_i_18_n_0 ,\FSM_sequential_sig_psm_state[2]_i_19_n_0 ,\FSM_sequential_sig_psm_state[2]_i_20_n_0 }),
        .O(\NLW_FSM_sequential_sig_psm_state_reg[2]_i_12_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_sig_psm_state[2]_i_21_n_0 ,\FSM_sequential_sig_psm_state[2]_i_22_n_0 ,\FSM_sequential_sig_psm_state[2]_i_23_n_0 ,\FSM_sequential_sig_psm_state[2]_i_24_n_0 }));
  CARRY4 \FSM_sequential_sig_psm_state_reg[2]_i_6 
       (.CI(1'b0),
        .CO({sig_btt_eq_b2mbaa2,\FSM_sequential_sig_psm_state_reg[2]_i_6_n_1 ,\FSM_sequential_sig_psm_state_reg[2]_i_6_n_2 ,\FSM_sequential_sig_psm_state_reg[2]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_sig_psm_state_reg[2]_i_6_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_sig_psm_state[2]_i_8_n_0 ,\FSM_sequential_sig_psm_state[2]_i_9_n_0 ,\FSM_sequential_sig_psm_state[2]_i_10_n_0 ,\FSM_sequential_sig_psm_state[2]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \FSM_sequential_sig_psm_state_reg[2]_i_7 
       (.CI(\FSM_sequential_sig_psm_state_reg[2]_i_12_n_0 ),
        .CO({\NLW_FSM_sequential_sig_psm_state_reg[2]_i_7_CO_UNCONNECTED [3:1],sig_btt_lt_b2mbaa2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\FSM_sequential_sig_psm_state[2]_i_13_n_0 }),
        .O(\NLW_FSM_sequential_sig_psm_state_reg[2]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\FSM_sequential_sig_psm_state[2]_i_14_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1[31]_i_1 
       (.I0(sig_mmap_reset_reg),
        .I1(sig_psm_pop_input_cmd),
        .O(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1[31]_i_2 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_cmd2mstr_cmd_valid),
        .O(sig_push_input_reg14_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[15]),
        .Q(sig_input_addr_reg1[0]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[25]),
        .Q(sig_input_addr_reg1[10]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[26]),
        .Q(sig_input_addr_reg1[11]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[27]),
        .Q(sig_input_addr_reg1[12]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[28]),
        .Q(sig_input_addr_reg1[13]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[29]),
        .Q(sig_input_addr_reg1[14]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[30]),
        .Q(sig_input_addr_reg1[15]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[31]),
        .Q(sig_input_addr_reg1[16]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[32]),
        .Q(sig_input_addr_reg1[17]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[33]),
        .Q(sig_input_addr_reg1[18]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[34]),
        .Q(sig_input_addr_reg1[19]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[16]),
        .Q(sig_input_addr_reg1[1]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[35]),
        .Q(sig_input_addr_reg1[20]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[36]),
        .Q(sig_input_addr_reg1[21]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[37]),
        .Q(sig_input_addr_reg1[22]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[38]),
        .Q(sig_input_addr_reg1[23]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[39]),
        .Q(sig_input_addr_reg1[24]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[40]),
        .Q(sig_input_addr_reg1[25]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[41]),
        .Q(sig_input_addr_reg1[26]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[42]),
        .Q(sig_input_addr_reg1[27]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[43]),
        .Q(sig_input_addr_reg1[28]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[44]),
        .Q(sig_input_addr_reg1[29]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[17]),
        .Q(sig_input_addr_reg1[2]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[45]),
        .Q(sig_input_addr_reg1[30]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[46]),
        .Q(sig_input_addr_reg1[31]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[18]),
        .Q(sig_input_addr_reg1[3]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[19]),
        .Q(sig_input_addr_reg1[4]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[20]),
        .Q(sig_input_addr_reg1[5]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[21]),
        .Q(sig_input_addr_reg1[6]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[22]),
        .Q(sig_input_addr_reg1[7]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[23]),
        .Q(sig_input_addr_reg1[8]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[24]),
        .Q(sig_input_addr_reg1[9]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[11]_i_2 
       (.I0(sig_realigner_btt2[11]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[11]_i_3 
       (.I0(sig_realigner_btt2[10]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[11]_i_4 
       (.I0(sig_realigner_btt2[9]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[11]_i_5 
       (.I0(sig_realigner_btt2[8]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_6 
       (.I0(sig_realigner_btt2[11]),
        .I1(sig_btt_upper_slice[1]),
        .I2(sig_push_input_reg14_out),
        .I3(Q[11]),
        .O(\sig_btt_cntr[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_7 
       (.I0(sig_realigner_btt2[10]),
        .I1(sig_btt_upper_slice[0]),
        .I2(sig_push_input_reg14_out),
        .I3(Q[10]),
        .O(\sig_btt_cntr[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_8 
       (.I0(sig_realigner_btt2[9]),
        .I1(sig_btt_residue_slice[9]),
        .I2(sig_push_input_reg14_out),
        .I3(Q[9]),
        .O(\sig_btt_cntr[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_9 
       (.I0(sig_realigner_btt2[8]),
        .I1(sig_btt_residue_slice[8]),
        .I2(sig_push_input_reg14_out),
        .I3(Q[8]),
        .O(\sig_btt_cntr[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \sig_btt_cntr[13]_i_1 
       (.I0(sig_psm_ld_realigner_reg),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[13]_i_3 
       (.I0(sig_realigner_btt2[12]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[13]_i_4 
       (.I0(sig_realigner_btt2[13]),
        .I1(sig_btt_upper_slice[3]),
        .I2(sig_push_input_reg14_out),
        .I3(Q[13]),
        .O(\sig_btt_cntr[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[13]_i_5 
       (.I0(sig_realigner_btt2[12]),
        .I1(sig_btt_upper_slice[2]),
        .I2(sig_push_input_reg14_out),
        .I3(Q[12]),
        .O(\sig_btt_cntr[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_10 
       (.I0(sig_realigner_btt2[0]),
        .I1(sig_btt_residue_slice[0]),
        .I2(sig_push_input_reg14_out),
        .I3(Q[0]),
        .O(\sig_btt_cntr[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sig_btt_cntr[3]_i_2 
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[3]_i_3 
       (.I0(sig_realigner_btt2[3]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[3]_i_4 
       (.I0(sig_realigner_btt2[2]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[3]_i_5 
       (.I0(sig_realigner_btt2[1]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[3]_i_6 
       (.I0(sig_realigner_btt2[0]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_7 
       (.I0(sig_realigner_btt2[3]),
        .I1(sig_btt_residue_slice[3]),
        .I2(sig_push_input_reg14_out),
        .I3(Q[3]),
        .O(\sig_btt_cntr[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_8 
       (.I0(sig_realigner_btt2[2]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_push_input_reg14_out),
        .I3(Q[2]),
        .O(\sig_btt_cntr[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_9 
       (.I0(sig_realigner_btt2[1]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_push_input_reg14_out),
        .I3(Q[1]),
        .O(\sig_btt_cntr[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[7]_i_2 
       (.I0(sig_realigner_btt2[7]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[7]_i_3 
       (.I0(sig_realigner_btt2[6]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[7]_i_4 
       (.I0(sig_realigner_btt2[5]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr[7]_i_5 
       (.I0(sig_realigner_btt2[4]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_6 
       (.I0(sig_realigner_btt2[7]),
        .I1(sig_btt_residue_slice[7]),
        .I2(sig_push_input_reg14_out),
        .I3(Q[7]),
        .O(\sig_btt_cntr[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_7 
       (.I0(sig_realigner_btt2[6]),
        .I1(sig_btt_residue_slice[6]),
        .I2(sig_push_input_reg14_out),
        .I3(Q[6]),
        .O(\sig_btt_cntr[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_8 
       (.I0(sig_realigner_btt2[5]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_push_input_reg14_out),
        .I3(Q[5]),
        .O(\sig_btt_cntr[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_9 
       (.I0(sig_realigner_btt2[4]),
        .I1(sig_btt_residue_slice[4]),
        .I2(sig_push_input_reg14_out),
        .I3(Q[4]),
        .O(\sig_btt_cntr[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_5 ),
        .Q(sig_btt_upper_slice[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_4 ),
        .Q(sig_btt_upper_slice[1]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_btt_cntr_reg[11]_i_1 
       (.CI(\sig_btt_cntr_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[11]_i_1_n_0 ,\sig_btt_cntr_reg[11]_i_1_n_1 ,\sig_btt_cntr_reg[11]_i_1_n_2 ,\sig_btt_cntr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[11]_i_2_n_0 ,\sig_btt_cntr[11]_i_3_n_0 ,\sig_btt_cntr[11]_i_4_n_0 ,\sig_btt_cntr[11]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[11]_i_1_n_4 ,\sig_btt_cntr_reg[11]_i_1_n_5 ,\sig_btt_cntr_reg[11]_i_1_n_6 ,\sig_btt_cntr_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr[11]_i_6_n_0 ,\sig_btt_cntr[11]_i_7_n_0 ,\sig_btt_cntr[11]_i_8_n_0 ,\sig_btt_cntr[11]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[13]_i_2_n_7 ),
        .Q(sig_btt_upper_slice[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[13]_i_2_n_6 ),
        .Q(sig_btt_upper_slice[3]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_btt_cntr_reg[13]_i_2 
       (.CI(\sig_btt_cntr_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_reg[13]_i_2_CO_UNCONNECTED [3:1],\sig_btt_cntr_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_btt_cntr[13]_i_3_n_0 }),
        .O({\NLW_sig_btt_cntr_reg[13]_i_2_O_UNCONNECTED [3:2],\sig_btt_cntr_reg[13]_i_2_n_6 ,\sig_btt_cntr_reg[13]_i_2_n_7 }),
        .S({1'b0,1'b0,\sig_btt_cntr[13]_i_4_n_0 ,\sig_btt_cntr[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_4 ),
        .Q(sig_btt_residue_slice[3]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_btt_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_reg[3]_i_1_n_0 ,\sig_btt_cntr_reg[3]_i_1_n_1 ,\sig_btt_cntr_reg[3]_i_1_n_2 ,\sig_btt_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr[3]_i_2_n_0 ),
        .DI({\sig_btt_cntr[3]_i_3_n_0 ,\sig_btt_cntr[3]_i_4_n_0 ,\sig_btt_cntr[3]_i_5_n_0 ,\sig_btt_cntr[3]_i_6_n_0 }),
        .O({\sig_btt_cntr_reg[3]_i_1_n_4 ,\sig_btt_cntr_reg[3]_i_1_n_5 ,\sig_btt_cntr_reg[3]_i_1_n_6 ,\sig_btt_cntr_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr[3]_i_7_n_0 ,\sig_btt_cntr[3]_i_8_n_0 ,\sig_btt_cntr[3]_i_9_n_0 ,\sig_btt_cntr[3]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_4 ),
        .Q(sig_btt_residue_slice[7]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_btt_cntr_reg[7]_i_1 
       (.CI(\sig_btt_cntr_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[7]_i_1_n_0 ,\sig_btt_cntr_reg[7]_i_1_n_1 ,\sig_btt_cntr_reg[7]_i_1_n_2 ,\sig_btt_cntr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[7]_i_2_n_0 ,\sig_btt_cntr[7]_i_3_n_0 ,\sig_btt_cntr[7]_i_4_n_0 ,\sig_btt_cntr[7]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[7]_i_1_n_4 ,\sig_btt_cntr_reg[7]_i_1_n_5 ,\sig_btt_cntr_reg[7]_i_1_n_6 ,\sig_btt_cntr_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr[7]_i_6_n_0 ,\sig_btt_cntr[7]_i_7_n_0 ,\sig_btt_cntr[7]_i_8_n_0 ,\sig_btt_cntr[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[8]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[13]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[9]),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_2
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[13]),
        .I5(Q[12]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg_1),
        .Q(sig_calc_error_reg_reg_0),
        .R(sig_mmap_reset_reg));
  LUT3 #(
    .INIT(8'hF8)) 
    \sig_child_addr_cntr_lsh[0]_i_1 
       (.I0(sig_child_qual_burst_type),
        .I1(sig_csm_ld_xfer),
        .I2(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_10 
       (.I0(dout[0]),
        .I1(\sig_child_addr_cntr_lsh_reg[4]_0 [0]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[0] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [0]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_7 
       (.I0(dout[3]),
        .I1(\sig_child_addr_cntr_lsh_reg[4]_0 [3]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[3] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_8 
       (.I0(dout[2]),
        .I1(\sig_child_addr_cntr_lsh_reg[4]_0 [2]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[2] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_9 
       (.I0(dout[1]),
        .I1(\sig_child_addr_cntr_lsh_reg[4]_0 [1]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[1] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[15] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(p_1_in7_in),
        .O(\sig_child_addr_cntr_lsh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[14] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[14]),
        .O(\sig_child_addr_cntr_lsh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[13] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[13]),
        .O(\sig_child_addr_cntr_lsh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[12] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[12]),
        .O(\sig_child_addr_cntr_lsh[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_6 
       (.I0(dout[7]),
        .I1(sig_child_addr_cntr_lsh_reg[7]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[7] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_7 
       (.I0(dout[6]),
        .I1(sig_child_addr_cntr_lsh_reg[6]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[6] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_8 
       (.I0(dout[5]),
        .I1(sig_child_addr_cntr_lsh_reg[5]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[5] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [1]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_9 
       (.I0(dout[4]),
        .I1(\sig_child_addr_cntr_lsh_reg[4]_0 [4]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[4] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[11] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[11]),
        .O(\sig_child_addr_cntr_lsh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[10] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[10]),
        .O(\sig_child_addr_cntr_lsh[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[8]_i_6 
       (.I0(dout[9]),
        .I1(sig_child_addr_cntr_lsh_reg[9]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[9] ),
        .O(\sig_child_addr_cntr_lsh[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[8]_i_7 
       (.I0(dout[8]),
        .I1(sig_child_addr_cntr_lsh_reg[8]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[8] ),
        .O(\sig_child_addr_cntr_lsh[8]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[0]),
        .Q(\sig_child_addr_cntr_lsh_reg[4]_0 [0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_lsh_reg[11]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[12]),
        .R(sig_mmap_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[12]_i_2_n_0 ,\sig_child_addr_cntr_lsh[12]_i_3_n_0 ,\sig_child_addr_cntr_lsh[12]_i_4_n_0 ,\sig_child_addr_cntr_lsh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ),
        .Q(p_1_in7_in),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[1]),
        .Q(\sig_child_addr_cntr_lsh_reg[4]_0 [1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[2]),
        .Q(\sig_child_addr_cntr_lsh_reg[4]_0 [2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[3]),
        .Q(\sig_child_addr_cntr_lsh_reg[4]_0 [3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [0]),
        .Q(\sig_child_addr_cntr_lsh_reg[4]_0 [4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [1]),
        .Q(sig_child_addr_cntr_lsh_reg[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [2]),
        .Q(sig_child_addr_cntr_lsh_reg[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [3]),
        .Q(sig_child_addr_cntr_lsh_reg[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[8]),
        .R(sig_mmap_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[8]_i_1 
       (.CI(CO),
        .CO({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI}),
        .O({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[8]_i_4_n_0 ,\sig_child_addr_cntr_lsh[8]_i_5_n_0 ,\sig_child_addr_cntr_lsh[8]_i_6_n_0 ,\sig_child_addr_cntr_lsh[8]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[9]),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'hFF80)) 
    \sig_child_addr_cntr_msh[0]_i_1 
       (.I0(sig_child_addr_lsh_rollover_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_child_qual_burst_type),
        .I3(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_msh[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_3 
       (.I0(data[0]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[0]),
        .O(\sig_child_addr_cntr_msh[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_4 
       (.I0(data[3]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[3]),
        .O(\sig_child_addr_cntr_msh[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_5 
       (.I0(data[2]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[2]),
        .O(\sig_child_addr_cntr_msh[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_6 
       (.I0(data[1]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[1]),
        .O(\sig_child_addr_cntr_msh[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_child_addr_cntr_msh[0]_i_7 
       (.I0(sig_child_addr_cntr_msh_reg[0]),
        .I1(data[0]),
        .I2(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_msh[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_2 
       (.I0(data[15]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[15]),
        .O(\sig_child_addr_cntr_msh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_3 
       (.I0(data[14]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[14]),
        .O(\sig_child_addr_cntr_msh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_4 
       (.I0(data[13]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[13]),
        .O(\sig_child_addr_cntr_msh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_5 
       (.I0(data[12]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[12]),
        .O(\sig_child_addr_cntr_msh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_2 
       (.I0(data[7]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[7]),
        .O(\sig_child_addr_cntr_msh[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_3 
       (.I0(data[6]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[6]),
        .O(\sig_child_addr_cntr_msh[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_4 
       (.I0(data[5]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[5]),
        .O(\sig_child_addr_cntr_msh[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_5 
       (.I0(data[4]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[4]),
        .O(\sig_child_addr_cntr_msh[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_2 
       (.I0(data[11]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[11]),
        .O(\sig_child_addr_cntr_msh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_3 
       (.I0(data[10]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[10]),
        .O(\sig_child_addr_cntr_msh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_4 
       (.I0(data[9]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[9]),
        .O(\sig_child_addr_cntr_msh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_5 
       (.I0(data[8]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[8]),
        .O(\sig_child_addr_cntr_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[0]),
        .R(sig_mmap_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_child_addr_cntr_msh[0]_i_3_n_0 }),
        .O({\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 }),
        .S({\sig_child_addr_cntr_msh[0]_i_4_n_0 ,\sig_child_addr_cntr_msh[0]_i_5_n_0 ,\sig_child_addr_cntr_msh[0]_i_6_n_0 ,\sig_child_addr_cntr_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[11]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[12]),
        .R(sig_mmap_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[12]_i_2_n_0 ,\sig_child_addr_cntr_msh[12]_i_3_n_0 ,\sig_child_addr_cntr_msh[12]_i_4_n_0 ,\sig_child_addr_cntr_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[15]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[4]),
        .R(sig_mmap_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[4]_i_2_n_0 ,\sig_child_addr_cntr_msh[4]_i_3_n_0 ,\sig_child_addr_cntr_msh[4]_i_4_n_0 ,\sig_child_addr_cntr_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[8]),
        .R(sig_mmap_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[8]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[8]_i_2_n_0 ,\sig_child_addr_cntr_msh[8]_i_3_n_0 ,\sig_child_addr_cntr_msh[8]_i_4_n_0 ,\sig_child_addr_cntr_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[9]),
        .R(sig_mmap_reset_reg));
  LUT2 #(
    .INIT(4'h2)) 
    sig_child_addr_lsh_rollover_reg_i_1
       (.I0(p_1_in7_in),
        .I1(sig_predict_child_addr_lsh),
        .O(sig_child_addr_lsh_rollover));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_10
       (.I0(sig_child_addr_cntr_lsh_reg[5]),
        .I1(dout[5]),
        .O(sig_child_addr_lsh_rollover_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_11
       (.I0(\sig_child_addr_cntr_lsh_reg[4]_0 [4]),
        .I1(dout[4]),
        .O(sig_child_addr_lsh_rollover_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_12
       (.I0(\sig_child_addr_cntr_lsh_reg[4]_0 [3]),
        .I1(dout[3]),
        .O(sig_child_addr_lsh_rollover_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_13
       (.I0(\sig_child_addr_cntr_lsh_reg[4]_0 [2]),
        .I1(dout[2]),
        .O(sig_child_addr_lsh_rollover_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_14
       (.I0(\sig_child_addr_cntr_lsh_reg[4]_0 [1]),
        .I1(dout[1]),
        .O(sig_child_addr_lsh_rollover_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_15
       (.I0(\sig_child_addr_cntr_lsh_reg[4]_0 [0]),
        .I1(dout[0]),
        .O(sig_child_addr_lsh_rollover_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_5
       (.I0(sig_child_addr_cntr_lsh_reg[9]),
        .I1(dout[9]),
        .O(sig_child_addr_lsh_rollover_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_6
       (.I0(sig_child_addr_cntr_lsh_reg[8]),
        .I1(dout[8]),
        .O(sig_child_addr_lsh_rollover_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_8
       (.I0(sig_child_addr_cntr_lsh_reg[7]),
        .I1(dout[7]),
        .O(sig_child_addr_lsh_rollover_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_9
       (.I0(sig_child_addr_cntr_lsh_reg[6]),
        .I1(dout[6]),
        .O(sig_child_addr_lsh_rollover_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_addr_lsh_rollover_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_addr_lsh_rollover),
        .Q(sig_child_addr_lsh_rollover_reg),
        .R(sig_mmap_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_2
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_3_n_0),
        .CO({NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED[3],sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,sig_child_addr_lsh_rollover_reg_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sig_predict_child_addr_lsh,NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED[2:0]}),
        .S({p_1_in7_in,sig_child_addr_cntr_lsh_reg[14:12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_3
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_4_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,sig_child_addr_lsh_rollover_reg_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sig_child_addr_cntr_lsh_reg[9:8]}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_cntr_lsh_reg[11:10],sig_child_addr_lsh_rollover_reg_i_5_n_0,sig_child_addr_lsh_rollover_reg_i_6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_4
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_7_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_4_n_0,sig_child_addr_lsh_rollover_reg_reg_i_4_n_1,sig_child_addr_lsh_rollover_reg_reg_i_4_n_2,sig_child_addr_lsh_rollover_reg_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({sig_child_addr_cntr_lsh_reg[7:5],\sig_child_addr_cntr_lsh_reg[4]_0 [4]}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_8_n_0,sig_child_addr_lsh_rollover_reg_i_9_n_0,sig_child_addr_lsh_rollover_reg_i_10_n_0,sig_child_addr_lsh_rollover_reg_i_11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_7
       (.CI(1'b0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_7_n_0,sig_child_addr_lsh_rollover_reg_reg_i_7_n_1,sig_child_addr_lsh_rollover_reg_reg_i_7_n_2,sig_child_addr_lsh_rollover_reg_reg_i_7_n_3}),
        .CYINIT(1'b0),
        .DI(\sig_child_addr_cntr_lsh_reg[4]_0 [3:0]),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_7_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_12_n_0,sig_child_addr_lsh_rollover_reg_i_13_n_0,sig_child_addr_lsh_rollover_reg_i_14_n_0,sig_child_addr_lsh_rollover_reg_i_15_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[0]),
        .Q(\sig_child_addr_reg_reg_n_0_[0] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[10]),
        .Q(\sig_child_addr_reg_reg_n_0_[10] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[11]),
        .Q(\sig_child_addr_reg_reg_n_0_[11] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[12]),
        .Q(\sig_child_addr_reg_reg_n_0_[12] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[13]),
        .Q(\sig_child_addr_reg_reg_n_0_[13] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[14]),
        .Q(\sig_child_addr_reg_reg_n_0_[14] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[15]),
        .Q(\sig_child_addr_reg_reg_n_0_[15] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[16]),
        .Q(data[0]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[17]),
        .Q(data[1]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[18]),
        .Q(data[2]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[19]),
        .Q(data[3]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[1]),
        .Q(\sig_child_addr_reg_reg_n_0_[1] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[20]),
        .Q(data[4]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[21]),
        .Q(data[5]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[22]),
        .Q(data[6]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[23]),
        .Q(data[7]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[24]),
        .Q(data[8]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[25]),
        .Q(data[9]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[26]),
        .Q(data[10]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[27]),
        .Q(data[11]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[28]),
        .Q(data[12]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[29]),
        .Q(data[13]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[2]),
        .Q(\sig_child_addr_reg_reg_n_0_[2] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[30]),
        .Q(data[14]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[31]),
        .Q(data[15]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[3]),
        .Q(\sig_child_addr_reg_reg_n_0_[3] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[4]),
        .Q(\sig_child_addr_reg_reg_n_0_[4] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[5]),
        .Q(\sig_child_addr_reg_reg_n_0_[5] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[6]),
        .Q(\sig_child_addr_reg_reg_n_0_[6] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[7]),
        .Q(\sig_child_addr_reg_reg_n_0_[7] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[8]),
        .Q(\sig_child_addr_reg_reg_n_0_[8] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[9]),
        .Q(\sig_child_addr_reg_reg_n_0_[9] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_burst_type_reg),
        .Q(sig_child_burst_type_reg),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_cmd_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_psm_ld_chcmd_reg),
        .Q(sig_child_cmd_reg_full),
        .R(sig_child_tag_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_child_error_reg_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_csm_pop_child_cmd),
        .O(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_calc_error_reg_reg_0),
        .Q(sig_child_error_reg),
        .R(sig_child_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_burst_type_i_1
       (.I0(sig_child_burst_type_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_burst_type),
        .O(sig_child_qual_burst_type_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_burst_type_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_burst_type_i_1_n_0),
        .Q(sig_child_qual_burst_type),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_error_reg_i_1
       (.I0(sig_child_error_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_error_reg),
        .O(sig_child_qual_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_error_reg_i_1_n_0),
        .Q(sig_child_qual_error_reg),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'h0000454045404540)) 
    sig_child_qual_first_of_2_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_needed_2_realign_cmds),
        .I2(sig_csm_pop_child_cmd),
        .I3(sig_child_qual_first_of_2),
        .I4(dout[10]),
        .I5(sig_pcc2sf_xfer_ready),
        .O(sig_child_qual_first_of_2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_first_of_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_first_of_2_i_1_n_0),
        .Q(sig_child_qual_first_of_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54045454)) 
    sig_cmd2addr_valid_i_1__0
       (.I0(sig_mmap_reset_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_cmd2addr_valid_reg_0),
        .I4(sig_inhibit_rdy_n_0),
        .O(sig_cmd2addr_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1__0_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54540454)) 
    sig_cmd2data_valid_i_1__0
       (.I0(sig_mmap_reset_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_cmd2data_valid_reg_0),
        .O(sig_cmd2data_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1__0_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0302)) 
    sig_csm_ld_xfer_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .O(sig_csm_ld_xfer_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_ld_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_ld_xfer_ns),
        .Q(sig_csm_ld_xfer),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_csm_pop_child_cmd_i_1
       (.I0(sig_child_cmd_reg_full),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .O(sig_csm_pop_child_cmd_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_child_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_child_cmd_ns),
        .Q(sig_csm_pop_child_cmd),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_csm_pop_sf_fifo_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_mstr2data_cmd_valid),
        .O(sig_csm_pop_sf_fifo_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_sf_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_sf_fifo_ns),
        .Q(sig_pcc2sf_xfer_ready),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'h5504)) 
    sig_first_realigner_cmd_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_first_realigner_cmd),
        .I2(sig_psm_ld_realigner_reg),
        .I3(sig_push_input_reg14_out),
        .O(sig_first_realigner_cmd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_realigner_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_first_realigner_cmd_i_1_n_0),
        .Q(sig_first_realigner_cmd),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[15]),
        .Q(sig_input_addr_reg[0]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[25]),
        .Q(sig_input_addr_reg[10]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[26]),
        .Q(sig_input_addr_reg[11]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[27]),
        .Q(sig_input_addr_reg[12]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[28]),
        .Q(sig_input_addr_reg[13]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[29]),
        .Q(sig_input_addr_reg[14]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[30]),
        .Q(sig_input_addr_reg[15]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[31]),
        .Q(sig_input_addr_reg[16]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[32]),
        .Q(sig_input_addr_reg[17]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[33]),
        .Q(sig_input_addr_reg[18]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[34]),
        .Q(sig_input_addr_reg[19]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[16]),
        .Q(sig_input_addr_reg[1]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[35]),
        .Q(sig_input_addr_reg[20]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[36]),
        .Q(sig_input_addr_reg[21]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[37]),
        .Q(sig_input_addr_reg[22]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[38]),
        .Q(sig_input_addr_reg[23]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[39]),
        .Q(sig_input_addr_reg[24]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[40]),
        .Q(sig_input_addr_reg[25]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[41]),
        .Q(sig_input_addr_reg[26]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[42]),
        .Q(sig_input_addr_reg[27]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[43]),
        .Q(sig_input_addr_reg[28]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[44]),
        .Q(sig_input_addr_reg[29]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[17]),
        .Q(sig_input_addr_reg[2]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[45]),
        .Q(sig_input_addr_reg[30]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[46]),
        .Q(sig_input_addr_reg[31]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[18]),
        .Q(sig_input_addr_reg[3]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[19]),
        .Q(sig_input_addr_reg[4]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[20]),
        .Q(sig_input_addr_reg[5]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[21]),
        .Q(sig_input_addr_reg[6]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[22]),
        .Q(sig_input_addr_reg[7]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[23]),
        .Q(sig_input_addr_reg[8]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[24]),
        .Q(sig_input_addr_reg[9]),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(Q[14]),
        .Q(sig_input_burst_type_reg),
        .R(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg14_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(\HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_mmap_reset_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_needed_2_realign_cmds_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .O(sig_needed_2_realign_cmds_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_needed_2_realign_cmds_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_needed_2_realign_cmds_i_1_n_0),
        .Q(sig_needed_2_realign_cmds),
        .R(sig_child_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_psm_halt_i_1
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[0]),
        .O(sig_psm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_psm_halt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_halt_ns),
        .Q(sig_psm_halt),
        .S(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    sig_psm_ld_chcmd_reg_i_1
       (.I0(sig_psm_state[2]),
        .I1(sig_child_cmd_reg_full),
        .I2(sig_psm_state[0]),
        .I3(sig_psm_state[1]),
        .O(sig_psm_ld_chcmd_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_chcmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_chcmd_reg_ns),
        .Q(sig_psm_ld_chcmd_reg),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h0820)) 
    sig_psm_ld_realigner_reg_i_1
       (.I0(sig_realign_reg_empty),
        .I1(sig_psm_state[0]),
        .I2(sig_psm_state[1]),
        .I3(sig_psm_state[2]),
        .O(sig_psm_ld_realigner_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_realigner_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_realigner_reg_ns),
        .Q(sig_psm_ld_realigner_reg),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'hBBBBBAAAAAAAAAAA)) 
    sig_psm_pop_input_cmd_i_1
       (.I0(sig_psm_pop_input_cmd_i_2_n_0),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_skip_align2mbaa),
        .I3(sig_first_realigner_cmd),
        .I4(sig_skip_align2mbaa_s_h),
        .I5(sig_psm_ld_chcmd_reg_ns),
        .O(sig_psm_pop_input_cmd_ns));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    sig_psm_pop_input_cmd_i_2
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[2]),
        .I2(sig_psm_state[0]),
        .I3(sig_realign_reg_empty),
        .O(sig_psm_pop_input_cmd_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_pop_input_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_pop_input_cmd_ns),
        .Q(sig_psm_pop_input_cmd),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[0]),
        .Q(sig_realign_calc_err_reg_reg_0[0]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[10]),
        .Q(sig_realign_calc_err_reg_reg_0[10]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[11]),
        .Q(sig_realign_calc_err_reg_reg_0[11]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[12]),
        .Q(sig_realign_calc_err_reg_reg_0[12]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[13]),
        .Q(sig_realign_calc_err_reg_reg_0[13]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[1]),
        .Q(sig_realign_calc_err_reg_reg_0[1]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[2]),
        .Q(sig_realign_calc_err_reg_reg_0[2]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[3]),
        .Q(sig_realign_calc_err_reg_reg_0[3]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[4]),
        .Q(sig_realign_calc_err_reg_reg_0[4]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[5]),
        .Q(sig_realign_calc_err_reg_reg_0[5]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[6]),
        .Q(sig_realign_calc_err_reg_reg_0[6]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[7]),
        .Q(sig_realign_calc_err_reg_reg_0[7]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[8]),
        .Q(sig_realign_calc_err_reg_reg_0[8]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[9]),
        .Q(sig_realign_calc_err_reg_reg_0[9]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_calc_error_reg_reg_0),
        .Q(sig_realign_calc_err_reg_reg_0[15]),
        .R(sig_realign_tag_reg0));
  LUT2 #(
    .INIT(4'hB)) 
    sig_realign_cmd_cmplt_reg_i_1
       (.I0(sig_skip_align2mbaa),
        .I1(sig_first_realigner_cmd),
        .O(sig_realign_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_cmd_cmplt_reg0),
        .Q(sig_realign_calc_err_reg_reg_0[14]),
        .R(sig_realign_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_realign_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(1'b0),
        .Q(sig_realign_reg_empty),
        .S(sig_realign_tag_reg0));
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    sig_realign_reg_full_i_1
       (.I0(sig_mstr2dre_cmd_valid),
        .I1(sig_inhibit_rdy_n_1),
        .I2(sig_realign_calc_err_reg_reg_1),
        .I3(sig_psm_ld_realigner_reg),
        .I4(sig_mmap_reset_reg),
        .O(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_psm_ld_realigner_reg),
        .Q(sig_mstr2dre_cmd_valid),
        .R(sig_realign_tag_reg0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_realigner_btt2[0]_i_1 
       (.I0(sig_input_addr_reg1[0]),
        .I1(sig_first_realigner_cmd),
        .I2(sig_skip_align2mbaa),
        .I3(sig_btt_residue_slice[0]),
        .O(sig_realigner_btt[0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_realigner_btt2[10]_i_1 
       (.I0(sig_btt_upper_slice[0]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .O(sig_realigner_btt[10]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_realigner_btt2[11]_i_1 
       (.I0(sig_btt_upper_slice[1]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .O(sig_realigner_btt[11]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_realigner_btt2[12]_i_1 
       (.I0(sig_btt_upper_slice[2]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .O(sig_realigner_btt[12]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_realigner_btt2[13]_i_1 
       (.I0(sig_btt_upper_slice[3]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .O(sig_realigner_btt[13]));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \sig_realigner_btt2[1]_i_1 
       (.I0(sig_input_addr_reg1[0]),
        .I1(sig_input_addr_reg1[1]),
        .I2(sig_first_realigner_cmd),
        .I3(sig_skip_align2mbaa),
        .I4(sig_btt_residue_slice[1]),
        .O(sig_realigner_btt[1]));
  LUT6 #(
    .INIT(64'hFFFF56FF00005600)) 
    \sig_realigner_btt2[2]_i_1 
       (.I0(sig_input_addr_reg1[2]),
        .I1(sig_input_addr_reg1[1]),
        .I2(sig_input_addr_reg1[0]),
        .I3(sig_first_realigner_cmd),
        .I4(sig_skip_align2mbaa),
        .I5(sig_btt_residue_slice[2]),
        .O(sig_realigner_btt[2]));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \sig_realigner_btt2[3]_i_1 
       (.I0(\sig_realigner_btt2[3]_i_2_n_0 ),
        .I1(sig_input_addr_reg1[3]),
        .I2(sig_first_realigner_cmd),
        .I3(sig_skip_align2mbaa),
        .I4(sig_btt_residue_slice[3]),
        .O(sig_realigner_btt[3]));
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_realigner_btt2[3]_i_2 
       (.I0(sig_input_addr_reg1[1]),
        .I1(sig_input_addr_reg1[0]),
        .I2(sig_input_addr_reg1[2]),
        .O(\sig_realigner_btt2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_realigner_btt2[4]_i_1 
       (.I0(\sig_realigner_btt2[4]_i_2_n_0 ),
        .I1(sig_first_realigner_cmd),
        .I2(sig_skip_align2mbaa),
        .I3(sig_btt_residue_slice[4]),
        .O(sig_realigner_btt[4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_realigner_btt2[4]_i_2 
       (.I0(sig_input_addr_reg1[0]),
        .I1(sig_input_addr_reg1[1]),
        .I2(sig_input_addr_reg1[2]),
        .I3(sig_input_addr_reg1[3]),
        .I4(sig_input_addr_reg1[4]),
        .O(\sig_realigner_btt2[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_realigner_btt2[5]_i_1 
       (.I0(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I1(sig_first_realigner_cmd),
        .I2(sig_skip_align2mbaa),
        .I3(sig_btt_residue_slice[5]),
        .O(sig_realigner_btt[5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_realigner_btt2[5]_i_2 
       (.I0(sig_input_addr_reg1[3]),
        .I1(sig_input_addr_reg1[2]),
        .I2(sig_input_addr_reg1[1]),
        .I3(sig_input_addr_reg1[0]),
        .I4(sig_input_addr_reg1[4]),
        .I5(sig_input_addr_reg1[5]),
        .O(\sig_realigner_btt2[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \sig_realigner_btt2[6]_i_1 
       (.I0(\sig_realigner_btt2[7]_i_2_n_0 ),
        .I1(sig_input_addr_reg1[6]),
        .I2(sig_first_realigner_cmd),
        .I3(sig_skip_align2mbaa),
        .I4(sig_btt_residue_slice[6]),
        .O(sig_realigner_btt[6]));
  LUT6 #(
    .INIT(64'hFFFF1EFF00001E00)) 
    \sig_realigner_btt2[7]_i_1 
       (.I0(sig_input_addr_reg1[6]),
        .I1(\sig_realigner_btt2[7]_i_2_n_0 ),
        .I2(sig_input_addr_reg1[7]),
        .I3(sig_first_realigner_cmd),
        .I4(sig_skip_align2mbaa),
        .I5(sig_btt_residue_slice[7]),
        .O(sig_realigner_btt[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_realigner_btt2[7]_i_2 
       (.I0(sig_input_addr_reg1[3]),
        .I1(sig_input_addr_reg1[2]),
        .I2(sig_input_addr_reg1[1]),
        .I3(sig_input_addr_reg1[0]),
        .I4(sig_input_addr_reg1[4]),
        .I5(sig_input_addr_reg1[5]),
        .O(\sig_realigner_btt2[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_realigner_btt2[8]_i_1 
       (.I0(\sig_realigner_btt2[8]_i_2_n_0 ),
        .I1(sig_first_realigner_cmd),
        .I2(sig_skip_align2mbaa),
        .I3(sig_btt_residue_slice[8]),
        .O(sig_realigner_btt[8]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_realigner_btt2[8]_i_2 
       (.I0(sig_input_addr_reg1[7]),
        .I1(\sig_realigner_btt2[7]_i_2_n_0 ),
        .I2(sig_input_addr_reg1[6]),
        .I3(sig_input_addr_reg1[8]),
        .O(\sig_realigner_btt2[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_realigner_btt2[9]_i_1 
       (.I0(sig_btt_residue_slice[9]),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .O(sig_realigner_btt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[0]),
        .Q(sig_realigner_btt2[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[10]),
        .Q(sig_realigner_btt2[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[11]),
        .Q(sig_realigner_btt2[11]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[12]),
        .Q(sig_realigner_btt2[12]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[13]),
        .Q(sig_realigner_btt2[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[1]),
        .Q(sig_realigner_btt2[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[2]),
        .Q(sig_realigner_btt2[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[3]),
        .Q(sig_realigner_btt2[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[4]),
        .Q(sig_realigner_btt2[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[5]),
        .Q(sig_realigner_btt2[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[6]),
        .Q(sig_realigner_btt2[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[7]),
        .Q(sig_realigner_btt2[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[8]),
        .Q(sig_realigner_btt2[8]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[9]),
        .Q(sig_realigner_btt2[9]),
        .R(sig_mmap_reset_reg));
  LUT5 #(
    .INIT(32'h44440050)) 
    sig_skip_align2mbaa_s_h_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_skip_align2mbaa),
        .I2(sig_skip_align2mbaa_s_h),
        .I3(sig_psm_ld_chcmd_reg),
        .I4(sig_psm_ld_realigner_reg),
        .O(sig_skip_align2mbaa_s_h_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_skip_align2mbaa_s_h_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_skip_align2mbaa_s_h_i_1_n_0),
        .Q(sig_skip_align2mbaa_s_h),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFAFFBAAA)) 
    \sig_xfer_addr_reg[31]_i_1 
       (.I0(sig_mmap_reset_reg),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_data2mstr_cmd_ready),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_wr_fifo),
        .I5(sig_csm_ld_xfer),
        .O(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[4]_0 [0]),
        .Q(in[0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[10]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [5]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[11]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [6]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[12]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [7]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[13]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [8]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[14]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [9]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(p_1_in7_in),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [10]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[0]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [11]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[1]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [12]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[2]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [13]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[3]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [14]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[4]_0 [1]),
        .Q(in[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[4]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [15]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[5]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [16]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[6]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [17]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[7]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [18]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[8]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [19]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[9]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [20]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[10]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [21]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[11]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [22]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[12]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [23]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[13]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [24]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[4]_0 [2]),
        .Q(in[2]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[14]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [25]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[15]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [26]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[4]_0 [3]),
        .Q(in[3]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[4]_0 [4]),
        .Q(in[4]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[5]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[6]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[7]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [2]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[8]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [3]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[9]),
        .Q(\sig_xfer_addr_reg_reg[31]_0 [4]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_error_reg),
        .Q(in[12]),
        .R(sig_xfer_cache_reg0));
  LUT4 #(
    .INIT(16'hEAEE)) 
    sig_xfer_cmd_cmplt_reg_i_1
       (.I0(sig_child_qual_error_reg),
        .I1(dout[10]),
        .I2(dout[11]),
        .I3(sig_child_qual_first_of_2),
        .O(sig_xfer_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_cmd_cmplt_reg0),
        .Q(in[11]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_is_seq_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_is_seq_reg_reg_0),
        .Q(in[10]),
        .R(sig_xfer_cache_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \sig_xfer_len_reg[0]_i_1 
       (.I0(sig_adjusted_addr_incr[1]),
        .I1(sig_adjusted_addr_incr[2]),
        .I2(sig_adjusted_addr_incr[3]),
        .I3(sig_adjusted_addr_incr[4]),
        .I4(sig_adjusted_addr_incr[0]),
        .I5(sig_adjusted_addr_incr[5]),
        .O(sig_xfer_len[0]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sig_xfer_len_reg[1]_i_1 
       (.I0(sig_adjusted_addr_incr[6]),
        .I1(\sig_xfer_len_reg[4]_i_3_n_0 ),
        .O(sig_xfer_len[1]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sig_xfer_len_reg[2]_i_1 
       (.I0(sig_adjusted_addr_incr[7]),
        .I1(\sig_xfer_len_reg[4]_i_3_n_0 ),
        .I2(sig_adjusted_addr_incr[6]),
        .O(sig_xfer_len[2]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sig_xfer_len_reg[3]_i_1 
       (.I0(sig_adjusted_addr_incr[6]),
        .I1(\sig_xfer_len_reg[4]_i_3_n_0 ),
        .I2(sig_adjusted_addr_incr[7]),
        .I3(sig_adjusted_addr_incr[8]),
        .O(sig_xfer_len[3]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sig_xfer_len_reg[4]_i_1 
       (.I0(sig_adjusted_addr_incr[6]),
        .I1(\sig_xfer_len_reg[4]_i_3_n_0 ),
        .I2(sig_adjusted_addr_incr[7]),
        .I3(sig_adjusted_addr_incr[8]),
        .I4(sig_adjusted_addr_incr[9]),
        .O(sig_xfer_len[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_xfer_len_reg[4]_i_3 
       (.I0(sig_adjusted_addr_incr[5]),
        .I1(sig_adjusted_addr_incr[0]),
        .I2(sig_adjusted_addr_incr[4]),
        .I3(sig_adjusted_addr_incr[3]),
        .I4(sig_adjusted_addr_incr[2]),
        .I5(sig_adjusted_addr_incr[1]),
        .O(\sig_xfer_len_reg[4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_len[0]),
        .Q(in[5]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_len[1]),
        .Q(in[6]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_len[2]),
        .Q(in[7]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_len[3]),
        .Q(in[8]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_len[4]),
        .Q(in[9]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_burst_type),
        .Q(mstr2addr_burst),
        .R(sig_xfer_cache_reg0));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__1 
       (.I0(sig_pcc2sf_xfer_ready),
        .I1(empty),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_indet_btt" *) 
module design_1_axi_dma_0_0_axi_datamover_indet_btt
   (dout,
    empty,
    sig_clr_dbc_reg,
    Q,
    out,
    sig_m_valid_out_reg,
    sig_ibtt2wdc_tlast,
    sig_m_valid_out_reg_0,
    sig_clr_dbc_reg_reg_0,
    sig_m_valid_out_reg_1,
    O,
    CO,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    sig_adjusted_addr_incr,
    sig_child_qual_first_of_2_reg,
    DI,
    \gen_fwft.empty_fwft_i_reg ,
    \sig_data_reg_out_reg[261] ,
    \sig_strb_reg_out_reg[31] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    rd_en,
    din,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_wdc2ibtt_tready,
    lsig_eop_reg,
    \sig_burst_dbeat_cntr_reg[3]_0 ,
    \sig_burst_dbeat_cntr_reg[3]_1 ,
    sig_eop_halt_xfer,
    S,
    \sig_byte_cntr_reg[7]_0 ,
    \sig_child_addr_cntr_lsh_reg[3] ,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_child_addr_cntr_lsh_reg,
    SR);
  output [11:0]dout;
  output empty;
  output sig_clr_dbc_reg;
  output [5:0]Q;
  output out;
  output sig_m_valid_out_reg;
  output sig_ibtt2wdc_tlast;
  output sig_m_valid_out_reg_0;
  output sig_clr_dbc_reg_reg_0;
  output [0:0]sig_m_valid_out_reg_1;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output [9:0]sig_adjusted_addr_incr;
  output sig_child_qual_first_of_2_reg;
  output [1:0]DI;
  output \gen_fwft.empty_fwft_i_reg ;
  output [261:0]\sig_data_reg_out_reg[261] ;
  output [31:0]\sig_strb_reg_out_reg[31] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input rd_en;
  input [289:0]din;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_wdc2ibtt_tready;
  input lsig_eop_reg;
  input \sig_burst_dbeat_cntr_reg[3]_0 ;
  input \sig_burst_dbeat_cntr_reg[3]_1 ;
  input sig_eop_halt_xfer;
  input [3:0]S;
  input [1:0]\sig_byte_cntr_reg[7]_0 ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input [4:0]sig_child_addr_cntr_lsh_reg;
  input [0:0]SR;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]E;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_4 ;
  wire I_DATA_FIFO_n_291;
  wire I_XD_FIFO_n_13;
  wire I_XD_FIFO_n_15;
  wire [3:0]O;
  wire [5:0]Q;
  wire [3:0]S;
  wire [2:0]\SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set ;
  wire [0:0]SR;
  wire [289:0]din;
  wire [11:0]dout;
  wire empty;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [3:0]p_0_in;
  wire p_0_in5_in;
  wire rd_en;
  wire [261:259]s_data;
  wire [9:0]sig_adjusted_addr_incr;
  wire \sig_burst_dbeat_cntr[2]_i_1_n_0 ;
  wire \sig_burst_dbeat_cntr[3]_i_3_n_0 ;
  wire [3:0]sig_burst_dbeat_cntr_reg;
  wire \sig_burst_dbeat_cntr_reg[3]_0 ;
  wire \sig_burst_dbeat_cntr_reg[3]_1 ;
  wire [9:0]sig_byte_cntr1_in;
  wire [1:0]\sig_byte_cntr_reg[7]_0 ;
  wire [4:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbc_reg_reg_0;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_pop_child_cmd;
  wire [289:0]sig_data_fifo_data_out;
  wire sig_data_fifo_full;
  wire [261:0]\sig_data_reg_out_reg[261] ;
  wire [261:256]sig_data_skid_mux_out;
  wire [261:256]sig_data_skid_reg;
  wire sig_dre2ibtt_eop_reg;
  wire sig_dre2ibtt_tlast_reg;
  wire sig_eop_halt_xfer;
  wire sig_good_strm_dbeat1_out;
  wire sig_ibtt2wdc_tlast;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire [0:0]sig_m_valid_out_reg_1;
  wire [31:0]\sig_strb_reg_out_reg[31] ;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;
  wire [9:6]sig_xd_fifo_data_in;

  design_1_axi_dma_0_0_axi_datamover_skid_buf__parameterized0 \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF 
       (.D(sig_data_skid_mux_out),
        .E(E),
        .Q(sig_data_skid_reg),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_291),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in5_in),
        .rd_en(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_4 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_data_reg_out_reg[261]_0 (\sig_data_reg_out_reg[261] ),
        .\sig_data_skid_reg_reg[261]_0 ({s_data,\SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set }),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_m_valid_dup_reg_0(out),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_1(sig_m_valid_out_reg_0),
        .sig_m_valid_out_reg_2(sig_m_valid_out_reg_1),
        .\sig_strb_reg_out_reg[31]_0 (\sig_strb_reg_out_reg[31] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready));
  design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized2 I_DATA_FIFO
       (.D(sig_data_skid_mux_out),
        .E(sig_good_strm_dbeat1_out),
        .Q(sig_data_skid_reg),
        .din(din),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_291),
        .full(sig_data_fifo_full),
        .\gen_wr_a.gen_word_narrow.mem_reg_3 ({s_data,\SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set }),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in5_in),
        .rd_en(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_4 ),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1 I_XD_FIFO
       (.CO(CO),
        .D(sig_byte_cntr1_in),
        .DI(DI),
        .E(sig_good_strm_dbeat1_out),
        .O(O),
        .Q(sig_burst_dbeat_cntr_reg),
        .S(S),
        .SR(I_XD_FIFO_n_13),
        .din({sig_dre2ibtt_eop_reg,sig_dre2ibtt_tlast_reg,sig_xd_fifo_data_in,Q}),
        .dout(dout),
        .empty(empty),
        .full(sig_data_fifo_full),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_adjusted_addr_incr(sig_adjusted_addr_incr),
        .\sig_burst_dbeat_cntr_reg[3] (\sig_burst_dbeat_cntr[3]_i_3_n_0 ),
        .\sig_burst_dbeat_cntr_reg[3]_0 (din[288]),
        .\sig_burst_dbeat_cntr_reg[3]_1 (\sig_burst_dbeat_cntr_reg[3]_0 ),
        .\sig_burst_dbeat_cntr_reg[3]_2 (\sig_burst_dbeat_cntr_reg[3]_1 ),
        .\sig_byte_cntr_reg[7] (\sig_byte_cntr_reg[7]_0 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[3] (\sig_child_addr_cntr_lsh_reg[3] ),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(sig_child_qual_first_of_2_reg),
        .sig_clr_dbc_reg_reg(I_XD_FIFO_n_15),
        .sig_clr_dbc_reg_reg_0(sig_clr_dbc_reg_reg_0),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_stream_rst(sig_stream_rst),
        .wr_en(sig_clr_dbc_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_burst_dbeat_cntr[0]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_burst_dbeat_cntr[1]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[0]),
        .I1(sig_burst_dbeat_cntr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sig_burst_dbeat_cntr[2]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg[1]),
        .I1(sig_burst_dbeat_cntr_reg[0]),
        .I2(sig_burst_dbeat_cntr_reg[2]),
        .O(\sig_burst_dbeat_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sig_burst_dbeat_cntr[3]_i_2 
       (.I0(sig_burst_dbeat_cntr_reg[2]),
        .I1(sig_burst_dbeat_cntr_reg[0]),
        .I2(sig_burst_dbeat_cntr_reg[1]),
        .I3(sig_burst_dbeat_cntr_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_burst_dbeat_cntr[3]_i_3 
       (.I0(sig_burst_dbeat_cntr_reg[0]),
        .I1(sig_burst_dbeat_cntr_reg[1]),
        .O(\sig_burst_dbeat_cntr[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[0]),
        .Q(sig_burst_dbeat_cntr_reg[0]),
        .R(I_XD_FIFO_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[1]),
        .Q(sig_burst_dbeat_cntr_reg[1]),
        .R(I_XD_FIFO_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_burst_dbeat_cntr[2]_i_1_n_0 ),
        .Q(sig_burst_dbeat_cntr_reg[2]),
        .R(I_XD_FIFO_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[3]),
        .Q(sig_burst_dbeat_cntr_reg[3]),
        .R(I_XD_FIFO_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr1_in[0]),
        .Q(Q[0]),
        .R(I_XD_FIFO_n_15));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr1_in[1]),
        .Q(Q[1]),
        .R(I_XD_FIFO_n_15));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr1_in[2]),
        .Q(Q[2]),
        .R(I_XD_FIFO_n_15));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr1_in[3]),
        .Q(Q[3]),
        .R(I_XD_FIFO_n_15));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr1_in[4]),
        .Q(Q[4]),
        .R(I_XD_FIFO_n_15));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr1_in[5]),
        .Q(Q[5]),
        .R(I_XD_FIFO_n_15));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr1_in[6]),
        .Q(sig_xd_fifo_data_in[6]),
        .R(I_XD_FIFO_n_15));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr1_in[7]),
        .Q(sig_xd_fifo_data_in[7]),
        .R(I_XD_FIFO_n_15));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr1_in[8]),
        .Q(sig_xd_fifo_data_in[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr1_in[9]),
        .Q(sig_xd_fifo_data_in[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_clr_dbc_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_clr_dbeat_cntr0_out),
        .Q(sig_clr_dbc_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_eop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(din[289]),
        .Q(sig_dre2ibtt_eop_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_tlast_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(din[288]),
        .Q(sig_dre2ibtt_tlast_reg),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_full_wrap" *) 
module design_1_axi_dma_0_0_axi_datamover_mm2s_full_wrap
   (m_axis_mm2s_tvalid,
    sig_rst2all_stop_request,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    m_axis_mm2s_tlast,
    s_axis_mm2s_cmd_tready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    sts_received_i_reg,
    mm2s_halt_cmplt,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arsize,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_rready,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    out,
    sig_s_h_halt_reg_reg,
    mm2s_sts_received,
    s_axis_mm2s_cmd_tvalid_split,
    m_axis_mm2s_sts_tready,
    m_axi_mm2s_rlast,
    m_axi_mm2s_arready,
    m_axis_mm2s_tready,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp);
  output m_axis_mm2s_tvalid;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arlen;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output m_axis_mm2s_tlast;
  output s_axis_mm2s_cmd_tready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output sts_received_i_reg;
  output mm2s_halt_cmplt;
  output [31:0]m_axi_mm2s_araddr;
  output [1:0]m_axi_mm2s_arsize;
  output [255:0]m_axis_mm2s_tdata;
  output [31:0]m_axis_mm2s_tkeep;
  output m_axi_mm2s_rready;
  input m_axi_mm2s_aclk;
  input [255:0]m_axi_mm2s_rdata;
  input out;
  input sig_s_h_halt_reg_reg;
  input mm2s_sts_received;
  input s_axis_mm2s_cmd_tvalid_split;
  input m_axis_mm2s_sts_tready;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_arready;
  input m_axis_mm2s_tready;
  input [47:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_290 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_291 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_295 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_298 ;
  wire I_ADDR_CNTL_n_0;
  wire I_ADDR_CNTL_n_2;
  wire I_ADDR_CNTL_n_9;
  wire \I_CMD_FIFO/sig_init_done ;
  wire \I_CMD_FIFO/sig_push_regfifo ;
  wire \I_CMD_FIFO/sig_regfifo_empty_reg0 ;
  wire I_CMD_STATUS_n_59;
  wire I_CMD_STATUS_n_60;
  wire I_CMD_STATUS_n_61;
  wire I_CMD_STATUS_n_9;
  wire I_MSTR_PCC_n_1;
  wire I_MSTR_PCC_n_108;
  wire I_MSTR_PCC_n_110;
  wire I_MSTR_PCC_n_111;
  wire I_RD_DATA_CNTL_n_1;
  wire I_RD_DATA_CNTL_n_10;
  wire I_RD_DATA_CNTL_n_4;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ;
  wire [47:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [0:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [255:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_sts_tready;
  wire [255:0]m_axis_mm2s_tdata;
  wire [31:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_decerr_i;
  wire mm2s_halt_cmplt;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire mm2s_sts_received;
  wire out;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd2mstr_cmd_valid;
  wire [66:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_coelsc_tag_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_data2sf_cmd_cmplt;
  wire [288:288]sig_data_fifo_data_out;
  wire sig_data_fifo_full;
  wire sig_good_sin_strm_dbeat;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_mmap_reset_reg;
  wire [31:6]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire [31:0]sig_mstr2data_last_strb;
  wire [0:0]sig_mstr2data_len;
  wire [4:1]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire [31:0]sig_mstr2data_strt_strb;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_dre_src_align;
  wire sig_mstr2sf_eof;
  wire sig_mstr2sf_strt_offset;
  wire sig_next_calc_error_reg;
  wire sig_push_input_reg11_out;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rdc2sf_wlast;
  wire [31:0]sig_rdc2sf_wstrb;
  wire sig_rsc2data_ready;
  wire [0:0]sig_rsc2stat_status;
  wire [6:4]sig_rsc2stat_status_0;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire [255:0]sig_sf2dre_wdata;
  wire [31:0]sig_sf2dre_wstrb;
  wire sig_sf_allow_addr_req;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire [31:31]sig_sstrb_stop_mask;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;
  wire sts_received_i_reg;

  design_1_axi_dma_0_0_axi_datamover_skid_buf_28 \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF 
       (.SS(sig_stream_rst),
        .dout({sig_data_fifo_data_out,sig_sf2dre_wstrb,sig_sf2dre_wdata}),
        .empty(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_290 ),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .out(sig_skid2dre_wready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_m_valid_out_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_298 ),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_sstrb_stop_mask_reg[31]_0 (I_RD_DATA_CNTL_n_10));
  design_1_axi_dma_0_0_axi_datamover_rd_sf \GEN_INCLUDE_MM2S_SF.I_RD_SF 
       (.FIFO_Full_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_291 ),
        .FIFO_Full_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_295 ),
        .SS(sig_stream_rst),
        .din({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb,m_axi_mm2s_rdata}),
        .dout({sig_data_fifo_data_out,sig_sf2dre_wstrb,sig_sf2dre_wdata}),
        .empty(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_290 ),
        .full(sig_data_fifo_full),
        .\gen_fwft.empty_fwft_i_reg (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_298 ),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(sig_skid2dre_wready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_61),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_ok_to_post_rd_addr_reg_0(I_ADDR_CNTL_n_0),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_token_cntr_reg[0]_0 (I_RD_DATA_CNTL_n_4),
        .wr_en(sig_good_sin_strm_dbeat));
  design_1_axi_dma_0_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_2),
        .SS(sig_stream_rst),
        .in({I_MSTR_PCC_n_1,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_mstr2data_saddr_lsb,sig_mstr2sf_dre_src_align}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .out(I_ADDR_CNTL_n_0),
        .sig_calc_error_reg_reg_0(I_ADDR_CNTL_n_9),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_59),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_reg_0(sig_addr2data_addr_posted),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  design_1_axi_dma_0_0_axi_datamover_cmd_status I_CMD_STATUS
       (.D({sig_rsc2stat_status_0,sig_rsc2stat_status}),
        .E(\I_CMD_FIFO/sig_push_regfifo ),
        .Q({sig_cmd2mstr_command[66:35],sig_cmd2mstr_command[33],sig_cmd2mstr_command[26],sig_cmd2mstr_command[13:0]}),
        .SS(sig_stream_rst),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] (I_CMD_STATUS_n_9),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (I_MSTR_PCC_n_108),
        .in(I_MSTR_PCC_n_1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .mm2s_sts_received(mm2s_sts_received),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_calc_error_reg_reg(I_MSTR_PCC_n_111),
        .sig_calc_error_reg_reg_0(I_MSTR_PCC_n_110),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_2(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_reg2_reg(I_CMD_STATUS_n_59),
        .sig_init_reg2_reg_0(I_CMD_STATUS_n_60),
        .sig_init_reg2_reg_1(I_CMD_STATUS_n_61),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_regfifo_empty_reg0(\I_CMD_FIFO/sig_regfifo_empty_reg0 ),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sts_received_i_reg(sts_received_i_reg));
  design_1_axi_dma_0_0_axi_datamover_pcc I_MSTR_PCC
       (.E(\I_CMD_FIFO/sig_push_regfifo ),
        .Q({sig_cmd2mstr_command[66:35],sig_cmd2mstr_command[33],sig_cmd2mstr_command[26],sig_cmd2mstr_command[13:0]}),
        .SS(sig_stream_rst),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] (I_MSTR_PCC_n_111),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (I_MSTR_PCC_n_110),
        .in({I_MSTR_PCC_n_1,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_mstr2data_saddr_lsb,sig_mstr2sf_dre_src_align}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_calc_error_reg_reg_0({sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2sf_eof}),
        .sig_calc_error_reg_reg_1(I_CMD_STATUS_n_9),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_2),
        .sig_cmd2data_valid_reg_0(I_RD_DATA_CNTL_n_1),
        .sig_cmd2dre_valid_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_291 ),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_MSTR_PCC_n_108),
        .sig_inhibit_rdy_n(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_2(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_ld_xfer_reg_tmp_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_295 ),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_regfifo_empty_reg0(\I_CMD_FIFO/sig_regfifo_empty_reg0 ),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ));
  design_1_axi_dma_0_0_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.D({sig_rsc2stat_status_0[6],sig_rsc2stat_status_0[4]}),
        .FIFO_Full_reg(I_RD_DATA_CNTL_n_1),
        .SS(sig_stream_rst),
        .din({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .full(sig_data_fifo_full),
        .in({I_MSTR_PCC_n_1,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2data_len,sig_mstr2sf_eof}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[2]_0 (sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_coelsc_tag_reg(sig_coelsc_tag_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_dly3_reg_0(I_RD_DATA_CNTL_n_10),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_60),
        .sig_last_mmap_dbeat_reg_reg_0(I_RD_DATA_CNTL_n_4),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .wr_en(sig_good_sin_strm_dbeat));
  design_1_axi_dma_0_0_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.D({sig_rsc2stat_status_0,sig_rsc2stat_status}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_coelsc_tag_reg(sig_coelsc_tag_reg),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  design_1_axi_dma_0_0_axi_datamover_reset_29 I_RESET
       (.SS(sig_stream_rst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_cmplt_reg_0(I_ADDR_CNTL_n_9),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg_0(sig_s_h_halt_reg_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mssai_skid_buf" *) 
module design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf
   (out,
    sig_s_ready_out_reg_0,
    sig_m_valid_out_reg_0,
    sig_strm_tlast,
    sig_reset_reg,
    sig_m_valid_out_reg_1,
    E,
    \sig_strb_reg_out_reg[0]_0 ,
    Q,
    \sig_strb_reg_out_reg[6]_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]_0 ,
    \sig_strb_reg_out_reg[11]_0 ,
    \sig_strb_reg_out_reg[13]_0 ,
    \sig_strb_reg_out_reg[22]_0 ,
    \sig_strb_reg_out_reg[18]_0 ,
    \sig_strb_reg_out_reg[13]_1 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ,
    \sig_strb_reg_out_reg[18]_1 ,
    \sig_strb_reg_out_reg[20]_0 ,
    \sig_strb_reg_out_reg[25]_0 ,
    din,
    sig_m_valid_out_reg_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    rd_en,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    \sig_mssa_index_reg_out_reg[4]_0 ,
    sig_cmd_full_reg,
    sig_cmd_empty_reg,
    S,
    \sig_byte_cntr_reg[5] ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    m_last,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_strb,
    sig_last_reg_out_reg_0,
    \sig_byte_cntr[3]_i_14 ,
    \sig_byte_cntr[3]_i_14_0 ,
    \sig_byte_cntr[3]_i_14_1 ,
    dout,
    \sig_byte_cntr[3]_i_9 ,
    \sig_byte_cntr[3]_i_9_0 ,
    \sig_byte_cntr[3]_i_24 ,
    \sig_byte_cntr[3]_i_7 ,
    \sig_byte_cntr[3]_i_7_0 ,
    empty,
    \gen_wr_a.gen_word_narrow.mem_reg_4 ,
    lsig_cmd_fetch_pause,
    sig_sm_pop_cmd_fifo,
    sig_need_cmd_flush,
    lsig_absorb2tlast,
    sig_cmd_empty_reg_0,
    m_valid,
    sig_m_valid_out_reg_3,
    lsig_set_absorb2tlast,
    \sig_btt_cntr[13]_i_5__0_0 ,
    sig_cmd_empty_reg_1,
    sig_sm_ld_dre_cmd,
    sig_cmd_empty_reg_2,
    \sig_byte_cntr_reg[7] ,
    \sig_byte_cntr_reg[3] ,
    \sig_byte_cntr_reg[3]_0 ,
    \sig_byte_cntr_reg[3]_1 ,
    \sig_byte_cntr_reg[7]_0 ,
    \sig_byte_cntr_reg[7]_1 ,
    \sig_byte_cntr_reg[7]_2 ,
    \sig_data_skid_reg_reg[255]_0 );
  output out;
  output sig_s_ready_out_reg_0;
  output sig_m_valid_out_reg_0;
  output sig_strm_tlast;
  output sig_reset_reg;
  output sig_m_valid_out_reg_1;
  output [0:0]E;
  output \sig_strb_reg_out_reg[0]_0 ;
  output [31:0]Q;
  output \sig_strb_reg_out_reg[6]_0 ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]_0 ;
  output \sig_strb_reg_out_reg[11]_0 ;
  output \sig_strb_reg_out_reg[13]_0 ;
  output \sig_strb_reg_out_reg[22]_0 ;
  output \sig_strb_reg_out_reg[18]_0 ;
  output \sig_strb_reg_out_reg[13]_1 ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ;
  output \sig_strb_reg_out_reg[18]_1 ;
  output \sig_strb_reg_out_reg[20]_0 ;
  output \sig_strb_reg_out_reg[25]_0 ;
  output [256:0]din;
  output sig_m_valid_out_reg_2;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output rd_en;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [4:0]\sig_mssa_index_reg_out_reg[4]_0 ;
  output sig_cmd_full_reg;
  output sig_cmd_empty_reg;
  output [0:0]S;
  output [1:0]\sig_byte_cntr_reg[5] ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input m_last;
  input \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [31:0]m_strb;
  input sig_last_reg_out_reg_0;
  input \sig_byte_cntr[3]_i_14 ;
  input \sig_byte_cntr[3]_i_14_0 ;
  input \sig_byte_cntr[3]_i_14_1 ;
  input [31:0]dout;
  input \sig_byte_cntr[3]_i_9 ;
  input \sig_byte_cntr[3]_i_9_0 ;
  input \sig_byte_cntr[3]_i_24 ;
  input \sig_byte_cntr[3]_i_7 ;
  input \sig_byte_cntr[3]_i_7_0 ;
  input empty;
  input \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  input lsig_cmd_fetch_pause;
  input sig_sm_pop_cmd_fifo;
  input sig_need_cmd_flush;
  input lsig_absorb2tlast;
  input sig_cmd_empty_reg_0;
  input m_valid;
  input sig_m_valid_out_reg_3;
  input lsig_set_absorb2tlast;
  input \sig_btt_cntr[13]_i_5__0_0 ;
  input sig_cmd_empty_reg_1;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_empty_reg_2;
  input [2:0]\sig_byte_cntr_reg[7] ;
  input \sig_byte_cntr_reg[3] ;
  input \sig_byte_cntr_reg[3]_0 ;
  input \sig_byte_cntr_reg[3]_1 ;
  input \sig_byte_cntr_reg[7]_0 ;
  input \sig_byte_cntr_reg[7]_1 ;
  input \sig_byte_cntr_reg[7]_2 ;
  input [255:0]\sig_data_skid_reg_reg[255]_0 ;

  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire [31:0]Q;
  wire [0:0]S;
  wire [256:0]din;
  wire [31:0]dout;
  wire empty;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire m_last;
  wire [31:0]m_strb;
  wire m_valid;
  wire rd_en;
  wire \sig_btt_cntr[13]_i_5__0_0 ;
  wire \sig_byte_cntr[3]_i_14 ;
  wire \sig_byte_cntr[3]_i_14_0 ;
  wire \sig_byte_cntr[3]_i_14_1 ;
  wire \sig_byte_cntr[3]_i_18_n_0 ;
  wire \sig_byte_cntr[3]_i_19_n_0 ;
  wire \sig_byte_cntr[3]_i_24 ;
  wire \sig_byte_cntr[3]_i_38_n_0 ;
  wire \sig_byte_cntr[3]_i_39_n_0 ;
  wire \sig_byte_cntr[3]_i_41_n_0 ;
  wire \sig_byte_cntr[3]_i_49_n_0 ;
  wire \sig_byte_cntr[3]_i_50_n_0 ;
  wire \sig_byte_cntr[3]_i_52_n_0 ;
  wire \sig_byte_cntr[3]_i_7 ;
  wire \sig_byte_cntr[3]_i_7_0 ;
  wire \sig_byte_cntr[3]_i_9 ;
  wire \sig_byte_cntr[3]_i_9_0 ;
  wire \sig_byte_cntr[7]_i_13_n_0 ;
  wire \sig_byte_cntr[7]_i_14_n_0 ;
  wire \sig_byte_cntr[7]_i_16_n_0 ;
  wire \sig_byte_cntr[7]_i_19_n_0 ;
  wire \sig_byte_cntr_reg[3] ;
  wire \sig_byte_cntr_reg[3]_0 ;
  wire \sig_byte_cntr_reg[3]_1 ;
  wire [1:0]\sig_byte_cntr_reg[5] ;
  wire [2:0]\sig_byte_cntr_reg[7] ;
  wire \sig_byte_cntr_reg[7]_0 ;
  wire \sig_byte_cntr_reg[7]_1 ;
  wire \sig_byte_cntr_reg[7]_2 ;
  wire sig_cmd_empty_reg;
  wire sig_cmd_empty_reg_0;
  wire sig_cmd_empty_reg_1;
  wire sig_cmd_empty_reg_2;
  wire sig_cmd_full0;
  wire sig_cmd_full_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data_reg_out_en;
  wire [255:0]sig_data_skid_mux_out;
  wire [255:0]sig_data_skid_reg;
  wire [255:0]\sig_data_skid_reg_reg[255]_0 ;
  wire sig_last_reg_out_reg_0;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire sig_m_valid_out_reg_2;
  wire sig_m_valid_out_reg_3;
  wire [4:0]sig_mssa_index_out;
  wire \sig_mssa_index_reg_out[0]_i_10_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_11_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_12_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_13_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_14_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_15_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_16_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_17_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_18_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_19_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_20_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_21_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_22_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_23_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_24_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_25_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_26_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_27_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_28_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_29_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_2_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_30_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_31_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_32_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_33_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_3_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_4_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_5_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_6_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_7_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_8_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_9_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_10_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_11_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_12_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_13_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_14_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_15_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_2_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_3_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_4_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_5_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_6_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_7_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_8_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_9_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_10_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_11_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_12_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_13_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_14_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_15_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_16_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_2_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_3_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_4_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_5_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_6_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_7_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_8_n_0 ;
  wire \sig_mssa_index_reg_out[2]_i_9_n_0 ;
  wire \sig_mssa_index_reg_out[3]_i_10_n_0 ;
  wire \sig_mssa_index_reg_out[3]_i_11_n_0 ;
  wire \sig_mssa_index_reg_out[3]_i_12_n_0 ;
  wire \sig_mssa_index_reg_out[3]_i_2_n_0 ;
  wire \sig_mssa_index_reg_out[3]_i_3_n_0 ;
  wire \sig_mssa_index_reg_out[3]_i_4_n_0 ;
  wire \sig_mssa_index_reg_out[3]_i_5_n_0 ;
  wire \sig_mssa_index_reg_out[3]_i_6_n_0 ;
  wire \sig_mssa_index_reg_out[3]_i_7_n_0 ;
  wire \sig_mssa_index_reg_out[3]_i_8_n_0 ;
  wire \sig_mssa_index_reg_out[3]_i_9_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_10_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_11_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_12_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_13_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_14_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_15_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_16_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_17_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_18_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_19_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_20_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_21_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_22_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_23_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_24_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_25_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_26_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_27_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_2_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_3_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_4_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_5_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_6_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_7_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_8_n_0 ;
  wire \sig_mssa_index_reg_out[4]_i_9_n_0 ;
  wire [4:0]\sig_mssa_index_reg_out_reg[4]_0 ;
  wire sig_need_cmd_flush;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup3;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup4;
  wire sig_s_ready_dup_i_1__1_n_0;
  wire sig_s_ready_dup_i_2__1_n_0;
  wire sig_s_ready_dup_i_3_n_0;
  wire sig_s_ready_dup_i_4_n_0;
  wire sig_s_ready_dup_i_5_n_0;
  wire sig_s_ready_dup_i_6_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_pop_cmd_fifo;
  wire \sig_strb_reg_out_reg[0]_0 ;
  wire \sig_strb_reg_out_reg[11]_0 ;
  wire \sig_strb_reg_out_reg[13]_0 ;
  wire \sig_strb_reg_out_reg[13]_1 ;
  wire \sig_strb_reg_out_reg[18]_0 ;
  wire \sig_strb_reg_out_reg[18]_1 ;
  wire \sig_strb_reg_out_reg[20]_0 ;
  wire \sig_strb_reg_out_reg[22]_0 ;
  wire \sig_strb_reg_out_reg[25]_0 ;
  wire \sig_strb_reg_out_reg[6]_0 ;
  wire [31:0]sig_strb_skid_mux_out;
  wire [31:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_strm_tlast;

  assign out = sig_s_ready_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT6 #(
    .INIT(64'h0000AAAA00800080)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_m_valid_out_reg_2),
        .I2(lsig_cmd_fetch_pause),
        .I3(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I4(sig_sm_pop_cmd_fifo),
        .I5(sig_need_cmd_flush),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT5 #(
    .INIT(32'h08A8A8A8)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(lsig_set_absorb2tlast),
        .I2(lsig_absorb2tlast),
        .I3(sig_strm_tlast),
        .I4(sig_m_valid_out),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  LUT5 #(
    .INIT(32'h2000FFFF)) 
    \sig_btt_cntr[13]_i_5__0 
       (.I0(sig_s_ready_dup_i_3_n_0),
        .I1(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I2(sig_m_valid_out),
        .I3(sig_strm_tlast),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_m_valid_out_reg_1));
  LUT5 #(
    .INIT(32'h70000000)) 
    \sig_byte_cntr[3]_i_10 
       (.I0(dout[20]),
        .I1(Q[24]),
        .I2(\sig_byte_cntr[7]_i_13_n_0 ),
        .I3(Q[17]),
        .I4(dout[13]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \sig_byte_cntr[3]_i_15 
       (.I0(\sig_strb_reg_out_reg[22]_0 ),
        .I1(\sig_byte_cntr[3]_i_7 ),
        .I2(\sig_byte_cntr[3]_i_7_0 ),
        .I3(Q[18]),
        .I4(dout[14]),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] ),
        .O(\sig_strb_reg_out_reg[18]_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \sig_byte_cntr[3]_i_18 
       (.I0(\sig_byte_cntr[3]_i_38_n_0 ),
        .I1(\sig_byte_cntr[3]_i_39_n_0 ),
        .I2(Q[25]),
        .I3(dout[21]),
        .I4(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]_0 ),
        .O(\sig_byte_cntr[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \sig_byte_cntr[3]_i_19 
       (.I0(\sig_byte_cntr[3]_i_24 ),
        .I1(dout[6]),
        .I2(Q[9]),
        .I3(\sig_strb_reg_out_reg[11]_0 ),
        .I4(\sig_strb_reg_out_reg[13]_0 ),
        .I5(\sig_byte_cntr[3]_i_41_n_0 ),
        .O(\sig_byte_cntr[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFF88888888)) 
    \sig_byte_cntr[3]_i_21 
       (.I0(\sig_byte_cntr[3]_i_9 ),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] ),
        .I2(\sig_byte_cntr[3]_i_38_n_0 ),
        .I3(\sig_byte_cntr[3]_i_9_0 ),
        .I4(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] ),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_byte_cntr[3]_i_25 
       (.I0(Q[18]),
        .I1(dout[14]),
        .I2(Q[19]),
        .I3(dout[15]),
        .O(\sig_strb_reg_out_reg[18]_1 ));
  LUT5 #(
    .INIT(32'h00808080)) 
    \sig_byte_cntr[3]_i_28 
       (.I0(dout[20]),
        .I1(Q[24]),
        .I2(\sig_byte_cntr[7]_i_13_n_0 ),
        .I3(Q[31]),
        .I4(dout[27]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]_0 ));
  LUT6 #(
    .INIT(64'h8080FF8080808080)) 
    \sig_byte_cntr[3]_i_29 
       (.I0(\sig_byte_cntr[3]_i_49_n_0 ),
        .I1(\sig_byte_cntr[3]_i_50_n_0 ),
        .I2(\sig_byte_cntr[3]_i_14 ),
        .I3(\sig_byte_cntr[3]_i_14_0 ),
        .I4(\sig_byte_cntr[3]_i_52_n_0 ),
        .I5(\sig_byte_cntr[3]_i_14_1 ),
        .O(\sig_strb_reg_out_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \sig_byte_cntr[3]_i_31 
       (.I0(Q[22]),
        .I1(dout[18]),
        .I2(Q[23]),
        .I3(dout[19]),
        .O(\sig_strb_reg_out_reg[22]_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \sig_byte_cntr[3]_i_35 
       (.I0(Q[6]),
        .I1(dout[3]),
        .I2(Q[7]),
        .I3(dout[4]),
        .O(\sig_strb_reg_out_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \sig_byte_cntr[3]_i_36 
       (.I0(Q[13]),
        .I1(dout[10]),
        .I2(Q[14]),
        .I3(dout[11]),
        .O(\sig_strb_reg_out_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \sig_byte_cntr[3]_i_38 
       (.I0(Q[29]),
        .I1(dout[25]),
        .I2(Q[30]),
        .I3(dout[26]),
        .O(\sig_byte_cntr[3]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \sig_byte_cntr[3]_i_39 
       (.I0(Q[27]),
        .I1(dout[23]),
        .I2(Q[28]),
        .I3(dout[24]),
        .O(\sig_byte_cntr[3]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \sig_byte_cntr[3]_i_40 
       (.I0(Q[11]),
        .I1(dout[8]),
        .I2(Q[12]),
        .I3(dout[9]),
        .O(\sig_strb_reg_out_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0000022200000000)) 
    \sig_byte_cntr[3]_i_41 
       (.I0(\sig_strb_reg_out_reg[22]_0 ),
        .I1(\sig_byte_cntr[3]_i_7 ),
        .I2(dout[16]),
        .I3(Q[20]),
        .I4(\sig_byte_cntr[3]_i_7_0 ),
        .I5(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] ),
        .O(\sig_byte_cntr[3]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \sig_byte_cntr[3]_i_45 
       (.I0(Q[20]),
        .I1(dout[16]),
        .I2(Q[21]),
        .I3(dout[17]),
        .O(\sig_strb_reg_out_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h4015151500000000)) 
    \sig_byte_cntr[3]_i_47 
       (.I0(\sig_byte_cntr[7]_i_19_n_0 ),
        .I1(Q[13]),
        .I2(dout[10]),
        .I3(Q[14]),
        .I4(dout[11]),
        .I5(\sig_byte_cntr[3]_i_24 ),
        .O(\sig_strb_reg_out_reg[13]_1 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \sig_byte_cntr[3]_i_49 
       (.I0(Q[0]),
        .I1(dout[0]),
        .I2(Q[8]),
        .I3(dout[5]),
        .O(\sig_byte_cntr[3]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_byte_cntr[3]_i_50 
       (.I0(Q[1]),
        .I1(dout[1]),
        .I2(Q[2]),
        .I3(dout[2]),
        .O(\sig_byte_cntr[3]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sig_byte_cntr[3]_i_52 
       (.I0(Q[9]),
        .I1(dout[6]),
        .I2(Q[10]),
        .I3(dout[7]),
        .O(\sig_byte_cntr[3]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h7777777777777778)) 
    \sig_byte_cntr[3]_i_8 
       (.I0(\sig_byte_cntr_reg[7] [0]),
        .I1(\sig_byte_cntr_reg[3] ),
        .I2(\sig_byte_cntr[3]_i_18_n_0 ),
        .I3(\sig_byte_cntr_reg[3]_0 ),
        .I4(\sig_byte_cntr[3]_i_19_n_0 ),
        .I5(\sig_byte_cntr_reg[3]_1 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \sig_byte_cntr[7]_i_11 
       (.I0(dout[26]),
        .I1(Q[30]),
        .I2(dout[25]),
        .I3(Q[29]),
        .I4(\sig_byte_cntr[7]_i_16_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_byte_cntr[7]_i_13 
       (.I0(Q[8]),
        .I1(dout[5]),
        .I2(Q[16]),
        .I3(dout[12]),
        .O(\sig_byte_cntr[7]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \sig_byte_cntr[7]_i_14 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] ),
        .I1(Q[31]),
        .I2(dout[27]),
        .O(\sig_byte_cntr[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \sig_byte_cntr[7]_i_16 
       (.I0(dout[23]),
        .I1(Q[27]),
        .I2(\sig_strb_reg_out_reg[25]_0 ),
        .I3(Q[28]),
        .I4(dout[24]),
        .O(\sig_byte_cntr[7]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \sig_byte_cntr[7]_i_17 
       (.I0(dout[11]),
        .I1(Q[14]),
        .I2(dout[10]),
        .I3(Q[13]),
        .I4(\sig_byte_cntr[7]_i_19_n_0 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sig_byte_cntr[7]_i_18 
       (.I0(Q[25]),
        .I1(dout[21]),
        .I2(Q[26]),
        .I3(dout[22]),
        .O(\sig_strb_reg_out_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \sig_byte_cntr[7]_i_19 
       (.I0(dout[8]),
        .I1(Q[11]),
        .I2(\sig_byte_cntr[3]_i_52_n_0 ),
        .I3(Q[12]),
        .I4(dout[9]),
        .O(\sig_byte_cntr[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8788888888888888)) 
    \sig_byte_cntr[7]_i_8 
       (.I0(\sig_byte_cntr_reg[7] [2]),
        .I1(\sig_byte_cntr_reg[3] ),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] ),
        .I3(Q[31]),
        .I4(dout[27]),
        .I5(\sig_byte_cntr_reg[7]_2 ),
        .O(\sig_byte_cntr_reg[5] [1]));
  LUT6 #(
    .INIT(64'h7777777778788878)) 
    \sig_byte_cntr[7]_i_9 
       (.I0(\sig_byte_cntr_reg[7] [1]),
        .I1(\sig_byte_cntr_reg[3] ),
        .I2(\sig_byte_cntr[7]_i_13_n_0 ),
        .I3(\sig_byte_cntr_reg[7]_0 ),
        .I4(\sig_byte_cntr[7]_i_14_n_0 ),
        .I5(\sig_byte_cntr_reg[7]_1 ),
        .O(\sig_byte_cntr_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    sig_cmd_empty_i_1
       (.I0(sig_cmd_empty_reg_2),
        .I1(sig_cmd_empty_reg_1),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full0),
        .O(sig_cmd_empty_reg));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    sig_cmd_full_i_1
       (.I0(sig_cmd_empty_reg_1),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full0),
        .O(sig_cmd_full_reg));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    sig_cmd_full_i_2
       (.I0(sig_m_valid_out),
        .I1(sig_strm_tlast),
        .I2(lsig_absorb2tlast),
        .I3(sig_m_valid_out_reg_1),
        .I4(sig_cmd_empty_reg_0),
        .O(sig_cmd_full0));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(sig_data_skid_reg[0]),
        .I1(\sig_data_skid_reg_reg[255]_0 [0]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[100]_i_1 
       (.I0(sig_data_skid_reg[100]),
        .I1(\sig_data_skid_reg_reg[255]_0 [100]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[100]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[101]_i_1 
       (.I0(sig_data_skid_reg[101]),
        .I1(\sig_data_skid_reg_reg[255]_0 [101]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[101]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[102]_i_1 
       (.I0(sig_data_skid_reg[102]),
        .I1(\sig_data_skid_reg_reg[255]_0 [102]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[102]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[103]_i_1 
       (.I0(sig_data_skid_reg[103]),
        .I1(\sig_data_skid_reg_reg[255]_0 [103]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[103]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[104]_i_1 
       (.I0(sig_data_skid_reg[104]),
        .I1(\sig_data_skid_reg_reg[255]_0 [104]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[104]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[105]_i_1 
       (.I0(sig_data_skid_reg[105]),
        .I1(\sig_data_skid_reg_reg[255]_0 [105]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[105]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[106]_i_1 
       (.I0(sig_data_skid_reg[106]),
        .I1(\sig_data_skid_reg_reg[255]_0 [106]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[106]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[107]_i_1 
       (.I0(sig_data_skid_reg[107]),
        .I1(\sig_data_skid_reg_reg[255]_0 [107]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[107]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[108]_i_1 
       (.I0(sig_data_skid_reg[108]),
        .I1(\sig_data_skid_reg_reg[255]_0 [108]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[108]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[109]_i_1 
       (.I0(sig_data_skid_reg[109]),
        .I1(\sig_data_skid_reg_reg[255]_0 [109]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[109]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(sig_data_skid_reg[10]),
        .I1(\sig_data_skid_reg_reg[255]_0 [10]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[110]_i_1 
       (.I0(sig_data_skid_reg[110]),
        .I1(\sig_data_skid_reg_reg[255]_0 [110]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[110]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[111]_i_1 
       (.I0(sig_data_skid_reg[111]),
        .I1(\sig_data_skid_reg_reg[255]_0 [111]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[111]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[112]_i_1 
       (.I0(sig_data_skid_reg[112]),
        .I1(\sig_data_skid_reg_reg[255]_0 [112]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[112]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[113]_i_1 
       (.I0(sig_data_skid_reg[113]),
        .I1(\sig_data_skid_reg_reg[255]_0 [113]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[113]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[114]_i_1 
       (.I0(sig_data_skid_reg[114]),
        .I1(\sig_data_skid_reg_reg[255]_0 [114]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[114]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[115]_i_1 
       (.I0(sig_data_skid_reg[115]),
        .I1(\sig_data_skid_reg_reg[255]_0 [115]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[115]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[116]_i_1 
       (.I0(sig_data_skid_reg[116]),
        .I1(\sig_data_skid_reg_reg[255]_0 [116]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[116]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[117]_i_1 
       (.I0(sig_data_skid_reg[117]),
        .I1(\sig_data_skid_reg_reg[255]_0 [117]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[117]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[118]_i_1 
       (.I0(sig_data_skid_reg[118]),
        .I1(\sig_data_skid_reg_reg[255]_0 [118]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[118]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[119]_i_1 
       (.I0(sig_data_skid_reg[119]),
        .I1(\sig_data_skid_reg_reg[255]_0 [119]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[119]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(sig_data_skid_reg[11]),
        .I1(\sig_data_skid_reg_reg[255]_0 [11]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[120]_i_1 
       (.I0(sig_data_skid_reg[120]),
        .I1(\sig_data_skid_reg_reg[255]_0 [120]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[120]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[121]_i_1 
       (.I0(sig_data_skid_reg[121]),
        .I1(\sig_data_skid_reg_reg[255]_0 [121]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[121]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[122]_i_1 
       (.I0(sig_data_skid_reg[122]),
        .I1(\sig_data_skid_reg_reg[255]_0 [122]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[122]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[123]_i_1 
       (.I0(sig_data_skid_reg[123]),
        .I1(\sig_data_skid_reg_reg[255]_0 [123]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[123]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[124]_i_1 
       (.I0(sig_data_skid_reg[124]),
        .I1(\sig_data_skid_reg_reg[255]_0 [124]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[124]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[125]_i_1 
       (.I0(sig_data_skid_reg[125]),
        .I1(\sig_data_skid_reg_reg[255]_0 [125]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[125]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[126]_i_1 
       (.I0(sig_data_skid_reg[126]),
        .I1(\sig_data_skid_reg_reg[255]_0 [126]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[126]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[127]_i_1 
       (.I0(sig_data_skid_reg[127]),
        .I1(\sig_data_skid_reg_reg[255]_0 [127]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[127]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[128]_i_1 
       (.I0(sig_data_skid_reg[128]),
        .I1(\sig_data_skid_reg_reg[255]_0 [128]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[128]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[129]_i_1 
       (.I0(sig_data_skid_reg[129]),
        .I1(\sig_data_skid_reg_reg[255]_0 [129]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[129]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(sig_data_skid_reg[12]),
        .I1(\sig_data_skid_reg_reg[255]_0 [12]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[130]_i_1 
       (.I0(sig_data_skid_reg[130]),
        .I1(\sig_data_skid_reg_reg[255]_0 [130]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[130]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[131]_i_1 
       (.I0(sig_data_skid_reg[131]),
        .I1(\sig_data_skid_reg_reg[255]_0 [131]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[131]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[132]_i_1 
       (.I0(sig_data_skid_reg[132]),
        .I1(\sig_data_skid_reg_reg[255]_0 [132]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[132]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[133]_i_1 
       (.I0(sig_data_skid_reg[133]),
        .I1(\sig_data_skid_reg_reg[255]_0 [133]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[133]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[134]_i_1 
       (.I0(sig_data_skid_reg[134]),
        .I1(\sig_data_skid_reg_reg[255]_0 [134]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[134]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[135]_i_1 
       (.I0(sig_data_skid_reg[135]),
        .I1(\sig_data_skid_reg_reg[255]_0 [135]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[135]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[136]_i_1 
       (.I0(sig_data_skid_reg[136]),
        .I1(\sig_data_skid_reg_reg[255]_0 [136]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[136]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[137]_i_1 
       (.I0(sig_data_skid_reg[137]),
        .I1(\sig_data_skid_reg_reg[255]_0 [137]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[137]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[138]_i_1 
       (.I0(sig_data_skid_reg[138]),
        .I1(\sig_data_skid_reg_reg[255]_0 [138]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[138]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[139]_i_1 
       (.I0(sig_data_skid_reg[139]),
        .I1(\sig_data_skid_reg_reg[255]_0 [139]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[139]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(sig_data_skid_reg[13]),
        .I1(\sig_data_skid_reg_reg[255]_0 [13]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[140]_i_1 
       (.I0(sig_data_skid_reg[140]),
        .I1(\sig_data_skid_reg_reg[255]_0 [140]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[140]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[141]_i_1 
       (.I0(sig_data_skid_reg[141]),
        .I1(\sig_data_skid_reg_reg[255]_0 [141]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[141]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[142]_i_1 
       (.I0(sig_data_skid_reg[142]),
        .I1(\sig_data_skid_reg_reg[255]_0 [142]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[142]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[143]_i_1 
       (.I0(sig_data_skid_reg[143]),
        .I1(\sig_data_skid_reg_reg[255]_0 [143]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[143]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[144]_i_1 
       (.I0(sig_data_skid_reg[144]),
        .I1(\sig_data_skid_reg_reg[255]_0 [144]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[144]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[145]_i_1 
       (.I0(sig_data_skid_reg[145]),
        .I1(\sig_data_skid_reg_reg[255]_0 [145]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[145]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[146]_i_1 
       (.I0(sig_data_skid_reg[146]),
        .I1(\sig_data_skid_reg_reg[255]_0 [146]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[146]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[147]_i_1 
       (.I0(sig_data_skid_reg[147]),
        .I1(\sig_data_skid_reg_reg[255]_0 [147]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[147]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[148]_i_1 
       (.I0(sig_data_skid_reg[148]),
        .I1(\sig_data_skid_reg_reg[255]_0 [148]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[148]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[149]_i_1 
       (.I0(sig_data_skid_reg[149]),
        .I1(\sig_data_skid_reg_reg[255]_0 [149]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[149]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(sig_data_skid_reg[14]),
        .I1(\sig_data_skid_reg_reg[255]_0 [14]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[150]_i_1 
       (.I0(sig_data_skid_reg[150]),
        .I1(\sig_data_skid_reg_reg[255]_0 [150]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[150]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[151]_i_1 
       (.I0(sig_data_skid_reg[151]),
        .I1(\sig_data_skid_reg_reg[255]_0 [151]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[151]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[152]_i_1 
       (.I0(sig_data_skid_reg[152]),
        .I1(\sig_data_skid_reg_reg[255]_0 [152]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[152]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[153]_i_1 
       (.I0(sig_data_skid_reg[153]),
        .I1(\sig_data_skid_reg_reg[255]_0 [153]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[153]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[154]_i_1 
       (.I0(sig_data_skid_reg[154]),
        .I1(\sig_data_skid_reg_reg[255]_0 [154]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[154]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[155]_i_1 
       (.I0(sig_data_skid_reg[155]),
        .I1(\sig_data_skid_reg_reg[255]_0 [155]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[155]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[156]_i_1 
       (.I0(sig_data_skid_reg[156]),
        .I1(\sig_data_skid_reg_reg[255]_0 [156]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[156]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[157]_i_1 
       (.I0(sig_data_skid_reg[157]),
        .I1(\sig_data_skid_reg_reg[255]_0 [157]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[157]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[158]_i_1 
       (.I0(sig_data_skid_reg[158]),
        .I1(\sig_data_skid_reg_reg[255]_0 [158]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[158]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[159]_i_1 
       (.I0(sig_data_skid_reg[159]),
        .I1(\sig_data_skid_reg_reg[255]_0 [159]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[159]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(sig_data_skid_reg[15]),
        .I1(\sig_data_skid_reg_reg[255]_0 [15]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[160]_i_1 
       (.I0(sig_data_skid_reg[160]),
        .I1(\sig_data_skid_reg_reg[255]_0 [160]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[160]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[161]_i_1 
       (.I0(sig_data_skid_reg[161]),
        .I1(\sig_data_skid_reg_reg[255]_0 [161]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[161]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[162]_i_1 
       (.I0(sig_data_skid_reg[162]),
        .I1(\sig_data_skid_reg_reg[255]_0 [162]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[162]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[163]_i_1 
       (.I0(sig_data_skid_reg[163]),
        .I1(\sig_data_skid_reg_reg[255]_0 [163]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[163]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[164]_i_1 
       (.I0(sig_data_skid_reg[164]),
        .I1(\sig_data_skid_reg_reg[255]_0 [164]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[164]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[165]_i_1 
       (.I0(sig_data_skid_reg[165]),
        .I1(\sig_data_skid_reg_reg[255]_0 [165]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[165]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[166]_i_1 
       (.I0(sig_data_skid_reg[166]),
        .I1(\sig_data_skid_reg_reg[255]_0 [166]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[166]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[167]_i_1 
       (.I0(sig_data_skid_reg[167]),
        .I1(\sig_data_skid_reg_reg[255]_0 [167]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[167]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[168]_i_1 
       (.I0(sig_data_skid_reg[168]),
        .I1(\sig_data_skid_reg_reg[255]_0 [168]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[168]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[169]_i_1 
       (.I0(sig_data_skid_reg[169]),
        .I1(\sig_data_skid_reg_reg[255]_0 [169]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[169]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(sig_data_skid_reg[16]),
        .I1(\sig_data_skid_reg_reg[255]_0 [16]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[170]_i_1 
       (.I0(sig_data_skid_reg[170]),
        .I1(\sig_data_skid_reg_reg[255]_0 [170]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[170]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[171]_i_1 
       (.I0(sig_data_skid_reg[171]),
        .I1(\sig_data_skid_reg_reg[255]_0 [171]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[171]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[172]_i_1 
       (.I0(sig_data_skid_reg[172]),
        .I1(\sig_data_skid_reg_reg[255]_0 [172]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[172]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[173]_i_1 
       (.I0(sig_data_skid_reg[173]),
        .I1(\sig_data_skid_reg_reg[255]_0 [173]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[173]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[174]_i_1 
       (.I0(sig_data_skid_reg[174]),
        .I1(\sig_data_skid_reg_reg[255]_0 [174]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[174]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[175]_i_1 
       (.I0(sig_data_skid_reg[175]),
        .I1(\sig_data_skid_reg_reg[255]_0 [175]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[175]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[176]_i_1 
       (.I0(sig_data_skid_reg[176]),
        .I1(\sig_data_skid_reg_reg[255]_0 [176]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[176]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[177]_i_1 
       (.I0(sig_data_skid_reg[177]),
        .I1(\sig_data_skid_reg_reg[255]_0 [177]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[177]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[178]_i_1 
       (.I0(sig_data_skid_reg[178]),
        .I1(\sig_data_skid_reg_reg[255]_0 [178]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[178]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[179]_i_1 
       (.I0(sig_data_skid_reg[179]),
        .I1(\sig_data_skid_reg_reg[255]_0 [179]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[179]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(sig_data_skid_reg[17]),
        .I1(\sig_data_skid_reg_reg[255]_0 [17]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[180]_i_1 
       (.I0(sig_data_skid_reg[180]),
        .I1(\sig_data_skid_reg_reg[255]_0 [180]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[180]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[181]_i_1 
       (.I0(sig_data_skid_reg[181]),
        .I1(\sig_data_skid_reg_reg[255]_0 [181]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[181]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[182]_i_1 
       (.I0(sig_data_skid_reg[182]),
        .I1(\sig_data_skid_reg_reg[255]_0 [182]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[182]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[183]_i_1 
       (.I0(sig_data_skid_reg[183]),
        .I1(\sig_data_skid_reg_reg[255]_0 [183]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[183]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[184]_i_1 
       (.I0(sig_data_skid_reg[184]),
        .I1(\sig_data_skid_reg_reg[255]_0 [184]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[184]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[185]_i_1 
       (.I0(sig_data_skid_reg[185]),
        .I1(\sig_data_skid_reg_reg[255]_0 [185]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[185]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[186]_i_1 
       (.I0(sig_data_skid_reg[186]),
        .I1(\sig_data_skid_reg_reg[255]_0 [186]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[186]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[187]_i_1 
       (.I0(sig_data_skid_reg[187]),
        .I1(\sig_data_skid_reg_reg[255]_0 [187]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[187]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[188]_i_1 
       (.I0(sig_data_skid_reg[188]),
        .I1(\sig_data_skid_reg_reg[255]_0 [188]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[188]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[189]_i_1 
       (.I0(sig_data_skid_reg[189]),
        .I1(\sig_data_skid_reg_reg[255]_0 [189]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[189]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(sig_data_skid_reg[18]),
        .I1(\sig_data_skid_reg_reg[255]_0 [18]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[190]_i_1 
       (.I0(sig_data_skid_reg[190]),
        .I1(\sig_data_skid_reg_reg[255]_0 [190]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[190]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[191]_i_1 
       (.I0(sig_data_skid_reg[191]),
        .I1(\sig_data_skid_reg_reg[255]_0 [191]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[191]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[192]_i_1 
       (.I0(sig_data_skid_reg[192]),
        .I1(\sig_data_skid_reg_reg[255]_0 [192]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[192]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[193]_i_1 
       (.I0(sig_data_skid_reg[193]),
        .I1(\sig_data_skid_reg_reg[255]_0 [193]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[193]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[194]_i_1 
       (.I0(sig_data_skid_reg[194]),
        .I1(\sig_data_skid_reg_reg[255]_0 [194]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[194]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[195]_i_1 
       (.I0(sig_data_skid_reg[195]),
        .I1(\sig_data_skid_reg_reg[255]_0 [195]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[195]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[196]_i_1 
       (.I0(sig_data_skid_reg[196]),
        .I1(\sig_data_skid_reg_reg[255]_0 [196]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[196]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[197]_i_1 
       (.I0(sig_data_skid_reg[197]),
        .I1(\sig_data_skid_reg_reg[255]_0 [197]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[197]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[198]_i_1 
       (.I0(sig_data_skid_reg[198]),
        .I1(\sig_data_skid_reg_reg[255]_0 [198]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[198]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[199]_i_1 
       (.I0(sig_data_skid_reg[199]),
        .I1(\sig_data_skid_reg_reg[255]_0 [199]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[199]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(sig_data_skid_reg[19]),
        .I1(\sig_data_skid_reg_reg[255]_0 [19]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(sig_data_skid_reg[1]),
        .I1(\sig_data_skid_reg_reg[255]_0 [1]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[200]_i_1 
       (.I0(sig_data_skid_reg[200]),
        .I1(\sig_data_skid_reg_reg[255]_0 [200]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[200]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[201]_i_1 
       (.I0(sig_data_skid_reg[201]),
        .I1(\sig_data_skid_reg_reg[255]_0 [201]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[201]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[202]_i_1 
       (.I0(sig_data_skid_reg[202]),
        .I1(\sig_data_skid_reg_reg[255]_0 [202]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[202]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[203]_i_1 
       (.I0(sig_data_skid_reg[203]),
        .I1(\sig_data_skid_reg_reg[255]_0 [203]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[203]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[204]_i_1 
       (.I0(sig_data_skid_reg[204]),
        .I1(\sig_data_skid_reg_reg[255]_0 [204]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[204]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[205]_i_1 
       (.I0(sig_data_skid_reg[205]),
        .I1(\sig_data_skid_reg_reg[255]_0 [205]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[205]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[206]_i_1 
       (.I0(sig_data_skid_reg[206]),
        .I1(\sig_data_skid_reg_reg[255]_0 [206]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[206]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[207]_i_1 
       (.I0(sig_data_skid_reg[207]),
        .I1(\sig_data_skid_reg_reg[255]_0 [207]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[207]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[208]_i_1 
       (.I0(sig_data_skid_reg[208]),
        .I1(\sig_data_skid_reg_reg[255]_0 [208]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[208]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[209]_i_1 
       (.I0(sig_data_skid_reg[209]),
        .I1(\sig_data_skid_reg_reg[255]_0 [209]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[209]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(sig_data_skid_reg[20]),
        .I1(\sig_data_skid_reg_reg[255]_0 [20]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[210]_i_1 
       (.I0(sig_data_skid_reg[210]),
        .I1(\sig_data_skid_reg_reg[255]_0 [210]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[210]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[211]_i_1 
       (.I0(sig_data_skid_reg[211]),
        .I1(\sig_data_skid_reg_reg[255]_0 [211]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[211]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[212]_i_1 
       (.I0(sig_data_skid_reg[212]),
        .I1(\sig_data_skid_reg_reg[255]_0 [212]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[212]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[213]_i_1 
       (.I0(sig_data_skid_reg[213]),
        .I1(\sig_data_skid_reg_reg[255]_0 [213]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[213]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[214]_i_1 
       (.I0(sig_data_skid_reg[214]),
        .I1(\sig_data_skid_reg_reg[255]_0 [214]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[214]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[215]_i_1 
       (.I0(sig_data_skid_reg[215]),
        .I1(\sig_data_skid_reg_reg[255]_0 [215]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[215]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[216]_i_1 
       (.I0(sig_data_skid_reg[216]),
        .I1(\sig_data_skid_reg_reg[255]_0 [216]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[216]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[217]_i_1 
       (.I0(sig_data_skid_reg[217]),
        .I1(\sig_data_skid_reg_reg[255]_0 [217]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[217]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[218]_i_1 
       (.I0(sig_data_skid_reg[218]),
        .I1(\sig_data_skid_reg_reg[255]_0 [218]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[218]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[219]_i_1 
       (.I0(sig_data_skid_reg[219]),
        .I1(\sig_data_skid_reg_reg[255]_0 [219]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[219]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(sig_data_skid_reg[21]),
        .I1(\sig_data_skid_reg_reg[255]_0 [21]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[220]_i_1 
       (.I0(sig_data_skid_reg[220]),
        .I1(\sig_data_skid_reg_reg[255]_0 [220]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[220]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[221]_i_1 
       (.I0(sig_data_skid_reg[221]),
        .I1(\sig_data_skid_reg_reg[255]_0 [221]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[221]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[222]_i_1 
       (.I0(sig_data_skid_reg[222]),
        .I1(\sig_data_skid_reg_reg[255]_0 [222]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[222]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[223]_i_1 
       (.I0(sig_data_skid_reg[223]),
        .I1(\sig_data_skid_reg_reg[255]_0 [223]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[223]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[224]_i_1 
       (.I0(sig_data_skid_reg[224]),
        .I1(\sig_data_skid_reg_reg[255]_0 [224]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[224]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[225]_i_1 
       (.I0(sig_data_skid_reg[225]),
        .I1(\sig_data_skid_reg_reg[255]_0 [225]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[225]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[226]_i_1 
       (.I0(sig_data_skid_reg[226]),
        .I1(\sig_data_skid_reg_reg[255]_0 [226]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[226]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[227]_i_1 
       (.I0(sig_data_skid_reg[227]),
        .I1(\sig_data_skid_reg_reg[255]_0 [227]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[227]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[228]_i_1 
       (.I0(sig_data_skid_reg[228]),
        .I1(\sig_data_skid_reg_reg[255]_0 [228]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[228]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[229]_i_1 
       (.I0(sig_data_skid_reg[229]),
        .I1(\sig_data_skid_reg_reg[255]_0 [229]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[229]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(sig_data_skid_reg[22]),
        .I1(\sig_data_skid_reg_reg[255]_0 [22]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[230]_i_1 
       (.I0(sig_data_skid_reg[230]),
        .I1(\sig_data_skid_reg_reg[255]_0 [230]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[230]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[231]_i_1 
       (.I0(sig_data_skid_reg[231]),
        .I1(\sig_data_skid_reg_reg[255]_0 [231]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[231]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[232]_i_1 
       (.I0(sig_data_skid_reg[232]),
        .I1(\sig_data_skid_reg_reg[255]_0 [232]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[232]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[233]_i_1 
       (.I0(sig_data_skid_reg[233]),
        .I1(\sig_data_skid_reg_reg[255]_0 [233]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[233]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[234]_i_1 
       (.I0(sig_data_skid_reg[234]),
        .I1(\sig_data_skid_reg_reg[255]_0 [234]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[234]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[235]_i_1 
       (.I0(sig_data_skid_reg[235]),
        .I1(\sig_data_skid_reg_reg[255]_0 [235]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[235]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[236]_i_1 
       (.I0(sig_data_skid_reg[236]),
        .I1(\sig_data_skid_reg_reg[255]_0 [236]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[236]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[237]_i_1 
       (.I0(sig_data_skid_reg[237]),
        .I1(\sig_data_skid_reg_reg[255]_0 [237]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[237]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[238]_i_1 
       (.I0(sig_data_skid_reg[238]),
        .I1(\sig_data_skid_reg_reg[255]_0 [238]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[238]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[239]_i_1 
       (.I0(sig_data_skid_reg[239]),
        .I1(\sig_data_skid_reg_reg[255]_0 [239]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[239]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(sig_data_skid_reg[23]),
        .I1(\sig_data_skid_reg_reg[255]_0 [23]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[240]_i_1 
       (.I0(sig_data_skid_reg[240]),
        .I1(\sig_data_skid_reg_reg[255]_0 [240]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[240]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[241]_i_1 
       (.I0(sig_data_skid_reg[241]),
        .I1(\sig_data_skid_reg_reg[255]_0 [241]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[241]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[242]_i_1 
       (.I0(sig_data_skid_reg[242]),
        .I1(\sig_data_skid_reg_reg[255]_0 [242]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[242]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[243]_i_1 
       (.I0(sig_data_skid_reg[243]),
        .I1(\sig_data_skid_reg_reg[255]_0 [243]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[243]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[244]_i_1 
       (.I0(sig_data_skid_reg[244]),
        .I1(\sig_data_skid_reg_reg[255]_0 [244]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[244]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[245]_i_1 
       (.I0(sig_data_skid_reg[245]),
        .I1(\sig_data_skid_reg_reg[255]_0 [245]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[245]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[246]_i_1 
       (.I0(sig_data_skid_reg[246]),
        .I1(\sig_data_skid_reg_reg[255]_0 [246]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[246]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[247]_i_1 
       (.I0(sig_data_skid_reg[247]),
        .I1(\sig_data_skid_reg_reg[255]_0 [247]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[247]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[248]_i_1 
       (.I0(sig_data_skid_reg[248]),
        .I1(\sig_data_skid_reg_reg[255]_0 [248]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[248]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[249]_i_1 
       (.I0(sig_data_skid_reg[249]),
        .I1(\sig_data_skid_reg_reg[255]_0 [249]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[249]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(sig_data_skid_reg[24]),
        .I1(\sig_data_skid_reg_reg[255]_0 [24]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[250]_i_1 
       (.I0(sig_data_skid_reg[250]),
        .I1(\sig_data_skid_reg_reg[255]_0 [250]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[250]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[251]_i_1 
       (.I0(sig_data_skid_reg[251]),
        .I1(\sig_data_skid_reg_reg[255]_0 [251]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[251]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[252]_i_1 
       (.I0(sig_data_skid_reg[252]),
        .I1(\sig_data_skid_reg_reg[255]_0 [252]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[252]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[253]_i_1 
       (.I0(sig_data_skid_reg[253]),
        .I1(\sig_data_skid_reg_reg[255]_0 [253]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[253]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[254]_i_1 
       (.I0(sig_data_skid_reg[254]),
        .I1(\sig_data_skid_reg_reg[255]_0 [254]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[254]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[255]_i_1__0 
       (.I0(sig_s_ready_dup_i_2__1_n_0),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[255]_i_2 
       (.I0(sig_data_skid_reg[255]),
        .I1(\sig_data_skid_reg_reg[255]_0 [255]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[255]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[255]_i_2__1 
       (.I0(sig_s_ready_out),
        .I1(sig_last_reg_out_reg_0),
        .O(E));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(sig_data_skid_reg[25]),
        .I1(\sig_data_skid_reg_reg[255]_0 [25]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(sig_data_skid_reg[26]),
        .I1(\sig_data_skid_reg_reg[255]_0 [26]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(sig_data_skid_reg[27]),
        .I1(\sig_data_skid_reg_reg[255]_0 [27]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(sig_data_skid_reg[28]),
        .I1(\sig_data_skid_reg_reg[255]_0 [28]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(sig_data_skid_reg[29]),
        .I1(\sig_data_skid_reg_reg[255]_0 [29]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(sig_data_skid_reg[2]),
        .I1(\sig_data_skid_reg_reg[255]_0 [2]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(sig_data_skid_reg[30]),
        .I1(\sig_data_skid_reg_reg[255]_0 [30]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(sig_data_skid_reg[31]),
        .I1(\sig_data_skid_reg_reg[255]_0 [31]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(sig_data_skid_reg[32]),
        .I1(\sig_data_skid_reg_reg[255]_0 [32]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(sig_data_skid_reg[33]),
        .I1(\sig_data_skid_reg_reg[255]_0 [33]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(sig_data_skid_reg[34]),
        .I1(\sig_data_skid_reg_reg[255]_0 [34]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[35]_i_1 
       (.I0(sig_data_skid_reg[35]),
        .I1(\sig_data_skid_reg_reg[255]_0 [35]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[36]_i_1 
       (.I0(sig_data_skid_reg[36]),
        .I1(\sig_data_skid_reg_reg[255]_0 [36]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[37]_i_1 
       (.I0(sig_data_skid_reg[37]),
        .I1(\sig_data_skid_reg_reg[255]_0 [37]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[38]_i_1 
       (.I0(sig_data_skid_reg[38]),
        .I1(\sig_data_skid_reg_reg[255]_0 [38]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[39]_i_1 
       (.I0(sig_data_skid_reg[39]),
        .I1(\sig_data_skid_reg_reg[255]_0 [39]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(sig_data_skid_reg[3]),
        .I1(\sig_data_skid_reg_reg[255]_0 [3]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[40]_i_1 
       (.I0(sig_data_skid_reg[40]),
        .I1(\sig_data_skid_reg_reg[255]_0 [40]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[41]_i_1 
       (.I0(sig_data_skid_reg[41]),
        .I1(\sig_data_skid_reg_reg[255]_0 [41]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[42]_i_1 
       (.I0(sig_data_skid_reg[42]),
        .I1(\sig_data_skid_reg_reg[255]_0 [42]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[43]_i_1 
       (.I0(sig_data_skid_reg[43]),
        .I1(\sig_data_skid_reg_reg[255]_0 [43]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[44]_i_1 
       (.I0(sig_data_skid_reg[44]),
        .I1(\sig_data_skid_reg_reg[255]_0 [44]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[45]_i_1 
       (.I0(sig_data_skid_reg[45]),
        .I1(\sig_data_skid_reg_reg[255]_0 [45]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[46]_i_1 
       (.I0(sig_data_skid_reg[46]),
        .I1(\sig_data_skid_reg_reg[255]_0 [46]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[47]_i_1 
       (.I0(sig_data_skid_reg[47]),
        .I1(\sig_data_skid_reg_reg[255]_0 [47]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[48]_i_1 
       (.I0(sig_data_skid_reg[48]),
        .I1(\sig_data_skid_reg_reg[255]_0 [48]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[49]_i_1 
       (.I0(sig_data_skid_reg[49]),
        .I1(\sig_data_skid_reg_reg[255]_0 [49]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(sig_data_skid_reg[4]),
        .I1(\sig_data_skid_reg_reg[255]_0 [4]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[50]_i_1 
       (.I0(sig_data_skid_reg[50]),
        .I1(\sig_data_skid_reg_reg[255]_0 [50]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[51]_i_1 
       (.I0(sig_data_skid_reg[51]),
        .I1(\sig_data_skid_reg_reg[255]_0 [51]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[52]_i_1 
       (.I0(sig_data_skid_reg[52]),
        .I1(\sig_data_skid_reg_reg[255]_0 [52]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[53]_i_1 
       (.I0(sig_data_skid_reg[53]),
        .I1(\sig_data_skid_reg_reg[255]_0 [53]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[54]_i_1 
       (.I0(sig_data_skid_reg[54]),
        .I1(\sig_data_skid_reg_reg[255]_0 [54]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[55]_i_1 
       (.I0(sig_data_skid_reg[55]),
        .I1(\sig_data_skid_reg_reg[255]_0 [55]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[56]_i_1 
       (.I0(sig_data_skid_reg[56]),
        .I1(\sig_data_skid_reg_reg[255]_0 [56]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[57]_i_1 
       (.I0(sig_data_skid_reg[57]),
        .I1(\sig_data_skid_reg_reg[255]_0 [57]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[58]_i_1 
       (.I0(sig_data_skid_reg[58]),
        .I1(\sig_data_skid_reg_reg[255]_0 [58]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[59]_i_1 
       (.I0(sig_data_skid_reg[59]),
        .I1(\sig_data_skid_reg_reg[255]_0 [59]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(sig_data_skid_reg[5]),
        .I1(\sig_data_skid_reg_reg[255]_0 [5]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[60]_i_1 
       (.I0(sig_data_skid_reg[60]),
        .I1(\sig_data_skid_reg_reg[255]_0 [60]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[61]_i_1 
       (.I0(sig_data_skid_reg[61]),
        .I1(\sig_data_skid_reg_reg[255]_0 [61]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[62]_i_1 
       (.I0(sig_data_skid_reg[62]),
        .I1(\sig_data_skid_reg_reg[255]_0 [62]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[62]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[63]_i_1 
       (.I0(sig_data_skid_reg[63]),
        .I1(\sig_data_skid_reg_reg[255]_0 [63]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[64]_i_1 
       (.I0(sig_data_skid_reg[64]),
        .I1(\sig_data_skid_reg_reg[255]_0 [64]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[64]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[65]_i_1 
       (.I0(sig_data_skid_reg[65]),
        .I1(\sig_data_skid_reg_reg[255]_0 [65]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[65]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[66]_i_1 
       (.I0(sig_data_skid_reg[66]),
        .I1(\sig_data_skid_reg_reg[255]_0 [66]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[66]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[67]_i_1 
       (.I0(sig_data_skid_reg[67]),
        .I1(\sig_data_skid_reg_reg[255]_0 [67]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[67]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[68]_i_1 
       (.I0(sig_data_skid_reg[68]),
        .I1(\sig_data_skid_reg_reg[255]_0 [68]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[68]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[69]_i_1 
       (.I0(sig_data_skid_reg[69]),
        .I1(\sig_data_skid_reg_reg[255]_0 [69]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[69]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(sig_data_skid_reg[6]),
        .I1(\sig_data_skid_reg_reg[255]_0 [6]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[70]_i_1 
       (.I0(sig_data_skid_reg[70]),
        .I1(\sig_data_skid_reg_reg[255]_0 [70]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[70]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[71]_i_1 
       (.I0(sig_data_skid_reg[71]),
        .I1(\sig_data_skid_reg_reg[255]_0 [71]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[71]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[72]_i_1 
       (.I0(sig_data_skid_reg[72]),
        .I1(\sig_data_skid_reg_reg[255]_0 [72]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[72]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[73]_i_1 
       (.I0(sig_data_skid_reg[73]),
        .I1(\sig_data_skid_reg_reg[255]_0 [73]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[73]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[74]_i_1 
       (.I0(sig_data_skid_reg[74]),
        .I1(\sig_data_skid_reg_reg[255]_0 [74]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[74]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[75]_i_1 
       (.I0(sig_data_skid_reg[75]),
        .I1(\sig_data_skid_reg_reg[255]_0 [75]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[75]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[76]_i_1 
       (.I0(sig_data_skid_reg[76]),
        .I1(\sig_data_skid_reg_reg[255]_0 [76]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[76]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[77]_i_1 
       (.I0(sig_data_skid_reg[77]),
        .I1(\sig_data_skid_reg_reg[255]_0 [77]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[77]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[78]_i_1 
       (.I0(sig_data_skid_reg[78]),
        .I1(\sig_data_skid_reg_reg[255]_0 [78]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[78]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[79]_i_1 
       (.I0(sig_data_skid_reg[79]),
        .I1(\sig_data_skid_reg_reg[255]_0 [79]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[79]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(sig_data_skid_reg[7]),
        .I1(\sig_data_skid_reg_reg[255]_0 [7]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[80]_i_1 
       (.I0(sig_data_skid_reg[80]),
        .I1(\sig_data_skid_reg_reg[255]_0 [80]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[80]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[81]_i_1 
       (.I0(sig_data_skid_reg[81]),
        .I1(\sig_data_skid_reg_reg[255]_0 [81]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[81]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[82]_i_1 
       (.I0(sig_data_skid_reg[82]),
        .I1(\sig_data_skid_reg_reg[255]_0 [82]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[82]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[83]_i_1 
       (.I0(sig_data_skid_reg[83]),
        .I1(\sig_data_skid_reg_reg[255]_0 [83]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[83]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[84]_i_1 
       (.I0(sig_data_skid_reg[84]),
        .I1(\sig_data_skid_reg_reg[255]_0 [84]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[84]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[85]_i_1 
       (.I0(sig_data_skid_reg[85]),
        .I1(\sig_data_skid_reg_reg[255]_0 [85]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[85]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[86]_i_1 
       (.I0(sig_data_skid_reg[86]),
        .I1(\sig_data_skid_reg_reg[255]_0 [86]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[86]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[87]_i_1 
       (.I0(sig_data_skid_reg[87]),
        .I1(\sig_data_skid_reg_reg[255]_0 [87]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[87]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[88]_i_1 
       (.I0(sig_data_skid_reg[88]),
        .I1(\sig_data_skid_reg_reg[255]_0 [88]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[88]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[89]_i_1 
       (.I0(sig_data_skid_reg[89]),
        .I1(\sig_data_skid_reg_reg[255]_0 [89]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[89]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(sig_data_skid_reg[8]),
        .I1(\sig_data_skid_reg_reg[255]_0 [8]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[90]_i_1 
       (.I0(sig_data_skid_reg[90]),
        .I1(\sig_data_skid_reg_reg[255]_0 [90]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[90]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[91]_i_1 
       (.I0(sig_data_skid_reg[91]),
        .I1(\sig_data_skid_reg_reg[255]_0 [91]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[91]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[92]_i_1 
       (.I0(sig_data_skid_reg[92]),
        .I1(\sig_data_skid_reg_reg[255]_0 [92]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[92]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[93]_i_1 
       (.I0(sig_data_skid_reg[93]),
        .I1(\sig_data_skid_reg_reg[255]_0 [93]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[93]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[94]_i_1 
       (.I0(sig_data_skid_reg[94]),
        .I1(\sig_data_skid_reg_reg[255]_0 [94]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[94]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[95]_i_1 
       (.I0(sig_data_skid_reg[95]),
        .I1(\sig_data_skid_reg_reg[255]_0 [95]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[95]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[96]_i_1 
       (.I0(sig_data_skid_reg[96]),
        .I1(\sig_data_skid_reg_reg[255]_0 [96]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[96]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[97]_i_1 
       (.I0(sig_data_skid_reg[97]),
        .I1(\sig_data_skid_reg_reg[255]_0 [97]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[97]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[98]_i_1 
       (.I0(sig_data_skid_reg[98]),
        .I1(\sig_data_skid_reg_reg[255]_0 [98]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[98]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[99]_i_1 
       (.I0(sig_data_skid_reg[99]),
        .I1(\sig_data_skid_reg_reg[255]_0 [99]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[99]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(sig_data_skid_reg[9]),
        .I1(\sig_data_skid_reg_reg[255]_0 [9]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(din[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[100] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[100]),
        .Q(din[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[101] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[101]),
        .Q(din[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[102] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[102]),
        .Q(din[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[103] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[103]),
        .Q(din[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[104] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[104]),
        .Q(din[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[105] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[105]),
        .Q(din[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[106] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[106]),
        .Q(din[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[107] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[107]),
        .Q(din[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[108] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[108]),
        .Q(din[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[109] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[109]),
        .Q(din[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(din[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[110] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[110]),
        .Q(din[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[111] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[111]),
        .Q(din[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[112] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[112]),
        .Q(din[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[113] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[113]),
        .Q(din[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[114] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[114]),
        .Q(din[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[115] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[115]),
        .Q(din[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[116] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[116]),
        .Q(din[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[117] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[117]),
        .Q(din[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[118] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[118]),
        .Q(din[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[119] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[119]),
        .Q(din[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(din[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[120] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[120]),
        .Q(din[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[121] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[121]),
        .Q(din[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[122] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[122]),
        .Q(din[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[123] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[123]),
        .Q(din[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[124] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[124]),
        .Q(din[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[125] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[125]),
        .Q(din[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[126] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[126]),
        .Q(din[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[127] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[127]),
        .Q(din[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[128] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[128]),
        .Q(din[128]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[129] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[129]),
        .Q(din[129]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(din[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[130] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[130]),
        .Q(din[130]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[131] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[131]),
        .Q(din[131]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[132] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[132]),
        .Q(din[132]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[133] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[133]),
        .Q(din[133]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[134] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[134]),
        .Q(din[134]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[135] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[135]),
        .Q(din[135]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[136] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[136]),
        .Q(din[136]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[137] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[137]),
        .Q(din[137]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[138] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[138]),
        .Q(din[138]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[139] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[139]),
        .Q(din[139]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(din[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[140] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[140]),
        .Q(din[140]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[141] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[141]),
        .Q(din[141]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[142] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[142]),
        .Q(din[142]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[143] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[143]),
        .Q(din[143]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[144] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[144]),
        .Q(din[144]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[145] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[145]),
        .Q(din[145]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[146] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[146]),
        .Q(din[146]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[147] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[147]),
        .Q(din[147]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[148] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[148]),
        .Q(din[148]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[149] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[149]),
        .Q(din[149]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(din[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[150] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[150]),
        .Q(din[150]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[151] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[151]),
        .Q(din[151]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[152] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[152]),
        .Q(din[152]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[153] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[153]),
        .Q(din[153]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[154] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[154]),
        .Q(din[154]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[155] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[155]),
        .Q(din[155]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[156] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[156]),
        .Q(din[156]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[157] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[157]),
        .Q(din[157]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[158] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[158]),
        .Q(din[158]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[159] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[159]),
        .Q(din[159]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(din[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[160] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[160]),
        .Q(din[160]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[161] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[161]),
        .Q(din[161]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[162] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[162]),
        .Q(din[162]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[163] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[163]),
        .Q(din[163]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[164] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[164]),
        .Q(din[164]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[165] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[165]),
        .Q(din[165]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[166] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[166]),
        .Q(din[166]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[167] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[167]),
        .Q(din[167]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[168] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[168]),
        .Q(din[168]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[169] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[169]),
        .Q(din[169]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(din[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[170] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[170]),
        .Q(din[170]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[171] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[171]),
        .Q(din[171]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[172] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[172]),
        .Q(din[172]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[173] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[173]),
        .Q(din[173]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[174] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[174]),
        .Q(din[174]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[175] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[175]),
        .Q(din[175]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[176] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[176]),
        .Q(din[176]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[177] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[177]),
        .Q(din[177]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[178] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[178]),
        .Q(din[178]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[179] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[179]),
        .Q(din[179]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(din[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[180] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[180]),
        .Q(din[180]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[181] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[181]),
        .Q(din[181]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[182] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[182]),
        .Q(din[182]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[183] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[183]),
        .Q(din[183]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[184] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[184]),
        .Q(din[184]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[185] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[185]),
        .Q(din[185]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[186] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[186]),
        .Q(din[186]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[187] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[187]),
        .Q(din[187]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[188] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[188]),
        .Q(din[188]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[189] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[189]),
        .Q(din[189]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(din[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[190] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[190]),
        .Q(din[190]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[191] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[191]),
        .Q(din[191]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[192] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[192]),
        .Q(din[192]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[193] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[193]),
        .Q(din[193]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[194] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[194]),
        .Q(din[194]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[195] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[195]),
        .Q(din[195]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[196] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[196]),
        .Q(din[196]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[197] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[197]),
        .Q(din[197]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[198] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[198]),
        .Q(din[198]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[199] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[199]),
        .Q(din[199]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(din[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(din[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[200] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[200]),
        .Q(din[200]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[201] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[201]),
        .Q(din[201]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[202] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[202]),
        .Q(din[202]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[203] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[203]),
        .Q(din[203]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[204] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[204]),
        .Q(din[204]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[205] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[205]),
        .Q(din[205]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[206] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[206]),
        .Q(din[206]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[207] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[207]),
        .Q(din[207]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[208] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[208]),
        .Q(din[208]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[209] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[209]),
        .Q(din[209]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(din[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[210] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[210]),
        .Q(din[210]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[211] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[211]),
        .Q(din[211]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[212] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[212]),
        .Q(din[212]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[213] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[213]),
        .Q(din[213]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[214] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[214]),
        .Q(din[214]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[215] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[215]),
        .Q(din[215]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[216] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[216]),
        .Q(din[216]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[217] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[217]),
        .Q(din[217]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[218] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[218]),
        .Q(din[218]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[219] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[219]),
        .Q(din[219]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(din[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[220] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[220]),
        .Q(din[220]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[221] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[221]),
        .Q(din[221]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[222] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[222]),
        .Q(din[222]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[223] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[223]),
        .Q(din[223]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[224] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[224]),
        .Q(din[224]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[225] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[225]),
        .Q(din[225]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[226] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[226]),
        .Q(din[226]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[227] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[227]),
        .Q(din[227]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[228] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[228]),
        .Q(din[228]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[229] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[229]),
        .Q(din[229]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(din[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[230] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[230]),
        .Q(din[230]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[231] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[231]),
        .Q(din[231]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[232] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[232]),
        .Q(din[232]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[233] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[233]),
        .Q(din[233]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[234] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[234]),
        .Q(din[234]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[235] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[235]),
        .Q(din[235]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[236] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[236]),
        .Q(din[236]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[237] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[237]),
        .Q(din[237]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[238] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[238]),
        .Q(din[238]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[239] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[239]),
        .Q(din[239]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(din[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[240] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[240]),
        .Q(din[240]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[241] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[241]),
        .Q(din[241]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[242] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[242]),
        .Q(din[242]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[243] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[243]),
        .Q(din[243]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[244] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[244]),
        .Q(din[244]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[245] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[245]),
        .Q(din[245]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[246] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[246]),
        .Q(din[246]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[247] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[247]),
        .Q(din[247]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[248] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[248]),
        .Q(din[248]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[249] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[249]),
        .Q(din[249]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(din[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[250] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[250]),
        .Q(din[250]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[251] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[251]),
        .Q(din[251]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[252] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[252]),
        .Q(din[252]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[253] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[253]),
        .Q(din[253]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[254] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[254]),
        .Q(din[254]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[255] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[255]),
        .Q(din[255]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(din[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(din[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(din[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(din[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(din[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(din[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(din[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(din[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[32]),
        .Q(din[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[33]),
        .Q(din[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[34]),
        .Q(din[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[35]),
        .Q(din[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[36]),
        .Q(din[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[37]),
        .Q(din[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[38]),
        .Q(din[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[39]),
        .Q(din[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(din[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[40]),
        .Q(din[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[41]),
        .Q(din[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[42]),
        .Q(din[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[43]),
        .Q(din[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[44]),
        .Q(din[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[45]),
        .Q(din[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[46]),
        .Q(din[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[47]),
        .Q(din[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[48]),
        .Q(din[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[49]),
        .Q(din[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(din[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[50]),
        .Q(din[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[51]),
        .Q(din[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[52]),
        .Q(din[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[53]),
        .Q(din[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[54]),
        .Q(din[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[55]),
        .Q(din[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[56]),
        .Q(din[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[57]),
        .Q(din[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[58]),
        .Q(din[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[59]),
        .Q(din[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(din[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[60]),
        .Q(din[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[61]),
        .Q(din[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[62]),
        .Q(din[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[63]),
        .Q(din[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[64]),
        .Q(din[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[65]),
        .Q(din[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[66]),
        .Q(din[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[67]),
        .Q(din[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[68] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[68]),
        .Q(din[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[69] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[69]),
        .Q(din[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(din[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[70] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[70]),
        .Q(din[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[71] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[71]),
        .Q(din[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[72] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[72]),
        .Q(din[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[73] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[73]),
        .Q(din[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[74] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[74]),
        .Q(din[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[75] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[75]),
        .Q(din[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[76] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[76]),
        .Q(din[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[77] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[77]),
        .Q(din[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[78] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[78]),
        .Q(din[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[79] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[79]),
        .Q(din[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(din[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[80] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[80]),
        .Q(din[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[81] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[81]),
        .Q(din[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[82] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[82]),
        .Q(din[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[83] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[83]),
        .Q(din[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[84] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[84]),
        .Q(din[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[85] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[85]),
        .Q(din[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[86] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[86]),
        .Q(din[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[87] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[87]),
        .Q(din[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[88] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[88]),
        .Q(din[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[89] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[89]),
        .Q(din[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(din[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[90] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[90]),
        .Q(din[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[91] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[91]),
        .Q(din[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[92] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[92]),
        .Q(din[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[93] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[93]),
        .Q(din[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[94] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[94]),
        .Q(din[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[95] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[95]),
        .Q(din[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[96] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[96]),
        .Q(din[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[97] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[97]),
        .Q(din[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[98] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[98]),
        .Q(din[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[99] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[99]),
        .Q(din[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(din[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[100] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [100]),
        .Q(sig_data_skid_reg[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[101] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [101]),
        .Q(sig_data_skid_reg[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[102] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [102]),
        .Q(sig_data_skid_reg[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[103] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [103]),
        .Q(sig_data_skid_reg[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[104] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [104]),
        .Q(sig_data_skid_reg[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[105] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [105]),
        .Q(sig_data_skid_reg[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[106] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [106]),
        .Q(sig_data_skid_reg[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[107] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [107]),
        .Q(sig_data_skid_reg[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[108] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [108]),
        .Q(sig_data_skid_reg[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[109] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [109]),
        .Q(sig_data_skid_reg[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[110] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [110]),
        .Q(sig_data_skid_reg[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[111] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [111]),
        .Q(sig_data_skid_reg[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[112] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [112]),
        .Q(sig_data_skid_reg[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[113] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [113]),
        .Q(sig_data_skid_reg[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[114] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [114]),
        .Q(sig_data_skid_reg[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[115] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [115]),
        .Q(sig_data_skid_reg[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[116] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [116]),
        .Q(sig_data_skid_reg[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[117] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [117]),
        .Q(sig_data_skid_reg[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[118] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [118]),
        .Q(sig_data_skid_reg[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[119] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [119]),
        .Q(sig_data_skid_reg[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[120] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [120]),
        .Q(sig_data_skid_reg[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[121] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [121]),
        .Q(sig_data_skid_reg[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[122] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [122]),
        .Q(sig_data_skid_reg[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[123] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [123]),
        .Q(sig_data_skid_reg[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[124] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [124]),
        .Q(sig_data_skid_reg[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[125] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [125]),
        .Q(sig_data_skid_reg[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[126] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [126]),
        .Q(sig_data_skid_reg[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[127] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [127]),
        .Q(sig_data_skid_reg[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[128] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [128]),
        .Q(sig_data_skid_reg[128]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[129] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [129]),
        .Q(sig_data_skid_reg[129]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[130] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [130]),
        .Q(sig_data_skid_reg[130]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[131] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [131]),
        .Q(sig_data_skid_reg[131]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[132] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [132]),
        .Q(sig_data_skid_reg[132]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[133] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [133]),
        .Q(sig_data_skid_reg[133]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[134] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [134]),
        .Q(sig_data_skid_reg[134]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[135] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [135]),
        .Q(sig_data_skid_reg[135]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[136] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [136]),
        .Q(sig_data_skid_reg[136]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[137] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [137]),
        .Q(sig_data_skid_reg[137]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[138] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [138]),
        .Q(sig_data_skid_reg[138]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[139] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [139]),
        .Q(sig_data_skid_reg[139]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[140] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [140]),
        .Q(sig_data_skid_reg[140]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[141] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [141]),
        .Q(sig_data_skid_reg[141]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[142] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [142]),
        .Q(sig_data_skid_reg[142]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[143] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [143]),
        .Q(sig_data_skid_reg[143]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[144] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [144]),
        .Q(sig_data_skid_reg[144]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[145] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [145]),
        .Q(sig_data_skid_reg[145]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[146] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [146]),
        .Q(sig_data_skid_reg[146]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[147] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [147]),
        .Q(sig_data_skid_reg[147]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[148] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [148]),
        .Q(sig_data_skid_reg[148]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[149] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [149]),
        .Q(sig_data_skid_reg[149]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[150] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [150]),
        .Q(sig_data_skid_reg[150]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[151] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [151]),
        .Q(sig_data_skid_reg[151]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[152] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [152]),
        .Q(sig_data_skid_reg[152]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[153] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [153]),
        .Q(sig_data_skid_reg[153]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[154] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [154]),
        .Q(sig_data_skid_reg[154]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[155] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [155]),
        .Q(sig_data_skid_reg[155]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[156] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [156]),
        .Q(sig_data_skid_reg[156]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[157] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [157]),
        .Q(sig_data_skid_reg[157]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[158] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [158]),
        .Q(sig_data_skid_reg[158]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[159] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [159]),
        .Q(sig_data_skid_reg[159]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[160] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [160]),
        .Q(sig_data_skid_reg[160]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[161] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [161]),
        .Q(sig_data_skid_reg[161]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[162] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [162]),
        .Q(sig_data_skid_reg[162]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[163] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [163]),
        .Q(sig_data_skid_reg[163]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[164] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [164]),
        .Q(sig_data_skid_reg[164]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[165] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [165]),
        .Q(sig_data_skid_reg[165]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[166] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [166]),
        .Q(sig_data_skid_reg[166]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[167] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [167]),
        .Q(sig_data_skid_reg[167]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[168] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [168]),
        .Q(sig_data_skid_reg[168]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[169] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [169]),
        .Q(sig_data_skid_reg[169]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[170] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [170]),
        .Q(sig_data_skid_reg[170]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[171] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [171]),
        .Q(sig_data_skid_reg[171]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[172] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [172]),
        .Q(sig_data_skid_reg[172]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[173] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [173]),
        .Q(sig_data_skid_reg[173]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[174] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [174]),
        .Q(sig_data_skid_reg[174]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[175] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [175]),
        .Q(sig_data_skid_reg[175]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[176] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [176]),
        .Q(sig_data_skid_reg[176]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[177] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [177]),
        .Q(sig_data_skid_reg[177]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[178] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [178]),
        .Q(sig_data_skid_reg[178]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[179] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [179]),
        .Q(sig_data_skid_reg[179]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[180] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [180]),
        .Q(sig_data_skid_reg[180]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[181] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [181]),
        .Q(sig_data_skid_reg[181]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[182] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [182]),
        .Q(sig_data_skid_reg[182]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[183] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [183]),
        .Q(sig_data_skid_reg[183]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[184] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [184]),
        .Q(sig_data_skid_reg[184]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[185] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [185]),
        .Q(sig_data_skid_reg[185]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[186] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [186]),
        .Q(sig_data_skid_reg[186]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[187] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [187]),
        .Q(sig_data_skid_reg[187]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[188] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [188]),
        .Q(sig_data_skid_reg[188]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[189] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [189]),
        .Q(sig_data_skid_reg[189]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[190] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [190]),
        .Q(sig_data_skid_reg[190]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[191] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [191]),
        .Q(sig_data_skid_reg[191]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[192] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [192]),
        .Q(sig_data_skid_reg[192]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[193] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [193]),
        .Q(sig_data_skid_reg[193]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[194] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [194]),
        .Q(sig_data_skid_reg[194]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[195] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [195]),
        .Q(sig_data_skid_reg[195]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[196] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [196]),
        .Q(sig_data_skid_reg[196]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[197] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [197]),
        .Q(sig_data_skid_reg[197]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[198] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [198]),
        .Q(sig_data_skid_reg[198]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[199] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [199]),
        .Q(sig_data_skid_reg[199]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[200] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [200]),
        .Q(sig_data_skid_reg[200]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[201] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [201]),
        .Q(sig_data_skid_reg[201]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[202] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [202]),
        .Q(sig_data_skid_reg[202]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[203] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [203]),
        .Q(sig_data_skid_reg[203]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[204] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [204]),
        .Q(sig_data_skid_reg[204]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[205] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [205]),
        .Q(sig_data_skid_reg[205]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[206] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [206]),
        .Q(sig_data_skid_reg[206]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[207] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [207]),
        .Q(sig_data_skid_reg[207]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[208] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [208]),
        .Q(sig_data_skid_reg[208]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[209] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [209]),
        .Q(sig_data_skid_reg[209]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[210] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [210]),
        .Q(sig_data_skid_reg[210]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[211] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [211]),
        .Q(sig_data_skid_reg[211]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[212] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [212]),
        .Q(sig_data_skid_reg[212]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[213] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [213]),
        .Q(sig_data_skid_reg[213]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[214] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [214]),
        .Q(sig_data_skid_reg[214]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[215] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [215]),
        .Q(sig_data_skid_reg[215]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[216] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [216]),
        .Q(sig_data_skid_reg[216]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[217] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [217]),
        .Q(sig_data_skid_reg[217]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[218] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [218]),
        .Q(sig_data_skid_reg[218]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[219] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [219]),
        .Q(sig_data_skid_reg[219]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[220] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [220]),
        .Q(sig_data_skid_reg[220]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[221] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [221]),
        .Q(sig_data_skid_reg[221]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[222] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [222]),
        .Q(sig_data_skid_reg[222]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[223] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [223]),
        .Q(sig_data_skid_reg[223]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[224] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [224]),
        .Q(sig_data_skid_reg[224]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[225] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [225]),
        .Q(sig_data_skid_reg[225]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[226] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [226]),
        .Q(sig_data_skid_reg[226]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[227] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [227]),
        .Q(sig_data_skid_reg[227]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[228] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [228]),
        .Q(sig_data_skid_reg[228]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[229] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [229]),
        .Q(sig_data_skid_reg[229]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[230] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [230]),
        .Q(sig_data_skid_reg[230]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[231] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [231]),
        .Q(sig_data_skid_reg[231]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[232] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [232]),
        .Q(sig_data_skid_reg[232]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[233] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [233]),
        .Q(sig_data_skid_reg[233]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[234] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [234]),
        .Q(sig_data_skid_reg[234]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[235] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [235]),
        .Q(sig_data_skid_reg[235]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[236] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [236]),
        .Q(sig_data_skid_reg[236]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[237] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [237]),
        .Q(sig_data_skid_reg[237]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[238] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [238]),
        .Q(sig_data_skid_reg[238]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[239] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [239]),
        .Q(sig_data_skid_reg[239]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[240] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [240]),
        .Q(sig_data_skid_reg[240]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[241] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [241]),
        .Q(sig_data_skid_reg[241]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[242] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [242]),
        .Q(sig_data_skid_reg[242]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[243] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [243]),
        .Q(sig_data_skid_reg[243]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[244] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [244]),
        .Q(sig_data_skid_reg[244]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[245] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [245]),
        .Q(sig_data_skid_reg[245]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[246] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [246]),
        .Q(sig_data_skid_reg[246]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[247] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [247]),
        .Q(sig_data_skid_reg[247]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[248] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [248]),
        .Q(sig_data_skid_reg[248]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[249] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [249]),
        .Q(sig_data_skid_reg[249]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[250] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [250]),
        .Q(sig_data_skid_reg[250]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[251] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [251]),
        .Q(sig_data_skid_reg[251]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[252] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [252]),
        .Q(sig_data_skid_reg[252]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[253] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [253]),
        .Q(sig_data_skid_reg[253]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[254] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [254]),
        .Q(sig_data_skid_reg[254]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[255] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [255]),
        .Q(sig_data_skid_reg[255]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [32]),
        .Q(sig_data_skid_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [33]),
        .Q(sig_data_skid_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [34]),
        .Q(sig_data_skid_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [35]),
        .Q(sig_data_skid_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [36]),
        .Q(sig_data_skid_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [37]),
        .Q(sig_data_skid_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [38]),
        .Q(sig_data_skid_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [39]),
        .Q(sig_data_skid_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [40]),
        .Q(sig_data_skid_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [41]),
        .Q(sig_data_skid_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [42]),
        .Q(sig_data_skid_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [43]),
        .Q(sig_data_skid_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [44]),
        .Q(sig_data_skid_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [45]),
        .Q(sig_data_skid_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [46]),
        .Q(sig_data_skid_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [47]),
        .Q(sig_data_skid_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [48]),
        .Q(sig_data_skid_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [49]),
        .Q(sig_data_skid_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [50]),
        .Q(sig_data_skid_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [51]),
        .Q(sig_data_skid_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [52]),
        .Q(sig_data_skid_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [53]),
        .Q(sig_data_skid_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [54]),
        .Q(sig_data_skid_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [55]),
        .Q(sig_data_skid_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [56]),
        .Q(sig_data_skid_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [57]),
        .Q(sig_data_skid_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [58]),
        .Q(sig_data_skid_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [59]),
        .Q(sig_data_skid_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [60]),
        .Q(sig_data_skid_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [61]),
        .Q(sig_data_skid_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [62]),
        .Q(sig_data_skid_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [63]),
        .Q(sig_data_skid_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [64]),
        .Q(sig_data_skid_reg[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [65]),
        .Q(sig_data_skid_reg[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [66]),
        .Q(sig_data_skid_reg[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [67]),
        .Q(sig_data_skid_reg[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[68] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [68]),
        .Q(sig_data_skid_reg[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[69] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [69]),
        .Q(sig_data_skid_reg[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[70] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [70]),
        .Q(sig_data_skid_reg[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[71] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [71]),
        .Q(sig_data_skid_reg[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[72] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [72]),
        .Q(sig_data_skid_reg[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[73] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [73]),
        .Q(sig_data_skid_reg[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[74] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [74]),
        .Q(sig_data_skid_reg[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[75] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [75]),
        .Q(sig_data_skid_reg[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[76] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [76]),
        .Q(sig_data_skid_reg[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[77] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [77]),
        .Q(sig_data_skid_reg[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[78] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [78]),
        .Q(sig_data_skid_reg[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[79] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [79]),
        .Q(sig_data_skid_reg[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[80] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [80]),
        .Q(sig_data_skid_reg[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[81] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [81]),
        .Q(sig_data_skid_reg[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[82] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [82]),
        .Q(sig_data_skid_reg[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[83] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [83]),
        .Q(sig_data_skid_reg[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[84] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [84]),
        .Q(sig_data_skid_reg[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[85] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [85]),
        .Q(sig_data_skid_reg[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[86] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [86]),
        .Q(sig_data_skid_reg[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[87] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [87]),
        .Q(sig_data_skid_reg[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[88] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [88]),
        .Q(sig_data_skid_reg[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[89] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [89]),
        .Q(sig_data_skid_reg[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[90] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [90]),
        .Q(sig_data_skid_reg[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[91] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [91]),
        .Q(sig_data_skid_reg[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[92] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [92]),
        .Q(sig_data_skid_reg[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[93] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [93]),
        .Q(sig_data_skid_reg[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[94] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [94]),
        .Q(sig_data_skid_reg[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[95] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [95]),
        .Q(sig_data_skid_reg[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[96] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [96]),
        .Q(sig_data_skid_reg[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[97] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [97]),
        .Q(sig_data_skid_reg[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[98] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [98]),
        .Q(sig_data_skid_reg[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[99] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [99]),
        .Q(sig_data_skid_reg[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[255]_0 [9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    sig_eop_sent_reg_i_2
       (.I0(sig_s_ready_dup_i_3_n_0),
        .I1(sig_m_valid_out),
        .I2(sig_strm_tlast),
        .O(sig_m_valid_out_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__1
       (.I0(m_last),
        .I1(sig_s_ready_dup4),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(sig_strm_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_last),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h44404040)) 
    sig_m_valid_dup_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(m_valid),
        .I3(sig_m_valid_out_reg_3),
        .I4(sig_m_valid_dup),
        .O(sig_m_valid_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAFE)) 
    \sig_mssa_index_reg_out[0]_i_1 
       (.I0(\sig_mssa_index_reg_out[0]_i_2_n_0 ),
        .I1(\sig_mssa_index_reg_out[0]_i_3_n_0 ),
        .I2(\sig_mssa_index_reg_out[0]_i_4_n_0 ),
        .I3(\sig_mssa_index_reg_out[0]_i_5_n_0 ),
        .I4(\sig_mssa_index_reg_out[0]_i_6_n_0 ),
        .I5(\sig_mssa_index_reg_out[0]_i_7_n_0 ),
        .O(sig_mssa_index_out[0]));
  LUT6 #(
    .INIT(64'h00000000B8FCBBFF)) 
    \sig_mssa_index_reg_out[0]_i_10 
       (.I0(m_strb[16]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[16]),
        .I3(m_strb[15]),
        .I4(sig_strb_skid_reg[15]),
        .I5(\sig_mssa_index_reg_out[0]_i_23_n_0 ),
        .O(\sig_mssa_index_reg_out[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_mssa_index_reg_out[0]_i_11 
       (.I0(\sig_mssa_index_reg_out[4]_i_20_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_14_n_0 ),
        .I2(\sig_mssa_index_reg_out[0]_i_15_n_0 ),
        .I3(sig_strb_skid_mux_out[31]),
        .I4(\sig_mssa_index_reg_out[0]_i_16_n_0 ),
        .O(\sig_mssa_index_reg_out[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h47034400FFFFFFFF)) 
    \sig_mssa_index_reg_out[0]_i_12 
       (.I0(m_strb[22]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[22]),
        .I3(m_strb[21]),
        .I4(sig_strb_skid_reg[21]),
        .I5(\sig_mssa_index_reg_out[0]_i_24_n_0 ),
        .O(\sig_mssa_index_reg_out[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[0]_i_13 
       (.I0(sig_strb_skid_reg[19]),
        .I1(m_strb[19]),
        .I2(sig_strb_skid_reg[20]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[20]),
        .O(\sig_mssa_index_reg_out[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[0]_i_14 
       (.I0(sig_strb_skid_reg[17]),
        .I1(m_strb[17]),
        .I2(sig_strb_skid_reg[18]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[18]),
        .O(\sig_mssa_index_reg_out[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[0]_i_15 
       (.I0(sig_strb_skid_reg[29]),
        .I1(m_strb[29]),
        .I2(sig_strb_skid_reg[30]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[30]),
        .O(\sig_mssa_index_reg_out[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[0]_i_16 
       (.I0(sig_strb_skid_reg[25]),
        .I1(m_strb[25]),
        .I2(sig_strb_skid_reg[26]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[26]),
        .O(\sig_mssa_index_reg_out[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[0]_i_17 
       (.I0(sig_strb_skid_reg[11]),
        .I1(m_strb[11]),
        .I2(sig_strb_skid_reg[12]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[12]),
        .O(\sig_mssa_index_reg_out[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \sig_mssa_index_reg_out[0]_i_18 
       (.I0(m_strb[10]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[10]),
        .I3(m_strb[9]),
        .I4(sig_strb_skid_reg[9]),
        .I5(\sig_mssa_index_reg_out[0]_i_25_n_0 ),
        .O(\sig_mssa_index_reg_out[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_mssa_index_reg_out[0]_i_19 
       (.I0(\sig_mssa_index_reg_out[0]_i_26_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_22_n_0 ),
        .I2(\sig_mssa_index_reg_out[0]_i_27_n_0 ),
        .I3(\sig_mssa_index_reg_out[2]_i_16_n_0 ),
        .O(\sig_mssa_index_reg_out[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \sig_mssa_index_reg_out[0]_i_2 
       (.I0(\sig_mssa_index_reg_out[0]_i_8_n_0 ),
        .I1(\sig_mssa_index_reg_out[0]_i_9_n_0 ),
        .I2(\sig_mssa_index_reg_out[0]_i_10_n_0 ),
        .I3(\sig_mssa_index_reg_out[0]_i_11_n_0 ),
        .I4(\sig_mssa_index_reg_out[0]_i_12_n_0 ),
        .O(\sig_mssa_index_reg_out[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[0]_i_20 
       (.I0(sig_strb_skid_reg[24]),
        .I1(m_strb[24]),
        .I2(sig_strb_skid_reg[25]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[25]),
        .O(\sig_mssa_index_reg_out[0]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_mssa_index_reg_out[0]_i_21 
       (.I0(\sig_mssa_index_reg_out[0]_i_28_n_0 ),
        .I1(\sig_mssa_index_reg_out[0]_i_29_n_0 ),
        .I2(\sig_mssa_index_reg_out[0]_i_30_n_0 ),
        .I3(\sig_mssa_index_reg_out[0]_i_31_n_0 ),
        .I4(\sig_mssa_index_reg_out[1]_i_5_n_0 ),
        .O(\sig_mssa_index_reg_out[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[0]_i_22 
       (.I0(sig_strb_skid_reg[1]),
        .I1(m_strb[1]),
        .I2(sig_strb_skid_reg[2]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[2]),
        .O(\sig_mssa_index_reg_out[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \sig_mssa_index_reg_out[0]_i_23 
       (.I0(m_strb[12]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[12]),
        .I3(m_strb[11]),
        .I4(sig_strb_skid_reg[11]),
        .I5(\sig_mssa_index_reg_out[4]_i_21_n_0 ),
        .O(\sig_mssa_index_reg_out[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8FCBBFF)) 
    \sig_mssa_index_reg_out[0]_i_24 
       (.I0(m_strb[18]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[18]),
        .I3(m_strb[17]),
        .I4(sig_strb_skid_reg[17]),
        .I5(\sig_mssa_index_reg_out[0]_i_13_n_0 ),
        .O(\sig_mssa_index_reg_out[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \sig_mssa_index_reg_out[0]_i_25 
       (.I0(m_strb[6]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[6]),
        .I3(m_strb[5]),
        .I4(sig_strb_skid_reg[5]),
        .I5(\sig_mssa_index_reg_out[1]_i_14_n_0 ),
        .O(\sig_mssa_index_reg_out[0]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[0]_i_26 
       (.I0(sig_strb_skid_reg[6]),
        .I1(m_strb[6]),
        .I2(sig_strb_skid_reg[7]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[7]),
        .O(\sig_mssa_index_reg_out[0]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[0]_i_27 
       (.I0(sig_strb_skid_reg[4]),
        .I1(m_strb[4]),
        .I2(sig_strb_skid_reg[5]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[5]),
        .O(\sig_mssa_index_reg_out[0]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    \sig_mssa_index_reg_out[0]_i_28 
       (.I0(\sig_mssa_index_reg_out[0]_i_32_n_0 ),
        .I1(\sig_mssa_index_reg_out[2]_i_7_n_0 ),
        .I2(\sig_mssa_index_reg_out[0]_i_33_n_0 ),
        .I3(sig_strb_skid_mux_out[30]),
        .I4(sig_strb_skid_mux_out[31]),
        .O(\sig_mssa_index_reg_out[0]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[0]_i_29 
       (.I0(sig_strb_skid_reg[16]),
        .I1(m_strb[16]),
        .I2(sig_strb_skid_reg[17]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[17]),
        .O(\sig_mssa_index_reg_out[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h555D5DD5)) 
    \sig_mssa_index_reg_out[0]_i_3 
       (.I0(\sig_mssa_index_reg_out[0]_i_10_n_0 ),
        .I1(\sig_mssa_index_reg_out[0]_i_11_n_0 ),
        .I2(\sig_mssa_index_reg_out[0]_i_13_n_0 ),
        .I3(\sig_mssa_index_reg_out[0]_i_14_n_0 ),
        .I4(\sig_mssa_index_reg_out[4]_i_18_n_0 ),
        .O(\sig_mssa_index_reg_out[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[0]_i_30 
       (.I0(sig_strb_skid_reg[14]),
        .I1(m_strb[14]),
        .I2(sig_strb_skid_reg[15]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[15]),
        .O(\sig_mssa_index_reg_out[0]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[0]_i_31 
       (.I0(sig_strb_skid_reg[8]),
        .I1(m_strb[8]),
        .I2(sig_strb_skid_reg[9]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[9]),
        .O(\sig_mssa_index_reg_out[0]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[0]_i_32 
       (.I0(sig_strb_skid_reg[2]),
        .I1(m_strb[2]),
        .I2(sig_strb_skid_reg[3]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[3]),
        .O(\sig_mssa_index_reg_out[0]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[0]_i_33 
       (.I0(sig_strb_skid_reg[0]),
        .I1(m_strb[0]),
        .I2(sig_strb_skid_reg[1]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[1]),
        .O(\sig_mssa_index_reg_out[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000116)) 
    \sig_mssa_index_reg_out[0]_i_4 
       (.I0(\sig_mssa_index_reg_out[0]_i_15_n_0 ),
        .I1(sig_strb_skid_mux_out[31]),
        .I2(\sig_mssa_index_reg_out[0]_i_16_n_0 ),
        .I3(\sig_mssa_index_reg_out[4]_i_14_n_0 ),
        .I4(\sig_mssa_index_reg_out[0]_i_12_n_0 ),
        .I5(\sig_mssa_index_reg_out[4]_i_20_n_0 ),
        .O(\sig_mssa_index_reg_out[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFBB0)) 
    \sig_mssa_index_reg_out[0]_i_5 
       (.I0(\sig_mssa_index_reg_out[0]_i_12_n_0 ),
        .I1(\sig_mssa_index_reg_out[0]_i_11_n_0 ),
        .I2(\sig_mssa_index_reg_out[0]_i_17_n_0 ),
        .I3(\sig_mssa_index_reg_out[4]_i_21_n_0 ),
        .I4(\sig_mssa_index_reg_out[3]_i_7_n_0 ),
        .I5(\sig_mssa_index_reg_out[0]_i_18_n_0 ),
        .O(\sig_mssa_index_reg_out[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_mssa_index_reg_out[0]_i_6 
       (.I0(\sig_mssa_index_reg_out[0]_i_19_n_0 ),
        .I1(\sig_mssa_index_reg_out[0]_i_20_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_16_n_0 ),
        .I3(\sig_mssa_index_reg_out[1]_i_12_n_0 ),
        .I4(\sig_mssa_index_reg_out[4]_i_19_n_0 ),
        .I5(\sig_mssa_index_reg_out[0]_i_21_n_0 ),
        .O(\sig_mssa_index_reg_out[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFCFCE8FCFCFC)) 
    \sig_mssa_index_reg_out[0]_i_7 
       (.I0(\sig_mssa_index_reg_out[0]_i_18_n_0 ),
        .I1(\sig_mssa_index_reg_out[1]_i_15_n_0 ),
        .I2(\sig_mssa_index_reg_out[0]_i_22_n_0 ),
        .I3(\sig_mssa_index_reg_out[0]_i_10_n_0 ),
        .I4(\sig_mssa_index_reg_out[0]_i_11_n_0 ),
        .I5(\sig_mssa_index_reg_out[0]_i_12_n_0 ),
        .O(\sig_mssa_index_reg_out[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \sig_mssa_index_reg_out[0]_i_8 
       (.I0(m_strb[2]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[2]),
        .I3(m_strb[1]),
        .I4(sig_strb_skid_reg[1]),
        .I5(\sig_mssa_index_reg_out[1]_i_15_n_0 ),
        .O(\sig_mssa_index_reg_out[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE9)) 
    \sig_mssa_index_reg_out[0]_i_9 
       (.I0(\sig_mssa_index_reg_out[2]_i_15_n_0 ),
        .I1(\sig_mssa_index_reg_out[1]_i_14_n_0 ),
        .I2(\sig_mssa_index_reg_out[3]_i_12_n_0 ),
        .O(\sig_mssa_index_reg_out[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h2223232200000003)) 
    \sig_mssa_index_reg_out[1]_i_1 
       (.I0(\sig_mssa_index_reg_out[1]_i_2_n_0 ),
        .I1(\sig_mssa_index_reg_out[1]_i_3_n_0 ),
        .I2(\sig_mssa_index_reg_out[1]_i_4_n_0 ),
        .I3(\sig_mssa_index_reg_out[1]_i_5_n_0 ),
        .I4(\sig_mssa_index_reg_out[1]_i_6_n_0 ),
        .I5(\sig_mssa_index_reg_out[1]_i_7_n_0 ),
        .O(sig_mssa_index_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_mssa_index_reg_out[1]_i_10 
       (.I0(\sig_mssa_index_reg_out[4]_i_20_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_14_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_16_n_0 ),
        .I3(\sig_mssa_index_reg_out[4]_i_26_n_0 ),
        .O(\sig_mssa_index_reg_out[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8A80AAA08A8AAAAA)) 
    \sig_mssa_index_reg_out[1]_i_11 
       (.I0(\sig_mssa_index_reg_out[4]_i_23_n_0 ),
        .I1(m_strb[12]),
        .I2(sig_s_ready_dup3),
        .I3(sig_strb_skid_reg[12]),
        .I4(m_strb[11]),
        .I5(sig_strb_skid_reg[11]),
        .O(\sig_mssa_index_reg_out[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[1]_i_12 
       (.I0(sig_strb_skid_reg[20]),
        .I1(m_strb[20]),
        .I2(sig_strb_skid_reg[21]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[21]),
        .O(\sig_mssa_index_reg_out[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_mssa_index_reg_out[1]_i_13 
       (.I0(\sig_mssa_index_reg_out[4]_i_27_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_8_n_0 ),
        .I2(\sig_mssa_index_reg_out[0]_i_15_n_0 ),
        .I3(\sig_mssa_index_reg_out[2]_i_7_n_0 ),
        .I4(\sig_mssa_index_reg_out[4]_i_22_n_0 ),
        .I5(\sig_mssa_index_reg_out[4]_i_21_n_0 ),
        .O(\sig_mssa_index_reg_out[1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[1]_i_14 
       (.I0(sig_strb_skid_reg[7]),
        .I1(m_strb[7]),
        .I2(sig_strb_skid_reg[8]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[8]),
        .O(\sig_mssa_index_reg_out[1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[1]_i_15 
       (.I0(sig_strb_skid_reg[3]),
        .I1(m_strb[3]),
        .I2(sig_strb_skid_reg[4]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[4]),
        .O(\sig_mssa_index_reg_out[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0001033000000003)) 
    \sig_mssa_index_reg_out[1]_i_2 
       (.I0(\sig_mssa_index_reg_out[1]_i_8_n_0 ),
        .I1(\sig_mssa_index_reg_out[1]_i_9_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_19_n_0 ),
        .I3(\sig_mssa_index_reg_out[2]_i_13_n_0 ),
        .I4(\sig_mssa_index_reg_out[1]_i_10_n_0 ),
        .I5(\sig_mssa_index_reg_out[1]_i_11_n_0 ),
        .O(\sig_mssa_index_reg_out[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_mssa_index_reg_out[1]_i_3 
       (.I0(\sig_mssa_index_reg_out[3]_i_10_n_0 ),
        .I1(\sig_mssa_index_reg_out[2]_i_11_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_17_n_0 ),
        .I3(\sig_mssa_index_reg_out[1]_i_12_n_0 ),
        .I4(\sig_mssa_index_reg_out[4]_i_18_n_0 ),
        .I5(\sig_mssa_index_reg_out[1]_i_13_n_0 ),
        .O(\sig_mssa_index_reg_out[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \sig_mssa_index_reg_out[1]_i_4 
       (.I0(\sig_mssa_index_reg_out[1]_i_10_n_0 ),
        .I1(\sig_mssa_index_reg_out[2]_i_13_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_19_n_0 ),
        .I3(\sig_mssa_index_reg_out[1]_i_11_n_0 ),
        .O(\sig_mssa_index_reg_out[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[1]_i_5 
       (.I0(sig_strb_skid_reg[10]),
        .I1(m_strb[10]),
        .I2(sig_strb_skid_reg[11]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[11]),
        .O(\sig_mssa_index_reg_out[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \sig_mssa_index_reg_out[1]_i_6 
       (.I0(m_strb[7]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[7]),
        .I3(m_strb[6]),
        .I4(sig_strb_skid_reg[6]),
        .I5(\sig_mssa_index_reg_out[1]_i_14_n_0 ),
        .O(\sig_mssa_index_reg_out[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8FCBBFF)) 
    \sig_mssa_index_reg_out[1]_i_7 
       (.I0(m_strb[3]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[3]),
        .I3(m_strb[2]),
        .I4(sig_strb_skid_reg[2]),
        .I5(\sig_mssa_index_reg_out[1]_i_15_n_0 ),
        .O(\sig_mssa_index_reg_out[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hFEA8)) 
    \sig_mssa_index_reg_out[1]_i_8 
       (.I0(\sig_mssa_index_reg_out[4]_i_26_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_16_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_14_n_0 ),
        .I3(\sig_mssa_index_reg_out[4]_i_20_n_0 ),
        .O(\sig_mssa_index_reg_out[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \sig_mssa_index_reg_out[1]_i_9 
       (.I0(\sig_mssa_index_reg_out[1]_i_6_n_0 ),
        .I1(\sig_mssa_index_reg_out[1]_i_5_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_23_n_0 ),
        .I3(\sig_mssa_index_reg_out[0]_i_17_n_0 ),
        .O(\sig_mssa_index_reg_out[1]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \sig_mssa_index_reg_out[2]_i_1 
       (.I0(\sig_mssa_index_reg_out[2]_i_2_n_0 ),
        .I1(\sig_mssa_index_reg_out[2]_i_3_n_0 ),
        .I2(\sig_mssa_index_reg_out[2]_i_4_n_0 ),
        .I3(\sig_mssa_index_reg_out[2]_i_5_n_0 ),
        .O(sig_mssa_index_out[2]));
  LUT4 #(
    .INIT(16'h1DFF)) 
    \sig_mssa_index_reg_out[2]_i_10 
       (.I0(sig_strb_skid_reg[31]),
        .I1(sig_s_ready_dup3),
        .I2(m_strb[31]),
        .I3(\sig_mssa_index_reg_out[0]_i_15_n_0 ),
        .O(\sig_mssa_index_reg_out[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \sig_mssa_index_reg_out[2]_i_11 
       (.I0(m_strb[5]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[5]),
        .I3(m_strb[4]),
        .I4(sig_strb_skid_reg[4]),
        .I5(\sig_mssa_index_reg_out[2]_i_15_n_0 ),
        .O(\sig_mssa_index_reg_out[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \sig_mssa_index_reg_out[2]_i_12 
       (.I0(\sig_mssa_index_reg_out[2]_i_6_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_15_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_20_n_0 ),
        .O(\sig_mssa_index_reg_out[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \sig_mssa_index_reg_out[2]_i_13 
       (.I0(m_strb[20]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[20]),
        .I3(m_strb[19]),
        .I4(sig_strb_skid_reg[19]),
        .I5(\sig_mssa_index_reg_out[2]_i_16_n_0 ),
        .O(\sig_mssa_index_reg_out[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFCF1FFFF)) 
    \sig_mssa_index_reg_out[2]_i_14 
       (.I0(\sig_mssa_index_reg_out[2]_i_11_n_0 ),
        .I1(\sig_mssa_index_reg_out[1]_i_6_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_21_n_0 ),
        .I3(\sig_mssa_index_reg_out[4]_i_22_n_0 ),
        .I4(\sig_mssa_index_reg_out[4]_i_23_n_0 ),
        .O(\sig_mssa_index_reg_out[2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[2]_i_15 
       (.I0(sig_strb_skid_reg[5]),
        .I1(m_strb[5]),
        .I2(sig_strb_skid_reg[6]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[6]),
        .O(\sig_mssa_index_reg_out[2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[2]_i_16 
       (.I0(sig_strb_skid_reg[18]),
        .I1(m_strb[18]),
        .I2(sig_strb_skid_reg[19]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[19]),
        .O(\sig_mssa_index_reg_out[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0002022B0002002B)) 
    \sig_mssa_index_reg_out[2]_i_2 
       (.I0(\sig_mssa_index_reg_out[2]_i_6_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_20_n_0 ),
        .I2(\sig_mssa_index_reg_out[2]_i_7_n_0 ),
        .I3(\sig_mssa_index_reg_out[2]_i_8_n_0 ),
        .I4(\sig_mssa_index_reg_out[2]_i_9_n_0 ),
        .I5(\sig_mssa_index_reg_out[2]_i_10_n_0 ),
        .O(\sig_mssa_index_reg_out[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00EF00FF00FF00)) 
    \sig_mssa_index_reg_out[2]_i_3 
       (.I0(\sig_mssa_index_reg_out[4]_i_21_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_22_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_23_n_0 ),
        .I3(\sig_mssa_index_reg_out[2]_i_11_n_0 ),
        .I4(\sig_mssa_index_reg_out[1]_i_6_n_0 ),
        .I5(\sig_mssa_index_reg_out[2]_i_12_n_0 ),
        .O(\sig_mssa_index_reg_out[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \sig_mssa_index_reg_out[2]_i_4 
       (.I0(\sig_mssa_index_reg_out[4]_i_24_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_8_n_0 ),
        .I2(\sig_mssa_index_reg_out[2]_i_13_n_0 ),
        .I3(\sig_mssa_index_reg_out[1]_i_7_n_0 ),
        .I4(\sig_mssa_index_reg_out[4]_i_14_n_0 ),
        .I5(\sig_mssa_index_reg_out[4]_i_10_n_0 ),
        .O(\sig_mssa_index_reg_out[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFE00EEEE)) 
    \sig_mssa_index_reg_out[2]_i_5 
       (.I0(\sig_mssa_index_reg_out[4]_i_22_n_0 ),
        .I1(\sig_mssa_index_reg_out[1]_i_6_n_0 ),
        .I2(\sig_mssa_index_reg_out[3]_i_2_n_0 ),
        .I3(\sig_mssa_index_reg_out[2]_i_14_n_0 ),
        .I4(\sig_mssa_index_reg_out[2]_i_12_n_0 ),
        .O(\sig_mssa_index_reg_out[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_mssa_index_reg_out[2]_i_6 
       (.I0(\sig_mssa_index_reg_out[4]_i_19_n_0 ),
        .I1(\sig_mssa_index_reg_out[1]_i_12_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_18_n_0 ),
        .O(\sig_mssa_index_reg_out[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[2]_i_7 
       (.I0(sig_strb_skid_reg[28]),
        .I1(m_strb[28]),
        .I2(sig_strb_skid_reg[29]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[29]),
        .O(\sig_mssa_index_reg_out[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \sig_mssa_index_reg_out[2]_i_8 
       (.I0(m_strb[30]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[30]),
        .I3(m_strb[31]),
        .I4(sig_strb_skid_reg[31]),
        .I5(\sig_mssa_index_reg_out[0]_i_15_n_0 ),
        .O(\sig_mssa_index_reg_out[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    \sig_mssa_index_reg_out[2]_i_9 
       (.I0(\sig_mssa_index_reg_out[4]_i_23_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_21_n_0 ),
        .I2(\sig_mssa_index_reg_out[1]_i_12_n_0 ),
        .I3(\sig_mssa_index_reg_out[4]_i_19_n_0 ),
        .O(\sig_mssa_index_reg_out[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00050F0D0000000C)) 
    \sig_mssa_index_reg_out[3]_i_1 
       (.I0(\sig_mssa_index_reg_out[3]_i_2_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_3_n_0 ),
        .I2(\sig_mssa_index_reg_out[3]_i_3_n_0 ),
        .I3(\sig_mssa_index_reg_out[3]_i_4_n_0 ),
        .I4(\sig_mssa_index_reg_out[3]_i_5_n_0 ),
        .I5(\sig_mssa_index_reg_out[3]_i_6_n_0 ),
        .O(sig_mssa_index_out[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \sig_mssa_index_reg_out[3]_i_10 
       (.I0(m_strb[9]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[9]),
        .I3(m_strb[8]),
        .I4(sig_strb_skid_reg[8]),
        .I5(\sig_mssa_index_reg_out[3]_i_12_n_0 ),
        .O(\sig_mssa_index_reg_out[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_mssa_index_reg_out[3]_i_11 
       (.I0(\sig_mssa_index_reg_out[3]_i_10_n_0 ),
        .I1(\sig_mssa_index_reg_out[0]_i_17_n_0 ),
        .I2(\sig_mssa_index_reg_out[1]_i_5_n_0 ),
        .O(\sig_mssa_index_reg_out[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[3]_i_12 
       (.I0(sig_strb_skid_reg[9]),
        .I1(m_strb[9]),
        .I2(sig_strb_skid_reg[10]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[10]),
        .O(\sig_mssa_index_reg_out[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_mssa_index_reg_out[3]_i_2 
       (.I0(\sig_mssa_index_reg_out[3]_i_7_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_21_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_23_n_0 ),
        .O(\sig_mssa_index_reg_out[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFEFEE)) 
    \sig_mssa_index_reg_out[3]_i_3 
       (.I0(\sig_mssa_index_reg_out[3]_i_8_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_11_n_0 ),
        .I2(\sig_mssa_index_reg_out[3]_i_9_n_0 ),
        .I3(\sig_mssa_index_reg_out[3]_i_10_n_0 ),
        .I4(\sig_mssa_index_reg_out[4]_i_22_n_0 ),
        .I5(\sig_mssa_index_reg_out[4]_i_25_n_0 ),
        .O(\sig_mssa_index_reg_out[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBABFAAAFBABAAAAA)) 
    \sig_mssa_index_reg_out[3]_i_4 
       (.I0(\sig_mssa_index_reg_out[3]_i_11_n_0 ),
        .I1(m_strb[13]),
        .I2(sig_s_ready_dup3),
        .I3(sig_strb_skid_reg[13]),
        .I4(m_strb[12]),
        .I5(sig_strb_skid_reg[12]),
        .O(\sig_mssa_index_reg_out[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h47034400FFFFFFFF)) 
    \sig_mssa_index_reg_out[3]_i_5 
       (.I0(m_strb[14]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[14]),
        .I3(m_strb[13]),
        .I4(sig_strb_skid_reg[13]),
        .I5(\sig_mssa_index_reg_out[4]_i_23_n_0 ),
        .O(\sig_mssa_index_reg_out[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_mssa_index_reg_out[3]_i_6 
       (.I0(\sig_mssa_index_reg_out[4]_i_10_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_15_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_14_n_0 ),
        .O(\sig_mssa_index_reg_out[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[3]_i_7 
       (.I0(sig_strb_skid_reg[15]),
        .I1(m_strb[15]),
        .I2(sig_strb_skid_reg[16]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[16]),
        .O(\sig_mssa_index_reg_out[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_mssa_index_reg_out[3]_i_8 
       (.I0(\sig_mssa_index_reg_out[4]_i_4_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_27_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_8_n_0 ),
        .O(\sig_mssa_index_reg_out[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8FCBBFF)) 
    \sig_mssa_index_reg_out[3]_i_9 
       (.I0(m_strb[11]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[11]),
        .I3(m_strb[10]),
        .I4(sig_strb_skid_reg[10]),
        .I5(\sig_mssa_index_reg_out[0]_i_17_n_0 ),
        .O(\sig_mssa_index_reg_out[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAFE)) 
    \sig_mssa_index_reg_out[4]_i_1 
       (.I0(\sig_mssa_index_reg_out[4]_i_2_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_3_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_4_n_0 ),
        .I3(\sig_mssa_index_reg_out[4]_i_5_n_0 ),
        .I4(\sig_mssa_index_reg_out[4]_i_6_n_0 ),
        .I5(\sig_mssa_index_reg_out[4]_i_7_n_0 ),
        .O(sig_mssa_index_out[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \sig_mssa_index_reg_out[4]_i_10 
       (.I0(m_strb[27]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[27]),
        .I3(m_strb[26]),
        .I4(sig_strb_skid_reg[26]),
        .I5(\sig_mssa_index_reg_out[4]_i_17_n_0 ),
        .O(\sig_mssa_index_reg_out[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \sig_mssa_index_reg_out[4]_i_11 
       (.I0(m_strb[21]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[21]),
        .I3(m_strb[20]),
        .I4(sig_strb_skid_reg[20]),
        .I5(\sig_mssa_index_reg_out[2]_i_13_n_0 ),
        .O(\sig_mssa_index_reg_out[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h202A000A20200000)) 
    \sig_mssa_index_reg_out[4]_i_12 
       (.I0(\sig_mssa_index_reg_out[1]_i_12_n_0 ),
        .I1(m_strb[19]),
        .I2(sig_s_ready_dup3),
        .I3(sig_strb_skid_reg[19]),
        .I4(m_strb[18]),
        .I5(sig_strb_skid_reg[18]),
        .O(\sig_mssa_index_reg_out[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h00170512)) 
    \sig_mssa_index_reg_out[4]_i_13 
       (.I0(\sig_mssa_index_reg_out[4]_i_14_n_0 ),
        .I1(sig_strb_skid_mux_out[29]),
        .I2(\sig_mssa_index_reg_out[2]_i_7_n_0 ),
        .I3(\sig_mssa_index_reg_out[4]_i_26_n_0 ),
        .I4(\sig_mssa_index_reg_out[0]_i_15_n_0 ),
        .O(\sig_mssa_index_reg_out[4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[4]_i_14 
       (.I0(sig_strb_skid_reg[27]),
        .I1(m_strb[27]),
        .I2(sig_strb_skid_reg[28]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[28]),
        .O(\sig_mssa_index_reg_out[4]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_mssa_index_reg_out[4]_i_15 
       (.I0(\sig_mssa_index_reg_out[0]_i_15_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_26_n_0 ),
        .I2(\sig_mssa_index_reg_out[2]_i_7_n_0 ),
        .O(\sig_mssa_index_reg_out[4]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[4]_i_16 
       (.I0(sig_strb_skid_reg[26]),
        .I1(m_strb[26]),
        .I2(sig_strb_skid_reg[27]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[27]),
        .O(\sig_mssa_index_reg_out[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \sig_mssa_index_reg_out[4]_i_17 
       (.I0(m_strb[26]),
        .I1(sig_strb_skid_reg[26]),
        .I2(sig_strb_skid_mux_out[25]),
        .I3(m_strb[24]),
        .I4(sig_s_ready_dup3),
        .I5(sig_strb_skid_reg[24]),
        .O(\sig_mssa_index_reg_out[4]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[4]_i_18 
       (.I0(sig_strb_skid_reg[21]),
        .I1(m_strb[21]),
        .I2(sig_strb_skid_reg[22]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[22]),
        .O(\sig_mssa_index_reg_out[4]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[4]_i_19 
       (.I0(sig_strb_skid_reg[22]),
        .I1(m_strb[22]),
        .I2(sig_strb_skid_reg[23]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[23]),
        .O(\sig_mssa_index_reg_out[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABAAAA)) 
    \sig_mssa_index_reg_out[4]_i_2 
       (.I0(\sig_mssa_index_reg_out[4]_i_8_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_4_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_9_n_0 ),
        .I3(\sig_mssa_index_reg_out[4]_i_10_n_0 ),
        .I4(\sig_mssa_index_reg_out[4]_i_11_n_0 ),
        .I5(\sig_mssa_index_reg_out[4]_i_12_n_0 ),
        .O(\sig_mssa_index_reg_out[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[4]_i_20 
       (.I0(sig_strb_skid_reg[23]),
        .I1(m_strb[23]),
        .I2(sig_strb_skid_reg[24]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[24]),
        .O(\sig_mssa_index_reg_out[4]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[4]_i_21 
       (.I0(sig_strb_skid_reg[13]),
        .I1(m_strb[13]),
        .I2(sig_strb_skid_reg[14]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[14]),
        .O(\sig_mssa_index_reg_out[4]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \sig_mssa_index_reg_out[4]_i_22 
       (.I0(sig_strb_skid_reg[12]),
        .I1(m_strb[12]),
        .I2(sig_strb_skid_reg[13]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[13]),
        .O(\sig_mssa_index_reg_out[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h4540555045455555)) 
    \sig_mssa_index_reg_out[4]_i_23 
       (.I0(\sig_mssa_index_reg_out[3]_i_7_n_0 ),
        .I1(m_strb[15]),
        .I2(sig_s_ready_dup3),
        .I3(sig_strb_skid_reg[15]),
        .I4(m_strb[14]),
        .I5(sig_strb_skid_reg[14]),
        .O(\sig_mssa_index_reg_out[4]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_mssa_index_reg_out[4]_i_24 
       (.I0(\sig_mssa_index_reg_out[4]_i_27_n_0 ),
        .I1(\sig_mssa_index_reg_out[1]_i_5_n_0 ),
        .I2(\sig_mssa_index_reg_out[0]_i_17_n_0 ),
        .I3(\sig_mssa_index_reg_out[3]_i_10_n_0 ),
        .O(\sig_mssa_index_reg_out[4]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \sig_mssa_index_reg_out[4]_i_25 
       (.I0(\sig_mssa_index_reg_out[1]_i_6_n_0 ),
        .I1(\sig_mssa_index_reg_out[2]_i_11_n_0 ),
        .I2(\sig_mssa_index_reg_out[1]_i_7_n_0 ),
        .O(\sig_mssa_index_reg_out[4]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \sig_mssa_index_reg_out[4]_i_26 
       (.I0(sig_strb_skid_reg[31]),
        .I1(m_strb[31]),
        .I2(sig_strb_skid_reg[30]),
        .I3(sig_s_ready_dup3),
        .I4(m_strb[30]),
        .O(\sig_mssa_index_reg_out[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \sig_mssa_index_reg_out[4]_i_27 
       (.I0(m_strb[1]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[1]),
        .I3(m_strb[0]),
        .I4(sig_strb_skid_reg[0]),
        .I5(\sig_mssa_index_reg_out[0]_i_22_n_0 ),
        .O(\sig_mssa_index_reg_out[4]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h000303AA)) 
    \sig_mssa_index_reg_out[4]_i_3 
       (.I0(\sig_mssa_index_reg_out[4]_i_13_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_14_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_15_n_0 ),
        .I3(\sig_mssa_index_reg_out[4]_i_16_n_0 ),
        .I4(\sig_mssa_index_reg_out[4]_i_17_n_0 ),
        .O(\sig_mssa_index_reg_out[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_mssa_index_reg_out[4]_i_4 
       (.I0(\sig_mssa_index_reg_out[4]_i_18_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_19_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_20_n_0 ),
        .O(\sig_mssa_index_reg_out[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEFFFEFEAA)) 
    \sig_mssa_index_reg_out[4]_i_5 
       (.I0(\sig_mssa_index_reg_out[4]_i_11_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_9_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_10_n_0 ),
        .I3(\sig_mssa_index_reg_out[4]_i_18_n_0 ),
        .I4(\sig_mssa_index_reg_out[4]_i_20_n_0 ),
        .I5(\sig_mssa_index_reg_out[4]_i_19_n_0 ),
        .O(\sig_mssa_index_reg_out[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sig_mssa_index_reg_out[4]_i_6 
       (.I0(\sig_mssa_index_reg_out[4]_i_21_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_22_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_23_n_0 ),
        .I3(\sig_mssa_index_reg_out[4]_i_24_n_0 ),
        .I4(\sig_mssa_index_reg_out[4]_i_25_n_0 ),
        .O(\sig_mssa_index_reg_out[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sig_mssa_index_reg_out[4]_i_7 
       (.I0(\sig_mssa_index_reg_out[4]_i_8_n_0 ),
        .I1(\sig_mssa_index_reg_out[4]_i_4_n_0 ),
        .I2(\sig_mssa_index_reg_out[4]_i_14_n_0 ),
        .I3(\sig_mssa_index_reg_out[4]_i_15_n_0 ),
        .I4(\sig_mssa_index_reg_out[4]_i_10_n_0 ),
        .I5(\sig_mssa_index_reg_out[4]_i_11_n_0 ),
        .O(\sig_mssa_index_reg_out[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \sig_mssa_index_reg_out[4]_i_8 
       (.I0(m_strb[18]),
        .I1(sig_strb_skid_reg[18]),
        .I2(sig_strb_skid_mux_out[17]),
        .I3(m_strb[16]),
        .I4(sig_s_ready_dup3),
        .I5(sig_strb_skid_reg[16]),
        .O(\sig_mssa_index_reg_out[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \sig_mssa_index_reg_out[4]_i_9 
       (.I0(m_strb[28]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[28]),
        .I3(m_strb[27]),
        .I4(sig_strb_skid_reg[27]),
        .I5(\sig_mssa_index_reg_out[4]_i_15_n_0 ),
        .O(\sig_mssa_index_reg_out[4]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_mssa_index_out[0]),
        .Q(\sig_mssa_index_reg_out_reg[4]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_mssa_index_out[1]),
        .Q(\sig_mssa_index_reg_out_reg[4]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_mssa_index_out[2]),
        .Q(\sig_mssa_index_reg_out_reg[4]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_mssa_index_out[3]),
        .Q(\sig_mssa_index_reg_out_reg[4]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_mssa_index_out[4]),
        .Q(\sig_mssa_index_reg_out_reg[4]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_reset_reg),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup3),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup4_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0000AEEE0000)) 
    sig_s_ready_dup_i_1__1
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(m_valid),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_s_ready_dup_i_2__1_n_0),
        .O(sig_s_ready_dup_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF40555555)) 
    sig_s_ready_dup_i_2__1
       (.I0(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I1(sig_strm_tlast),
        .I2(sig_s_ready_dup_i_3_n_0),
        .I3(sig_m_valid_out),
        .I4(dout[31]),
        .I5(lsig_absorb2tlast),
        .O(sig_s_ready_dup_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFBBB0000FFFFFBBB)) 
    sig_s_ready_dup_i_3
       (.I0(sig_s_ready_dup_i_4_n_0),
        .I1(sig_s_ready_dup_i_5_n_0),
        .I2(sig_s_ready_dup_i_6_n_0),
        .I3(\sig_btt_cntr[13]_i_5__0_0 ),
        .I4(dout[30]),
        .I5(\sig_mssa_index_reg_out_reg[4]_0 [4]),
        .O(sig_s_ready_dup_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    sig_s_ready_dup_i_4
       (.I0(\sig_mssa_index_reg_out_reg[4]_0 [3]),
        .I1(dout[29]),
        .I2(dout[28]),
        .I3(\sig_mssa_index_reg_out_reg[4]_0 [2]),
        .O(sig_s_ready_dup_i_4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sig_s_ready_dup_i_5
       (.I0(\sig_mssa_index_reg_out_reg[4]_0 [3]),
        .I1(dout[29]),
        .O(sig_s_ready_dup_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'hDD0D)) 
    sig_s_ready_dup_i_6
       (.I0(\sig_mssa_index_reg_out_reg[4]_0 [2]),
        .I1(dout[28]),
        .I2(\sig_mssa_index_reg_out_reg[4]_0 [3]),
        .I3(dout[29]),
        .O(sig_s_ready_dup_i_6_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__1 
       (.I0(m_strb[0]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[10]_i_1__1 
       (.I0(m_strb[10]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[10]),
        .O(sig_strb_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[11]_i_1__1 
       (.I0(m_strb[11]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[11]),
        .O(sig_strb_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[12]_i_1__1 
       (.I0(m_strb[12]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[12]),
        .O(sig_strb_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[13]_i_1__1 
       (.I0(m_strb[13]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[13]),
        .O(sig_strb_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[14]_i_1__1 
       (.I0(m_strb[14]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[14]),
        .O(sig_strb_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[15]_i_1__1 
       (.I0(m_strb[15]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[15]),
        .O(sig_strb_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[16]_i_1__1 
       (.I0(m_strb[16]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[16]),
        .O(sig_strb_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[17]_i_1__1 
       (.I0(m_strb[17]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[17]),
        .O(sig_strb_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[18]_i_1__1 
       (.I0(m_strb[18]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[18]),
        .O(sig_strb_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[19]_i_1__1 
       (.I0(m_strb[19]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[19]),
        .O(sig_strb_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__1 
       (.I0(m_strb[1]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[20]_i_1__1 
       (.I0(m_strb[20]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[20]),
        .O(sig_strb_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[21]_i_1__1 
       (.I0(m_strb[21]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[21]),
        .O(sig_strb_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[22]_i_1__1 
       (.I0(m_strb[22]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[22]),
        .O(sig_strb_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[23]_i_1__1 
       (.I0(m_strb[23]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[23]),
        .O(sig_strb_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[24]_i_1__1 
       (.I0(m_strb[24]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[24]),
        .O(sig_strb_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[25]_i_1__1 
       (.I0(m_strb[25]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[25]),
        .O(sig_strb_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[26]_i_1__1 
       (.I0(m_strb[26]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[26]),
        .O(sig_strb_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[27]_i_1__1 
       (.I0(m_strb[27]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[27]),
        .O(sig_strb_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[28]_i_1__1 
       (.I0(m_strb[28]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[28]),
        .O(sig_strb_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[29]_i_1__1 
       (.I0(m_strb[29]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[29]),
        .O(sig_strb_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__1 
       (.I0(m_strb[2]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[30]_i_1__1 
       (.I0(m_strb[30]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[30]),
        .O(sig_strb_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[31]_i_1__1 
       (.I0(m_strb[31]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[31]),
        .O(sig_strb_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__1 
       (.I0(m_strb[3]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[4]_i_1__1 
       (.I0(m_strb[4]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[5]_i_1__1 
       (.I0(m_strb[5]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[5]),
        .O(sig_strb_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[6]_i_1__1 
       (.I0(m_strb[6]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[6]),
        .O(sig_strb_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[7]_i_1__1 
       (.I0(m_strb[7]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[7]),
        .O(sig_strb_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[8]_i_1__1 
       (.I0(m_strb[8]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[8]),
        .O(sig_strb_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[9]_i_1__1 
       (.I0(m_strb[9]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[9]),
        .O(sig_strb_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[10]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[11]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[12]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[13]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[14]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[15]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[16]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[17]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[18]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[19]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[20]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[21]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[22]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[23]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[24]),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[25]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[26]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[27]),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[28]),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[29]),
        .Q(Q[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[30]),
        .Q(Q[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[31]),
        .Q(Q[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[8]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[9]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[10]),
        .Q(sig_strb_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[11]),
        .Q(sig_strb_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[12]),
        .Q(sig_strb_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[13]),
        .Q(sig_strb_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[14]),
        .Q(sig_strb_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[15]),
        .Q(sig_strb_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[16]),
        .Q(sig_strb_skid_reg[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[17]),
        .Q(sig_strb_skid_reg[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[18]),
        .Q(sig_strb_skid_reg[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[19]),
        .Q(sig_strb_skid_reg[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[20]),
        .Q(sig_strb_skid_reg[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[21]),
        .Q(sig_strb_skid_reg[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[22]),
        .Q(sig_strb_skid_reg[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[23]),
        .Q(sig_strb_skid_reg[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[24]),
        .Q(sig_strb_skid_reg[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[25]),
        .Q(sig_strb_skid_reg[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[26]),
        .Q(sig_strb_skid_reg[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[27]),
        .Q(sig_strb_skid_reg[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[28]),
        .Q(sig_strb_skid_reg[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[29]),
        .Q(sig_strb_skid_reg[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[30]),
        .Q(sig_strb_skid_reg[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[31]),
        .Q(sig_strb_skid_reg[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[4]),
        .Q(sig_strb_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[5]),
        .Q(sig_strb_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[6]),
        .Q(sig_strb_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[7]),
        .Q(sig_strb_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[8]),
        .Q(sig_strb_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(m_strb[9]),
        .Q(sig_strb_skid_reg[9]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'h02)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2__0 
       (.I0(sig_m_valid_out_reg_2),
        .I1(empty),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_4 ),
        .O(din[256]));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3__1 
       (.I0(sig_m_valid_out),
        .I1(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module design_1_axi_dma_0_0_axi_datamover_pcc
   (sig_mmap_reset_reg,
    in,
    sig_mstr2sf_cmd_valid,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_reg_reg_0,
    sig_push_input_reg11_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_regfifo_empty_reg0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ,
    m_axi_mm2s_aclk,
    SS,
    sig_calc_error_reg_reg_1,
    Q,
    sig_cmd2mstr_cmd_valid,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_cmd2dre_valid_reg_0,
    sig_wr_fifo,
    sig_ld_xfer_reg_tmp_reg_0,
    sig_wr_fifo_0,
    sig_inhibit_rdy_n_1,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n_2,
    sig_cmd2addr_valid_reg_0);
  output sig_mmap_reset_reg;
  output [34:0]in;
  output sig_mstr2sf_cmd_valid;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output [67:0]sig_calc_error_reg_reg_0;
  output sig_push_input_reg11_out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_regfifo_empty_reg0;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ;
  input m_axi_mm2s_aclk;
  input [0:0]SS;
  input sig_calc_error_reg_reg_1;
  input [47:0]Q;
  input sig_cmd2mstr_cmd_valid;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_inhibit_rdy_n;
  input sig_cmd2dre_valid_reg_0;
  input sig_wr_fifo;
  input sig_ld_xfer_reg_tmp_reg_0;
  input sig_wr_fifo_0;
  input sig_inhibit_rdy_n_1;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n_2;
  input sig_cmd2addr_valid_reg_0;

  wire [0:0]E;
  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire I_STRT_STRB_GEN_n_0;
  wire I_STRT_STRB_GEN_n_31;
  wire [47:0]Q;
  wire [0:0]SS;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__1_n_0 ;
  wire \i_/i_/i__carry__1_n_1 ;
  wire \i_/i_/i__carry__1_n_2 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry__2_n_1 ;
  wire \i_/i_/i__carry__2_n_2 ;
  wire \i_/i_/i__carry__2_n_3 ;
  wire \i_/i_/i__carry__2_n_4 ;
  wire \i_/i_/i__carry__2_n_5 ;
  wire \i_/i_/i__carry__2_n_6 ;
  wire \i_/i_/i__carry__2_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__1_i_1__1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_5_n_0;
  wire [34:0]in;
  wire [0:0]lsig_start_vect;
  wire m_axi_mm2s_aclk;
  wire p_1_in;
  wire [15:0]p_1_in__0;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire [5:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_6_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_7_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_8_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_9_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_3_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_4_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[5]_i_1_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire \sig_btt_cntr_im0[11]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[13]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[13]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[13]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_9_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[13]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[13]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[13]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [5:4]sig_bytes_to_mbaa_im0;
  wire [5:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire [67:0]sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [4:0]sig_end_offset_un;
  wire [4:1]sig_finish_addr_offset_im1;
  wire [4:0]sig_finish_addr_offset_ireg2;
  wire \sig_finish_addr_offset_ireg2[0]_i_1_n_0 ;
  wire \sig_finish_addr_offset_ireg2[1]_i_2_n_0 ;
  wire \sig_finish_addr_offset_ireg2[2]_i_2_n_0 ;
  wire \sig_finish_addr_offset_ireg2[4]_i_2_n_0 ;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_1;
  wire sig_inhibit_rdy_n_2;
  wire sig_init_done;
  wire sig_input_burst_type_reg_i_1_n_0;
  wire sig_input_eof_reg_i_1_n_0;
  wire sig_input_reg_empty;
  wire sig_input_reg_empty_i_1_n_0;
  wire [4:4]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire sig_ld_xfer_reg_tmp_reg_0;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mmap_reset_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2sf_cmd_valid;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire [14:0]sig_predict_addr_lsh_ireg3__0;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire sig_push_input_reg11_out;
  wire sig_regfifo_empty_reg0;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [4:0]sig_strbgen_addr_ireg2;
  wire \sig_strbgen_bytes_ireg2[4]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[5]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[3] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[4] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[5] ;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire [31:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[10]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[11]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[12]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[13]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[14]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[15]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[17]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[18]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[19]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[20]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[21]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[22]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[23]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[24]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[25]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[26]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[27]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[28]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[29]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[2]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[30]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[31]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[4]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[5]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[6]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[7]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[8]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[9]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_im2;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [30:1]sig_xfer_strt_strb_im2;
  wire [31:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[15]_i_1_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[20]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[25]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[25]_i_4_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[25]_i_5_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[25]_i_6_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[27]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[28]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[31]_i_10_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[31]_i_11_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[31]_i_6_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[31]_i_7_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[31]_i_8_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[31]_i_9_n_0 ;
  wire [3:3]\NLW_i_/i_/i__carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sig_btt_cntr_im0_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_im0_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(sig_parent_done),
        .I4(sig_calc_error_pushed),
        .I5(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_parent_done),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_calc_error_pushed),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0C)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_wr_fifo),
        .I2(sig_mstr2sf_cmd_valid),
        .I3(sig_ld_xfer_reg_tmp_reg_0),
        .I4(sig_mstr2data_cmd_valid),
        .I5(sig_wr_fifo_0),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .S(sig_mmap_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(sig_mmap_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg),
        .Q(sig_sm_ld_xfer_reg_ns),
        .R(sig_mmap_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(sig_mmap_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[28]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[28]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[61]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[27]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[27]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[60]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[26]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[26]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[59]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[25]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[25]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[58]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[24]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[24]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[57]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[23]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[23]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[56]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[22]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[22]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[55]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[21]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[21]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[54]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[20]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[20]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[53]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[19]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[19]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[52]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[18]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[18]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[51]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[17]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[17]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[50]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[16]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[16]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[49]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[15]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[15]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[48]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[14]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[14]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[47]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[13]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[13]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[46]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[12]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[12]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[45]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[11]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[11]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[44]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[10]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[10]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[43]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[9]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[9]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[42]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[8]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[8]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[41]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[7]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[40]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[6]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[39]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[5]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[38]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[4]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[37]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[36]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[35]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[34]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[33]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[31]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[32]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1__0 
       (.I0(p_1_in),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1 
       (.I0(in[34]),
        .I1(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[67]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[30]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[29]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[30]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[28]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[29]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[27]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[28]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[26]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[27]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[25]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[24]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[23]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[22]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[21]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_one_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_calc_error_reg_reg_0[66]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[20]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[19]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[18]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[17]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[16]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(in[33]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][55]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[15]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][56]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[14]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][57]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[13]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][58]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[12]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][59]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[11]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(sig_calc_error_reg_reg_0[0]),
        .I1(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[65]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][60]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[10]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][61]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[9]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][62]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[8]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][63]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][64]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][65]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][66]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][68]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][69]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][70]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[31]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[31]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[64]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[30]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[30]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[63]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[29]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[29]),
        .I4(sig_calc_error_reg_reg_0[66]),
        .O(sig_calc_error_reg_reg_0[62]));
  design_1_axi_dma_0_0_axi_datamover_strb_gen2_31 I_STRT_STRB_GEN
       (.D({I_STRT_STRB_GEN_n_0,sig_xfer_strt_strb_im2[30:16],sig_xfer_strt_strb_im2[14:1],lsig_start_vect}),
        .Q(sig_strbgen_addr_ireg2),
        .sig_end_offset_un({sig_end_offset_un[4:3],sig_end_offset_un[1:0]}),
        .\sig_strbgen_addr_ireg2_reg[2] (I_STRT_STRB_GEN_n_31),
        .\sig_xfer_strt_strb_ireg3_reg[10] (\sig_xfer_strt_strb_ireg3[28]_i_2_n_0 ),
        .\sig_xfer_strt_strb_ireg3_reg[27] (\sig_xfer_strt_strb_ireg3[31]_i_6_n_0 ),
        .\sig_xfer_strt_strb_ireg3_reg[27]_0 (\sig_xfer_strt_strb_ireg3[27]_i_3_n_0 ),
        .\sig_xfer_strt_strb_ireg3_reg[27]_1 (\sig_xfer_strt_strb_ireg3[31]_i_8_n_0 ),
        .\sig_xfer_strt_strb_ireg3_reg[27]_2 (\sig_xfer_strt_strb_ireg3[31]_i_9_n_0 ),
        .\sig_xfer_strt_strb_ireg3_reg[3] (\sig_xfer_strt_strb_ireg3[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0 
       (.I0(sig_init_done),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_calc_error_pushed),
        .O(sig_regfifo_empty_reg0));
  LUT6 #(
    .INIT(64'hCCCC8888C0CC8888)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3 
       (.I0(E),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_calc_error_pushed),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry 
       (.CI(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__1_n_0}),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .S({i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0,i__carry_i_5_n_0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__1_n_0,i__carry__0_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CO({\i_/i_/i__carry__1_n_0 ,\i_/i_/i__carry__1_n_1 ,\i_/i_/i__carry__1_n_2 ,\i_/i_/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__2 
       (.CI(\i_/i_/i__carry__1_n_0 ),
        .CO({\NLW_i_/i_/i__carry__2_CO_UNCONNECTED [3],\i_/i_/i__carry__2_n_1 ,\i_/i_/i__carry__2_n_2 ,\i_/i_/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__2_n_4 ,\i_/i_/i__carry__2_n_5 ,\i_/i_/i__carry__2_n_6 ,\i_/i_/i__carry__2_n_7 }),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    i__carry__0_i_1__1
       (.I0(Q[39]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(i__carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    i__carry__0_i_2__1
       (.I0(Q[38]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(i__carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    i__carry__0_i_3__1
       (.I0(Q[37]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(i__carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    i__carry__0_i_4__1
       (.I0(Q[36]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(i__carry__0_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    i__carry__1_i_1__1
       (.I0(Q[43]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(i__carry__1_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    i__carry__1_i_2
       (.I0(Q[42]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(i__carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    i__carry__1_i_3
       (.I0(Q[41]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(i__carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    i__carry__1_i_4
       (.I0(Q[40]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(i__carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    i__carry__2_i_1
       (.I0(Q[47]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(i__carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    i__carry__2_i_2
       (.I0(Q[46]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(i__carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    i__carry__2_i_3
       (.I0(Q[45]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(i__carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    i__carry__2_i_4
       (.I0(Q[44]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(i__carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    i__carry_i_1__1
       (.I0(Q[32]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(i__carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    i__carry_i_2__1
       (.I0(Q[35]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(i__carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    i__carry_i_3__1
       (.I0(Q[34]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(i__carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    i__carry_i_4__1
       (.I0(Q[33]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(i__carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h555555555C555555)) 
    i__carry_i_5
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(Q[32]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(in[34]),
        .O(i__carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__2_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__2_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__2_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__2_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'hEA40)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_first_xfer_im0),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(Q[16]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[0]),
        .O(p_1_in__0[0]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(Q[26]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[10]),
        .O(p_1_in__0[10]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(Q[27]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[11]),
        .O(p_1_in__0[11]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(Q[28]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[12]),
        .O(p_1_in__0[12]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(Q[29]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[13]),
        .O(p_1_in__0[13]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(Q[30]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[14]),
        .O(p_1_in__0[14]));
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(in[34]),
        .I4(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(Q[31]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(p_1_in__0[15]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(Q[17]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[1]),
        .O(p_1_in__0[1]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(Q[18]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[2]),
        .O(p_1_in__0[2]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(Q[19]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[3]),
        .O(p_1_in__0[3]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(Q[20]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[4]),
        .O(p_1_in__0[4]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(Q[21]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[5]),
        .O(p_1_in__0[5]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(Q[22]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[6]),
        .O(p_1_in__0[6]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(Q[23]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[7]),
        .O(p_1_in__0[7]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(Q[24]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[8]),
        .O(p_1_in__0[8]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(Q[25]),
        .I1(in[34]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[9]),
        .O(p_1_in__0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in__0[0]),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in__0[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in__0[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in__0[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in__0[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in__0[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in__0[15]),
        .Q(p_1_in),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in__0[1]),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in__0[2]),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in__0[3]),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in__0[4]),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in__0[5]),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in__0[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in__0[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in__0[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in__0[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'h0040)) 
    \sig_addr_cntr_lsh_kh[31]_i_1 
       (.I0(in[34]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(sig_push_input_reg11_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[16]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[26]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[27]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[28]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[29]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[30]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[31]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[32]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[33]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[34]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[35]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[17]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[36]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[37]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[38]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[39]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[40]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[41]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[42]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[43]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[44]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[45]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[18]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[46]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[47]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[19]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[20]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[21]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[22]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[23]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[24]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[25]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_5 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_6 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_7 
       (.I0(sig_bytes_to_mbaa_ireg1[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_8 
       (.I0(sig_bytes_to_mbaa_ireg1[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h15BFEA40)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_9 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_4 
       (.I0(sig_bytes_to_mbaa_ireg1[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_adjusted_addr_incr_ireg2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_3_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 }),
        .O(sig_adjusted_addr_incr_im1[3:0]),
        .S({\sig_adjusted_addr_incr_ireg2[3]_i_6_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_7_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_8_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_adjusted_addr_incr_ireg2_reg[5]_i_1 
       (.CI(\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0 ),
        .CO({\NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1_CO_UNCONNECTED [3:1],\sig_adjusted_addr_incr_ireg2_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 }),
        .O({\NLW_sig_adjusted_addr_incr_ireg2_reg[5]_i_1_O_UNCONNECTED [3:2],sig_adjusted_addr_incr_im1[5:4]}),
        .S({1'b0,1'b0,\sig_adjusted_addr_incr_ireg2[5]_i_3_n_0 ,\sig_adjusted_addr_incr_ireg2[5]_i_4_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I2(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I2(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[11]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[34]),
        .I5(Q[11]),
        .O(\sig_btt_cntr_im0[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[11]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[34]),
        .I5(Q[10]),
        .O(\sig_btt_cntr_im0[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[11]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[34]),
        .I5(Q[9]),
        .O(\sig_btt_cntr_im0[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[11]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[34]),
        .I5(Q[8]),
        .O(\sig_btt_cntr_im0[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \sig_btt_cntr_im0[13]_i_2 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(in[34]),
        .O(\sig_btt_cntr_im0[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[13]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[34]),
        .I5(Q[13]),
        .O(\sig_btt_cntr_im0[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[13]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[34]),
        .I5(Q[12]),
        .O(\sig_btt_cntr_im0[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[3]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[34]),
        .O(\sig_btt_cntr_im0[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[3]_i_3 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[34]),
        .O(\sig_btt_cntr_im0[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[3]_i_4 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[34]),
        .O(\sig_btt_cntr_im0[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[3]_i_5 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[34]),
        .O(\sig_btt_cntr_im0[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_6 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[3]),
        .O(\sig_btt_cntr_im0[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_7 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[2]),
        .O(\sig_btt_cntr_im0[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_8 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[1]),
        .O(\sig_btt_cntr_im0[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_9 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[0]),
        .O(\sig_btt_cntr_im0[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[7]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[34]),
        .O(\sig_btt_cntr_im0[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[7]_i_3 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[34]),
        .O(\sig_btt_cntr_im0[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[7]_i_4 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[34]),
        .O(\sig_btt_cntr_im0[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[7]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[34]),
        .I5(Q[7]),
        .O(\sig_btt_cntr_im0[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_6 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[6]),
        .O(\sig_btt_cntr_im0[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_7 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[5]),
        .O(\sig_btt_cntr_im0[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_8 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[4]),
        .O(\sig_btt_cntr_im0[7]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_btt_cntr_im0_reg[11]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[11]_i_1_n_0 ,\sig_btt_cntr_im0_reg[11]_i_1_n_1 ,\sig_btt_cntr_im0_reg[11]_i_1_n_2 ,\sig_btt_cntr_im0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[13]_i_2_n_0 ,\sig_btt_cntr_im0[13]_i_2_n_0 ,\sig_btt_cntr_im0[13]_i_2_n_0 ,\sig_btt_cntr_im0[13]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[11]_i_1_n_4 ,\sig_btt_cntr_im0_reg[11]_i_1_n_5 ,\sig_btt_cntr_im0_reg[11]_i_1_n_6 ,\sig_btt_cntr_im0_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[11]_i_2_n_0 ,\sig_btt_cntr_im0[11]_i_3_n_0 ,\sig_btt_cntr_im0[11]_i_4_n_0 ,\sig_btt_cntr_im0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[13]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[13]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_btt_cntr_im0_reg[13]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[13]_i_1_CO_UNCONNECTED [3:1],\sig_btt_cntr_im0_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_btt_cntr_im0[13]_i_2_n_0 }),
        .O({\NLW_sig_btt_cntr_im0_reg[13]_i_1_O_UNCONNECTED [3:2],\sig_btt_cntr_im0_reg[13]_i_1_n_6 ,\sig_btt_cntr_im0_reg[13]_i_1_n_7 }),
        .S({1'b0,1'b0,\sig_btt_cntr_im0[13]_i_3_n_0 ,\sig_btt_cntr_im0[13]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_btt_cntr_im0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_im0_reg[3]_i_1_n_0 ,\sig_btt_cntr_im0_reg[3]_i_1_n_1 ,\sig_btt_cntr_im0_reg[3]_i_1_n_2 ,\sig_btt_cntr_im0_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr_im0[13]_i_2_n_0 ),
        .DI({\sig_btt_cntr_im0[3]_i_2_n_0 ,\sig_btt_cntr_im0[3]_i_3_n_0 ,\sig_btt_cntr_im0[3]_i_4_n_0 ,\sig_btt_cntr_im0[3]_i_5_n_0 }),
        .O({\sig_btt_cntr_im0_reg[3]_i_1_n_4 ,\sig_btt_cntr_im0_reg[3]_i_1_n_5 ,\sig_btt_cntr_im0_reg[3]_i_1_n_6 ,\sig_btt_cntr_im0_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[3]_i_6_n_0 ,\sig_btt_cntr_im0[3]_i_7_n_0 ,\sig_btt_cntr_im0[3]_i_8_n_0 ,\sig_btt_cntr_im0[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_btt_cntr_im0_reg[7]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[13]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_3_n_0 ,\sig_btt_cntr_im0[7]_i_4_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[7]_i_5_n_0 ,\sig_btt_cntr_im0[7]_i_6_n_0 ,\sig_btt_cntr_im0[7]_i_7_n_0 ,\sig_btt_cntr_im0[7]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(sig_mmap_reset_reg));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I2(sig_addr_aligned_im0),
        .I3(sig_brst_cnt_eq_zero_im0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_addr_aligned_im0,sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0}));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h010101103737377C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h1474)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_bytes_to_mbaa_im0[4]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_bytes_to_mbaa_im0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[34]),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_2
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[13]),
        .I5(Q[12]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg_1),
        .Q(in[34]),
        .R(sig_mmap_reset_reg));
  LUT5 #(
    .INIT(32'h54540454)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_inhibit_rdy_n_2),
        .I4(sig_cmd2addr_valid_reg_0),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54540454)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_inhibit_rdy_n_1),
        .I4(sig_cmd2data_valid_reg_0),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5540554000405540)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_first_xfer_im0),
        .I3(sig_mstr2sf_cmd_valid),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_cmd2dre_valid_reg_0),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_mstr2sf_cmd_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h56669AAA)) 
    \sig_finish_addr_offset_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(sig_first_xfer_im0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_finish_addr_offset_ireg2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9A959595656A6A6A)) 
    \sig_finish_addr_offset_ireg2[1]_i_1 
       (.I0(\sig_finish_addr_offset_ireg2[1]_i_2_n_0 ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_finish_addr_offset_im1[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hA8882000)) 
    \sig_finish_addr_offset_ireg2[1]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(sig_first_xfer_im0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_finish_addr_offset_ireg2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h556AAA6AAA955595)) 
    \sig_finish_addr_offset_ireg2[2]_i_1 
       (.I0(\sig_finish_addr_offset_ireg2[2]_i_2_n_0 ),
        .I1(sig_bytes_to_mbaa_ireg1[2]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I5(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(sig_finish_addr_offset_im1[2]));
  LUT6 #(
    .INIT(64'h000047774777FFFF)) 
    \sig_finish_addr_offset_ireg2[2]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .I5(\sig_finish_addr_offset_ireg2[1]_i_2_n_0 ),
        .O(\sig_finish_addr_offset_ireg2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h556AAA6AAA955595)) 
    \sig_finish_addr_offset_ireg2[3]_i_1 
       (.I0(\sig_finish_addr_offset_ireg2[4]_i_2_n_0 ),
        .I1(sig_bytes_to_mbaa_ireg1[3]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I5(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_finish_addr_offset_im1[3]));
  LUT5 #(
    .INIT(32'h8E71718E)) 
    \sig_finish_addr_offset_ireg2[4]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(\sig_finish_addr_offset_ireg2[4]_i_2_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_finish_addr_offset_im1[4]));
  LUT6 #(
    .INIT(64'h2B222BBB2BBB2BBB)) 
    \sig_finish_addr_offset_ireg2[4]_i_2 
       (.I0(\sig_finish_addr_offset_ireg2[2]_i_2_n_0 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_first_xfer_im0),
        .I5(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_finish_addr_offset_ireg2[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_finish_addr_offset_ireg2[0]_i_1_n_0 ),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[1]),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[2]),
        .Q(sig_finish_addr_offset_ireg2[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[3]),
        .Q(sig_finish_addr_offset_ireg2[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[4]),
        .Q(sig_finish_addr_offset_ireg2[4]),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg11_out),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_mmap_reset_reg),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    sig_input_burst_type_reg_i_1
       (.I0(in[33]),
        .I1(sig_push_input_reg11_out),
        .I2(Q[14]),
        .I3(sig_mmap_reset_reg),
        .I4(sig_calc_error_pushed),
        .I5(sig_sm_pop_input_reg),
        .O(sig_input_burst_type_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_input_burst_type_reg_i_1_n_0),
        .Q(in[33]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    sig_input_eof_reg_i_1
       (.I0(sig_calc_error_reg_reg_0[0]),
        .I1(sig_push_input_reg11_out),
        .I2(Q[15]),
        .I3(sig_mmap_reset_reg),
        .I4(sig_calc_error_pushed),
        .I5(sig_sm_pop_input_reg),
        .O(sig_input_eof_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_input_eof_reg_i_1_n_0),
        .Q(sig_calc_error_reg_reg_0[0]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    sig_input_reg_empty_i_1
       (.I0(sig_input_reg_empty),
        .I1(sig_push_input_reg11_out),
        .I2(sig_mmap_reset_reg),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .O(sig_input_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_input_reg_empty_i_1_n_0),
        .Q(sig_input_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    sig_last_addr_offset_im2
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_last_addr_offset_im2__0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_ld_xfer_reg),
        .I3(sig_xfer_reg_empty),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_mmap_reset_reg),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(SS),
        .Q(sig_mmap_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_no_btt_residue_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_mmap_reset_reg));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_calc_error_reg_reg_0[66]),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(sig_push_input_reg11_out),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(sig_predict_addr_lsh_ireg3__0[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(sig_predict_addr_lsh_ireg3__0[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(sig_predict_addr_lsh_ireg3__0[11]),
        .R(sig_mmap_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(sig_predict_addr_lsh_ireg3__0[12]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(sig_predict_addr_lsh_ireg3__0[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(sig_predict_addr_lsh_ireg3__0[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_mmap_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({p_1_in,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(sig_predict_addr_lsh_ireg3__0[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(sig_predict_addr_lsh_ireg3__0[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(sig_predict_addr_lsh_ireg3__0[3]),
        .R(sig_mmap_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(sig_predict_addr_lsh_ireg3__0[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(sig_predict_addr_lsh_ireg3__0[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(sig_predict_addr_lsh_ireg3__0[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(sig_predict_addr_lsh_ireg3__0[7]),
        .R(sig_mmap_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(sig_predict_addr_lsh_ireg3__0[8]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(sig_predict_addr_lsh_ireg3__0[9]),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'hFFEA)) 
    sig_sm_halt_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_calc_error_pushed),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_input_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[2]),
        .Q(sig_strbgen_addr_ireg2[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[3]),
        .Q(sig_strbgen_addr_ireg2[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[4]),
        .Q(sig_strbgen_addr_ireg2[4]),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'hFFFFAAFBAAAAAAAA)) 
    \sig_strbgen_bytes_ireg2[4]_i_1 
       (.I0(sig_mmap_reset_reg),
        .I1(sig_first_xfer_im0),
        .I2(sig_addr_aligned_ireg1),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .I5(sig_sm_ld_calc2_reg),
        .O(\sig_strbgen_bytes_ireg2[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF0DFFFFFF0D0000)) 
    \sig_strbgen_bytes_ireg2[5]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .I4(sig_sm_ld_calc2_reg),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .O(\sig_strbgen_bytes_ireg2[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(\sig_strbgen_bytes_ireg2[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(\sig_strbgen_bytes_ireg2[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(\sig_strbgen_bytes_ireg2[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .R(\sig_strbgen_bytes_ireg2[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .R(\sig_strbgen_bytes_ireg2[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[5]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hFEEEAAAB)) 
    \sig_xfer_end_strb_ireg3[10]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hEEEEAAAB)) 
    \sig_xfer_end_strb_ireg3[11]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hEEEAAAAB)) 
    \sig_xfer_end_strb_ireg3[12]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hEEAAAAAB)) 
    \sig_xfer_end_strb_ireg3[13]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAB)) 
    \sig_xfer_end_strb_ireg3[14]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \sig_xfer_end_strb_ireg3[15]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hAAAAAA89)) 
    \sig_xfer_end_strb_ireg3[17]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hAAAAA889)) 
    \sig_xfer_end_strb_ireg3[18]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hAAAA8889)) 
    \sig_xfer_end_strb_ireg3[19]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hAAAA8881)) 
    \sig_xfer_end_strb_ireg3[20]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hAAAA8801)) 
    \sig_xfer_end_strb_ireg3[21]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hAAAA8001)) 
    \sig_xfer_end_strb_ireg3[22]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hAAAA0001)) 
    \sig_xfer_end_strb_ireg3[23]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hAAA80001)) 
    \sig_xfer_end_strb_ireg3[24]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hAA880001)) 
    \sig_xfer_end_strb_ireg3[25]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hA8880001)) 
    \sig_xfer_end_strb_ireg3[26]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h88880001)) 
    \sig_xfer_end_strb_ireg3[27]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h88800001)) 
    \sig_xfer_end_strb_ireg3[28]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h88000001)) 
    \sig_xfer_end_strb_ireg3[29]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEF)) 
    \sig_xfer_end_strb_ireg3[2]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h80000001)) 
    \sig_xfer_end_strb_ireg3[30]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_xfer_end_strb_ireg3[31]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hFFFFEEEF)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hFFFFEEEB)) 
    \sig_xfer_end_strb_ireg3[4]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hFFFFEEAB)) 
    \sig_xfer_end_strb_ireg3[5]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hFFFFEAAB)) 
    \sig_xfer_end_strb_ireg3[6]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hFFFFAAAB)) 
    \sig_xfer_end_strb_ireg3[7]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEAAAB)) 
    \sig_xfer_end_strb_ireg3[8]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hFFEEAAAB)) 
    \sig_xfer_end_strb_ireg3[9]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\sig_xfer_end_strb_ireg3[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[10]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[11]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[11]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[12]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[12]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[13]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[14]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[15]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[15]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[16]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[17]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[17]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[18]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[18]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[19]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[19]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[20]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[20]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[21]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[21]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[22]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[22]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[23]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[23]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[24]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[24]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[25]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[25]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[26]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[26]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[27]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[27]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[28]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[28]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[29]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[29]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[30]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[30]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[31]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[31]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[4]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[8]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[8]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[9]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[9]),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(sig_xfer_len_eq_0_im2));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_len_eq_0_im2),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hFF3A)) 
    sig_xfer_reg_empty_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_mmap_reset_reg),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000EAAA)) 
    \sig_xfer_strt_strb_ireg3[15]_i_1 
       (.I0(sig_end_offset_un[4]),
        .I1(sig_end_offset_un[1]),
        .I2(I_STRT_STRB_GEN_n_31),
        .I3(sig_end_offset_un[0]),
        .I4(sig_strbgen_addr_ireg2[4]),
        .O(\sig_xfer_strt_strb_ireg3[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_strt_strb_ireg3[20]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[3]),
        .O(\sig_xfer_strt_strb_ireg3[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD2FFFF4BFFD2D2FF)) 
    \sig_xfer_strt_strb_ireg3[25]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3[25]_i_3_n_0 ),
        .I1(sig_strbgen_addr_ireg2[4]),
        .I2(\sig_xfer_strt_strb_ireg3[25]_i_4_n_0 ),
        .I3(sig_strbgen_addr_ireg2[3]),
        .I4(\sig_xfer_strt_strb_ireg3[25]_i_5_n_0 ),
        .I5(\sig_xfer_strt_strb_ireg3[25]_i_6_n_0 ),
        .O(sig_end_offset_un[3]));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F1E1F)) 
    \sig_xfer_strt_strb_ireg3[25]_i_3 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\sig_xfer_strt_strb_ireg3[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F1F)) 
    \sig_xfer_strt_strb_ireg3[25]_i_4 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0E1E1E1E0)) 
    \sig_xfer_strt_strb_ireg3[25]_i_5 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_strt_strb_ireg3[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h11045546776EFFEF)) 
    \sig_xfer_strt_strb_ireg3[25]_i_6 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_xfer_strt_strb_ireg3[31]_i_7_n_0 ),
        .I4(sig_strbgen_addr_ireg2[1]),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[25]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h56A9)) 
    \sig_xfer_strt_strb_ireg3[27]_i_3 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_xfer_strt_strb_ireg3[31]_i_7_n_0 ),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sig_xfer_strt_strb_ireg3[28]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[3]),
        .O(\sig_xfer_strt_strb_ireg3[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001110)) 
    \sig_xfer_strt_strb_ireg3[31]_i_10 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFF0000AAA9)) 
    \sig_xfer_strt_strb_ireg3[31]_i_11 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(\sig_xfer_strt_strb_ireg3[31]_i_7_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3[25]_i_6_n_0 ),
        .I5(sig_strbgen_addr_ireg2[3]),
        .O(\sig_xfer_strt_strb_ireg3[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \sig_xfer_strt_strb_ireg3[31]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3[31]_i_6_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[31]_i_7_n_0 ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .O(sig_end_offset_un[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hBBBEEEEB)) 
    \sig_xfer_strt_strb_ireg3[31]_i_4 
       (.I0(\sig_xfer_strt_strb_ireg3[31]_i_6_n_0 ),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_xfer_strt_strb_ireg3[31]_i_7_n_0 ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(sig_end_offset_un[1]));
  LUT5 #(
    .INIT(32'h7DF7E7FE)) 
    \sig_xfer_strt_strb_ireg3[31]_i_5 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I1(sig_strbgen_addr_ireg2[4]),
        .I2(\sig_xfer_strt_strb_ireg3[31]_i_10_n_0 ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I4(\sig_xfer_strt_strb_ireg3[31]_i_11_n_0 ),
        .O(sig_end_offset_un[4]));
  LUT6 #(
    .INIT(64'h9A595555AAAA9A59)) 
    \sig_xfer_strt_strb_ireg3[31]_i_6 
       (.I0(\sig_xfer_strt_strb_ireg3[25]_i_4_n_0 ),
        .I1(sig_strbgen_addr_ireg2[3]),
        .I2(\sig_xfer_strt_strb_ireg3[25]_i_6_n_0 ),
        .I3(\sig_xfer_strt_strb_ireg3[25]_i_5_n_0 ),
        .I4(sig_strbgen_addr_ireg2[4]),
        .I5(\sig_xfer_strt_strb_ireg3[25]_i_3_n_0 ),
        .O(\sig_xfer_strt_strb_ireg3[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \sig_xfer_strt_strb_ireg3[31]_i_7 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_strt_strb_ireg3[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h52FB)) 
    \sig_xfer_strt_strb_ireg3[31]_i_8 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_xfer_strt_strb_ireg3[31]_i_7_n_0 ),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0A5A5A5A4)) 
    \sig_xfer_strt_strb_ireg3[31]_i_9 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[5] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_strt_strb_ireg3[31]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(lsig_start_vect),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[10]),
        .Q(sig_xfer_strt_strb_ireg3[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[11]),
        .Q(sig_xfer_strt_strb_ireg3[11]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[12]),
        .Q(sig_xfer_strt_strb_ireg3[12]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[13]),
        .Q(sig_xfer_strt_strb_ireg3[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[14]),
        .Q(sig_xfer_strt_strb_ireg3[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_strt_strb_ireg3[15]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[15]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[16]),
        .Q(sig_xfer_strt_strb_ireg3[16]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[17]),
        .Q(sig_xfer_strt_strb_ireg3[17]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[18]),
        .Q(sig_xfer_strt_strb_ireg3[18]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[19]),
        .Q(sig_xfer_strt_strb_ireg3[19]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[20]),
        .Q(sig_xfer_strt_strb_ireg3[20]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[21]),
        .Q(sig_xfer_strt_strb_ireg3[21]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[22]),
        .Q(sig_xfer_strt_strb_ireg3[22]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[23]),
        .Q(sig_xfer_strt_strb_ireg3[23]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[24]),
        .Q(sig_xfer_strt_strb_ireg3[24]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[25]),
        .Q(sig_xfer_strt_strb_ireg3[25]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[26]),
        .Q(sig_xfer_strt_strb_ireg3[26]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[27]),
        .Q(sig_xfer_strt_strb_ireg3[27]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[28]),
        .Q(sig_xfer_strt_strb_ireg3[28]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[29]),
        .Q(sig_xfer_strt_strb_ireg3[29]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[30]),
        .Q(sig_xfer_strt_strb_ireg3[30]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(I_STRT_STRB_GEN_n_0),
        .Q(sig_xfer_strt_strb_ireg3[31]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[4]),
        .Q(sig_xfer_strt_strb_ireg3[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[5]),
        .Q(sig_xfer_strt_strb_ireg3[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[6]),
        .Q(sig_xfer_strt_strb_ireg3[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[7]),
        .Q(sig_xfer_strt_strb_ireg3[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[8]),
        .Q(sig_xfer_strt_strb_ireg3[8]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[9]),
        .Q(sig_xfer_strt_strb_ireg3[9]),
        .R(sig_mmap_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_sf" *) 
module design_1_axi_dma_0_0_axi_datamover_rd_sf
   (full,
    dout,
    empty,
    FIFO_Full_reg,
    sig_init_done,
    sig_sf_allow_addr_req,
    lsig_cmd_loaded,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n,
    sig_slast_with_stop,
    \gen_fwft.empty_fwft_i_reg ,
    SS,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    sig_init_done_reg,
    out,
    sig_ok_to_post_rd_addr_reg_0,
    \sig_token_cntr_reg[0]_0 ,
    sig_mstr2sf_cmd_valid,
    sig_sstrb_stop_mask,
    sig_cmd_stat_rst_user_reg_n_cdc_from);
  output full;
  output [288:0]dout;
  output empty;
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_sf_allow_addr_req;
  output lsig_cmd_loaded;
  output FIFO_Full_reg_0;
  output sig_inhibit_rdy_n;
  output sig_slast_with_stop;
  output \gen_fwft.empty_fwft_i_reg ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [289:0]din;
  input sig_init_done_reg;
  input out;
  input sig_ok_to_post_rd_addr_reg_0;
  input \sig_token_cntr_reg[0]_0 ;
  input sig_mstr2sf_cmd_valid;
  input [0:0]sig_sstrb_stop_mask;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire I_DATA_FIFO_n_298;
  wire I_DATA_FIFO_n_301;
  wire I_DATA_FIFO_n_303;
  wire [0:0]SS;
  wire [289:0]din;
  wire [288:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire out;
  wire [1:0]p_0_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [5:1]sig_commit_plus_actual;
  wire [7:1]sig_data_fifo_wr_cnt;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2sf_cmd_valid;
  wire sig_ok_to_post_rd_addr_i_10_n_0;
  wire sig_ok_to_post_rd_addr_i_11_n_0;
  wire sig_ok_to_post_rd_addr_i_12_n_0;
  wire sig_ok_to_post_rd_addr_i_2_n_0;
  wire sig_ok_to_post_rd_addr_i_4_n_0;
  wire sig_ok_to_post_rd_addr_i_6_n_0;
  wire sig_ok_to_post_rd_addr_i_7_n_0;
  wire sig_ok_to_post_rd_addr_i_8_n_0;
  wire sig_ok_to_post_rd_addr_i_9_n_0;
  wire sig_ok_to_post_rd_addr_reg_0;
  wire sig_rd_empty;
  wire sig_sf_allow_addr_req;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr[4]_i_3_n_0 ;
  wire \sig_token_cntr[4]_i_4_n_0 ;
  wire \sig_token_cntr[4]_i_5_n_0 ;
  wire \sig_token_cntr[4]_i_6_n_0 ;
  wire \sig_token_cntr[6]_i_1_n_0 ;
  wire \sig_token_cntr[6]_i_3_n_0 ;
  wire \sig_token_cntr[6]_i_4_n_0 ;
  wire \sig_token_cntr[6]_i_5_n_0 ;
  wire [6:0]sig_token_cntr_reg;
  wire \sig_token_cntr_reg[0]_0 ;
  wire \sig_token_cntr_reg[4]_i_1_n_0 ;
  wire \sig_token_cntr_reg[4]_i_1_n_1 ;
  wire \sig_token_cntr_reg[4]_i_1_n_2 ;
  wire \sig_token_cntr_reg[4]_i_1_n_3 ;
  wire \sig_token_cntr_reg[4]_i_1_n_4 ;
  wire \sig_token_cntr_reg[4]_i_1_n_5 ;
  wire \sig_token_cntr_reg[4]_i_1_n_6 ;
  wire \sig_token_cntr_reg[4]_i_1_n_7 ;
  wire \sig_token_cntr_reg[6]_i_2_n_3 ;
  wire \sig_token_cntr_reg[6]_i_2_n_6 ;
  wire \sig_token_cntr_reg[6]_i_2_n_7 ;
  wire wr_en;
  wire [3:1]\NLW_sig_token_cntr_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_token_cntr_reg[6]_i_2_O_UNCONNECTED ;

  design_1_axi_dma_0_0_axi_datamover_sfifo_autord I_DATA_FIFO
       (.\OMIT_UNPACKING.lsig_cmd_loaded_reg (I_DATA_FIFO_n_301),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 (lsig_cmd_loaded),
        .Q(sig_rd_empty),
        .S({sig_ok_to_post_rd_addr_i_9_n_0,sig_ok_to_post_rd_addr_i_10_n_0,sig_ok_to_post_rd_addr_i_11_n_0,sig_ok_to_post_rd_addr_i_12_n_0}),
        .SS(SS),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_fwft.empty_fwft_i_reg (I_DATA_FIFO_n_298),
        .\gen_fwft.empty_fwft_i_reg_0 (\gen_fwft.empty_fwft_i_reg ),
        .\gwdc.wr_data_count_i_reg[7] (sig_commit_plus_actual),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_DATA_FIFO_n_303),
        .sig_ok_to_post_rd_addr_i_4(sig_token_cntr_reg[0]),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_i_2_n_0),
        .sig_ok_to_post_rd_addr_reg_0(sig_ok_to_post_rd_addr_reg_0),
        .sig_ok_to_post_rd_addr_reg_1(sig_ok_to_post_rd_addr_i_4_n_0),
        .sig_ok_to_post_rd_addr_reg_2({sig_ok_to_post_rd_addr_i_6_n_0,sig_ok_to_post_rd_addr_i_7_n_0,sig_ok_to_post_rd_addr_i_8_n_0}),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .wr_data_count(sig_data_fifo_wr_cnt),
        .wr_en(wr_en));
  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (I_DATA_FIFO_n_301),
        .Q(sig_rd_empty),
        .SS(SS),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  FDRE #(
    .INIT(1'b0)) 
    \OMIT_UNPACKING.lsig_cmd_loaded_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_298),
        .Q(lsig_cmd_loaded),
        .R(SS));
  LUT4 #(
    .INIT(16'hA956)) 
    sig_ok_to_post_rd_addr_i_10
       (.I0(sig_token_cntr_reg[2]),
        .I1(sig_token_cntr_reg[1]),
        .I2(sig_token_cntr_reg[0]),
        .I3(sig_data_fifo_wr_cnt[3]),
        .O(sig_ok_to_post_rd_addr_i_10_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    sig_ok_to_post_rd_addr_i_11
       (.I0(sig_token_cntr_reg[1]),
        .I1(sig_token_cntr_reg[0]),
        .I2(sig_data_fifo_wr_cnt[2]),
        .O(sig_ok_to_post_rd_addr_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_ok_to_post_rd_addr_i_12
       (.I0(sig_token_cntr_reg[0]),
        .I1(sig_data_fifo_wr_cnt[1]),
        .O(sig_ok_to_post_rd_addr_i_12_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    sig_ok_to_post_rd_addr_i_2
       (.I0(\sig_token_cntr[6]_i_3_n_0 ),
        .I1(sig_token_cntr_reg[6]),
        .I2(sig_token_cntr_reg[5]),
        .O(sig_ok_to_post_rd_addr_i_2_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    sig_ok_to_post_rd_addr_i_4
       (.I0(sig_commit_plus_actual[2]),
        .I1(sig_commit_plus_actual[1]),
        .I2(sig_commit_plus_actual[4]),
        .I3(sig_commit_plus_actual[3]),
        .I4(sig_commit_plus_actual[5]),
        .O(sig_ok_to_post_rd_addr_i_4_n_0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    sig_ok_to_post_rd_addr_i_6
       (.I0(\sig_token_cntr[6]_i_3_n_0 ),
        .I1(sig_token_cntr_reg[5]),
        .I2(sig_token_cntr_reg[6]),
        .I3(sig_data_fifo_wr_cnt[7]),
        .O(sig_ok_to_post_rd_addr_i_6_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    sig_ok_to_post_rd_addr_i_7
       (.I0(sig_token_cntr_reg[5]),
        .I1(\sig_token_cntr[6]_i_3_n_0 ),
        .I2(sig_data_fifo_wr_cnt[6]),
        .O(sig_ok_to_post_rd_addr_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    sig_ok_to_post_rd_addr_i_8
       (.I0(sig_token_cntr_reg[4]),
        .I1(sig_token_cntr_reg[2]),
        .I2(sig_token_cntr_reg[1]),
        .I3(sig_token_cntr_reg[0]),
        .I4(sig_token_cntr_reg[3]),
        .I5(sig_data_fifo_wr_cnt[5]),
        .O(sig_ok_to_post_rd_addr_i_8_n_0));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    sig_ok_to_post_rd_addr_i_9
       (.I0(sig_token_cntr_reg[3]),
        .I1(sig_token_cntr_reg[0]),
        .I2(sig_token_cntr_reg[1]),
        .I3(sig_token_cntr_reg[2]),
        .I4(sig_data_fifo_wr_cnt[4]),
        .O(sig_ok_to_post_rd_addr_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_rd_addr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_303),
        .Q(sig_sf_allow_addr_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_token_cntr[0]_i_1 
       (.I0(sig_token_cntr_reg[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_token_cntr[4]_i_2 
       (.I0(sig_token_cntr_reg[1]),
        .O(p_0_in[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_token_cntr[4]_i_3 
       (.I0(sig_token_cntr_reg[3]),
        .I1(sig_token_cntr_reg[4]),
        .O(\sig_token_cntr[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_token_cntr[4]_i_4 
       (.I0(sig_token_cntr_reg[2]),
        .I1(sig_token_cntr_reg[3]),
        .O(\sig_token_cntr[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_token_cntr[4]_i_5 
       (.I0(sig_token_cntr_reg[1]),
        .I1(sig_token_cntr_reg[2]),
        .O(\sig_token_cntr[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h656A666655555555)) 
    \sig_token_cntr[4]_i_6 
       (.I0(sig_token_cntr_reg[1]),
        .I1(sig_ok_to_post_rd_addr_reg_0),
        .I2(sig_token_cntr_reg[5]),
        .I3(sig_token_cntr_reg[6]),
        .I4(\sig_token_cntr[6]_i_3_n_0 ),
        .I5(\sig_token_cntr_reg[0]_0 ),
        .O(\sig_token_cntr[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h5B55A8AA)) 
    \sig_token_cntr[6]_i_1 
       (.I0(sig_ok_to_post_rd_addr_reg_0),
        .I1(sig_token_cntr_reg[6]),
        .I2(sig_token_cntr_reg[5]),
        .I3(\sig_token_cntr[6]_i_3_n_0 ),
        .I4(\sig_token_cntr_reg[0]_0 ),
        .O(\sig_token_cntr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_token_cntr[6]_i_3 
       (.I0(sig_token_cntr_reg[3]),
        .I1(sig_token_cntr_reg[0]),
        .I2(sig_token_cntr_reg[1]),
        .I3(sig_token_cntr_reg[2]),
        .I4(sig_token_cntr_reg[4]),
        .O(\sig_token_cntr[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_token_cntr[6]_i_4 
       (.I0(sig_token_cntr_reg[5]),
        .I1(sig_token_cntr_reg[6]),
        .O(\sig_token_cntr[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_token_cntr[6]_i_5 
       (.I0(sig_token_cntr_reg[4]),
        .I1(sig_token_cntr_reg[5]),
        .O(\sig_token_cntr[6]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[6]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(sig_token_cntr_reg[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[6]_i_1_n_0 ),
        .D(\sig_token_cntr_reg[4]_i_1_n_7 ),
        .Q(sig_token_cntr_reg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[6]_i_1_n_0 ),
        .D(\sig_token_cntr_reg[4]_i_1_n_6 ),
        .Q(sig_token_cntr_reg[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[6]_i_1_n_0 ),
        .D(\sig_token_cntr_reg[4]_i_1_n_5 ),
        .Q(sig_token_cntr_reg[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[6]_i_1_n_0 ),
        .D(\sig_token_cntr_reg[4]_i_1_n_4 ),
        .Q(sig_token_cntr_reg[4]),
        .R(SS));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_token_cntr_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sig_token_cntr_reg[4]_i_1_n_0 ,\sig_token_cntr_reg[4]_i_1_n_1 ,\sig_token_cntr_reg[4]_i_1_n_2 ,\sig_token_cntr_reg[4]_i_1_n_3 }),
        .CYINIT(sig_token_cntr_reg[0]),
        .DI({sig_token_cntr_reg[3:1],p_0_in[1]}),
        .O({\sig_token_cntr_reg[4]_i_1_n_4 ,\sig_token_cntr_reg[4]_i_1_n_5 ,\sig_token_cntr_reg[4]_i_1_n_6 ,\sig_token_cntr_reg[4]_i_1_n_7 }),
        .S({\sig_token_cntr[4]_i_3_n_0 ,\sig_token_cntr[4]_i_4_n_0 ,\sig_token_cntr[4]_i_5_n_0 ,\sig_token_cntr[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[6]_i_1_n_0 ),
        .D(\sig_token_cntr_reg[6]_i_2_n_7 ),
        .Q(sig_token_cntr_reg[5]),
        .R(SS));
  FDSE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[6]_i_1_n_0 ),
        .D(\sig_token_cntr_reg[6]_i_2_n_6 ),
        .Q(sig_token_cntr_reg[6]),
        .S(SS));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_token_cntr_reg[6]_i_2 
       (.CI(\sig_token_cntr_reg[4]_i_1_n_0 ),
        .CO({\NLW_sig_token_cntr_reg[6]_i_2_CO_UNCONNECTED [3:1],\sig_token_cntr_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sig_token_cntr_reg[4]}),
        .O({\NLW_sig_token_cntr_reg[6]_i_2_O_UNCONNECTED [3:2],\sig_token_cntr_reg[6]_i_2_n_6 ,\sig_token_cntr_reg[6]_i_2_n_7 }),
        .S({1'b0,1'b0,\sig_token_cntr[6]_i_4_n_0 ,\sig_token_cntr[6]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_status_cntl" *) 
module design_1_axi_dma_0_0_axi_datamover_rd_status_cntl
   (D,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_coelsc_tag_reg,
    m_axi_mm2s_aclk,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_stat2rsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_data2rsc_valid,
    sig_data2rsc_decerr);
  output [3:0]D;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input [0:0]sig_coelsc_tag_reg;
  input m_axi_mm2s_aclk;
  input sig_rd_sts_interr_reg0;
  input sig_rd_sts_slverr_reg0;
  input sig_stat2rsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_data2rsc_valid;
  input sig_data2rsc_decerr;

  wire [3:0]D;
  wire m_axi_mm2s_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_coelsc_tag_reg;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire \sig_rd_sts_tag_reg[0]_i_1_n_0 ;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1__0
       (.I0(D[2]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(D[2]),
        .R(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(D[1]),
        .R(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b1),
        .Q(sig_rsc2stat_status_valid),
        .R(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(D[3]),
        .R(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \sig_rd_sts_tag_reg[0]_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_rd_sts_tag_reg[0]_i_2 
       (.I0(sig_rsc2data_ready),
        .I1(sig_data2rsc_valid),
        .O(sig_push_rd_sts_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_coelsc_tag_reg),
        .Q(D[0]),
        .R(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rddata_cntl" *) 
module design_1_axi_dma_0_0_axi_datamover_rddata_cntl
   (sig_coelsc_tag_reg,
    FIFO_Full_reg,
    sig_data2rsc_valid,
    sig_next_calc_error_reg,
    sig_last_mmap_dbeat_reg_reg_0,
    sig_data2addr_stop_req,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_data2rsc_decerr,
    sig_init_done,
    sig_halt_reg_dly3_reg_0,
    sig_inhibit_rdy_n,
    sig_addr_posted_cntr,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_wr_fifo,
    din,
    wr_en,
    m_axi_mm2s_rready,
    m_axi_mm2s_aclk,
    SS,
    sig_init_done_reg,
    sig_sstrb_stop_mask,
    sig_rsc2data_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2data_cmd_valid,
    m_axi_mm2s_rlast,
    D,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    m_axi_mm2s_rvalid,
    full,
    m_axi_mm2s_rresp,
    in,
    sig_rst2all_stop_request,
    \sig_addr_posted_cntr_reg[2]_0 );
  output [0:0]sig_coelsc_tag_reg;
  output FIFO_Full_reg;
  output sig_data2rsc_valid;
  output sig_next_calc_error_reg;
  output sig_last_mmap_dbeat_reg_reg_0;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output sig_data2rsc_decerr;
  output sig_init_done;
  output sig_halt_reg_dly3_reg_0;
  output sig_inhibit_rdy_n;
  output [2:0]sig_addr_posted_cntr;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_slverr_reg0;
  output sig_wr_fifo;
  output [33:0]din;
  output wr_en;
  output m_axi_mm2s_rready;
  input m_axi_mm2s_aclk;
  input [0:0]SS;
  input sig_init_done_reg;
  input [0:0]sig_sstrb_stop_mask;
  input sig_rsc2data_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2data_cmd_valid;
  input m_axi_mm2s_rlast;
  input [1:0]D;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input m_axi_mm2s_rvalid;
  input full;
  input [1:0]m_axi_mm2s_rresp;
  input [69:0]in;
  input sig_rst2all_stop_request;
  input \sig_addr_posted_cntr_reg[2]_0 ;

  wire [1:0]D;
  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_87 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_88 ;
  wire [0:0]SS;
  wire [33:0]din;
  wire full;
  wire [69:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire m_axi_mm2s_rready_INST_0_i_1_n_0;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire [5:0]p_1_in;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_cmd_cmplt_last_dbeat;
  wire [85:0]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire [0:0]sig_coelsc_tag_reg;
  wire \sig_coelsc_tag_reg[0]_i_1_n_0 ;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4__0_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_dly3_reg_0;
  wire sig_halt_reg_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [31:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [31:0]sig_next_strt_strb_reg;
  wire [0:0]sig_next_tag_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire [0:0]sig_sstrb_stop_mask;
  wire sig_stat2rsc_status_ready;
  wire sig_wr_fifo;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_38_n_0 ;

  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ,p_1_in[5:2],\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ,p_1_in[0]}),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_87 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .Q(sig_dbeat_cntr),
        .SS(SS),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out({sig_cmd_fifo_data_out[85:82],sig_cmd_fifo_data_out[80:17],sig_cmd_fifo_data_out[9],sig_cmd_fifo_data_out[0]}),
        .sel(sig_wr_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_88 ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_next_calc_error_reg),
        .sig_dqual_reg_empty_reg_0(sig_data2addr_stop_req),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_i_2_n_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_n_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .\sig_next_tag_reg[0]_i_3 (sig_addr_posted_cntr[2]),
        .\sig_next_tag_reg[0]_i_3_0 (sig_addr_posted_cntr[1]),
        .\sig_next_tag_reg[0]_i_3_1 (sig_addr_posted_cntr[0]),
        .\sig_next_tag_reg[0]_i_3_2 (sig_data2rsc_valid),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  LUT6 #(
    .INIT(64'h0000000000000D00)) 
    m_axi_mm2s_rready_INST_0
       (.I0(full),
        .I1(sig_data2addr_stop_req),
        .I2(sig_data2rsc_valid),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .I5(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .O(m_axi_mm2s_rready));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_mm2s_rready_INST_0_i_1
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(m_axi_mm2s_rready_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hB9996662)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(\sig_addr_posted_cntr_reg[2]_0 ),
        .I1(sig_last_mmap_dbeat_reg_reg_0),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hCCBCC2CC)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg_reg_0),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hAAEAA8AA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg_reg_0),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_cmd_cmplt_reg_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_mm2s_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_coelsc_decerr_reg_i_1__0
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    sig_coelsc_slverr_reg_i_1__0
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7000FFFF)) 
    \sig_coelsc_tag_reg[0]_i_1 
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_rsc2data_ready),
        .I3(sig_data2rsc_valid),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_coelsc_tag_reg[0]_i_2 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg),
        .Q(sig_coelsc_tag_reg),
        .R(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dbeat_cntr[5]),
        .I4(sig_dbeat_cntr[4]),
        .I5(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_dbeat_cntr[7]_i_4__0 
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_87 ),
        .D(p_1_in[0]),
        .Q(sig_dbeat_cntr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_87 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .Q(sig_dbeat_cntr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_87 ),
        .D(p_1_in[2]),
        .Q(sig_dbeat_cntr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_87 ),
        .D(p_1_in[3]),
        .Q(sig_dbeat_cntr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_87 ),
        .D(p_1_in[4]),
        .Q(sig_dbeat_cntr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_87 ),
        .D(p_1_in[5]),
        .Q(sig_dbeat_cntr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_87 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_dbeat_cntr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_87 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .Q(sig_dbeat_cntr[7]),
        .R(SS));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[9]),
        .Q(sig_first_dbeat),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SS));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    sig_last_dbeat_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[1]),
        .I5(sig_last_dbeat_i_3_n_0),
        .O(sig_last_dbeat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_3
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[4]),
        .O(sig_last_dbeat_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1__0
       (.I0(m_axi_mm2s_rlast),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_88 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[85]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[84]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[82]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[49]),
        .Q(sig_next_last_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[59]),
        .Q(sig_next_last_strb_reg[10]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[60]),
        .Q(sig_next_last_strb_reg[11]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[61]),
        .Q(sig_next_last_strb_reg[12]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[62]),
        .Q(sig_next_last_strb_reg[13]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[63]),
        .Q(sig_next_last_strb_reg[14]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[64]),
        .Q(sig_next_last_strb_reg[15]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[65]),
        .Q(sig_next_last_strb_reg[16]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[66]),
        .Q(sig_next_last_strb_reg[17]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[67]),
        .Q(sig_next_last_strb_reg[18]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[68]),
        .Q(sig_next_last_strb_reg[19]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[50]),
        .Q(sig_next_last_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[69]),
        .Q(sig_next_last_strb_reg[20]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[70]),
        .Q(sig_next_last_strb_reg[21]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[71]),
        .Q(sig_next_last_strb_reg[22]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[72]),
        .Q(sig_next_last_strb_reg[23]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[73]),
        .Q(sig_next_last_strb_reg[24]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[74]),
        .Q(sig_next_last_strb_reg[25]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[75]),
        .Q(sig_next_last_strb_reg[26]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[76]),
        .Q(sig_next_last_strb_reg[27]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[77]),
        .Q(sig_next_last_strb_reg[28]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[78]),
        .Q(sig_next_last_strb_reg[29]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[51]),
        .Q(sig_next_last_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[79]),
        .Q(sig_next_last_strb_reg[30]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[80]),
        .Q(sig_next_last_strb_reg[31]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[52]),
        .Q(sig_next_last_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[53]),
        .Q(sig_next_last_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[54]),
        .Q(sig_next_last_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[55]),
        .Q(sig_next_last_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[56]),
        .Q(sig_next_last_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[57]),
        .Q(sig_next_last_strb_reg[8]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[58]),
        .Q(sig_next_last_strb_reg[9]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[83]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[27]),
        .Q(sig_next_strt_strb_reg[10]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[28]),
        .Q(sig_next_strt_strb_reg[11]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[29]),
        .Q(sig_next_strt_strb_reg[12]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[30]),
        .Q(sig_next_strt_strb_reg[13]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[31]),
        .Q(sig_next_strt_strb_reg[14]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[32]),
        .Q(sig_next_strt_strb_reg[15]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[33]),
        .Q(sig_next_strt_strb_reg[16]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[34]),
        .Q(sig_next_strt_strb_reg[17]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[35]),
        .Q(sig_next_strt_strb_reg[18]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[36]),
        .Q(sig_next_strt_strb_reg[19]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[37]),
        .Q(sig_next_strt_strb_reg[20]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[38]),
        .Q(sig_next_strt_strb_reg[21]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[39]),
        .Q(sig_next_strt_strb_reg[22]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[40]),
        .Q(sig_next_strt_strb_reg[23]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[41]),
        .Q(sig_next_strt_strb_reg[24]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[42]),
        .Q(sig_next_strt_strb_reg[25]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[43]),
        .Q(sig_next_strt_strb_reg[26]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[44]),
        .Q(sig_next_strt_strb_reg[27]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[45]),
        .Q(sig_next_strt_strb_reg[28]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[46]),
        .Q(sig_next_strt_strb_reg[29]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[47]),
        .Q(sig_next_strt_strb_reg[30]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[48]),
        .Q(sig_next_strt_strb_reg[31]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[22]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_strt_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_strt_strb_reg[8]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_strt_strb_reg[9]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[0]),
        .Q(sig_next_tag_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(D[0]),
        .O(sig_rd_sts_interr_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1__0
       (.I0(sig_data2rsc_slverr),
        .I1(D[1]),
        .O(sig_rd_sts_slverr_reg0));
  LUT3 #(
    .INIT(8'hF4)) 
    \sig_sstrb_stop_mask[31]_i_1 
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .I2(sig_sstrb_stop_mask),
        .O(sig_halt_reg_dly3_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_10 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[26]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[26]),
        .I4(sig_data2addr_stop_req),
        .O(din[26]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_11 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[25]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[25]),
        .I4(sig_data2addr_stop_req),
        .O(din[25]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_12 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[24]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[24]),
        .I4(sig_data2addr_stop_req),
        .O(din[24]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_13 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[23]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[23]),
        .I4(sig_data2addr_stop_req),
        .O(din[23]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_14 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[22]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[22]),
        .I4(sig_data2addr_stop_req),
        .O(din[22]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_15 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[21]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[21]),
        .I4(sig_data2addr_stop_req),
        .O(din[21]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_16 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[20]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[20]),
        .I4(sig_data2addr_stop_req),
        .O(din[20]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_17 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[19]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[19]),
        .I4(sig_data2addr_stop_req),
        .O(din[19]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_18 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[18]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[18]),
        .I4(sig_data2addr_stop_req),
        .O(din[18]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_19 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[17]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[17]),
        .I4(sig_data2addr_stop_req),
        .O(din[17]));
  LUT6 #(
    .INIT(64'h0000000003030100)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(sig_data2rsc_valid),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_i_38_n_0 ),
        .I2(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I3(m_axi_mm2s_rvalid),
        .I4(sig_data2addr_stop_req),
        .I5(full),
        .O(wr_en));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_20 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[16]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[16]),
        .I4(sig_data2addr_stop_req),
        .O(din[16]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_21 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[15]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[15]),
        .I4(sig_data2addr_stop_req),
        .O(din[15]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_22 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[14]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[14]),
        .I4(sig_data2addr_stop_req),
        .O(din[14]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_23 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[13]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[13]),
        .I4(sig_data2addr_stop_req),
        .O(din[13]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_24 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[12]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[12]),
        .I4(sig_data2addr_stop_req),
        .O(din[12]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_25 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[11]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[11]),
        .I4(sig_data2addr_stop_req),
        .O(din[11]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_26 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[10]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[10]),
        .I4(sig_data2addr_stop_req),
        .O(din[10]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_27 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[9]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[9]),
        .I4(sig_data2addr_stop_req),
        .O(din[9]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_28 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[8]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[8]),
        .I4(sig_data2addr_stop_req),
        .O(din[8]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_29 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[7]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[7]),
        .I4(sig_data2addr_stop_req),
        .O(din[7]));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_cmd_cmplt_reg),
        .I5(m_axi_mm2s_rlast),
        .O(din[33]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_30 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[6]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[6]),
        .I4(sig_data2addr_stop_req),
        .O(din[6]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_31 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[5]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[5]),
        .I4(sig_data2addr_stop_req),
        .O(din[5]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_32 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[4]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[4]),
        .I4(sig_data2addr_stop_req),
        .O(din[4]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_33 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[3]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[3]),
        .I4(sig_data2addr_stop_req),
        .O(din[3]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_34 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[2]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_data2addr_stop_req),
        .O(din[2]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_35 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[1]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_data2addr_stop_req),
        .O(din[1]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_36 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[0]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_data2addr_stop_req),
        .O(din[0]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_38 
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4 
       (.I0(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_eof_reg),
        .I5(m_axi_mm2s_rlast),
        .O(din[32]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_5 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[31]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[31]),
        .I4(sig_data2addr_stop_req),
        .O(din[31]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_6 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[30]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[30]),
        .I4(sig_data2addr_stop_req),
        .O(din[30]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_7 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[29]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[29]),
        .I4(sig_data2addr_stop_req),
        .O(din[29]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_8 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[28]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[28]),
        .I4(sig_data2addr_stop_req),
        .O(din[28]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_9 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[27]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[27]),
        .I4(sig_data2addr_stop_req),
        .O(din[27]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module design_1_axi_dma_0_0_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_rst2all_stop_request_0,
    sig_stream_rst,
    SR,
    sig_s_h_halt_reg_reg_0,
    sig_s_h_halt_reg_reg_1,
    s2mm_halt_cmplt,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    m_axi_s2mm_aclk,
    sig_s_h_halt_reg_reg_2,
    sig_clr_dbc_reg,
    sig_data2addr_stop_req,
    sig_halt_reg,
    sig_wsc2rst_stop_cmplt,
    addr2stat_calc_error,
    sig_addr_reg_empty,
    sig_data2rst_stop_cmplt);
  output sig_cmd_stat_rst_user_reg_n_cdc_from;
  output sig_rst2all_stop_request_0;
  output sig_stream_rst;
  output [0:0]SR;
  output sig_s_h_halt_reg_reg_0;
  output sig_s_h_halt_reg_reg_1;
  output s2mm_halt_cmplt;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input m_axi_s2mm_aclk;
  input sig_s_h_halt_reg_reg_2;
  input sig_clr_dbc_reg;
  input sig_data2addr_stop_req;
  input sig_halt_reg;
  input sig_wsc2rst_stop_cmplt;
  input addr2stat_calc_error;
  input sig_addr_reg_empty;
  input sig_data2rst_stop_cmplt;

  wire [0:0]SR;
  wire addr2stat_calc_error;
  wire m_axi_s2mm_aclk;
  wire s2mm_halt_cmplt;
  wire sig_addr_reg_empty;
  wire sig_clr_dbc_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2addr_stop_req;
  wire sig_data2rst_stop_cmplt;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_reg;
  wire sig_rst2all_stop_request_0;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_s_h_halt_reg_reg_1;
  wire sig_s_h_halt_reg_reg_2;
  wire sig_stream_rst;
  wire sig_wsc2rst_stop_cmplt;

  LUT2 #(
    .INIT(4'hD)) 
    \sig_byte_cntr[9]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_clr_dbc_reg),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0800000)) 
    sig_halt_cmplt_i_1
       (.I0(sig_wsc2rst_stop_cmplt),
        .I1(addr2stat_calc_error),
        .I2(sig_data2addr_stop_req),
        .I3(sig_addr_reg_empty),
        .I4(sig_data2rst_stop_cmplt),
        .I5(s2mm_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(s2mm_halt_cmplt),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request_0),
        .I1(sig_halt_reg),
        .O(sig_s_h_halt_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1__0
       (.I0(sig_rst2all_stop_request_0),
        .I1(sig_data2addr_stop_req),
        .O(sig_s_h_halt_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_2),
        .Q(sig_rst2all_stop_request_0),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_strb_reg_out[31]_i_1__3 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module design_1_axi_dma_0_0_axi_datamover_reset_29
   (sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_rst2all_stop_request,
    SS,
    mm2s_halt_cmplt,
    out,
    m_axi_mm2s_aclk,
    sig_s_h_halt_reg_reg_0,
    sig_halt_cmplt_reg_0,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr);
  output sig_cmd_stat_rst_user_reg_n_cdc_from;
  output sig_rst2all_stop_request;
  output [0:0]SS;
  output mm2s_halt_cmplt;
  input out;
  input m_axi_mm2s_aclk;
  input sig_s_h_halt_reg_reg_0;
  input sig_halt_cmplt_reg_0;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;

  wire [0:0]SS;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt_cmplt;
  wire out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_next_calc_error_reg;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444445)) 
    sig_halt_cmplt_i_1
       (.I0(sig_halt_cmplt_reg_0),
        .I1(sig_next_calc_error_reg),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[2]),
        .I5(mm2s_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(mm2s_halt_cmplt),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_0),
        .Q(sig_rst2all_stop_request),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(SS));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_full_wrap" *) 
module design_1_axi_dma_0_0_axi_datamover_s2mm_full_wrap
   (sig_rst2all_stop_request_0,
    s_axis_s2mm_cmd_tready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    D,
    s2mm_halt_cmplt,
    s_axis_s2mm_tready,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_bready,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_s2mm_aclk,
    sig_s_h_halt_reg_reg,
    s2mm_sts_received,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    s_axis_s2mm_cmd_tvalid_split,
    m_axis_s2mm_sts_tready,
    m_axi_s2mm_awready,
    m_axi_s2mm_wready,
    E,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tkeep,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid);
  output sig_rst2all_stop_request_0;
  output s_axis_s2mm_cmd_tready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output [13:0]D;
  output s2mm_halt_cmplt;
  output s_axis_s2mm_tready;
  output [31:0]m_axi_s2mm_awaddr;
  output [4:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_bready;
  output m_axi_s2mm_wvalid;
  output [255:0]m_axi_s2mm_wdata;
  output [31:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_s2mm_aclk;
  input sig_s_h_halt_reg_reg;
  input s2mm_sts_received;
  input \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input s_axis_s2mm_cmd_tvalid_split;
  input m_axis_s2mm_sts_tready;
  input m_axi_s2mm_awready;
  input m_axi_s2mm_wready;
  input [0:0]E;
  input [46:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;
  input [255:0]s_axis_s2mm_tdata;
  input s_axis_s2mm_tlast;
  input s_axis_s2mm_tvalid;
  input [31:0]s_axis_s2mm_tkeep;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;

  wire [13:0]D;
  wire [0:0]E;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_12 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_44 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_45 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_46 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_47 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_48 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_49 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_50 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_51 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_52 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_53 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_54 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_297 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_298 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_299 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_300 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_301 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_302 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_4 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire I_ADDR_CNTL_n_4;
  wire I_CMD_STATUS_n_22;
  wire I_CMD_STATUS_n_23;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire I_RESET_n_3;
  wire I_RESET_n_4;
  wire I_RESET_n_5;
  wire I_WR_DATA_CNTL_n_0;
  wire I_WR_DATA_CNTL_n_24;
  wire I_WR_DATA_CNTL_n_26;
  wire I_WR_DATA_CNTL_n_27;
  wire I_WR_STATUS_CNTLR_n_0;
  wire [46:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire dre2skid_wready;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [4:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [255:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [31:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire s2mm_decerr_i;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s2mm_sts_received;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [255:0]s_axis_s2mm_tdata;
  wire [31:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire [9:0]sig_adjusted_addr_incr;
  wire [4:0]sig_child_addr_cntr_lsh_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire [66:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2rst_stop_cmplt;
  wire sig_data2skid_wlast;
  wire [31:0]sig_data2skid_wstrb;
  wire sig_data2skid_wvalid;
  wire [13:0]sig_data2wsc_bytes_rcvd;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_eop;
  wire sig_data2wsc_valid;
  wire sig_dre2ibtt_eop;
  wire [255:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast;
  wire [31:0]sig_dre2ibtt_tstrb;
  wire sig_good_strm_dbeat9_out;
  wire sig_halt_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire [5:0]sig_ibtt2wdc_stbs_asserted;
  wire [255:0]sig_ibtt2wdc_tdata;
  wire sig_ibtt2wdc_tlast;
  wire [31:0]sig_ibtt2wdc_tstrb;
  wire sig_ibtt2wdc_tvalid;
  wire sig_input_reg_empty;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire [31:0]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_calc_error;
  wire sig_mstr2addr_cmd_valid;
  wire [4:0]sig_mstr2addr_len;
  wire sig_mstr2data_cmd_last;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_sequential;
  wire [13:0]sig_mstr2dre_btt;
  wire sig_mstr2dre_calc_error;
  wire sig_mstr2dre_cmd_cmplt;
  wire sig_mstr2dre_cmd_valid;
  wire sig_psm_halt;
  wire sig_push_input_reg14_out;
  wire sig_rst2all_stop_request_0;
  wire sig_s_h_halt_reg_reg;
  wire sig_sf2pcc_cmd_cmplt;
  wire sig_sf2pcc_packet_eop;
  wire [9:0]sig_sf2pcc_xfer_bytes;
  wire sig_skid2data_wready;
  wire sig_stat2wsc_status_ready;
  wire sig_status_push_ok;
  wire sig_stop_request;
  wire [31:0]sig_strb_skid_mux_out;
  wire [31:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2rst_stop_cmplt;
  wire [34:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [5:0]sig_xd_fifo_data_in;
  wire [255:0]skid2dre_wdata;
  wire skid2dre_wlast;
  wire [31:0]skid2dre_wstrb;
  wire skid2dre_wvalid;

  design_1_axi_dma_0_0_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF 
       (.E(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_4 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_data(skid2dre_wdata),
        .m_last(skid2dre_wlast),
        .m_strb(skid2dre_wstrb),
        .m_valid(skid2dre_wvalid),
        .out(p_0_in2_in),
        .s2mm_strm_wready(dre2skid_wready),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_s_ready_out_reg_0(I_WR_DATA_CNTL_n_27),
        .sig_sready_stop_reg_reg_0(I_WR_DATA_CNTL_n_26),
        .sig_stop_request(sig_stop_request),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_axi_datamover_indet_btt \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT 
       (.CO(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ),
        .DI({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 }),
        .E(I_WR_DATA_CNTL_n_24),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29 }),
        .Q(sig_xd_fifo_data_in),
        .S({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_297 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_298 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_299 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_300 }),
        .SR(I_RESET_n_3),
        .din({sig_dre2ibtt_eop,sig_dre2ibtt_tlast,sig_dre2ibtt_tstrb,sig_dre2ibtt_tdata}),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_12 ),
        .\gen_fwft.empty_fwft_i_reg (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 }),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ),
        .rd_en(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_44 ),
        .sig_adjusted_addr_incr(sig_adjusted_addr_incr),
        .\sig_burst_dbeat_cntr_reg[3]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ),
        .\sig_burst_dbeat_cntr_reg[3]_1 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .\sig_byte_cntr_reg[7]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_301 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_302 }),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[3] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_45 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_46 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_47 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_48 }),
        .\sig_child_addr_cntr_lsh_reg[7] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_49 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_50 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_51 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_52 }),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbc_reg_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .\sig_data_reg_out_reg[261] ({sig_ibtt2wdc_stbs_asserted,sig_ibtt2wdc_tdata}),
        .sig_eop_halt_xfer(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_m_valid_out_reg(sig_ibtt2wdc_tvalid),
        .sig_m_valid_out_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23 ),
        .sig_m_valid_out_reg_1(sig_good_strm_dbeat9_out),
        .\sig_strb_reg_out_reg[31] (sig_ibtt2wdc_tstrb),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready));
  design_1_axi_dma_0_0_axi_datamover_ibttcc \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC 
       (.CO(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ),
        .DI({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 }),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29 }),
        .Q({sig_cmd2mstr_command[66:35],sig_cmd2mstr_command[26],sig_cmd2mstr_command[13:0]}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] (\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_54 ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_53 ),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_12 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_45 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_46 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_47 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_48 }),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_49 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_50 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_51 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_52 }),
        .in({sig_mstr2addr_calc_error,sig_mstr2data_cmd_last,sig_mstr2data_sequential,sig_mstr2addr_len,sig_mstr2addr_addr[4:0]}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mstr2addr_burst(sig_mstr2addr_burst),
        .rd_en(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_44 ),
        .sig_adjusted_addr_incr(sig_adjusted_addr_incr),
        .sig_calc_error_reg_reg_0(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .sig_calc_error_reg_reg_1(I_CMD_STATUS_n_23),
        .\sig_child_addr_cntr_lsh_reg[4]_0 (sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7]_0 ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 }),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_4),
        .sig_cmd2data_valid_reg_0(I_WR_DATA_CNTL_n_0),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_psm_halt(sig_psm_halt),
        .sig_push_input_reg14_out(sig_push_input_reg14_out),
        .sig_realign_calc_err_reg_reg_0({sig_mstr2dre_calc_error,sig_mstr2dre_cmd_cmplt,sig_mstr2dre_btt}),
        .sig_realign_calc_err_reg_reg_1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3 ),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ),
        .\sig_xfer_addr_reg_reg[31]_0 (sig_mstr2addr_addr[31:5]),
        .sig_xfer_is_seq_reg_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ));
  design_1_axi_dma_0_0_axi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.D(skid2dre_wdata),
        .E(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_4 ),
        .FIFO_Full_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3 ),
        .Q(sig_xd_fifo_data_in),
        .S({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_297 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_298 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_299 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_300 }),
        .din({sig_dre2ibtt_eop,sig_dre2ibtt_tlast,sig_dre2ibtt_tstrb,sig_dre2ibtt_tdata}),
        .empty(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .in({sig_mstr2dre_calc_error,sig_mstr2dre_cmd_cmplt,sig_mstr2dre_btt}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_last(skid2dre_wlast),
        .m_strb(skid2dre_wstrb),
        .m_valid(skid2dre_wvalid),
        .out(dre2skid_wready),
        .\sig_byte_cntr_reg[3] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24 ),
        .\sig_byte_cntr_reg[5] ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_301 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_302 }),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_eop_halt_xfer(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ),
        .sig_eop_sent_reg_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_last_reg_out_reg(p_0_in2_in),
        .sig_m_valid_out_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_4),
        .addr2data_addr_posted(sig_addr2data_addr_posted),
        .addr2stat_calc_error(sig_addr2wsc_calc_error),
        .in({sig_mstr2addr_calc_error,sig_mstr2addr_burst,sig_mstr2addr_len,sig_mstr2addr_addr}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  design_1_axi_dma_0_0_axi_datamover_cmd_status__parameterized0 I_CMD_STATUS
       (.D(D),
        .E(E),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .Q({sig_cmd2mstr_command[66:35],sig_cmd2mstr_command[26],sig_cmd2mstr_command[13:0]}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] (I_CMD_STATUS_n_23),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] (sig_status_push_ok),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (I_CMD_STATUS_n_22),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s2mm_sts_received(s2mm_sts_received),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .sig_calc_error_reg_reg(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_54 ),
        .sig_calc_error_reg_reg_0(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_53 ),
        .sig_calc_error_reg_reg_1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0 ),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_push_input_reg14_out(sig_push_input_reg14_out),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .wsc2stat_status({sig_wsc2stat_status[34],sig_wsc2stat_status[21:8],sig_wsc2stat_status[6:4]}),
        .wsc2stat_status_valid(sig_wsc2stat_status_valid));
  design_1_axi_dma_0_0_axi_datamover_reset I_RESET
       (.SR(I_RESET_n_3),
        .addr2stat_calc_error(sig_addr2wsc_calc_error),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_halt_reg(sig_halt_reg),
        .sig_rst2all_stop_request_0(sig_rst2all_stop_request_0),
        .sig_s_h_halt_reg_reg_0(I_RESET_n_4),
        .sig_s_h_halt_reg_reg_1(I_RESET_n_5),
        .sig_s_h_halt_reg_reg_2(sig_s_h_halt_reg_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2rst_stop_cmplt(sig_wsc2rst_stop_cmplt));
  design_1_axi_dma_0_0_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D(sig_ibtt2wdc_tdata),
        .Q(sig_strb_skid_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(p_0_in3_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2skid_wvalid(sig_data2skid_wvalid),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_s_ready_out_reg_0(sig_skid2data_wready),
        .\sig_strb_reg_out_reg[31]_0 (sig_strb_skid_mux_out),
        .\sig_strb_skid_reg_reg[31]_0 (sig_data2skid_wstrb),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.E(I_WR_DATA_CNTL_n_24),
        .FIFO_Full_reg(I_WR_DATA_CNTL_n_0),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 (sig_good_strm_dbeat9_out),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 (sig_ibtt2wdc_tvalid),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1 (sig_ibtt2wdc_stbs_asserted),
        .\GEN_INDET_BTT.lsig_eop_reg_reg_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23 ),
        .Q(sig_strb_skid_reg),
        .addr2data_addr_posted(sig_addr2data_addr_posted),
        .in({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2skid_wvalid(sig_data2skid_wvalid),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_dqual_reg_empty_reg_0(sig_skid2data_wready),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_dly3_reg_0(I_WR_DATA_CNTL_n_27),
        .sig_halt_reg_reg_0(I_RESET_n_4),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_last_reg_out_reg(p_0_in3_in),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg_0({sig_mstr2addr_calc_error,sig_mstr2data_cmd_last,sig_mstr2data_sequential,sig_mstr2addr_len,sig_mstr2addr_addr[4:0]}),
        .sig_push_to_wsc_reg_0(I_WR_STATUS_CNTLR_n_0),
        .sig_single_dbeat_reg_0(sig_data2skid_wstrb),
        .sig_sready_stop_reg_reg(I_WR_DATA_CNTL_n_26),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stop_request(sig_stop_request),
        .\sig_strb_reg_out_reg[31] (sig_ibtt2wdc_tstrb),
        .\sig_strb_skid_reg_reg[31] (sig_strb_skid_mux_out),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .wsc2stat_status_valid(sig_wsc2stat_status_valid));
  design_1_axi_dma_0_0_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.FIFO_Full_reg(I_WR_STATUS_CNTLR_n_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (I_CMD_STATUS_n_22),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 (sig_status_push_ok),
        .addr2data_addr_posted(sig_addr2data_addr_posted),
        .addr2stat_calc_error(sig_addr2wsc_calc_error),
        .in({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg_0(I_RESET_n_5),
        .sig_inhibit_rdy_n(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2rst_stop_cmplt(sig_wsc2rst_stop_cmplt),
        .wsc2stat_status({sig_wsc2stat_status[34],sig_wsc2stat_status[21:8],sig_wsc2stat_status[6:4]}),
        .wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_realign" *) 
module design_1_axi_dma_0_0_axi_datamover_s2mm_realign
   (out,
    sig_m_valid_out_reg,
    empty,
    FIFO_Full_reg,
    E,
    din,
    sig_inhibit_rdy_n,
    sig_eop_halt_xfer,
    S,
    \sig_byte_cntr_reg[5] ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    m_last,
    sig_eop_sent_reg_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_strb,
    sig_last_reg_out_reg,
    sig_mstr2dre_cmd_valid,
    m_valid,
    in,
    D,
    Q,
    \sig_byte_cntr_reg[3] );
  output out;
  output sig_m_valid_out_reg;
  output empty;
  output FIFO_Full_reg;
  output [0:0]E;
  output [289:0]din;
  output sig_inhibit_rdy_n;
  output sig_eop_halt_xfer;
  output [3:0]S;
  output [1:0]\sig_byte_cntr_reg[5] ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input m_last;
  input sig_eop_sent_reg_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [31:0]m_strb;
  input sig_last_reg_out_reg;
  input sig_mstr2dre_cmd_valid;
  input m_valid;
  input [15:0]in;
  input [255:0]D;
  input [5:0]Q;
  input \sig_byte_cntr_reg[3] ;

  wire [255:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_300 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_301 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_303 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_8 ;
  wire I_DRE_CNTL_FIFO_n_1;
  wire I_DRE_CNTL_FIFO_n_17;
  wire I_DRE_CNTL_FIFO_n_23;
  wire \I_MSSAI_SKID_BUF/sig_reset_reg ;
  wire [5:0]Q;
  wire [3:0]S;
  wire [289:0]din;
  wire empty;
  wire [15:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire m_last;
  wire [31:0]m_strb;
  wire m_valid;
  wire out;
  wire [1:1]p_0_in;
  wire \sig_byte_cntr_reg[3] ;
  wire [1:0]\sig_byte_cntr_reg[5] ;
  wire [19:6]sig_cmd_fifo_data_out;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [2:0]sig_cmdcntl_sm_state;
  wire [2:0]sig_cmdcntl_sm_state_ns;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_last_reg_out_reg;
  wire sig_m_valid_out_reg;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire [1:1]sig_next_strt_offset_reg;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;

  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[0]),
        .Q(sig_cmdcntl_sm_state[0]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[1]),
        .Q(sig_cmdcntl_sm_state[1]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[2]),
        .Q(sig_cmdcntl_sm_state[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_301 ),
        .Q(lsig_cmd_fetch_pause),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_300 ),
        .Q(sig_need_cmd_flush),
        .R(1'b0));
  design_1_axi_dma_0_0_axi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.D(p_0_in),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (I_DRE_CNTL_FIFO_n_1),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_303 ),
        .Q({sig_next_strt_offset_reg,\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_8 }),
        .S(S),
        .din({din[289:281],din[279:265],din[263:260],din[258:0]}),
        .empty(empty),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] (din[280]),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] (din[259]),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] (din[264]),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_last(m_last),
        .m_strb(m_strb),
        .m_valid(m_valid),
        .out(out),
        .\sig_btt_cntr_dup_reg[13]_0 (sig_cmd_fifo_data_out),
        .sig_btt_eq_0_reg_0(I_DRE_CNTL_FIFO_n_17),
        .\sig_byte_cntr_reg[3] (\sig_byte_cntr_reg[3] ),
        .\sig_byte_cntr_reg[5] (\sig_byte_cntr_reg[5] ),
        .\sig_byte_cntr_reg[7] (Q),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_300 ),
        .\sig_data_skid_reg_reg[255] (D),
        .sig_eop_halt_xfer_reg_0(sig_eop_halt_xfer),
        .sig_eop_sent_reg_reg_0(sig_eop_sent_reg_reg),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_301 ),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_reset_reg(\I_MSSAI_SKID_BUF/sig_reset_reg ),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(sig_cmdcntl_sm_state[1]),
        .sig_sm_pop_cmd_fifo_reg_0(I_DRE_CNTL_FIFO_n_23),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 I_DRE_CNTL_FIFO
       (.D(p_0_in),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_303 ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (I_DRE_CNTL_FIFO_n_23),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 (sig_cmdcntl_sm_state),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (I_DRE_CNTL_FIFO_n_1),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (sig_cmdcntl_sm_state_ns),
        .Q({sig_next_strt_offset_reg,\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_8 }),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_reset_reg(\I_MSSAI_SKID_BUF/sig_reset_reg ),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(I_DRE_CNTL_FIFO_n_17),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_dre_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_cmd_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_cmd_fifo_ns),
        .Q(sig_sm_pop_cmd_fifo),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_scatter" *) 
module design_1_axi_dma_0_0_axi_datamover_s2mm_scatter
   (out,
    sig_m_valid_out_reg,
    empty,
    sig_reset_reg,
    sig_cmd_full,
    sig_scatter2drc_cmd_ready,
    E,
    Q,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ,
    din,
    sig_eop_halt_xfer_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_out_reg_0,
    sig_sm_pop_cmd_fifo_ns,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    S,
    \sig_byte_cntr_reg[5] ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    m_last,
    sig_eop_sent_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_sm_ld_dre_cmd,
    m_strb,
    sig_last_reg_out_reg,
    lsig_cmd_fetch_pause,
    sig_sm_pop_cmd_fifo,
    sig_need_cmd_flush,
    m_valid,
    sig_btt_eq_0_reg_0,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    \sig_btt_cntr_dup_reg[13]_0 ,
    D,
    sig_sm_pop_cmd_fifo_reg,
    sig_sm_pop_cmd_fifo_reg_0,
    \sig_data_skid_reg_reg[255] ,
    \sig_byte_cntr_reg[7] ,
    \sig_byte_cntr_reg[3] );
  output out;
  output sig_m_valid_out_reg;
  output empty;
  output sig_reset_reg;
  output sig_cmd_full;
  output sig_scatter2drc_cmd_ready;
  output [0:0]E;
  output [1:0]Q;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ;
  output [286:0]din;
  output sig_eop_halt_xfer_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_m_valid_out_reg_0;
  output sig_sm_pop_cmd_fifo_ns;
  output \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output [3:0]S;
  output [1:0]\sig_byte_cntr_reg[5] ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input m_last;
  input sig_eop_sent_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_sm_ld_dre_cmd;
  input [31:0]m_strb;
  input sig_last_reg_out_reg;
  input lsig_cmd_fetch_pause;
  input sig_sm_pop_cmd_fifo;
  input sig_need_cmd_flush;
  input m_valid;
  input sig_btt_eq_0_reg_0;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  input [13:0]\sig_btt_cntr_dup_reg[13]_0 ;
  input [0:0]D;
  input [0:0]sig_sm_pop_cmd_fifo_reg;
  input sig_sm_pop_cmd_fifo_reg_0;
  input [255:0]\sig_data_skid_reg_reg[255] ;
  input [5:0]\sig_byte_cntr_reg[7] ;
  input \sig_byte_cntr_reg[3] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire I_MSSAI_SKID_BUF_n_311;
  wire I_MSSAI_SKID_BUF_n_314;
  wire I_MSSAI_SKID_BUF_n_320;
  wire I_MSSAI_SKID_BUF_n_321;
  wire I_MSSAI_SKID_BUF_n_40;
  wire I_MSSAI_SKID_BUF_n_41;
  wire I_MSSAI_SKID_BUF_n_42;
  wire I_MSSAI_SKID_BUF_n_43;
  wire I_MSSAI_SKID_BUF_n_44;
  wire I_MSSAI_SKID_BUF_n_45;
  wire I_MSSAI_SKID_BUF_n_46;
  wire I_MSSAI_SKID_BUF_n_47;
  wire I_MSSAI_SKID_BUF_n_48;
  wire I_MSSAI_SKID_BUF_n_49;
  wire I_MSSAI_SKID_BUF_n_5;
  wire I_MSSAI_SKID_BUF_n_50;
  wire I_MSSAI_SKID_BUF_n_51;
  wire I_MSSAI_SKID_BUF_n_52;
  wire I_MSSAI_SKID_BUF_n_53;
  wire I_MSSAI_SKID_BUF_n_7;
  wire I_SCATTER_STROBE_GEN_n_0;
  wire I_TSTRB_FIFO_n_0;
  wire I_TSTRB_FIFO_n_38;
  wire I_TSTRB_FIFO_n_39;
  wire I_TSTRB_FIFO_n_40;
  wire I_TSTRB_FIFO_n_41;
  wire I_TSTRB_FIFO_n_42;
  wire I_TSTRB_FIFO_n_43;
  wire I_TSTRB_FIFO_n_44;
  wire I_TSTRB_FIFO_n_45;
  wire I_TSTRB_FIFO_n_46;
  wire I_TSTRB_FIFO_n_47;
  wire I_TSTRB_FIFO_n_49;
  wire I_TSTRB_FIFO_n_50;
  wire I_TSTRB_FIFO_n_54;
  wire I_TSTRB_FIFO_n_56;
  wire I_TSTRB_FIFO_n_57;
  wire I_TSTRB_FIFO_n_58;
  wire [1:0]Q;
  wire [3:0]S;
  wire SLICE_INSERTION_n_10;
  wire SLICE_INSERTION_n_11;
  wire SLICE_INSERTION_n_12;
  wire SLICE_INSERTION_n_13;
  wire SLICE_INSERTION_n_17;
  wire SLICE_INSERTION_n_18;
  wire SLICE_INSERTION_n_19;
  wire SLICE_INSERTION_n_7;
  wire SLICE_INSERTION_n_8;
  wire SLICE_INSERTION_n_9;
  wire [286:0]din;
  wire empty;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_absorb2tlast;
  wire [0:0]lsig_start_vect;
  wire m_axi_s2mm_aclk;
  wire m_last;
  wire [31:0]m_strb;
  wire m_valid;
  wire out;
  wire [4:0]p_0_in;
  wire p_0_in5_in;
  wire [13:0]sel0;
  wire [4:0]sig_btt_cntr;
  wire sig_btt_cntr0;
  wire sig_btt_cntr02_out;
  wire [13:5]sig_btt_cntr__0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [13:0]sig_btt_cntr_dup;
  wire [13:0]\sig_btt_cntr_dup_reg[13]_0 ;
  wire [13:0]sig_btt_cntr_prv0;
  wire sig_btt_cntr_prv0_carry__0_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_1;
  wire sig_btt_cntr_prv0_carry__0_n_2;
  wire sig_btt_cntr_prv0_carry__0_n_3;
  wire sig_btt_cntr_prv0_carry__1_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_1;
  wire sig_btt_cntr_prv0_carry__1_n_2;
  wire sig_btt_cntr_prv0_carry__1_n_3;
  wire sig_btt_cntr_prv0_carry__2_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__2_n_3;
  wire sig_btt_cntr_prv0_carry_i_1_n_0;
  wire sig_btt_cntr_prv0_carry_i_2_n_0;
  wire sig_btt_cntr_prv0_carry_i_3_n_0;
  wire sig_btt_cntr_prv0_carry_i_4_n_0;
  wire sig_btt_cntr_prv0_carry_n_0;
  wire sig_btt_cntr_prv0_carry_n_1;
  wire sig_btt_cntr_prv0_carry_n_2;
  wire sig_btt_cntr_prv0_carry_n_3;
  wire sig_btt_eq_0__0;
  wire sig_btt_eq_0_i_4_n_0;
  wire sig_btt_eq_0_i_5_n_0;
  wire sig_btt_eq_0_i_6_n_0;
  wire sig_btt_eq_0_reg_0;
  wire sig_btt_lteq_max_first_incr;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_2;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_3;
  wire sig_btt_lteq_max_first_incr0_carry_i_1_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_2_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_3_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_4_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_5_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_6_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_7_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_1;
  wire sig_btt_lteq_max_first_incr0_carry_n_2;
  wire sig_btt_lteq_max_first_incr0_carry_n_3;
  wire \sig_byte_cntr_reg[3] ;
  wire [1:0]\sig_byte_cntr_reg[5] ;
  wire [5:0]\sig_byte_cntr_reg[7] ;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [4:0]sig_curr_strt_offset;
  wire sig_curr_strt_offset0;
  wire [255:0]\sig_data_skid_reg_reg[255] ;
  wire [4:0]sig_end_offset_un;
  wire sig_eop_halt_xfer_reg_0;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg_reg_0;
  wire [4:0]sig_fifo_mssai;
  wire sig_fifo_mssai0;
  wire [4:1]sig_fifo_mssai00_in;
  wire \sig_fifo_mssai[0]_i_1_n_0 ;
  wire sig_inhibit_rdy_n;
  wire sig_last_reg_out_reg;
  wire sig_ld_cmd;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire [5:0]sig_max_first_increment;
  wire [4:2]sig_max_first_increment0;
  wire \sig_max_first_increment[1]_i_1_n_0 ;
  wire \sig_max_first_increment[5]_i_2_n_0 ;
  wire \sig_max_first_increment[5]_i_4_n_0 ;
  wire [4:0]sig_mssa_index;
  wire sig_need_cmd_flush;
  wire \sig_next_strt_offset[4]_i_2_n_0 ;
  wire \sig_next_strt_offset[4]_i_3_n_0 ;
  wire [4:2]sig_next_strt_offset_reg;
  wire sig_rd_fifo;
  wire sig_reset_reg;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire [0:0]sig_sm_pop_cmd_fifo_reg;
  wire sig_sm_pop_cmd_fifo_reg_0;
  wire [30:1]sig_stbgen_tstrb;
  wire sig_stream_rst;
  wire sig_strm_tlast;
  wire [31:0]sig_strm_tstrb;
  wire [37:0]sig_tstrb_fifo_data_out;
  wire sig_tstrb_fifo_rdy;
  wire sig_valid_fifo_ld12_out;
  wire [39:0]slice_insert_data;
  wire slice_insert_valid;
  wire [3:1]NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_sig_btt_cntr_prv0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED;
  wire [3:3]NLW_sig_btt_lteq_max_first_incr0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2 
       (.I0(sig_need_cmd_flush),
        .I1(sig_sm_pop_cmd_fifo_reg),
        .I2(sig_scatter2drc_cmd_ready),
        .O(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_314),
        .Q(lsig_absorb2tlast),
        .R(1'b0));
  design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.E(E),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (sig_eop_sent_reg_reg_0),
        .Q(sig_strm_tstrb),
        .S(S[1]),
        .din({din[286],din[255:0]}),
        .dout({sig_tstrb_fifo_data_out[37:34],sig_tstrb_fifo_data_out[31:16],sig_tstrb_fifo_data_out[14:6],sig_tstrb_fifo_data_out[2:0]}),
        .empty(empty),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] (I_MSSAI_SKID_BUF_n_50),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] (I_MSSAI_SKID_BUF_n_41),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] (I_MSSAI_SKID_BUF_n_42),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]_0 (I_MSSAI_SKID_BUF_n_44),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] (I_MSSAI_SKID_BUF_n_43),
        .\gen_wr_a.gen_word_narrow.mem_reg_4 (sig_eop_halt_xfer_reg_0),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_last(m_last),
        .m_strb(m_strb),
        .m_valid(m_valid),
        .out(p_0_in5_in),
        .rd_en(sig_rd_fifo),
        .\sig_btt_cntr[13]_i_5__0_0 (I_TSTRB_FIFO_n_54),
        .\sig_byte_cntr[3]_i_14 (I_TSTRB_FIFO_n_43),
        .\sig_byte_cntr[3]_i_14_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ),
        .\sig_byte_cntr[3]_i_14_1 (I_TSTRB_FIFO_n_45),
        .\sig_byte_cntr[3]_i_24 (I_TSTRB_FIFO_n_41),
        .\sig_byte_cntr[3]_i_7 (din[275]),
        .\sig_byte_cntr[3]_i_7_0 (din[273]),
        .\sig_byte_cntr[3]_i_9 (I_TSTRB_FIFO_n_46),
        .\sig_byte_cntr[3]_i_9_0 (I_TSTRB_FIFO_n_47),
        .\sig_byte_cntr_reg[3] (\sig_byte_cntr_reg[3] ),
        .\sig_byte_cntr_reg[3]_0 (I_TSTRB_FIFO_n_39),
        .\sig_byte_cntr_reg[3]_1 (I_TSTRB_FIFO_n_40),
        .\sig_byte_cntr_reg[5] (\sig_byte_cntr_reg[5] ),
        .\sig_byte_cntr_reg[7] ({\sig_byte_cntr_reg[7] [5:4],\sig_byte_cntr_reg[7] [1]}),
        .\sig_byte_cntr_reg[7]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] ),
        .\sig_byte_cntr_reg[7]_1 (I_TSTRB_FIFO_n_44),
        .\sig_byte_cntr_reg[7]_2 (I_TSTRB_FIFO_n_42),
        .sig_cmd_empty_reg(I_MSSAI_SKID_BUF_n_321),
        .sig_cmd_empty_reg_0(I_TSTRB_FIFO_n_49),
        .sig_cmd_empty_reg_1(sig_cmd_full),
        .sig_cmd_empty_reg_2(sig_scatter2drc_cmd_ready),
        .sig_cmd_full_reg(I_MSSAI_SKID_BUF_n_320),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(I_MSSAI_SKID_BUF_n_314),
        .\sig_data_skid_reg_reg[255]_0 (\sig_data_skid_reg_reg[255] ),
        .sig_last_reg_out_reg_0(sig_last_reg_out_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_1(I_MSSAI_SKID_BUF_n_5),
        .sig_m_valid_out_reg_2(I_MSSAI_SKID_BUF_n_311),
        .sig_m_valid_out_reg_3(I_TSTRB_FIFO_n_50),
        .\sig_mssa_index_reg_out_reg[4]_0 (sig_mssa_index),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_out_reg_0(out),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .\sig_strb_reg_out_reg[0]_0 (I_MSSAI_SKID_BUF_n_7),
        .\sig_strb_reg_out_reg[11]_0 (I_MSSAI_SKID_BUF_n_45),
        .\sig_strb_reg_out_reg[13]_0 (I_MSSAI_SKID_BUF_n_46),
        .\sig_strb_reg_out_reg[13]_1 (I_MSSAI_SKID_BUF_n_49),
        .\sig_strb_reg_out_reg[18]_0 (I_MSSAI_SKID_BUF_n_48),
        .\sig_strb_reg_out_reg[18]_1 (I_MSSAI_SKID_BUF_n_51),
        .\sig_strb_reg_out_reg[20]_0 (I_MSSAI_SKID_BUF_n_52),
        .\sig_strb_reg_out_reg[22]_0 (I_MSSAI_SKID_BUF_n_47),
        .\sig_strb_reg_out_reg[25]_0 (I_MSSAI_SKID_BUF_n_53),
        .\sig_strb_reg_out_reg[6]_0 (I_MSSAI_SKID_BUF_n_40),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tlast(sig_strm_tlast));
  design_1_axi_dma_0_0_axi_datamover_strb_gen2_12 I_SCATTER_STROBE_GEN
       (.D({I_SCATTER_STROBE_GEN_n_0,sig_stbgen_tstrb[30:16],sig_stbgen_tstrb[14:1],lsig_start_vect}),
        .Q(sig_curr_strt_offset),
        .sig_end_offset_un(sig_end_offset_un),
        .\storage_data_reg[23] (SLICE_INSERTION_n_9),
        .\storage_data_reg[7] (SLICE_INSERTION_n_8));
  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 I_TSTRB_FIFO
       (.CO(sig_btt_lteq_max_first_incr),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 (sig_mssa_index),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (I_TSTRB_FIFO_n_50),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg_0 (I_TSTRB_FIFO_n_56),
        .Q({sig_strm_tstrb[31:29],sig_strm_tstrb[27:22],sig_strm_tstrb[20],sig_strm_tstrb[16:15],sig_strm_tstrb[11:7],sig_strm_tstrb[4],sig_strm_tstrb[2:0]}),
        .S({S[3:2],S[0]}),
        .SR(I_TSTRB_FIFO_n_38),
        .din({slice_insert_data[39],slice_insert_data[37:0]}),
        .dout({sig_tstrb_fifo_data_out[37:34],sig_tstrb_fifo_data_out[31:0]}),
        .empty(empty),
        .full(I_TSTRB_FIFO_n_0),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] (I_TSTRB_FIFO_n_45),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] (I_TSTRB_FIFO_n_42),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] (I_TSTRB_FIFO_n_46),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] (I_TSTRB_FIFO_n_47),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] (I_TSTRB_FIFO_n_54),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] (I_TSTRB_FIFO_n_49),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] (din[285]),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (I_TSTRB_FIFO_n_43),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] (I_TSTRB_FIFO_n_44),
        .\gen_wr_a.gen_word_narrow.mem_reg_4 (sig_m_valid_out_reg),
        .\gen_wr_a.gen_word_narrow.mem_reg_4_0 (sig_eop_halt_xfer_reg_0),
        .\gen_wr_a.gen_word_narrow.mem_reg_4_1 (I_MSSAI_SKID_BUF_n_311),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(I_TSTRB_FIFO_n_58),
        .ld_btt_cntr_reg1_reg_0(sig_cmd_full),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in5_in),
        .rd_en(sig_rd_fifo),
        .sig_btt_cntr0(sig_btt_cntr0),
        .\sig_btt_cntr_dup_reg[0] (I_MSSAI_SKID_BUF_n_5),
        .sig_btt_eq_0__0(sig_btt_eq_0__0),
        .sig_btt_eq_0_reg(I_TSTRB_FIFO_n_57),
        .\sig_byte_cntr[3]_i_14 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] ),
        .\sig_byte_cntr[3]_i_14_0 (I_MSSAI_SKID_BUF_n_53),
        .\sig_byte_cntr[3]_i_29 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ),
        .\sig_byte_cntr[3]_i_30 ({din[281:280],din[277],din[275:271],din[267:266],din[263:257]}),
        .\sig_byte_cntr[3]_i_47 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ),
        .\sig_byte_cntr[3]_i_6 (I_MSSAI_SKID_BUF_n_43),
        .\sig_byte_cntr[3]_i_6_0 (I_MSSAI_SKID_BUF_n_51),
        .\sig_byte_cntr[3]_i_7 (I_MSSAI_SKID_BUF_n_40),
        .\sig_byte_cntr[3]_i_7_0 (I_MSSAI_SKID_BUF_n_44),
        .\sig_byte_cntr[3]_i_8 (I_MSSAI_SKID_BUF_n_7),
        .\sig_byte_cntr[3]_i_9 (I_MSSAI_SKID_BUF_n_49),
        .\sig_byte_cntr[3]_i_9_0 (I_MSSAI_SKID_BUF_n_46),
        .\sig_byte_cntr[3]_i_9_1 (I_MSSAI_SKID_BUF_n_47),
        .\sig_byte_cntr[3]_i_9_2 (I_MSSAI_SKID_BUF_n_52),
        .\sig_byte_cntr[3]_i_9_3 (I_MSSAI_SKID_BUF_n_45),
        .\sig_byte_cntr[7]_i_9 (I_MSSAI_SKID_BUF_n_50),
        .\sig_byte_cntr_reg[3] ({\sig_byte_cntr_reg[7] [3:2],\sig_byte_cntr_reg[7] [0]}),
        .\sig_byte_cntr_reg[3]_0 (\sig_byte_cntr_reg[3] ),
        .\sig_byte_cntr_reg[3]_1 (I_MSSAI_SKID_BUF_n_48),
        .\sig_byte_cntr_reg[3]_2 (I_MSSAI_SKID_BUF_n_41),
        .\sig_byte_cntr_reg[3]_3 (I_MSSAI_SKID_BUF_n_42),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_m_valid_out_reg(sig_m_valid_out_reg_0),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .\sig_strb_reg_out_reg[16] (I_TSTRB_FIFO_n_39),
        .\sig_strb_reg_out_reg[16]_0 (I_TSTRB_FIFO_n_41),
        .\sig_strb_reg_out_reg[6] (I_TSTRB_FIFO_n_40),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_tstrb_fifo_rdy(sig_tstrb_fifo_rdy),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid));
  design_1_axi_dma_0_0_axi_datamover_slice SLICE_INSERTION
       (.CO(sig_btt_lteq_max_first_incr),
        .D({I_SCATTER_STROBE_GEN_n_0,sig_stbgen_tstrb[30:16],sig_stbgen_tstrb[14:1],lsig_start_vect}),
        .E(sig_btt_cntr02_out),
        .Q(sig_curr_strt_offset),
        .S({SLICE_INSERTION_n_10,SLICE_INSERTION_n_11,SLICE_INSERTION_n_12}),
        .SR(sig_curr_strt_offset0),
        .din({slice_insert_data[39],slice_insert_data[37:0]}),
        .full(I_TSTRB_FIFO_n_0),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg2_reg(SLICE_INSERTION_n_17),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_btt_cntr_dup[13:8]),
        .sig_btt_cntr0(sig_btt_cntr0),
        .\sig_btt_cntr_dup_reg[0] (sig_cmd_full),
        .sig_btt_eq_0__0(sig_btt_eq_0__0),
        .sig_btt_eq_0_reg(SLICE_INSERTION_n_13),
        .sig_btt_eq_0_reg_0(sig_btt_eq_0_reg_0),
        .sig_btt_eq_0_reg_1(sig_btt_eq_0_i_4_n_0),
        .sig_btt_eq_0_reg_2(sig_btt_eq_0_i_5_n_0),
        .sig_btt_eq_0_reg_3(sig_btt_eq_0_i_6_n_0),
        .sig_cmd_full_reg(SLICE_INSERTION_n_7),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_curr_strt_offset_reg[3] (SLICE_INSERTION_n_8),
        .\sig_curr_strt_offset_reg[3]_0 (SLICE_INSERTION_n_9),
        .sig_end_offset_un(sig_end_offset_un),
        .sig_eop_halt_xfer_reg(SLICE_INSERTION_n_19),
        .sig_eop_halt_xfer_reg_0(sig_eop_halt_xfer_reg_0),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_max_first_increment(sig_max_first_increment[5]),
        .\sig_max_first_increment_reg[5] (sig_next_strt_offset_reg[4]),
        .\sig_max_first_increment_reg[5]_0 (\sig_max_first_increment[5]_i_2_n_0 ),
        .\sig_max_first_increment_reg[5]_1 (\sig_max_first_increment[5]_i_4_n_0 ),
        .\sig_next_strt_offset_reg[4] (SLICE_INSERTION_n_18),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst),
        .sig_tstrb_fifo_rdy(sig_tstrb_fifo_rdy),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[15]_0 ({sig_btt_cntr__0,sig_btt_cntr}),
        .\storage_data_reg[36]_0 (sig_fifo_mssai));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_TSTRB_FIFO_n_58),
        .Q(ld_btt_cntr_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_17),
        .Q(ld_btt_cntr_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_TSTRB_FIFO_n_57),
        .Q(ld_btt_cntr_reg3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_btt_cntr[0]_i_1 
       (.I0(sig_btt_cntr_prv0[0]),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(\sig_btt_cntr_dup_reg[13]_0 [0]),
        .O(sel0[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_btt_cntr[10]_i_1 
       (.I0(sig_btt_cntr_prv0[10]),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(\sig_btt_cntr_dup_reg[13]_0 [10]),
        .O(sel0[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_btt_cntr[11]_i_1 
       (.I0(sig_btt_cntr_prv0[11]),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(\sig_btt_cntr_dup_reg[13]_0 [11]),
        .O(sel0[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_btt_cntr[12]_i_1 
       (.I0(sig_btt_cntr_prv0[12]),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(\sig_btt_cntr_dup_reg[13]_0 [12]),
        .O(sel0[12]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_btt_cntr[13]_i_3__0 
       (.I0(sig_btt_cntr_prv0[13]),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(\sig_btt_cntr_dup_reg[13]_0 [13]),
        .O(sel0[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_btt_cntr[1]_i_1 
       (.I0(sig_btt_cntr_prv0[1]),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(\sig_btt_cntr_dup_reg[13]_0 [1]),
        .O(sel0[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_btt_cntr[2]_i_1 
       (.I0(sig_btt_cntr_prv0[2]),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(\sig_btt_cntr_dup_reg[13]_0 [2]),
        .O(sel0[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_btt_cntr[3]_i_1 
       (.I0(sig_btt_cntr_prv0[3]),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(\sig_btt_cntr_dup_reg[13]_0 [3]),
        .O(sel0[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_btt_cntr[4]_i_1 
       (.I0(sig_btt_cntr_prv0[4]),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(\sig_btt_cntr_dup_reg[13]_0 [4]),
        .O(sel0[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_btt_cntr[5]_i_1 
       (.I0(sig_btt_cntr_prv0[5]),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(\sig_btt_cntr_dup_reg[13]_0 [5]),
        .O(sel0[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_btt_cntr[6]_i_1 
       (.I0(sig_btt_cntr_prv0[6]),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(\sig_btt_cntr_dup_reg[13]_0 [6]),
        .O(sel0[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_btt_cntr[7]_i_1 
       (.I0(sig_btt_cntr_prv0[7]),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(\sig_btt_cntr_dup_reg[13]_0 [7]),
        .O(sel0[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_btt_cntr[8]_i_1 
       (.I0(sig_btt_cntr_prv0[8]),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(\sig_btt_cntr_dup_reg[13]_0 [8]),
        .O(sel0[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \sig_btt_cntr[9]_i_1 
       (.I0(sig_btt_cntr_prv0[9]),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(\sig_btt_cntr_dup_reg[13]_0 [9]),
        .O(sel0[9]));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(sig_btt_cntr_dup[0]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(sig_btt_cntr_dup[10]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(sig_btt_cntr_dup[11]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(sig_btt_cntr_dup[12]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(sig_btt_cntr_dup[13]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(sig_btt_cntr_dup[1]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(sig_btt_cntr_dup[2]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(sig_btt_cntr_dup[3]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(sig_btt_cntr_dup[4]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(sig_btt_cntr_dup[5]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(sig_btt_cntr_dup[6]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(sig_btt_cntr_dup[7]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(sig_btt_cntr_dup[8]),
        .R(sig_btt_cntr0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(sig_btt_cntr_dup[9]),
        .R(sig_btt_cntr0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_prv0_carry_n_0,sig_btt_cntr_prv0_carry_n_1,sig_btt_cntr_prv0_carry_n_2,sig_btt_cntr_prv0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sig_btt_cntr_dup[3:0]),
        .O(sig_btt_cntr_prv0[3:0]),
        .S({sig_btt_cntr_prv0_carry_i_1_n_0,sig_btt_cntr_prv0_carry_i_2_n_0,sig_btt_cntr_prv0_carry_i_3_n_0,sig_btt_cntr_prv0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry__0
       (.CI(sig_btt_cntr_prv0_carry_n_0),
        .CO({sig_btt_cntr_prv0_carry__0_n_0,sig_btt_cntr_prv0_carry__0_n_1,sig_btt_cntr_prv0_carry__0_n_2,sig_btt_cntr_prv0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[7:4]),
        .O(sig_btt_cntr_prv0[7:4]),
        .S({sig_btt_cntr_prv0_carry__0_i_1_n_0,sig_btt_cntr_prv0_carry__0_i_2_n_0,sig_btt_cntr_prv0_carry__0_i_3_n_0,sig_btt_cntr_prv0_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_1
       (.I0(sig_btt_cntr_dup[7]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(sig_btt_cntr__0[7]),
        .O(sig_btt_cntr_prv0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_2
       (.I0(sig_btt_cntr_dup[6]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(sig_btt_cntr__0[6]),
        .O(sig_btt_cntr_prv0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry__0_i_3
       (.I0(sig_btt_cntr_dup[5]),
        .I1(sig_max_first_increment[5]),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(sig_btt_cntr__0[5]),
        .O(sig_btt_cntr_prv0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry__0_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(sig_max_first_increment[4]),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(sig_btt_cntr[4]),
        .O(sig_btt_cntr_prv0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry__1
       (.CI(sig_btt_cntr_prv0_carry__0_n_0),
        .CO({sig_btt_cntr_prv0_carry__1_n_0,sig_btt_cntr_prv0_carry__1_n_1,sig_btt_cntr_prv0_carry__1_n_2,sig_btt_cntr_prv0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[11:8]),
        .O(sig_btt_cntr_prv0[11:8]),
        .S({sig_btt_cntr_prv0_carry__1_i_1_n_0,sig_btt_cntr_prv0_carry__1_i_2_n_0,sig_btt_cntr_prv0_carry__1_i_3_n_0,sig_btt_cntr_prv0_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_1
       (.I0(sig_btt_cntr_dup[11]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(sig_btt_cntr__0[11]),
        .O(sig_btt_cntr_prv0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_2
       (.I0(sig_btt_cntr_dup[10]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(sig_btt_cntr__0[10]),
        .O(sig_btt_cntr_prv0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_3
       (.I0(sig_btt_cntr_dup[9]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(sig_btt_cntr__0[9]),
        .O(sig_btt_cntr_prv0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_4
       (.I0(sig_btt_cntr_dup[8]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(sig_btt_cntr__0[8]),
        .O(sig_btt_cntr_prv0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry__2
       (.CI(sig_btt_cntr_prv0_carry__1_n_0),
        .CO({NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED[3:1],sig_btt_cntr_prv0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sig_btt_cntr_dup[12]}),
        .O({NLW_sig_btt_cntr_prv0_carry__2_O_UNCONNECTED[3:2],sig_btt_cntr_prv0[13:12]}),
        .S({1'b0,1'b0,sig_btt_cntr_prv0_carry__2_i_1_n_0,sig_btt_cntr_prv0_carry__2_i_2_n_0}));
  LUT3 #(
    .INIT(8'h87)) 
    sig_btt_cntr_prv0_carry__2_i_1
       (.I0(sig_btt_lteq_max_first_incr),
        .I1(sig_btt_cntr__0[13]),
        .I2(sig_btt_cntr_dup[13]),
        .O(sig_btt_cntr_prv0_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_2
       (.I0(sig_btt_cntr_dup[12]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(sig_btt_cntr__0[12]),
        .O(sig_btt_cntr_prv0_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_1
       (.I0(sig_btt_cntr_dup[3]),
        .I1(sig_max_first_increment[3]),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(sig_btt_cntr[3]),
        .O(sig_btt_cntr_prv0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_2
       (.I0(sig_btt_cntr_dup[2]),
        .I1(sig_max_first_increment[2]),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(sig_btt_cntr[2]),
        .O(sig_btt_cntr_prv0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_3
       (.I0(sig_btt_cntr_dup[1]),
        .I1(sig_max_first_increment[1]),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(sig_btt_cntr[1]),
        .O(sig_btt_cntr_prv0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_4
       (.I0(sig_btt_cntr_dup[0]),
        .I1(sig_max_first_increment[0]),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(sig_btt_cntr[0]),
        .O(sig_btt_cntr_prv0_carry_i_4_n_0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(sig_btt_cntr[0]),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(sig_btt_cntr__0[10]),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(sig_btt_cntr__0[11]),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(sig_btt_cntr__0[12]),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(sig_btt_cntr__0[13]),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(sig_btt_cntr[1]),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(sig_btt_cntr[2]),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(sig_btt_cntr[3]),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(sig_btt_cntr[4]),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(sig_btt_cntr__0[5]),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(sig_btt_cntr__0[6]),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(sig_btt_cntr__0[7]),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(sig_btt_cntr__0[8]),
        .R(sig_btt_cntr0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(sig_btt_cntr__0[9]),
        .R(sig_btt_cntr0));
  LUT6 #(
    .INIT(64'h00000000000000A8)) 
    sig_btt_eq_0_i_4
       (.I0(\sig_max_first_increment[5]_i_4_n_0 ),
        .I1(ld_btt_cntr_reg2),
        .I2(ld_btt_cntr_reg3),
        .I3(sig_btt_cntr_prv0[0]),
        .I4(sig_btt_cntr_prv0[1]),
        .I5(sig_btt_cntr_prv0[2]),
        .O(sig_btt_eq_0_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_btt_eq_0_i_5
       (.I0(sig_btt_cntr_prv0[11]),
        .I1(sig_btt_cntr_prv0[12]),
        .I2(sig_btt_cntr_prv0[9]),
        .I3(sig_btt_cntr_prv0[10]),
        .I4(sig_btt_eq_0__0),
        .I5(sig_btt_cntr_prv0[13]),
        .O(sig_btt_eq_0_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_btt_eq_0_i_6
       (.I0(sig_btt_cntr_prv0[5]),
        .I1(sig_btt_cntr_prv0[6]),
        .I2(sig_btt_cntr_prv0[3]),
        .I3(sig_btt_cntr_prv0[4]),
        .I4(sig_btt_cntr_prv0[8]),
        .I5(sig_btt_cntr_prv0[7]),
        .O(sig_btt_eq_0_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_13),
        .Q(sig_btt_eq_0__0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lteq_max_first_incr0_carry
       (.CI(1'b0),
        .CO({sig_btt_lteq_max_first_incr0_carry_n_0,sig_btt_lteq_max_first_incr0_carry_n_1,sig_btt_lteq_max_first_incr0_carry_n_2,sig_btt_lteq_max_first_incr0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,sig_btt_lteq_max_first_incr0_carry_i_1_n_0,sig_btt_lteq_max_first_incr0_carry_i_2_n_0,sig_btt_lteq_max_first_incr0_carry_i_3_n_0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lteq_max_first_incr0_carry_i_4_n_0,sig_btt_lteq_max_first_incr0_carry_i_5_n_0,sig_btt_lteq_max_first_incr0_carry_i_6_n_0,sig_btt_lteq_max_first_incr0_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lteq_max_first_incr0_carry__0
       (.CI(sig_btt_lteq_max_first_incr0_carry_n_0),
        .CO({NLW_sig_btt_lteq_max_first_incr0_carry__0_CO_UNCONNECTED[3],sig_btt_lteq_max_first_incr,sig_btt_lteq_max_first_incr0_carry__0_n_2,sig_btt_lteq_max_first_incr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,SLICE_INSERTION_n_10,SLICE_INSERTION_n_11,SLICE_INSERTION_n_12}));
  LUT4 #(
    .INIT(16'h22B2)) 
    sig_btt_lteq_max_first_incr0_carry_i_1
       (.I0(sig_max_first_increment[5]),
        .I1(sig_btt_cntr_dup[5]),
        .I2(sig_max_first_increment[4]),
        .I3(sig_btt_cntr_dup[4]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sig_btt_lteq_max_first_incr0_carry_i_2
       (.I0(sig_max_first_increment[3]),
        .I1(sig_btt_cntr_dup[3]),
        .I2(sig_max_first_increment[2]),
        .I3(sig_btt_cntr_dup[2]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sig_btt_lteq_max_first_incr0_carry_i_3
       (.I0(sig_max_first_increment[1]),
        .I1(sig_btt_cntr_dup[1]),
        .I2(sig_max_first_increment[0]),
        .I3(sig_btt_cntr_dup[0]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_4
       (.I0(sig_btt_cntr_dup[6]),
        .I1(sig_btt_cntr_dup[7]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_5
       (.I0(sig_btt_cntr_dup[5]),
        .I1(sig_max_first_increment[5]),
        .I2(sig_btt_cntr_dup[4]),
        .I3(sig_max_first_increment[4]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_6
       (.I0(sig_btt_cntr_dup[3]),
        .I1(sig_max_first_increment[3]),
        .I2(sig_btt_cntr_dup[2]),
        .I3(sig_max_first_increment[2]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_7
       (.I0(sig_btt_cntr_dup[1]),
        .I1(sig_max_first_increment[1]),
        .I2(sig_btt_cntr_dup[0]),
        .I3(sig_max_first_increment[0]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_321),
        .Q(sig_scatter2drc_cmd_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_320),
        .Q(sig_cmd_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(Q[0]),
        .Q(sig_curr_strt_offset[0]),
        .R(sig_curr_strt_offset0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(Q[1]),
        .Q(sig_curr_strt_offset[1]),
        .R(sig_curr_strt_offset0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(sig_next_strt_offset_reg[2]),
        .Q(sig_curr_strt_offset[2]),
        .R(sig_curr_strt_offset0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(sig_next_strt_offset_reg[3]),
        .Q(sig_curr_strt_offset[3]),
        .R(sig_curr_strt_offset0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(sig_next_strt_offset_reg[4]),
        .Q(sig_curr_strt_offset[4]),
        .R(sig_curr_strt_offset0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_halt_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_19),
        .Q(sig_eop_halt_xfer_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_sent_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_TSTRB_FIFO_n_56),
        .Q(sig_eop_sent_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_fifo_mssai[0]_i_1 
       (.I0(Q[0]),
        .O(\sig_fifo_mssai[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sig_fifo_mssai[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(sig_fifo_mssai00_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sig_fifo_mssai[2]_i_1 
       (.I0(sig_next_strt_offset_reg[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(sig_fifo_mssai00_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sig_fifo_mssai[3]_i_1 
       (.I0(sig_next_strt_offset_reg[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sig_next_strt_offset_reg[2]),
        .O(sig_fifo_mssai00_in[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_fifo_mssai[4]_i_1 
       (.I0(ld_btt_cntr_reg1),
        .I1(ld_btt_cntr_reg2),
        .O(sig_fifo_mssai0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sig_fifo_mssai[4]_i_2 
       (.I0(sig_next_strt_offset_reg[4]),
        .I1(sig_next_strt_offset_reg[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(sig_next_strt_offset_reg[3]),
        .O(sig_fifo_mssai00_in[4]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_fifo_mssai0),
        .D(\sig_fifo_mssai[0]_i_1_n_0 ),
        .Q(sig_fifo_mssai[0]),
        .R(I_TSTRB_FIFO_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_fifo_mssai0),
        .D(sig_fifo_mssai00_in[1]),
        .Q(sig_fifo_mssai[1]),
        .R(I_TSTRB_FIFO_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_fifo_mssai0),
        .D(sig_fifo_mssai00_in[2]),
        .Q(sig_fifo_mssai[2]),
        .R(I_TSTRB_FIFO_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_fifo_mssai0),
        .D(sig_fifo_mssai00_in[3]),
        .Q(sig_fifo_mssai[3]),
        .R(I_TSTRB_FIFO_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_fifo_mssai0),
        .D(sig_fifo_mssai00_in[4]),
        .Q(sig_fifo_mssai[4]),
        .R(I_TSTRB_FIFO_n_38));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_max_first_increment[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\sig_max_first_increment[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_max_first_increment[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_next_strt_offset_reg[2]),
        .O(sig_max_first_increment0[2]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_max_first_increment[3]_i_1 
       (.I0(sig_next_strt_offset_reg[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_next_strt_offset_reg[3]),
        .O(sig_max_first_increment0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_max_first_increment[4]_i_2 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .O(sig_ld_cmd));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_max_first_increment[4]_i_3 
       (.I0(sig_next_strt_offset_reg[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sig_next_strt_offset_reg[2]),
        .I4(sig_next_strt_offset_reg[4]),
        .O(sig_max_first_increment0[4]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_max_first_increment[5]_i_2 
       (.I0(sig_next_strt_offset_reg[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_next_strt_offset_reg[3]),
        .O(\sig_max_first_increment[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_max_first_increment[5]_i_4 
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .O(\sig_max_first_increment[5]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(Q[0]),
        .Q(sig_max_first_increment[0]),
        .R(SLICE_INSERTION_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(\sig_max_first_increment[1]_i_1_n_0 ),
        .Q(sig_max_first_increment[1]),
        .R(SLICE_INSERTION_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(sig_max_first_increment0[2]),
        .Q(sig_max_first_increment[2]),
        .R(SLICE_INSERTION_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(sig_max_first_increment0[3]),
        .Q(sig_max_first_increment[3]),
        .R(SLICE_INSERTION_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(sig_max_first_increment0[4]),
        .Q(sig_max_first_increment[4]),
        .R(SLICE_INSERTION_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_18),
        .Q(sig_max_first_increment[5]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_next_strt_offset[0]_i_1 
       (.I0(Q[0]),
        .I1(\sig_btt_cntr_dup_reg[13]_0 [0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \sig_next_strt_offset[2]_i_1 
       (.I0(Q[1]),
        .I1(\sig_btt_cntr_dup_reg[13]_0 [1]),
        .I2(\sig_btt_cntr_dup_reg[13]_0 [0]),
        .I3(Q[0]),
        .I4(\sig_btt_cntr_dup_reg[13]_0 [2]),
        .I5(sig_next_strt_offset_reg[2]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hF960)) 
    \sig_next_strt_offset[3]_i_1 
       (.I0(\sig_btt_cntr_dup_reg[13]_0 [3]),
        .I1(sig_next_strt_offset_reg[3]),
        .I2(\sig_next_strt_offset[4]_i_2_n_0 ),
        .I3(\sig_next_strt_offset[4]_i_3_n_0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hF00FCAACCAAC0FF0)) 
    \sig_next_strt_offset[4]_i_1 
       (.I0(\sig_next_strt_offset[4]_i_2_n_0 ),
        .I1(\sig_next_strt_offset[4]_i_3_n_0 ),
        .I2(\sig_btt_cntr_dup_reg[13]_0 [4]),
        .I3(sig_next_strt_offset_reg[4]),
        .I4(\sig_btt_cntr_dup_reg[13]_0 [3]),
        .I5(sig_next_strt_offset_reg[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h0000077F077FFFFF)) 
    \sig_next_strt_offset[4]_i_2 
       (.I0(Q[0]),
        .I1(\sig_btt_cntr_dup_reg[13]_0 [0]),
        .I2(\sig_btt_cntr_dup_reg[13]_0 [1]),
        .I3(Q[1]),
        .I4(\sig_btt_cntr_dup_reg[13]_0 [2]),
        .I5(sig_next_strt_offset_reg[2]),
        .O(\sig_next_strt_offset[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF880F8800000)) 
    \sig_next_strt_offset[4]_i_3 
       (.I0(Q[0]),
        .I1(\sig_btt_cntr_dup_reg[13]_0 [0]),
        .I2(\sig_btt_cntr_dup_reg[13]_0 [1]),
        .I3(Q[1]),
        .I4(\sig_btt_cntr_dup_reg[13]_0 [2]),
        .I5(sig_next_strt_offset_reg[2]),
        .O(\sig_next_strt_offset[4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(I_TSTRB_FIFO_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(D),
        .Q(Q[1]),
        .R(I_TSTRB_FIFO_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(p_0_in[2]),
        .Q(sig_next_strt_offset_reg[2]),
        .R(I_TSTRB_FIFO_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(p_0_in[3]),
        .Q(sig_next_strt_offset_reg[3]),
        .R(I_TSTRB_FIFO_n_38));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(p_0_in[4]),
        .Q(sig_next_strt_offset_reg[4]),
        .R(I_TSTRB_FIFO_n_38));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    sig_sm_pop_cmd_fifo_i_1
       (.I0(sig_sm_pop_cmd_fifo_reg),
        .I1(sig_need_cmd_flush),
        .I2(sig_scatter2drc_cmd_ready),
        .I3(sig_sm_pop_cmd_fifo_reg_0),
        .O(sig_sm_pop_cmd_fifo_ns));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_10 
       (.I0(sig_tstrb_fifo_data_out[25]),
        .I1(sig_strm_tstrb[25]),
        .O(din[278]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_11 
       (.I0(sig_tstrb_fifo_data_out[24]),
        .I1(sig_strm_tstrb[24]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] ));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_12 
       (.I0(sig_tstrb_fifo_data_out[23]),
        .I1(sig_strm_tstrb[23]),
        .O(din[277]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_13 
       (.I0(sig_tstrb_fifo_data_out[22]),
        .I1(sig_strm_tstrb[22]),
        .O(din[276]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_14 
       (.I0(sig_tstrb_fifo_data_out[21]),
        .I1(sig_strm_tstrb[21]),
        .O(din[275]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_15 
       (.I0(sig_tstrb_fifo_data_out[20]),
        .I1(sig_strm_tstrb[20]),
        .O(din[274]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_16 
       (.I0(sig_tstrb_fifo_data_out[19]),
        .I1(sig_strm_tstrb[19]),
        .O(din[273]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_17 
       (.I0(sig_tstrb_fifo_data_out[18]),
        .I1(sig_strm_tstrb[18]),
        .O(din[272]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_18 
       (.I0(sig_tstrb_fifo_data_out[17]),
        .I1(sig_strm_tstrb[17]),
        .O(din[271]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_19 
       (.I0(sig_tstrb_fifo_data_out[16]),
        .I1(sig_strm_tstrb[16]),
        .O(din[270]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_20 
       (.I0(sig_tstrb_fifo_data_out[15]),
        .I1(sig_strm_tstrb[15]),
        .O(din[269]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_21 
       (.I0(sig_tstrb_fifo_data_out[14]),
        .I1(sig_strm_tstrb[14]),
        .O(din[268]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_22 
       (.I0(sig_tstrb_fifo_data_out[13]),
        .I1(sig_strm_tstrb[13]),
        .O(din[267]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_23 
       (.I0(sig_tstrb_fifo_data_out[12]),
        .I1(sig_strm_tstrb[12]),
        .O(din[266]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_24 
       (.I0(sig_tstrb_fifo_data_out[11]),
        .I1(sig_strm_tstrb[11]),
        .O(din[265]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_25 
       (.I0(sig_tstrb_fifo_data_out[10]),
        .I1(sig_strm_tstrb[10]),
        .O(din[264]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_26 
       (.I0(sig_tstrb_fifo_data_out[9]),
        .I1(sig_strm_tstrb[9]),
        .O(din[263]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_27 
       (.I0(sig_tstrb_fifo_data_out[8]),
        .I1(sig_strm_tstrb[8]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_28 
       (.I0(sig_tstrb_fifo_data_out[7]),
        .I1(sig_strm_tstrb[7]),
        .O(din[262]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_29 
       (.I0(sig_tstrb_fifo_data_out[6]),
        .I1(sig_strm_tstrb[6]),
        .O(din[261]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_30 
       (.I0(sig_tstrb_fifo_data_out[5]),
        .I1(sig_strm_tstrb[5]),
        .O(din[260]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_31 
       (.I0(sig_tstrb_fifo_data_out[4]),
        .I1(sig_strm_tstrb[4]),
        .O(din[259]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_32 
       (.I0(sig_tstrb_fifo_data_out[3]),
        .I1(sig_strm_tstrb[3]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_33 
       (.I0(sig_tstrb_fifo_data_out[2]),
        .I1(sig_strm_tstrb[2]),
        .O(din[258]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_34 
       (.I0(sig_tstrb_fifo_data_out[1]),
        .I1(sig_strm_tstrb[1]),
        .O(din[257]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_35 
       (.I0(sig_tstrb_fifo_data_out[0]),
        .I1(sig_strm_tstrb[0]),
        .O(din[256]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4 
       (.I0(sig_tstrb_fifo_data_out[31]),
        .I1(sig_strm_tstrb[31]),
        .O(din[284]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_5 
       (.I0(sig_tstrb_fifo_data_out[30]),
        .I1(sig_strm_tstrb[30]),
        .O(din[283]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_6 
       (.I0(sig_tstrb_fifo_data_out[29]),
        .I1(sig_strm_tstrb[29]),
        .O(din[282]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_7 
       (.I0(sig_tstrb_fifo_data_out[28]),
        .I1(sig_strm_tstrb[28]),
        .O(din[281]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_8 
       (.I0(sig_tstrb_fifo_data_out[27]),
        .I1(sig_strm_tstrb[27]),
        .O(din[280]));
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_9 
       (.I0(sig_tstrb_fifo_data_out[26]),
        .I1(sig_strm_tstrb[26]),
        .O(din[279]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module design_1_axi_dma_0_0_axi_datamover_sfifo_autord
   (full,
    wr_data_count,
    dout,
    empty,
    \gen_fwft.empty_fwft_i_reg ,
    sig_slast_with_stop,
    lsig_ld_cmd,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    \gen_fwft.empty_fwft_i_reg_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \gwdc.wr_data_count_i_reg[7] ,
    SS,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    out,
    Q,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ,
    sig_sstrb_stop_mask,
    sig_ok_to_post_rd_addr_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_ok_to_post_rd_addr_reg_0,
    sig_ok_to_post_rd_addr_reg_1,
    sig_ok_to_post_rd_addr_i_4,
    S,
    sig_ok_to_post_rd_addr_reg_2);
  output full;
  output [6:0]wr_data_count;
  output [288:0]dout;
  output empty;
  output \gen_fwft.empty_fwft_i_reg ;
  output sig_slast_with_stop;
  output lsig_ld_cmd;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output \gen_fwft.empty_fwft_i_reg_0 ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [4:0]\gwdc.wr_data_count_i_reg[7] ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [289:0]din;
  input out;
  input [0:0]Q;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  input [0:0]sig_sstrb_stop_mask;
  input sig_ok_to_post_rd_addr_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_ok_to_post_rd_addr_reg_0;
  input sig_ok_to_post_rd_addr_reg_1;
  input [0:0]sig_ok_to_post_rd_addr_i_4;
  input [3:0]S;
  input [2:0]sig_ok_to_post_rd_addr_reg_2;

  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire [289:0]din;
  wire [288:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_fwft.empty_fwft_i_reg_0 ;
  wire [4:0]\gwdc.wr_data_count_i_reg[7] ;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_ok_to_post_rd_addr_i_4;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_ok_to_post_rd_addr_reg_0;
  wire sig_ok_to_post_rd_addr_reg_1;
  wire [2:0]sig_ok_to_post_rd_addr_reg_2;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire [6:0]wr_data_count;
  wire wr_en;

  design_1_axi_dma_0_0_sync_fifo_fg \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 (\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .Q(Q),
        .S(S),
        .SS(SS),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .\gen_fwft.empty_fwft_i_reg_0 (\gen_fwft.empty_fwft_i_reg_0 ),
        .\gwdc.wr_data_count_i_reg[7] (\gwdc.wr_data_count_i_reg[7] ),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_ok_to_post_rd_addr_i_4(sig_ok_to_post_rd_addr_i_4),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_ok_to_post_rd_addr_reg_0(sig_ok_to_post_rd_addr_reg_0),
        .sig_ok_to_post_rd_addr_reg_1(sig_ok_to_post_rd_addr_reg_1),
        .sig_ok_to_post_rd_addr_reg_2(sig_ok_to_post_rd_addr_reg_2),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0
   (full,
    dout,
    empty,
    SR,
    \sig_strb_reg_out_reg[16] ,
    \sig_strb_reg_out_reg[6] ,
    \sig_strb_reg_out_reg[16]_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] ,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    sig_btt_cntr0,
    lsig_set_absorb2tlast,
    sig_m_valid_out_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] ,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ,
    sig_btt_eq_0_reg,
    ld_btt_cntr_reg1_reg,
    S,
    m_axi_s2mm_aclk,
    din,
    rd_en,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \sig_byte_cntr[3]_i_14 ,
    \sig_byte_cntr[3]_i_8 ,
    \sig_byte_cntr[3]_i_47 ,
    Q,
    \sig_byte_cntr[3]_i_9 ,
    \sig_byte_cntr[3]_i_7 ,
    \sig_byte_cntr[3]_i_29 ,
    \sig_byte_cntr[3]_i_30 ,
    \sig_byte_cntr[3]_i_9_0 ,
    \sig_byte_cntr[7]_i_9 ,
    \sig_byte_cntr[3]_i_6 ,
    \sig_byte_cntr[3]_i_7_0 ,
    \sig_byte_cntr[3]_i_9_1 ,
    \sig_byte_cntr[3]_i_9_2 ,
    \sig_byte_cntr[3]_i_9_3 ,
    \sig_byte_cntr[3]_i_14_0 ,
    \sig_byte_cntr[3]_i_6_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_4 ,
    \gen_wr_a.gen_word_narrow.mem_reg_4_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_4_1 ,
    sig_eop_sent_reg_reg,
    sig_strm_tlast,
    lsig_absorb2tlast,
    out,
    \sig_btt_cntr_dup_reg[0] ,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ,
    sig_inhibit_rdy_n,
    slice_insert_valid,
    sig_btt_eq_0__0,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg2,
    sig_tstrb_fifo_rdy,
    CO,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd,
    ld_btt_cntr_reg1_reg_0,
    sig_valid_fifo_ld12_out,
    \sig_byte_cntr_reg[3] ,
    \sig_byte_cntr_reg[3]_0 ,
    \sig_byte_cntr_reg[3]_1 ,
    \sig_byte_cntr_reg[3]_2 ,
    \sig_byte_cntr_reg[3]_3 );
  output full;
  output [35:0]dout;
  output empty;
  output [0:0]SR;
  output \sig_strb_reg_out_reg[16] ;
  output \sig_strb_reg_out_reg[6] ;
  output \sig_strb_reg_out_reg[16]_0 ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] ;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output sig_btt_cntr0;
  output lsig_set_absorb2tlast;
  output sig_m_valid_out_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] ;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ;
  output sig_btt_eq_0_reg;
  output ld_btt_cntr_reg1_reg;
  output [2:0]S;
  input m_axi_s2mm_aclk;
  input [38:0]din;
  input rd_en;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \sig_byte_cntr[3]_i_14 ;
  input \sig_byte_cntr[3]_i_8 ;
  input \sig_byte_cntr[3]_i_47 ;
  input [20:0]Q;
  input \sig_byte_cntr[3]_i_9 ;
  input \sig_byte_cntr[3]_i_7 ;
  input \sig_byte_cntr[3]_i_29 ;
  input [16:0]\sig_byte_cntr[3]_i_30 ;
  input \sig_byte_cntr[3]_i_9_0 ;
  input \sig_byte_cntr[7]_i_9 ;
  input \sig_byte_cntr[3]_i_6 ;
  input \sig_byte_cntr[3]_i_7_0 ;
  input \sig_byte_cntr[3]_i_9_1 ;
  input \sig_byte_cntr[3]_i_9_2 ;
  input \sig_byte_cntr[3]_i_9_3 ;
  input \sig_byte_cntr[3]_i_14_0 ;
  input \sig_byte_cntr[3]_i_6_0 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_4_0 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_4_1 ;
  input sig_eop_sent_reg_reg;
  input sig_strm_tlast;
  input lsig_absorb2tlast;
  input out;
  input \sig_btt_cntr_dup_reg[0] ;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  input [4:0]\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  input sig_inhibit_rdy_n;
  input slice_insert_valid;
  input sig_btt_eq_0__0;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg2;
  input sig_tstrb_fifo_rdy;
  input [0:0]CO;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd;
  input ld_btt_cntr_reg1_reg_0;
  input sig_valid_fifo_ld12_out;
  input [2:0]\sig_byte_cntr_reg[3] ;
  input \sig_byte_cntr_reg[3]_0 ;
  input \sig_byte_cntr_reg[3]_1 ;
  input \sig_byte_cntr_reg[3]_2 ;
  input \sig_byte_cntr_reg[3]_3 ;

  wire [0:0]CO;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire [4:0]\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ;
  wire [20:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [38:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4_1 ;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire ld_btt_cntr_reg1_reg_0;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_absorb2tlast;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire sig_btt_cntr0;
  wire \sig_btt_cntr_dup_reg[0] ;
  wire sig_btt_eq_0__0;
  wire sig_btt_eq_0_reg;
  wire \sig_byte_cntr[3]_i_14 ;
  wire \sig_byte_cntr[3]_i_14_0 ;
  wire \sig_byte_cntr[3]_i_29 ;
  wire [16:0]\sig_byte_cntr[3]_i_30 ;
  wire \sig_byte_cntr[3]_i_47 ;
  wire \sig_byte_cntr[3]_i_6 ;
  wire \sig_byte_cntr[3]_i_6_0 ;
  wire \sig_byte_cntr[3]_i_7 ;
  wire \sig_byte_cntr[3]_i_7_0 ;
  wire \sig_byte_cntr[3]_i_8 ;
  wire \sig_byte_cntr[3]_i_9 ;
  wire \sig_byte_cntr[3]_i_9_0 ;
  wire \sig_byte_cntr[3]_i_9_1 ;
  wire \sig_byte_cntr[3]_i_9_2 ;
  wire \sig_byte_cntr[3]_i_9_3 ;
  wire \sig_byte_cntr[7]_i_9 ;
  wire [2:0]\sig_byte_cntr_reg[3] ;
  wire \sig_byte_cntr_reg[3]_0 ;
  wire \sig_byte_cntr_reg[3]_1 ;
  wire \sig_byte_cntr_reg[3]_2 ;
  wire \sig_byte_cntr_reg[3]_3 ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_m_valid_out_reg;
  wire sig_sm_ld_dre_cmd;
  wire \sig_strb_reg_out_reg[16] ;
  wire \sig_strb_reg_out_reg[16]_0 ;
  wire \sig_strb_reg_out_reg[6] ;
  wire sig_strm_tlast;
  wire sig_tstrb_fifo_rdy;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;

  design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.CO(CO),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg_0 (\GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ),
        .Q(Q),
        .S(S),
        .SR(SR),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ),
        .\gen_wr_a.gen_word_narrow.mem_reg_4 (\gen_wr_a.gen_word_narrow.mem_reg_4 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_4_0 (\gen_wr_a.gen_word_narrow.mem_reg_4_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_4_1 (\gen_wr_a.gen_word_narrow.mem_reg_4_1 ),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(ld_btt_cntr_reg1_reg),
        .ld_btt_cntr_reg1_reg_0(ld_btt_cntr_reg1_reg_0),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .sig_btt_cntr0(sig_btt_cntr0),
        .\sig_btt_cntr_dup_reg[0] (\sig_btt_cntr_dup_reg[0] ),
        .sig_btt_eq_0__0(sig_btt_eq_0__0),
        .sig_btt_eq_0_reg(sig_btt_eq_0_reg),
        .\sig_byte_cntr[3]_i_14_0 (\sig_byte_cntr[3]_i_14 ),
        .\sig_byte_cntr[3]_i_14_1 (\sig_byte_cntr[3]_i_14_0 ),
        .\sig_byte_cntr[3]_i_29 (\sig_byte_cntr[3]_i_29 ),
        .\sig_byte_cntr[3]_i_30_0 (\sig_byte_cntr[3]_i_30 ),
        .\sig_byte_cntr[3]_i_47 (\sig_byte_cntr[3]_i_47 ),
        .\sig_byte_cntr[3]_i_6_0 (\sig_byte_cntr[3]_i_6 ),
        .\sig_byte_cntr[3]_i_6_1 (\sig_byte_cntr[3]_i_6_0 ),
        .\sig_byte_cntr[3]_i_7_0 (\sig_byte_cntr[3]_i_7 ),
        .\sig_byte_cntr[3]_i_7_1 (\sig_byte_cntr[3]_i_7_0 ),
        .\sig_byte_cntr[3]_i_8 (\sig_byte_cntr[3]_i_8 ),
        .\sig_byte_cntr[3]_i_9_0 (\sig_byte_cntr[3]_i_9 ),
        .\sig_byte_cntr[3]_i_9_1 (\sig_byte_cntr[3]_i_9_0 ),
        .\sig_byte_cntr[3]_i_9_2 (\sig_byte_cntr[3]_i_9_1 ),
        .\sig_byte_cntr[3]_i_9_3 (\sig_byte_cntr[3]_i_9_2 ),
        .\sig_byte_cntr[3]_i_9_4 (\sig_byte_cntr[3]_i_9_3 ),
        .\sig_byte_cntr[7]_i_9 (\sig_byte_cntr[7]_i_9 ),
        .\sig_byte_cntr_reg[3] (\sig_byte_cntr_reg[3] ),
        .\sig_byte_cntr_reg[3]_0 (\sig_byte_cntr_reg[3]_0 ),
        .\sig_byte_cntr_reg[3]_1 (\sig_byte_cntr_reg[3]_1 ),
        .\sig_byte_cntr_reg[3]_2 (\sig_byte_cntr_reg[3]_2 ),
        .\sig_byte_cntr_reg[3]_3 (\sig_byte_cntr_reg[3]_3 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .\sig_strb_reg_out_reg[16] (\sig_strb_reg_out_reg[16] ),
        .\sig_strb_reg_out_reg[16]_0 (\sig_strb_reg_out_reg[16]_0 ),
        .\sig_strb_reg_out_reg[6] (\sig_strb_reg_out_reg[6] ),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_tstrb_fifo_rdy(sig_tstrb_fifo_rdy),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1
   (dout,
    empty,
    SR,
    E,
    sig_clr_dbc_reg_reg,
    sig_clr_dbeat_cntr0_out,
    sig_clr_dbc_reg_reg_0,
    D,
    O,
    CO,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    sig_adjusted_addr_incr,
    sig_child_qual_first_of_2_reg,
    DI,
    \gen_fwft.empty_fwft_i_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    Q,
    \sig_burst_dbeat_cntr_reg[3] ,
    \sig_burst_dbeat_cntr_reg[3]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    full,
    \sig_burst_dbeat_cntr_reg[3]_1 ,
    \sig_burst_dbeat_cntr_reg[3]_2 ,
    sig_eop_halt_xfer,
    S,
    \sig_byte_cntr_reg[7] ,
    \sig_child_addr_cntr_lsh_reg[3] ,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_child_addr_cntr_lsh_reg);
  output [11:0]dout;
  output empty;
  output [0:0]SR;
  output [0:0]E;
  output [0:0]sig_clr_dbc_reg_reg;
  output sig_clr_dbeat_cntr0_out;
  output sig_clr_dbc_reg_reg_0;
  output [9:0]D;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output [9:0]sig_adjusted_addr_incr;
  output sig_child_qual_first_of_2_reg;
  output [1:0]DI;
  output \gen_fwft.empty_fwft_i_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input wr_en;
  input [11:0]din;
  input rd_en;
  input [3:0]Q;
  input \sig_burst_dbeat_cntr_reg[3] ;
  input [0:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input full;
  input \sig_burst_dbeat_cntr_reg[3]_1 ;
  input \sig_burst_dbeat_cntr_reg[3]_2 ;
  input sig_eop_halt_xfer;
  input [3:0]S;
  input [1:0]\sig_byte_cntr_reg[7] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input [4:0]sig_child_addr_cntr_lsh_reg;

  wire [0:0]CO;
  wire [9:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [11:0]din;
  wire [11:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire [9:0]sig_adjusted_addr_incr;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire [0:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  wire \sig_burst_dbeat_cntr_reg[3]_1 ;
  wire \sig_burst_dbeat_cntr_reg[3]_2 ;
  wire [1:0]\sig_byte_cntr_reg[7] ;
  wire [4:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire [0:0]sig_clr_dbc_reg_reg;
  wire sig_clr_dbc_reg_reg_0;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_pop_child_cmd;
  wire sig_eop_halt_xfer;
  wire sig_stream_rst;
  wire wr_en;

  design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .SR(SR),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_adjusted_addr_incr(sig_adjusted_addr_incr),
        .\sig_burst_dbeat_cntr_reg[3] (\sig_burst_dbeat_cntr_reg[3] ),
        .\sig_burst_dbeat_cntr_reg[3]_0 (\sig_burst_dbeat_cntr_reg[3]_0 ),
        .\sig_burst_dbeat_cntr_reg[3]_1 (\sig_burst_dbeat_cntr_reg[3]_1 ),
        .\sig_burst_dbeat_cntr_reg[3]_2 (\sig_burst_dbeat_cntr_reg[3]_2 ),
        .\sig_byte_cntr_reg[7] (\sig_byte_cntr_reg[7] ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[3] (\sig_child_addr_cntr_lsh_reg[3] ),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(sig_child_qual_first_of_2_reg),
        .sig_clr_dbc_reg_reg(sig_clr_dbc_reg_reg),
        .sig_clr_dbc_reg_reg_0(sig_clr_dbc_reg_reg_0),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_stream_rst(sig_stream_rst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized2
   (full,
    dout,
    empty,
    D,
    \gen_wr_a.gen_word_narrow.mem_reg_3 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    E,
    din,
    rd_en,
    out,
    Q);
  output full;
  output [289:0]dout;
  output empty;
  output [5:0]D;
  output [5:0]\gen_wr_a.gen_word_narrow.mem_reg_3 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]E;
  input [289:0]din;
  input rd_en;
  input out;
  input [5:0]Q;

  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [289:0]din;
  wire [289:0]dout;
  wire empty;
  wire full;
  wire [5:0]\gen_wr_a.gen_word_narrow.mem_reg_3 ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_sync_fifo_fg__parameterized2 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_wr_a.gen_word_narrow.mem_reg_3 (\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid2mm_buf" *) 
module design_1_axi_dma_0_0_axi_datamover_skid2mm_buf
   (out,
    sig_s_ready_out_reg_0,
    m_axi_s2mm_wvalid,
    sig_last_skid_reg,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wdata,
    Q,
    m_axi_s2mm_wstrb,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_data2skid_wlast,
    sig_last_skid_mux_out,
    m_axi_s2mm_wready,
    sig_data2skid_wvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    D,
    \sig_strb_skid_reg_reg[31]_0 ,
    \sig_strb_reg_out_reg[31]_0 );
  output out;
  output sig_s_ready_out_reg_0;
  output m_axi_s2mm_wvalid;
  output sig_last_skid_reg;
  output m_axi_s2mm_wlast;
  output [255:0]m_axi_s2mm_wdata;
  output [31:0]Q;
  output [31:0]m_axi_s2mm_wstrb;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_data2skid_wlast;
  input sig_last_skid_mux_out;
  input m_axi_s2mm_wready;
  input sig_data2skid_wvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [255:0]D;
  input [31:0]\sig_strb_skid_reg_reg[31]_0 ;
  input [31:0]\sig_strb_reg_out_reg[31]_0 ;

  wire [255:0]D;
  wire [31:0]Q;
  wire m_axi_s2mm_aclk;
  wire [255:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [31:0]m_axi_s2mm_wstrb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2skid_wlast;
  wire sig_data2skid_wvalid;
  wire \sig_data_reg_out[255]_i_1__2_n_0 ;
  wire [255:0]sig_data_skid_mux_out;
  wire [255:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__3_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [31:0]\sig_strb_reg_out_reg[31]_0 ;
  wire [31:0]\sig_strb_skid_reg_reg[31]_0 ;
  wire sig_stream_rst;

  assign m_axi_s2mm_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_dup;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1__2 
       (.I0(sig_data_skid_reg[0]),
        .I1(D[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[100]_i_1__2 
       (.I0(sig_data_skid_reg[100]),
        .I1(D[100]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[100]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[101]_i_1__2 
       (.I0(sig_data_skid_reg[101]),
        .I1(D[101]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[101]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[102]_i_1__2 
       (.I0(sig_data_skid_reg[102]),
        .I1(D[102]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[102]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[103]_i_1__2 
       (.I0(sig_data_skid_reg[103]),
        .I1(D[103]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[103]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[104]_i_1__2 
       (.I0(sig_data_skid_reg[104]),
        .I1(D[104]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[104]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[105]_i_1__2 
       (.I0(sig_data_skid_reg[105]),
        .I1(D[105]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[105]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[106]_i_1__2 
       (.I0(sig_data_skid_reg[106]),
        .I1(D[106]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[106]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[107]_i_1__2 
       (.I0(sig_data_skid_reg[107]),
        .I1(D[107]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[107]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[108]_i_1__2 
       (.I0(sig_data_skid_reg[108]),
        .I1(D[108]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[108]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[109]_i_1__2 
       (.I0(sig_data_skid_reg[109]),
        .I1(D[109]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[109]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1__2 
       (.I0(sig_data_skid_reg[10]),
        .I1(D[10]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[110]_i_1__2 
       (.I0(sig_data_skid_reg[110]),
        .I1(D[110]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[110]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[111]_i_1__2 
       (.I0(sig_data_skid_reg[111]),
        .I1(D[111]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[111]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[112]_i_1__2 
       (.I0(sig_data_skid_reg[112]),
        .I1(D[112]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[112]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[113]_i_1__2 
       (.I0(sig_data_skid_reg[113]),
        .I1(D[113]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[113]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[114]_i_1__2 
       (.I0(sig_data_skid_reg[114]),
        .I1(D[114]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[114]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[115]_i_1__2 
       (.I0(sig_data_skid_reg[115]),
        .I1(D[115]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[115]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[116]_i_1__2 
       (.I0(sig_data_skid_reg[116]),
        .I1(D[116]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[116]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[117]_i_1__2 
       (.I0(sig_data_skid_reg[117]),
        .I1(D[117]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[117]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[118]_i_1__2 
       (.I0(sig_data_skid_reg[118]),
        .I1(D[118]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[118]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[119]_i_1__2 
       (.I0(sig_data_skid_reg[119]),
        .I1(D[119]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[119]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1__2 
       (.I0(sig_data_skid_reg[11]),
        .I1(D[11]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[120]_i_1__2 
       (.I0(sig_data_skid_reg[120]),
        .I1(D[120]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[120]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[121]_i_1__2 
       (.I0(sig_data_skid_reg[121]),
        .I1(D[121]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[121]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[122]_i_1__2 
       (.I0(sig_data_skid_reg[122]),
        .I1(D[122]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[122]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[123]_i_1__2 
       (.I0(sig_data_skid_reg[123]),
        .I1(D[123]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[123]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[124]_i_1__2 
       (.I0(sig_data_skid_reg[124]),
        .I1(D[124]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[124]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[125]_i_1__2 
       (.I0(sig_data_skid_reg[125]),
        .I1(D[125]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[125]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[126]_i_1__2 
       (.I0(sig_data_skid_reg[126]),
        .I1(D[126]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[126]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[127]_i_1__2 
       (.I0(sig_data_skid_reg[127]),
        .I1(D[127]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[127]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[128]_i_1__2 
       (.I0(sig_data_skid_reg[128]),
        .I1(D[128]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[128]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[129]_i_1__2 
       (.I0(sig_data_skid_reg[129]),
        .I1(D[129]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[129]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1__2 
       (.I0(sig_data_skid_reg[12]),
        .I1(D[12]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[130]_i_1__2 
       (.I0(sig_data_skid_reg[130]),
        .I1(D[130]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[130]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[131]_i_1__2 
       (.I0(sig_data_skid_reg[131]),
        .I1(D[131]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[131]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[132]_i_1__2 
       (.I0(sig_data_skid_reg[132]),
        .I1(D[132]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[132]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[133]_i_1__2 
       (.I0(sig_data_skid_reg[133]),
        .I1(D[133]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[133]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[134]_i_1__2 
       (.I0(sig_data_skid_reg[134]),
        .I1(D[134]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[134]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[135]_i_1__2 
       (.I0(sig_data_skid_reg[135]),
        .I1(D[135]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[135]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[136]_i_1__2 
       (.I0(sig_data_skid_reg[136]),
        .I1(D[136]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[136]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[137]_i_1__2 
       (.I0(sig_data_skid_reg[137]),
        .I1(D[137]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[137]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[138]_i_1__2 
       (.I0(sig_data_skid_reg[138]),
        .I1(D[138]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[138]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[139]_i_1__2 
       (.I0(sig_data_skid_reg[139]),
        .I1(D[139]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[139]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1__2 
       (.I0(sig_data_skid_reg[13]),
        .I1(D[13]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[140]_i_1__2 
       (.I0(sig_data_skid_reg[140]),
        .I1(D[140]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[140]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[141]_i_1__2 
       (.I0(sig_data_skid_reg[141]),
        .I1(D[141]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[141]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[142]_i_1__2 
       (.I0(sig_data_skid_reg[142]),
        .I1(D[142]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[142]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[143]_i_1__2 
       (.I0(sig_data_skid_reg[143]),
        .I1(D[143]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[143]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[144]_i_1__2 
       (.I0(sig_data_skid_reg[144]),
        .I1(D[144]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[144]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[145]_i_1__2 
       (.I0(sig_data_skid_reg[145]),
        .I1(D[145]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[145]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[146]_i_1__2 
       (.I0(sig_data_skid_reg[146]),
        .I1(D[146]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[146]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[147]_i_1__2 
       (.I0(sig_data_skid_reg[147]),
        .I1(D[147]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[147]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[148]_i_1__2 
       (.I0(sig_data_skid_reg[148]),
        .I1(D[148]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[148]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[149]_i_1__2 
       (.I0(sig_data_skid_reg[149]),
        .I1(D[149]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[149]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1__2 
       (.I0(sig_data_skid_reg[14]),
        .I1(D[14]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[150]_i_1__2 
       (.I0(sig_data_skid_reg[150]),
        .I1(D[150]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[150]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[151]_i_1__2 
       (.I0(sig_data_skid_reg[151]),
        .I1(D[151]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[151]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[152]_i_1__2 
       (.I0(sig_data_skid_reg[152]),
        .I1(D[152]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[152]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[153]_i_1__2 
       (.I0(sig_data_skid_reg[153]),
        .I1(D[153]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[153]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[154]_i_1__2 
       (.I0(sig_data_skid_reg[154]),
        .I1(D[154]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[154]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[155]_i_1__2 
       (.I0(sig_data_skid_reg[155]),
        .I1(D[155]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[155]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[156]_i_1__2 
       (.I0(sig_data_skid_reg[156]),
        .I1(D[156]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[156]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[157]_i_1__2 
       (.I0(sig_data_skid_reg[157]),
        .I1(D[157]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[157]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[158]_i_1__2 
       (.I0(sig_data_skid_reg[158]),
        .I1(D[158]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[158]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[159]_i_1__2 
       (.I0(sig_data_skid_reg[159]),
        .I1(D[159]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[159]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1__2 
       (.I0(sig_data_skid_reg[15]),
        .I1(D[15]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[160]_i_1__2 
       (.I0(sig_data_skid_reg[160]),
        .I1(D[160]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[160]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[161]_i_1__2 
       (.I0(sig_data_skid_reg[161]),
        .I1(D[161]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[161]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[162]_i_1__2 
       (.I0(sig_data_skid_reg[162]),
        .I1(D[162]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[162]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[163]_i_1__2 
       (.I0(sig_data_skid_reg[163]),
        .I1(D[163]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[163]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[164]_i_1__2 
       (.I0(sig_data_skid_reg[164]),
        .I1(D[164]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[164]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[165]_i_1__2 
       (.I0(sig_data_skid_reg[165]),
        .I1(D[165]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[165]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[166]_i_1__2 
       (.I0(sig_data_skid_reg[166]),
        .I1(D[166]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[166]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[167]_i_1__2 
       (.I0(sig_data_skid_reg[167]),
        .I1(D[167]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[167]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[168]_i_1__2 
       (.I0(sig_data_skid_reg[168]),
        .I1(D[168]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[168]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[169]_i_1__2 
       (.I0(sig_data_skid_reg[169]),
        .I1(D[169]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[169]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1__2 
       (.I0(sig_data_skid_reg[16]),
        .I1(D[16]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[170]_i_1__2 
       (.I0(sig_data_skid_reg[170]),
        .I1(D[170]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[170]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[171]_i_1__2 
       (.I0(sig_data_skid_reg[171]),
        .I1(D[171]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[171]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[172]_i_1__2 
       (.I0(sig_data_skid_reg[172]),
        .I1(D[172]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[172]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[173]_i_1__2 
       (.I0(sig_data_skid_reg[173]),
        .I1(D[173]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[173]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[174]_i_1__2 
       (.I0(sig_data_skid_reg[174]),
        .I1(D[174]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[174]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[175]_i_1__2 
       (.I0(sig_data_skid_reg[175]),
        .I1(D[175]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[175]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[176]_i_1__2 
       (.I0(sig_data_skid_reg[176]),
        .I1(D[176]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[176]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[177]_i_1__2 
       (.I0(sig_data_skid_reg[177]),
        .I1(D[177]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[177]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[178]_i_1__2 
       (.I0(sig_data_skid_reg[178]),
        .I1(D[178]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[178]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[179]_i_1__2 
       (.I0(sig_data_skid_reg[179]),
        .I1(D[179]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[179]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1__2 
       (.I0(sig_data_skid_reg[17]),
        .I1(D[17]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[180]_i_1__2 
       (.I0(sig_data_skid_reg[180]),
        .I1(D[180]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[180]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[181]_i_1__2 
       (.I0(sig_data_skid_reg[181]),
        .I1(D[181]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[181]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[182]_i_1__2 
       (.I0(sig_data_skid_reg[182]),
        .I1(D[182]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[182]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[183]_i_1__2 
       (.I0(sig_data_skid_reg[183]),
        .I1(D[183]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[183]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[184]_i_1__2 
       (.I0(sig_data_skid_reg[184]),
        .I1(D[184]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[184]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[185]_i_1__2 
       (.I0(sig_data_skid_reg[185]),
        .I1(D[185]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[185]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[186]_i_1__2 
       (.I0(sig_data_skid_reg[186]),
        .I1(D[186]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[186]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[187]_i_1__2 
       (.I0(sig_data_skid_reg[187]),
        .I1(D[187]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[187]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[188]_i_1__2 
       (.I0(sig_data_skid_reg[188]),
        .I1(D[188]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[188]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[189]_i_1__2 
       (.I0(sig_data_skid_reg[189]),
        .I1(D[189]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[189]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1__2 
       (.I0(sig_data_skid_reg[18]),
        .I1(D[18]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[190]_i_1__2 
       (.I0(sig_data_skid_reg[190]),
        .I1(D[190]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[190]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[191]_i_1__2 
       (.I0(sig_data_skid_reg[191]),
        .I1(D[191]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[191]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[192]_i_1__2 
       (.I0(sig_data_skid_reg[192]),
        .I1(D[192]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[192]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[193]_i_1__2 
       (.I0(sig_data_skid_reg[193]),
        .I1(D[193]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[193]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[194]_i_1__2 
       (.I0(sig_data_skid_reg[194]),
        .I1(D[194]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[194]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[195]_i_1__2 
       (.I0(sig_data_skid_reg[195]),
        .I1(D[195]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[195]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[196]_i_1__2 
       (.I0(sig_data_skid_reg[196]),
        .I1(D[196]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[196]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[197]_i_1__2 
       (.I0(sig_data_skid_reg[197]),
        .I1(D[197]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[197]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[198]_i_1__2 
       (.I0(sig_data_skid_reg[198]),
        .I1(D[198]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[198]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[199]_i_1__2 
       (.I0(sig_data_skid_reg[199]),
        .I1(D[199]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[199]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1__2 
       (.I0(sig_data_skid_reg[19]),
        .I1(D[19]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1__2 
       (.I0(sig_data_skid_reg[1]),
        .I1(D[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[200]_i_1__2 
       (.I0(sig_data_skid_reg[200]),
        .I1(D[200]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[200]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[201]_i_1__2 
       (.I0(sig_data_skid_reg[201]),
        .I1(D[201]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[201]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[202]_i_1__2 
       (.I0(sig_data_skid_reg[202]),
        .I1(D[202]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[202]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[203]_i_1__2 
       (.I0(sig_data_skid_reg[203]),
        .I1(D[203]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[203]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[204]_i_1__2 
       (.I0(sig_data_skid_reg[204]),
        .I1(D[204]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[204]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[205]_i_1__2 
       (.I0(sig_data_skid_reg[205]),
        .I1(D[205]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[205]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[206]_i_1__2 
       (.I0(sig_data_skid_reg[206]),
        .I1(D[206]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[206]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[207]_i_1__2 
       (.I0(sig_data_skid_reg[207]),
        .I1(D[207]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[207]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[208]_i_1__2 
       (.I0(sig_data_skid_reg[208]),
        .I1(D[208]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[208]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[209]_i_1__2 
       (.I0(sig_data_skid_reg[209]),
        .I1(D[209]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[209]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1__2 
       (.I0(sig_data_skid_reg[20]),
        .I1(D[20]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[210]_i_1__2 
       (.I0(sig_data_skid_reg[210]),
        .I1(D[210]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[210]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[211]_i_1__2 
       (.I0(sig_data_skid_reg[211]),
        .I1(D[211]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[211]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[212]_i_1__2 
       (.I0(sig_data_skid_reg[212]),
        .I1(D[212]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[212]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[213]_i_1__2 
       (.I0(sig_data_skid_reg[213]),
        .I1(D[213]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[213]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[214]_i_1__2 
       (.I0(sig_data_skid_reg[214]),
        .I1(D[214]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[214]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[215]_i_1__2 
       (.I0(sig_data_skid_reg[215]),
        .I1(D[215]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[215]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[216]_i_1__2 
       (.I0(sig_data_skid_reg[216]),
        .I1(D[216]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[216]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[217]_i_1__2 
       (.I0(sig_data_skid_reg[217]),
        .I1(D[217]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[217]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[218]_i_1__2 
       (.I0(sig_data_skid_reg[218]),
        .I1(D[218]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[218]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[219]_i_1__2 
       (.I0(sig_data_skid_reg[219]),
        .I1(D[219]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[219]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1__2 
       (.I0(sig_data_skid_reg[21]),
        .I1(D[21]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[220]_i_1__2 
       (.I0(sig_data_skid_reg[220]),
        .I1(D[220]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[220]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[221]_i_1__2 
       (.I0(sig_data_skid_reg[221]),
        .I1(D[221]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[221]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[222]_i_1__2 
       (.I0(sig_data_skid_reg[222]),
        .I1(D[222]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[222]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[223]_i_1__2 
       (.I0(sig_data_skid_reg[223]),
        .I1(D[223]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[223]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[224]_i_1__2 
       (.I0(sig_data_skid_reg[224]),
        .I1(D[224]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[224]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[225]_i_1__2 
       (.I0(sig_data_skid_reg[225]),
        .I1(D[225]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[225]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[226]_i_1__2 
       (.I0(sig_data_skid_reg[226]),
        .I1(D[226]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[226]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[227]_i_1__2 
       (.I0(sig_data_skid_reg[227]),
        .I1(D[227]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[227]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[228]_i_1__2 
       (.I0(sig_data_skid_reg[228]),
        .I1(D[228]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[228]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[229]_i_1__2 
       (.I0(sig_data_skid_reg[229]),
        .I1(D[229]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[229]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1__2 
       (.I0(sig_data_skid_reg[22]),
        .I1(D[22]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[230]_i_1__2 
       (.I0(sig_data_skid_reg[230]),
        .I1(D[230]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[230]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[231]_i_1__2 
       (.I0(sig_data_skid_reg[231]),
        .I1(D[231]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[231]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[232]_i_1__2 
       (.I0(sig_data_skid_reg[232]),
        .I1(D[232]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[232]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[233]_i_1__2 
       (.I0(sig_data_skid_reg[233]),
        .I1(D[233]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[233]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[234]_i_1__2 
       (.I0(sig_data_skid_reg[234]),
        .I1(D[234]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[234]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[235]_i_1__2 
       (.I0(sig_data_skid_reg[235]),
        .I1(D[235]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[235]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[236]_i_1__2 
       (.I0(sig_data_skid_reg[236]),
        .I1(D[236]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[236]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[237]_i_1__2 
       (.I0(sig_data_skid_reg[237]),
        .I1(D[237]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[237]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[238]_i_1__2 
       (.I0(sig_data_skid_reg[238]),
        .I1(D[238]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[238]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[239]_i_1__2 
       (.I0(sig_data_skid_reg[239]),
        .I1(D[239]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[239]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1__2 
       (.I0(sig_data_skid_reg[23]),
        .I1(D[23]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[240]_i_1__2 
       (.I0(sig_data_skid_reg[240]),
        .I1(D[240]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[240]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[241]_i_1__2 
       (.I0(sig_data_skid_reg[241]),
        .I1(D[241]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[241]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[242]_i_1__2 
       (.I0(sig_data_skid_reg[242]),
        .I1(D[242]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[242]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[243]_i_1__2 
       (.I0(sig_data_skid_reg[243]),
        .I1(D[243]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[243]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[244]_i_1__2 
       (.I0(sig_data_skid_reg[244]),
        .I1(D[244]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[244]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[245]_i_1__2 
       (.I0(sig_data_skid_reg[245]),
        .I1(D[245]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[245]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[246]_i_1__2 
       (.I0(sig_data_skid_reg[246]),
        .I1(D[246]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[246]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[247]_i_1__2 
       (.I0(sig_data_skid_reg[247]),
        .I1(D[247]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[247]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[248]_i_1__2 
       (.I0(sig_data_skid_reg[248]),
        .I1(D[248]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[248]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[249]_i_1__2 
       (.I0(sig_data_skid_reg[249]),
        .I1(D[249]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[249]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1__2 
       (.I0(sig_data_skid_reg[24]),
        .I1(D[24]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[250]_i_1__2 
       (.I0(sig_data_skid_reg[250]),
        .I1(D[250]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[250]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[251]_i_1__2 
       (.I0(sig_data_skid_reg[251]),
        .I1(D[251]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[251]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[252]_i_1__2 
       (.I0(sig_data_skid_reg[252]),
        .I1(D[252]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[252]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[253]_i_1__2 
       (.I0(sig_data_skid_reg[253]),
        .I1(D[253]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[253]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[254]_i_1__2 
       (.I0(sig_data_skid_reg[254]),
        .I1(D[254]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[254]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[255]_i_1__2 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(\sig_data_reg_out[255]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[255]_i_2__0 
       (.I0(sig_data_skid_reg[255]),
        .I1(D[255]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[255]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1__2 
       (.I0(sig_data_skid_reg[25]),
        .I1(D[25]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1__2 
       (.I0(sig_data_skid_reg[26]),
        .I1(D[26]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1__2 
       (.I0(sig_data_skid_reg[27]),
        .I1(D[27]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1__2 
       (.I0(sig_data_skid_reg[28]),
        .I1(D[28]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1__2 
       (.I0(sig_data_skid_reg[29]),
        .I1(D[29]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1__2 
       (.I0(sig_data_skid_reg[2]),
        .I1(D[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1__2 
       (.I0(sig_data_skid_reg[30]),
        .I1(D[30]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_1__2 
       (.I0(sig_data_skid_reg[31]),
        .I1(D[31]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[32]_i_1__2 
       (.I0(sig_data_skid_reg[32]),
        .I1(D[32]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[33]_i_1__2 
       (.I0(sig_data_skid_reg[33]),
        .I1(D[33]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[34]_i_1__2 
       (.I0(sig_data_skid_reg[34]),
        .I1(D[34]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[35]_i_1__2 
       (.I0(sig_data_skid_reg[35]),
        .I1(D[35]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[36]_i_1__2 
       (.I0(sig_data_skid_reg[36]),
        .I1(D[36]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[37]_i_1__2 
       (.I0(sig_data_skid_reg[37]),
        .I1(D[37]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[38]_i_1__2 
       (.I0(sig_data_skid_reg[38]),
        .I1(D[38]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[39]_i_1__2 
       (.I0(sig_data_skid_reg[39]),
        .I1(D[39]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1__2 
       (.I0(sig_data_skid_reg[3]),
        .I1(D[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[40]_i_1__2 
       (.I0(sig_data_skid_reg[40]),
        .I1(D[40]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[41]_i_1__2 
       (.I0(sig_data_skid_reg[41]),
        .I1(D[41]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[42]_i_1__2 
       (.I0(sig_data_skid_reg[42]),
        .I1(D[42]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[43]_i_1__2 
       (.I0(sig_data_skid_reg[43]),
        .I1(D[43]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[44]_i_1__2 
       (.I0(sig_data_skid_reg[44]),
        .I1(D[44]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[45]_i_1__2 
       (.I0(sig_data_skid_reg[45]),
        .I1(D[45]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[46]_i_1__2 
       (.I0(sig_data_skid_reg[46]),
        .I1(D[46]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[47]_i_1__2 
       (.I0(sig_data_skid_reg[47]),
        .I1(D[47]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[48]_i_1__2 
       (.I0(sig_data_skid_reg[48]),
        .I1(D[48]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[49]_i_1__2 
       (.I0(sig_data_skid_reg[49]),
        .I1(D[49]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1__2 
       (.I0(sig_data_skid_reg[4]),
        .I1(D[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[50]_i_1__2 
       (.I0(sig_data_skid_reg[50]),
        .I1(D[50]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[51]_i_1__2 
       (.I0(sig_data_skid_reg[51]),
        .I1(D[51]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[52]_i_1__2 
       (.I0(sig_data_skid_reg[52]),
        .I1(D[52]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[53]_i_1__2 
       (.I0(sig_data_skid_reg[53]),
        .I1(D[53]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[54]_i_1__2 
       (.I0(sig_data_skid_reg[54]),
        .I1(D[54]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[55]_i_1__2 
       (.I0(sig_data_skid_reg[55]),
        .I1(D[55]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[56]_i_1__2 
       (.I0(sig_data_skid_reg[56]),
        .I1(D[56]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[57]_i_1__2 
       (.I0(sig_data_skid_reg[57]),
        .I1(D[57]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[58]_i_1__2 
       (.I0(sig_data_skid_reg[58]),
        .I1(D[58]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[59]_i_1__2 
       (.I0(sig_data_skid_reg[59]),
        .I1(D[59]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1__2 
       (.I0(sig_data_skid_reg[5]),
        .I1(D[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[60]_i_1__2 
       (.I0(sig_data_skid_reg[60]),
        .I1(D[60]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[61]_i_1__2 
       (.I0(sig_data_skid_reg[61]),
        .I1(D[61]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[62]_i_1__2 
       (.I0(sig_data_skid_reg[62]),
        .I1(D[62]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[62]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[63]_i_1__2 
       (.I0(sig_data_skid_reg[63]),
        .I1(D[63]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[64]_i_1__2 
       (.I0(sig_data_skid_reg[64]),
        .I1(D[64]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[64]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[65]_i_1__2 
       (.I0(sig_data_skid_reg[65]),
        .I1(D[65]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[65]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[66]_i_1__2 
       (.I0(sig_data_skid_reg[66]),
        .I1(D[66]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[66]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[67]_i_1__2 
       (.I0(sig_data_skid_reg[67]),
        .I1(D[67]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[67]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[68]_i_1__2 
       (.I0(sig_data_skid_reg[68]),
        .I1(D[68]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[68]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[69]_i_1__2 
       (.I0(sig_data_skid_reg[69]),
        .I1(D[69]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[69]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1__2 
       (.I0(sig_data_skid_reg[6]),
        .I1(D[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[70]_i_1__2 
       (.I0(sig_data_skid_reg[70]),
        .I1(D[70]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[70]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[71]_i_1__2 
       (.I0(sig_data_skid_reg[71]),
        .I1(D[71]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[71]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[72]_i_1__2 
       (.I0(sig_data_skid_reg[72]),
        .I1(D[72]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[72]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[73]_i_1__2 
       (.I0(sig_data_skid_reg[73]),
        .I1(D[73]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[73]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[74]_i_1__2 
       (.I0(sig_data_skid_reg[74]),
        .I1(D[74]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[74]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[75]_i_1__2 
       (.I0(sig_data_skid_reg[75]),
        .I1(D[75]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[75]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[76]_i_1__2 
       (.I0(sig_data_skid_reg[76]),
        .I1(D[76]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[76]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[77]_i_1__2 
       (.I0(sig_data_skid_reg[77]),
        .I1(D[77]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[77]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[78]_i_1__2 
       (.I0(sig_data_skid_reg[78]),
        .I1(D[78]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[78]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[79]_i_1__2 
       (.I0(sig_data_skid_reg[79]),
        .I1(D[79]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[79]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1__2 
       (.I0(sig_data_skid_reg[7]),
        .I1(D[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[80]_i_1__2 
       (.I0(sig_data_skid_reg[80]),
        .I1(D[80]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[80]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[81]_i_1__2 
       (.I0(sig_data_skid_reg[81]),
        .I1(D[81]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[81]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[82]_i_1__2 
       (.I0(sig_data_skid_reg[82]),
        .I1(D[82]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[82]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[83]_i_1__2 
       (.I0(sig_data_skid_reg[83]),
        .I1(D[83]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[83]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[84]_i_1__2 
       (.I0(sig_data_skid_reg[84]),
        .I1(D[84]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[84]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[85]_i_1__2 
       (.I0(sig_data_skid_reg[85]),
        .I1(D[85]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[85]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[86]_i_1__2 
       (.I0(sig_data_skid_reg[86]),
        .I1(D[86]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[86]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[87]_i_1__2 
       (.I0(sig_data_skid_reg[87]),
        .I1(D[87]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[87]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[88]_i_1__2 
       (.I0(sig_data_skid_reg[88]),
        .I1(D[88]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[88]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[89]_i_1__2 
       (.I0(sig_data_skid_reg[89]),
        .I1(D[89]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[89]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1__2 
       (.I0(sig_data_skid_reg[8]),
        .I1(D[8]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[90]_i_1__2 
       (.I0(sig_data_skid_reg[90]),
        .I1(D[90]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[90]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[91]_i_1__2 
       (.I0(sig_data_skid_reg[91]),
        .I1(D[91]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[91]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[92]_i_1__2 
       (.I0(sig_data_skid_reg[92]),
        .I1(D[92]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[92]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[93]_i_1__2 
       (.I0(sig_data_skid_reg[93]),
        .I1(D[93]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[93]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[94]_i_1__2 
       (.I0(sig_data_skid_reg[94]),
        .I1(D[94]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[94]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[95]_i_1__2 
       (.I0(sig_data_skid_reg[95]),
        .I1(D[95]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[95]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[96]_i_1__2 
       (.I0(sig_data_skid_reg[96]),
        .I1(D[96]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[96]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[97]_i_1__2 
       (.I0(sig_data_skid_reg[97]),
        .I1(D[97]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[97]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[98]_i_1__2 
       (.I0(sig_data_skid_reg[98]),
        .I1(D[98]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[98]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[99]_i_1__2 
       (.I0(sig_data_skid_reg[99]),
        .I1(D[99]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[99]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1__2 
       (.I0(sig_data_skid_reg[9]),
        .I1(D[9]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_s2mm_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[100] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[100]),
        .Q(m_axi_s2mm_wdata[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[101] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[101]),
        .Q(m_axi_s2mm_wdata[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[102] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[102]),
        .Q(m_axi_s2mm_wdata[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[103] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[103]),
        .Q(m_axi_s2mm_wdata[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[104] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[104]),
        .Q(m_axi_s2mm_wdata[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[105] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[105]),
        .Q(m_axi_s2mm_wdata[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[106] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[106]),
        .Q(m_axi_s2mm_wdata[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[107] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[107]),
        .Q(m_axi_s2mm_wdata[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[108] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[108]),
        .Q(m_axi_s2mm_wdata[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[109] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[109]),
        .Q(m_axi_s2mm_wdata[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_s2mm_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[110] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[110]),
        .Q(m_axi_s2mm_wdata[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[111] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[111]),
        .Q(m_axi_s2mm_wdata[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[112] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[112]),
        .Q(m_axi_s2mm_wdata[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[113] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[113]),
        .Q(m_axi_s2mm_wdata[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[114] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[114]),
        .Q(m_axi_s2mm_wdata[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[115] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[115]),
        .Q(m_axi_s2mm_wdata[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[116] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[116]),
        .Q(m_axi_s2mm_wdata[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[117] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[117]),
        .Q(m_axi_s2mm_wdata[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[118] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[118]),
        .Q(m_axi_s2mm_wdata[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[119] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[119]),
        .Q(m_axi_s2mm_wdata[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_s2mm_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[120] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[120]),
        .Q(m_axi_s2mm_wdata[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[121] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[121]),
        .Q(m_axi_s2mm_wdata[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[122] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[122]),
        .Q(m_axi_s2mm_wdata[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[123] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[123]),
        .Q(m_axi_s2mm_wdata[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[124] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[124]),
        .Q(m_axi_s2mm_wdata[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[125] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[125]),
        .Q(m_axi_s2mm_wdata[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[126] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[126]),
        .Q(m_axi_s2mm_wdata[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[127] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[127]),
        .Q(m_axi_s2mm_wdata[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[128] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[128]),
        .Q(m_axi_s2mm_wdata[128]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[129] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[129]),
        .Q(m_axi_s2mm_wdata[129]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_s2mm_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[130] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[130]),
        .Q(m_axi_s2mm_wdata[130]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[131] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[131]),
        .Q(m_axi_s2mm_wdata[131]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[132] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[132]),
        .Q(m_axi_s2mm_wdata[132]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[133] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[133]),
        .Q(m_axi_s2mm_wdata[133]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[134] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[134]),
        .Q(m_axi_s2mm_wdata[134]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[135] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[135]),
        .Q(m_axi_s2mm_wdata[135]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[136] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[136]),
        .Q(m_axi_s2mm_wdata[136]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[137] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[137]),
        .Q(m_axi_s2mm_wdata[137]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[138] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[138]),
        .Q(m_axi_s2mm_wdata[138]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[139] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[139]),
        .Q(m_axi_s2mm_wdata[139]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_s2mm_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[140] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[140]),
        .Q(m_axi_s2mm_wdata[140]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[141] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[141]),
        .Q(m_axi_s2mm_wdata[141]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[142] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[142]),
        .Q(m_axi_s2mm_wdata[142]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[143] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[143]),
        .Q(m_axi_s2mm_wdata[143]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[144] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[144]),
        .Q(m_axi_s2mm_wdata[144]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[145] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[145]),
        .Q(m_axi_s2mm_wdata[145]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[146] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[146]),
        .Q(m_axi_s2mm_wdata[146]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[147] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[147]),
        .Q(m_axi_s2mm_wdata[147]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[148] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[148]),
        .Q(m_axi_s2mm_wdata[148]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[149] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[149]),
        .Q(m_axi_s2mm_wdata[149]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_s2mm_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[150] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[150]),
        .Q(m_axi_s2mm_wdata[150]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[151] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[151]),
        .Q(m_axi_s2mm_wdata[151]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[152] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[152]),
        .Q(m_axi_s2mm_wdata[152]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[153] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[153]),
        .Q(m_axi_s2mm_wdata[153]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[154] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[154]),
        .Q(m_axi_s2mm_wdata[154]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[155] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[155]),
        .Q(m_axi_s2mm_wdata[155]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[156] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[156]),
        .Q(m_axi_s2mm_wdata[156]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[157] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[157]),
        .Q(m_axi_s2mm_wdata[157]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[158] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[158]),
        .Q(m_axi_s2mm_wdata[158]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[159] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[159]),
        .Q(m_axi_s2mm_wdata[159]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_s2mm_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[160] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[160]),
        .Q(m_axi_s2mm_wdata[160]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[161] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[161]),
        .Q(m_axi_s2mm_wdata[161]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[162] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[162]),
        .Q(m_axi_s2mm_wdata[162]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[163] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[163]),
        .Q(m_axi_s2mm_wdata[163]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[164] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[164]),
        .Q(m_axi_s2mm_wdata[164]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[165] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[165]),
        .Q(m_axi_s2mm_wdata[165]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[166] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[166]),
        .Q(m_axi_s2mm_wdata[166]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[167] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[167]),
        .Q(m_axi_s2mm_wdata[167]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[168] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[168]),
        .Q(m_axi_s2mm_wdata[168]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[169] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[169]),
        .Q(m_axi_s2mm_wdata[169]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_s2mm_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[170] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[170]),
        .Q(m_axi_s2mm_wdata[170]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[171] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[171]),
        .Q(m_axi_s2mm_wdata[171]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[172] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[172]),
        .Q(m_axi_s2mm_wdata[172]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[173] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[173]),
        .Q(m_axi_s2mm_wdata[173]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[174] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[174]),
        .Q(m_axi_s2mm_wdata[174]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[175] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[175]),
        .Q(m_axi_s2mm_wdata[175]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[176] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[176]),
        .Q(m_axi_s2mm_wdata[176]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[177] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[177]),
        .Q(m_axi_s2mm_wdata[177]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[178] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[178]),
        .Q(m_axi_s2mm_wdata[178]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[179] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[179]),
        .Q(m_axi_s2mm_wdata[179]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_s2mm_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[180] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[180]),
        .Q(m_axi_s2mm_wdata[180]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[181] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[181]),
        .Q(m_axi_s2mm_wdata[181]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[182] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[182]),
        .Q(m_axi_s2mm_wdata[182]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[183] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[183]),
        .Q(m_axi_s2mm_wdata[183]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[184] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[184]),
        .Q(m_axi_s2mm_wdata[184]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[185] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[185]),
        .Q(m_axi_s2mm_wdata[185]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[186] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[186]),
        .Q(m_axi_s2mm_wdata[186]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[187] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[187]),
        .Q(m_axi_s2mm_wdata[187]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[188] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[188]),
        .Q(m_axi_s2mm_wdata[188]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[189] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[189]),
        .Q(m_axi_s2mm_wdata[189]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_s2mm_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[190] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[190]),
        .Q(m_axi_s2mm_wdata[190]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[191] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[191]),
        .Q(m_axi_s2mm_wdata[191]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[192] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[192]),
        .Q(m_axi_s2mm_wdata[192]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[193] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[193]),
        .Q(m_axi_s2mm_wdata[193]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[194] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[194]),
        .Q(m_axi_s2mm_wdata[194]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[195] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[195]),
        .Q(m_axi_s2mm_wdata[195]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[196] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[196]),
        .Q(m_axi_s2mm_wdata[196]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[197] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[197]),
        .Q(m_axi_s2mm_wdata[197]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[198] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[198]),
        .Q(m_axi_s2mm_wdata[198]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[199] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[199]),
        .Q(m_axi_s2mm_wdata[199]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_s2mm_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_s2mm_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[200] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[200]),
        .Q(m_axi_s2mm_wdata[200]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[201] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[201]),
        .Q(m_axi_s2mm_wdata[201]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[202] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[202]),
        .Q(m_axi_s2mm_wdata[202]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[203] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[203]),
        .Q(m_axi_s2mm_wdata[203]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[204] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[204]),
        .Q(m_axi_s2mm_wdata[204]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[205] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[205]),
        .Q(m_axi_s2mm_wdata[205]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[206] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[206]),
        .Q(m_axi_s2mm_wdata[206]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[207] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[207]),
        .Q(m_axi_s2mm_wdata[207]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[208] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[208]),
        .Q(m_axi_s2mm_wdata[208]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[209] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[209]),
        .Q(m_axi_s2mm_wdata[209]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_s2mm_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[210] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[210]),
        .Q(m_axi_s2mm_wdata[210]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[211] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[211]),
        .Q(m_axi_s2mm_wdata[211]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[212] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[212]),
        .Q(m_axi_s2mm_wdata[212]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[213] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[213]),
        .Q(m_axi_s2mm_wdata[213]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[214] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[214]),
        .Q(m_axi_s2mm_wdata[214]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[215] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[215]),
        .Q(m_axi_s2mm_wdata[215]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[216] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[216]),
        .Q(m_axi_s2mm_wdata[216]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[217] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[217]),
        .Q(m_axi_s2mm_wdata[217]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[218] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[218]),
        .Q(m_axi_s2mm_wdata[218]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[219] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[219]),
        .Q(m_axi_s2mm_wdata[219]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_s2mm_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[220] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[220]),
        .Q(m_axi_s2mm_wdata[220]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[221] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[221]),
        .Q(m_axi_s2mm_wdata[221]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[222] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[222]),
        .Q(m_axi_s2mm_wdata[222]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[223] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[223]),
        .Q(m_axi_s2mm_wdata[223]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[224] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[224]),
        .Q(m_axi_s2mm_wdata[224]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[225] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[225]),
        .Q(m_axi_s2mm_wdata[225]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[226] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[226]),
        .Q(m_axi_s2mm_wdata[226]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[227] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[227]),
        .Q(m_axi_s2mm_wdata[227]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[228] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[228]),
        .Q(m_axi_s2mm_wdata[228]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[229] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[229]),
        .Q(m_axi_s2mm_wdata[229]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_s2mm_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[230] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[230]),
        .Q(m_axi_s2mm_wdata[230]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[231] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[231]),
        .Q(m_axi_s2mm_wdata[231]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[232] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[232]),
        .Q(m_axi_s2mm_wdata[232]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[233] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[233]),
        .Q(m_axi_s2mm_wdata[233]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[234] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[234]),
        .Q(m_axi_s2mm_wdata[234]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[235] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[235]),
        .Q(m_axi_s2mm_wdata[235]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[236] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[236]),
        .Q(m_axi_s2mm_wdata[236]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[237] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[237]),
        .Q(m_axi_s2mm_wdata[237]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[238] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[238]),
        .Q(m_axi_s2mm_wdata[238]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[239] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[239]),
        .Q(m_axi_s2mm_wdata[239]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_s2mm_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[240] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[240]),
        .Q(m_axi_s2mm_wdata[240]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[241] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[241]),
        .Q(m_axi_s2mm_wdata[241]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[242] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[242]),
        .Q(m_axi_s2mm_wdata[242]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[243] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[243]),
        .Q(m_axi_s2mm_wdata[243]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[244] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[244]),
        .Q(m_axi_s2mm_wdata[244]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[245] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[245]),
        .Q(m_axi_s2mm_wdata[245]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[246] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[246]),
        .Q(m_axi_s2mm_wdata[246]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[247] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[247]),
        .Q(m_axi_s2mm_wdata[247]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[248] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[248]),
        .Q(m_axi_s2mm_wdata[248]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[249] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[249]),
        .Q(m_axi_s2mm_wdata[249]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_s2mm_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[250] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[250]),
        .Q(m_axi_s2mm_wdata[250]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[251] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[251]),
        .Q(m_axi_s2mm_wdata[251]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[252] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[252]),
        .Q(m_axi_s2mm_wdata[252]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[253] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[253]),
        .Q(m_axi_s2mm_wdata[253]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[254] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[254]),
        .Q(m_axi_s2mm_wdata[254]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[255] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[255]),
        .Q(m_axi_s2mm_wdata[255]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_s2mm_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_s2mm_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_s2mm_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_s2mm_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_s2mm_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_s2mm_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_s2mm_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_s2mm_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[32]),
        .Q(m_axi_s2mm_wdata[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[33]),
        .Q(m_axi_s2mm_wdata[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[34]),
        .Q(m_axi_s2mm_wdata[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[35]),
        .Q(m_axi_s2mm_wdata[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[36]),
        .Q(m_axi_s2mm_wdata[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[37]),
        .Q(m_axi_s2mm_wdata[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[38]),
        .Q(m_axi_s2mm_wdata[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[39]),
        .Q(m_axi_s2mm_wdata[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_s2mm_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[40]),
        .Q(m_axi_s2mm_wdata[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[41]),
        .Q(m_axi_s2mm_wdata[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[42]),
        .Q(m_axi_s2mm_wdata[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[43]),
        .Q(m_axi_s2mm_wdata[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[44]),
        .Q(m_axi_s2mm_wdata[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[45]),
        .Q(m_axi_s2mm_wdata[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[46]),
        .Q(m_axi_s2mm_wdata[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[47]),
        .Q(m_axi_s2mm_wdata[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[48]),
        .Q(m_axi_s2mm_wdata[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[49]),
        .Q(m_axi_s2mm_wdata[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_s2mm_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[50]),
        .Q(m_axi_s2mm_wdata[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[51]),
        .Q(m_axi_s2mm_wdata[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[52]),
        .Q(m_axi_s2mm_wdata[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[53]),
        .Q(m_axi_s2mm_wdata[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[54]),
        .Q(m_axi_s2mm_wdata[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[55]),
        .Q(m_axi_s2mm_wdata[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[56]),
        .Q(m_axi_s2mm_wdata[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[57]),
        .Q(m_axi_s2mm_wdata[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[58]),
        .Q(m_axi_s2mm_wdata[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[59]),
        .Q(m_axi_s2mm_wdata[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_s2mm_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[60]),
        .Q(m_axi_s2mm_wdata[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[61]),
        .Q(m_axi_s2mm_wdata[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[62]),
        .Q(m_axi_s2mm_wdata[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[63]),
        .Q(m_axi_s2mm_wdata[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[64]),
        .Q(m_axi_s2mm_wdata[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[65]),
        .Q(m_axi_s2mm_wdata[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[66]),
        .Q(m_axi_s2mm_wdata[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[67]),
        .Q(m_axi_s2mm_wdata[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[68] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[68]),
        .Q(m_axi_s2mm_wdata[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[69] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[69]),
        .Q(m_axi_s2mm_wdata[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_s2mm_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[70] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[70]),
        .Q(m_axi_s2mm_wdata[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[71] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[71]),
        .Q(m_axi_s2mm_wdata[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[72] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[72]),
        .Q(m_axi_s2mm_wdata[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[73] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[73]),
        .Q(m_axi_s2mm_wdata[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[74] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[74]),
        .Q(m_axi_s2mm_wdata[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[75] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[75]),
        .Q(m_axi_s2mm_wdata[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[76] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[76]),
        .Q(m_axi_s2mm_wdata[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[77] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[77]),
        .Q(m_axi_s2mm_wdata[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[78] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[78]),
        .Q(m_axi_s2mm_wdata[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[79] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[79]),
        .Q(m_axi_s2mm_wdata[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_s2mm_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[80] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[80]),
        .Q(m_axi_s2mm_wdata[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[81] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[81]),
        .Q(m_axi_s2mm_wdata[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[82] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[82]),
        .Q(m_axi_s2mm_wdata[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[83] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[83]),
        .Q(m_axi_s2mm_wdata[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[84] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[84]),
        .Q(m_axi_s2mm_wdata[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[85] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[85]),
        .Q(m_axi_s2mm_wdata[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[86] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[86]),
        .Q(m_axi_s2mm_wdata[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[87] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[87]),
        .Q(m_axi_s2mm_wdata[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[88] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[88]),
        .Q(m_axi_s2mm_wdata[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[89] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[89]),
        .Q(m_axi_s2mm_wdata[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_s2mm_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[90] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[90]),
        .Q(m_axi_s2mm_wdata[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[91] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[91]),
        .Q(m_axi_s2mm_wdata[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[92] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[92]),
        .Q(m_axi_s2mm_wdata[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[93] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[93]),
        .Q(m_axi_s2mm_wdata[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[94] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[94]),
        .Q(m_axi_s2mm_wdata[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[95] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[95]),
        .Q(m_axi_s2mm_wdata[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[96] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[96]),
        .Q(m_axi_s2mm_wdata[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[97] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[97]),
        .Q(m_axi_s2mm_wdata[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[98] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[98]),
        .Q(m_axi_s2mm_wdata[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[99] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[99]),
        .Q(m_axi_s2mm_wdata[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_s2mm_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[100] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[100]),
        .Q(sig_data_skid_reg[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[101] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[101]),
        .Q(sig_data_skid_reg[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[102] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[102]),
        .Q(sig_data_skid_reg[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[103] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[103]),
        .Q(sig_data_skid_reg[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[104] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[104]),
        .Q(sig_data_skid_reg[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[105] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[105]),
        .Q(sig_data_skid_reg[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[106] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[106]),
        .Q(sig_data_skid_reg[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[107] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[107]),
        .Q(sig_data_skid_reg[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[108] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[108]),
        .Q(sig_data_skid_reg[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[109] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[109]),
        .Q(sig_data_skid_reg[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[110] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[110]),
        .Q(sig_data_skid_reg[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[111] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[111]),
        .Q(sig_data_skid_reg[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[112] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[112]),
        .Q(sig_data_skid_reg[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[113] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[113]),
        .Q(sig_data_skid_reg[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[114] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[114]),
        .Q(sig_data_skid_reg[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[115] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[115]),
        .Q(sig_data_skid_reg[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[116] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[116]),
        .Q(sig_data_skid_reg[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[117] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[117]),
        .Q(sig_data_skid_reg[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[118] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[118]),
        .Q(sig_data_skid_reg[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[119] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[119]),
        .Q(sig_data_skid_reg[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[120] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[120]),
        .Q(sig_data_skid_reg[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[121] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[121]),
        .Q(sig_data_skid_reg[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[122] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[122]),
        .Q(sig_data_skid_reg[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[123] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[123]),
        .Q(sig_data_skid_reg[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[124] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[124]),
        .Q(sig_data_skid_reg[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[125] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[125]),
        .Q(sig_data_skid_reg[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[126] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[126]),
        .Q(sig_data_skid_reg[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[127] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[127]),
        .Q(sig_data_skid_reg[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[128] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[128]),
        .Q(sig_data_skid_reg[128]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[129] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[129]),
        .Q(sig_data_skid_reg[129]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[130] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[130]),
        .Q(sig_data_skid_reg[130]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[131] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[131]),
        .Q(sig_data_skid_reg[131]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[132] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[132]),
        .Q(sig_data_skid_reg[132]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[133] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[133]),
        .Q(sig_data_skid_reg[133]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[134] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[134]),
        .Q(sig_data_skid_reg[134]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[135] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[135]),
        .Q(sig_data_skid_reg[135]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[136] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[136]),
        .Q(sig_data_skid_reg[136]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[137] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[137]),
        .Q(sig_data_skid_reg[137]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[138] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[138]),
        .Q(sig_data_skid_reg[138]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[139] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[139]),
        .Q(sig_data_skid_reg[139]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[140] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[140]),
        .Q(sig_data_skid_reg[140]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[141] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[141]),
        .Q(sig_data_skid_reg[141]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[142] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[142]),
        .Q(sig_data_skid_reg[142]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[143] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[143]),
        .Q(sig_data_skid_reg[143]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[144] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[144]),
        .Q(sig_data_skid_reg[144]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[145] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[145]),
        .Q(sig_data_skid_reg[145]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[146] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[146]),
        .Q(sig_data_skid_reg[146]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[147] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[147]),
        .Q(sig_data_skid_reg[147]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[148] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[148]),
        .Q(sig_data_skid_reg[148]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[149] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[149]),
        .Q(sig_data_skid_reg[149]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[150] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[150]),
        .Q(sig_data_skid_reg[150]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[151] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[151]),
        .Q(sig_data_skid_reg[151]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[152] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[152]),
        .Q(sig_data_skid_reg[152]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[153] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[153]),
        .Q(sig_data_skid_reg[153]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[154] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[154]),
        .Q(sig_data_skid_reg[154]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[155] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[155]),
        .Q(sig_data_skid_reg[155]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[156] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[156]),
        .Q(sig_data_skid_reg[156]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[157] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[157]),
        .Q(sig_data_skid_reg[157]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[158] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[158]),
        .Q(sig_data_skid_reg[158]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[159] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[159]),
        .Q(sig_data_skid_reg[159]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[160] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[160]),
        .Q(sig_data_skid_reg[160]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[161] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[161]),
        .Q(sig_data_skid_reg[161]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[162] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[162]),
        .Q(sig_data_skid_reg[162]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[163] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[163]),
        .Q(sig_data_skid_reg[163]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[164] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[164]),
        .Q(sig_data_skid_reg[164]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[165] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[165]),
        .Q(sig_data_skid_reg[165]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[166] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[166]),
        .Q(sig_data_skid_reg[166]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[167] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[167]),
        .Q(sig_data_skid_reg[167]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[168] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[168]),
        .Q(sig_data_skid_reg[168]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[169] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[169]),
        .Q(sig_data_skid_reg[169]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[170] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[170]),
        .Q(sig_data_skid_reg[170]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[171] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[171]),
        .Q(sig_data_skid_reg[171]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[172] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[172]),
        .Q(sig_data_skid_reg[172]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[173] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[173]),
        .Q(sig_data_skid_reg[173]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[174] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[174]),
        .Q(sig_data_skid_reg[174]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[175] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[175]),
        .Q(sig_data_skid_reg[175]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[176] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[176]),
        .Q(sig_data_skid_reg[176]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[177] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[177]),
        .Q(sig_data_skid_reg[177]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[178] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[178]),
        .Q(sig_data_skid_reg[178]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[179] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[179]),
        .Q(sig_data_skid_reg[179]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[180] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[180]),
        .Q(sig_data_skid_reg[180]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[181] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[181]),
        .Q(sig_data_skid_reg[181]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[182] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[182]),
        .Q(sig_data_skid_reg[182]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[183] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[183]),
        .Q(sig_data_skid_reg[183]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[184] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[184]),
        .Q(sig_data_skid_reg[184]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[185] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[185]),
        .Q(sig_data_skid_reg[185]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[186] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[186]),
        .Q(sig_data_skid_reg[186]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[187] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[187]),
        .Q(sig_data_skid_reg[187]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[188] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[188]),
        .Q(sig_data_skid_reg[188]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[189] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[189]),
        .Q(sig_data_skid_reg[189]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[190] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[190]),
        .Q(sig_data_skid_reg[190]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[191] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[191]),
        .Q(sig_data_skid_reg[191]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[192] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[192]),
        .Q(sig_data_skid_reg[192]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[193] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[193]),
        .Q(sig_data_skid_reg[193]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[194] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[194]),
        .Q(sig_data_skid_reg[194]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[195] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[195]),
        .Q(sig_data_skid_reg[195]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[196] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[196]),
        .Q(sig_data_skid_reg[196]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[197] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[197]),
        .Q(sig_data_skid_reg[197]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[198] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[198]),
        .Q(sig_data_skid_reg[198]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[199] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[199]),
        .Q(sig_data_skid_reg[199]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[200] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[200]),
        .Q(sig_data_skid_reg[200]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[201] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[201]),
        .Q(sig_data_skid_reg[201]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[202] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[202]),
        .Q(sig_data_skid_reg[202]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[203] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[203]),
        .Q(sig_data_skid_reg[203]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[204] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[204]),
        .Q(sig_data_skid_reg[204]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[205] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[205]),
        .Q(sig_data_skid_reg[205]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[206] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[206]),
        .Q(sig_data_skid_reg[206]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[207] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[207]),
        .Q(sig_data_skid_reg[207]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[208] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[208]),
        .Q(sig_data_skid_reg[208]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[209] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[209]),
        .Q(sig_data_skid_reg[209]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[210] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[210]),
        .Q(sig_data_skid_reg[210]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[211] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[211]),
        .Q(sig_data_skid_reg[211]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[212] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[212]),
        .Q(sig_data_skid_reg[212]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[213] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[213]),
        .Q(sig_data_skid_reg[213]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[214] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[214]),
        .Q(sig_data_skid_reg[214]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[215] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[215]),
        .Q(sig_data_skid_reg[215]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[216] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[216]),
        .Q(sig_data_skid_reg[216]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[217] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[217]),
        .Q(sig_data_skid_reg[217]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[218] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[218]),
        .Q(sig_data_skid_reg[218]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[219] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[219]),
        .Q(sig_data_skid_reg[219]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[220] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[220]),
        .Q(sig_data_skid_reg[220]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[221] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[221]),
        .Q(sig_data_skid_reg[221]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[222] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[222]),
        .Q(sig_data_skid_reg[222]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[223] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[223]),
        .Q(sig_data_skid_reg[223]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[224] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[224]),
        .Q(sig_data_skid_reg[224]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[225] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[225]),
        .Q(sig_data_skid_reg[225]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[226] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[226]),
        .Q(sig_data_skid_reg[226]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[227] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[227]),
        .Q(sig_data_skid_reg[227]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[228] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[228]),
        .Q(sig_data_skid_reg[228]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[229] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[229]),
        .Q(sig_data_skid_reg[229]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[230] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[230]),
        .Q(sig_data_skid_reg[230]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[231] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[231]),
        .Q(sig_data_skid_reg[231]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[232] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[232]),
        .Q(sig_data_skid_reg[232]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[233] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[233]),
        .Q(sig_data_skid_reg[233]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[234] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[234]),
        .Q(sig_data_skid_reg[234]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[235] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[235]),
        .Q(sig_data_skid_reg[235]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[236] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[236]),
        .Q(sig_data_skid_reg[236]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[237] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[237]),
        .Q(sig_data_skid_reg[237]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[238] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[238]),
        .Q(sig_data_skid_reg[238]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[239] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[239]),
        .Q(sig_data_skid_reg[239]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[240] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[240]),
        .Q(sig_data_skid_reg[240]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[241] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[241]),
        .Q(sig_data_skid_reg[241]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[242] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[242]),
        .Q(sig_data_skid_reg[242]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[243] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[243]),
        .Q(sig_data_skid_reg[243]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[244] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[244]),
        .Q(sig_data_skid_reg[244]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[245] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[245]),
        .Q(sig_data_skid_reg[245]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[246] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[246]),
        .Q(sig_data_skid_reg[246]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[247] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[247]),
        .Q(sig_data_skid_reg[247]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[248] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[248]),
        .Q(sig_data_skid_reg[248]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[249] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[249]),
        .Q(sig_data_skid_reg[249]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[250] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[250]),
        .Q(sig_data_skid_reg[250]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[251] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[251]),
        .Q(sig_data_skid_reg[251]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[252] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[252]),
        .Q(sig_data_skid_reg[252]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[253] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[253]),
        .Q(sig_data_skid_reg[253]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[254] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[254]),
        .Q(sig_data_skid_reg[254]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[255] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[255]),
        .Q(sig_data_skid_reg[255]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[32]),
        .Q(sig_data_skid_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[33]),
        .Q(sig_data_skid_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[34]),
        .Q(sig_data_skid_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[35]),
        .Q(sig_data_skid_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[36]),
        .Q(sig_data_skid_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[37]),
        .Q(sig_data_skid_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[38]),
        .Q(sig_data_skid_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[39]),
        .Q(sig_data_skid_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[40]),
        .Q(sig_data_skid_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[41]),
        .Q(sig_data_skid_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[42]),
        .Q(sig_data_skid_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[43]),
        .Q(sig_data_skid_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[44]),
        .Q(sig_data_skid_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[45]),
        .Q(sig_data_skid_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[46]),
        .Q(sig_data_skid_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[47]),
        .Q(sig_data_skid_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[48]),
        .Q(sig_data_skid_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[49]),
        .Q(sig_data_skid_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[50]),
        .Q(sig_data_skid_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[51]),
        .Q(sig_data_skid_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[52]),
        .Q(sig_data_skid_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[53]),
        .Q(sig_data_skid_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[54]),
        .Q(sig_data_skid_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[55]),
        .Q(sig_data_skid_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[56]),
        .Q(sig_data_skid_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[57]),
        .Q(sig_data_skid_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[58]),
        .Q(sig_data_skid_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[59]),
        .Q(sig_data_skid_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[60]),
        .Q(sig_data_skid_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[61]),
        .Q(sig_data_skid_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[62]),
        .Q(sig_data_skid_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[63]),
        .Q(sig_data_skid_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[64]),
        .Q(sig_data_skid_reg[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[65]),
        .Q(sig_data_skid_reg[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[66]),
        .Q(sig_data_skid_reg[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[67]),
        .Q(sig_data_skid_reg[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[68] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[68]),
        .Q(sig_data_skid_reg[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[69] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[69]),
        .Q(sig_data_skid_reg[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[70] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[70]),
        .Q(sig_data_skid_reg[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[71] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[71]),
        .Q(sig_data_skid_reg[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[72] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[72]),
        .Q(sig_data_skid_reg[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[73] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[73]),
        .Q(sig_data_skid_reg[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[74] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[74]),
        .Q(sig_data_skid_reg[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[75] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[75]),
        .Q(sig_data_skid_reg[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[76] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[76]),
        .Q(sig_data_skid_reg[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[77] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[77]),
        .Q(sig_data_skid_reg[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[78] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[78]),
        .Q(sig_data_skid_reg[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[79] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[79]),
        .Q(sig_data_skid_reg[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[80] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[80]),
        .Q(sig_data_skid_reg[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[81] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[81]),
        .Q(sig_data_skid_reg[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[82] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[82]),
        .Q(sig_data_skid_reg[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[83] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[83]),
        .Q(sig_data_skid_reg[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[84] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[84]),
        .Q(sig_data_skid_reg[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[85] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[85]),
        .Q(sig_data_skid_reg[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[86] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[86]),
        .Q(sig_data_skid_reg[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[87] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[87]),
        .Q(sig_data_skid_reg[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[88] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[88]),
        .Q(sig_data_skid_reg[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[89] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[89]),
        .Q(sig_data_skid_reg[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[90] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[90]),
        .Q(sig_data_skid_reg[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[91] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[91]),
        .Q(sig_data_skid_reg[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[92] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[92]),
        .Q(sig_data_skid_reg[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[93] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[93]),
        .Q(sig_data_skid_reg[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[94] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[94]),
        .Q(sig_data_skid_reg[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[95] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[95]),
        .Q(sig_data_skid_reg[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[96] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[96]),
        .Q(sig_data_skid_reg[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[97] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[97]),
        .Q(sig_data_skid_reg[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[98] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[98]),
        .Q(sig_data_skid_reg[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[99] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[99]),
        .Q(sig_data_skid_reg[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_s2mm_wlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h00000000FF2A0000)) 
    sig_m_valid_dup_i_1__2
       (.I0(sig_m_valid_dup),
        .I1(m_axi_s2mm_wready),
        .I2(sig_s_ready_dup),
        .I3(sig_data2skid_wvalid),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_reset_reg),
        .O(sig_m_valid_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFAEEE)) 
    sig_s_ready_dup_i_1__3
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_data2skid_wvalid),
        .I3(sig_m_valid_dup),
        .I4(m_axi_s2mm_wready),
        .O(sig_s_ready_dup_i_1__3_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [0]),
        .Q(m_axi_s2mm_wstrb[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [10]),
        .Q(m_axi_s2mm_wstrb[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [11]),
        .Q(m_axi_s2mm_wstrb[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [12]),
        .Q(m_axi_s2mm_wstrb[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [13]),
        .Q(m_axi_s2mm_wstrb[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [14]),
        .Q(m_axi_s2mm_wstrb[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [15]),
        .Q(m_axi_s2mm_wstrb[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [16]),
        .Q(m_axi_s2mm_wstrb[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [17]),
        .Q(m_axi_s2mm_wstrb[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [18]),
        .Q(m_axi_s2mm_wstrb[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [19]),
        .Q(m_axi_s2mm_wstrb[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [1]),
        .Q(m_axi_s2mm_wstrb[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [20]),
        .Q(m_axi_s2mm_wstrb[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [21]),
        .Q(m_axi_s2mm_wstrb[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [22]),
        .Q(m_axi_s2mm_wstrb[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [23]),
        .Q(m_axi_s2mm_wstrb[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [24]),
        .Q(m_axi_s2mm_wstrb[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [25]),
        .Q(m_axi_s2mm_wstrb[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [26]),
        .Q(m_axi_s2mm_wstrb[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [27]),
        .Q(m_axi_s2mm_wstrb[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [28]),
        .Q(m_axi_s2mm_wstrb[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [29]),
        .Q(m_axi_s2mm_wstrb[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [2]),
        .Q(m_axi_s2mm_wstrb[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [30]),
        .Q(m_axi_s2mm_wstrb[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [31]),
        .Q(m_axi_s2mm_wstrb[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [3]),
        .Q(m_axi_s2mm_wstrb[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [4]),
        .Q(m_axi_s2mm_wstrb[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [5]),
        .Q(m_axi_s2mm_wstrb[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [6]),
        .Q(m_axi_s2mm_wstrb[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [7]),
        .Q(m_axi_s2mm_wstrb[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [8]),
        .Q(m_axi_s2mm_wstrb[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[255]_i_1__2_n_0 ),
        .D(\sig_strb_reg_out_reg[31]_0 [9]),
        .Q(m_axi_s2mm_wstrb[9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [10]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [11]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [12]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [13]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [14]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [15]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [16]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [17]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [18]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [19]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [20]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [21]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [22]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [23]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [24]),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [25]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [26]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [27]),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [28]),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [29]),
        .Q(Q[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [30]),
        .Q(Q[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [31]),
        .Q(Q[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [8]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[31]_0 [9]),
        .Q(Q[9]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module design_1_axi_dma_0_0_axi_datamover_skid_buf
   (out,
    s_axis_s2mm_tready,
    m_valid,
    sig_stop_request,
    m_data,
    m_strb,
    m_last,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_strm_wready,
    sig_halt_reg_dly3,
    sig_halt_reg_dly2,
    s_axis_s2mm_tdata,
    E,
    s_axis_s2mm_tlast,
    sig_s_ready_out_reg_0,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tkeep,
    sig_sready_stop_reg_reg_0);
  output out;
  output s_axis_s2mm_tready;
  output m_valid;
  output sig_stop_request;
  output [255:0]m_data;
  output [31:0]m_strb;
  output m_last;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_strm_wready;
  input sig_halt_reg_dly3;
  input sig_halt_reg_dly2;
  input [255:0]s_axis_s2mm_tdata;
  input [0:0]E;
  input s_axis_s2mm_tlast;
  input sig_s_ready_out_reg_0;
  input s_axis_s2mm_tvalid;
  input [31:0]s_axis_s2mm_tkeep;
  input sig_sready_stop_reg_reg_0;

  wire [0:0]E;
  wire m_axi_s2mm_aclk;
  wire [255:0]m_data;
  wire m_last;
  wire [31:0]m_strb;
  wire s2mm_strm_wready;
  wire [255:0]s_axis_s2mm_tdata;
  wire [31:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire \sig_data_reg_out[255]_i_1__3_n_0 ;
  wire [255:0]sig_data_skid_mux_out;
  wire [255:0]sig_data_skid_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  wire sig_m_valid_dup_i_2__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_reg_i_1_n_0;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__0_n_0;
  wire sig_s_ready_dup_i_2__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire sig_sready_stop_reg_reg_0;
  wire [31:0]sig_sstrb_with_stop;
  wire sig_stop_request;
  wire [31:0]sig_strb_skid_mux_out;
  wire [31:0]sig_strb_skid_reg;
  wire sig_stream_rst;

  assign m_valid = sig_m_valid_out;
  assign out = sig_m_valid_dup;
  assign s_axis_s2mm_tready = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__0 
       (.I0(s_axis_s2mm_tdata[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[100]_i_1__0 
       (.I0(s_axis_s2mm_tdata[100]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[100]),
        .O(sig_data_skid_mux_out[100]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[101]_i_1__0 
       (.I0(s_axis_s2mm_tdata[101]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[101]),
        .O(sig_data_skid_mux_out[101]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[102]_i_1__0 
       (.I0(s_axis_s2mm_tdata[102]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[102]),
        .O(sig_data_skid_mux_out[102]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[103]_i_1__0 
       (.I0(s_axis_s2mm_tdata[103]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[103]),
        .O(sig_data_skid_mux_out[103]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[104]_i_1__0 
       (.I0(s_axis_s2mm_tdata[104]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[104]),
        .O(sig_data_skid_mux_out[104]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[105]_i_1__0 
       (.I0(s_axis_s2mm_tdata[105]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[105]),
        .O(sig_data_skid_mux_out[105]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[106]_i_1__0 
       (.I0(s_axis_s2mm_tdata[106]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[106]),
        .O(sig_data_skid_mux_out[106]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[107]_i_1__0 
       (.I0(s_axis_s2mm_tdata[107]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[107]),
        .O(sig_data_skid_mux_out[107]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[108]_i_1__0 
       (.I0(s_axis_s2mm_tdata[108]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[108]),
        .O(sig_data_skid_mux_out[108]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[109]_i_1__0 
       (.I0(s_axis_s2mm_tdata[109]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[109]),
        .O(sig_data_skid_mux_out[109]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__0 
       (.I0(s_axis_s2mm_tdata[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[110]_i_1__0 
       (.I0(s_axis_s2mm_tdata[110]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[110]),
        .O(sig_data_skid_mux_out[110]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[111]_i_1__0 
       (.I0(s_axis_s2mm_tdata[111]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[111]),
        .O(sig_data_skid_mux_out[111]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[112]_i_1__0 
       (.I0(s_axis_s2mm_tdata[112]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[112]),
        .O(sig_data_skid_mux_out[112]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[113]_i_1__0 
       (.I0(s_axis_s2mm_tdata[113]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[113]),
        .O(sig_data_skid_mux_out[113]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[114]_i_1__0 
       (.I0(s_axis_s2mm_tdata[114]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[114]),
        .O(sig_data_skid_mux_out[114]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[115]_i_1__0 
       (.I0(s_axis_s2mm_tdata[115]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[115]),
        .O(sig_data_skid_mux_out[115]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[116]_i_1__0 
       (.I0(s_axis_s2mm_tdata[116]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[116]),
        .O(sig_data_skid_mux_out[116]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[117]_i_1__0 
       (.I0(s_axis_s2mm_tdata[117]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[117]),
        .O(sig_data_skid_mux_out[117]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[118]_i_1__0 
       (.I0(s_axis_s2mm_tdata[118]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[118]),
        .O(sig_data_skid_mux_out[118]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[119]_i_1__0 
       (.I0(s_axis_s2mm_tdata[119]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[119]),
        .O(sig_data_skid_mux_out[119]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__0 
       (.I0(s_axis_s2mm_tdata[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[120]_i_1__0 
       (.I0(s_axis_s2mm_tdata[120]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[120]),
        .O(sig_data_skid_mux_out[120]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[121]_i_1__0 
       (.I0(s_axis_s2mm_tdata[121]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[121]),
        .O(sig_data_skid_mux_out[121]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[122]_i_1__0 
       (.I0(s_axis_s2mm_tdata[122]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[122]),
        .O(sig_data_skid_mux_out[122]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[123]_i_1__0 
       (.I0(s_axis_s2mm_tdata[123]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[123]),
        .O(sig_data_skid_mux_out[123]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[124]_i_1__0 
       (.I0(s_axis_s2mm_tdata[124]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[124]),
        .O(sig_data_skid_mux_out[124]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[125]_i_1__0 
       (.I0(s_axis_s2mm_tdata[125]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[125]),
        .O(sig_data_skid_mux_out[125]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[126]_i_1__0 
       (.I0(s_axis_s2mm_tdata[126]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[126]),
        .O(sig_data_skid_mux_out[126]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[127]_i_1__0 
       (.I0(s_axis_s2mm_tdata[127]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[127]),
        .O(sig_data_skid_mux_out[127]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[128]_i_1__0 
       (.I0(s_axis_s2mm_tdata[128]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[128]),
        .O(sig_data_skid_mux_out[128]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[129]_i_1__0 
       (.I0(s_axis_s2mm_tdata[129]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[129]),
        .O(sig_data_skid_mux_out[129]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__0 
       (.I0(s_axis_s2mm_tdata[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[130]_i_1__0 
       (.I0(s_axis_s2mm_tdata[130]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[130]),
        .O(sig_data_skid_mux_out[130]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[131]_i_1__0 
       (.I0(s_axis_s2mm_tdata[131]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[131]),
        .O(sig_data_skid_mux_out[131]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[132]_i_1__0 
       (.I0(s_axis_s2mm_tdata[132]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[132]),
        .O(sig_data_skid_mux_out[132]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[133]_i_1__0 
       (.I0(s_axis_s2mm_tdata[133]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[133]),
        .O(sig_data_skid_mux_out[133]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[134]_i_1__0 
       (.I0(s_axis_s2mm_tdata[134]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[134]),
        .O(sig_data_skid_mux_out[134]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[135]_i_1__0 
       (.I0(s_axis_s2mm_tdata[135]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[135]),
        .O(sig_data_skid_mux_out[135]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[136]_i_1__0 
       (.I0(s_axis_s2mm_tdata[136]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[136]),
        .O(sig_data_skid_mux_out[136]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[137]_i_1__0 
       (.I0(s_axis_s2mm_tdata[137]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[137]),
        .O(sig_data_skid_mux_out[137]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[138]_i_1__0 
       (.I0(s_axis_s2mm_tdata[138]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[138]),
        .O(sig_data_skid_mux_out[138]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[139]_i_1__0 
       (.I0(s_axis_s2mm_tdata[139]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[139]),
        .O(sig_data_skid_mux_out[139]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__0 
       (.I0(s_axis_s2mm_tdata[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[140]_i_1__0 
       (.I0(s_axis_s2mm_tdata[140]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[140]),
        .O(sig_data_skid_mux_out[140]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[141]_i_1__0 
       (.I0(s_axis_s2mm_tdata[141]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[141]),
        .O(sig_data_skid_mux_out[141]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[142]_i_1__0 
       (.I0(s_axis_s2mm_tdata[142]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[142]),
        .O(sig_data_skid_mux_out[142]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[143]_i_1__0 
       (.I0(s_axis_s2mm_tdata[143]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[143]),
        .O(sig_data_skid_mux_out[143]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[144]_i_1__0 
       (.I0(s_axis_s2mm_tdata[144]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[144]),
        .O(sig_data_skid_mux_out[144]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[145]_i_1__0 
       (.I0(s_axis_s2mm_tdata[145]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[145]),
        .O(sig_data_skid_mux_out[145]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[146]_i_1__0 
       (.I0(s_axis_s2mm_tdata[146]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[146]),
        .O(sig_data_skid_mux_out[146]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[147]_i_1__0 
       (.I0(s_axis_s2mm_tdata[147]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[147]),
        .O(sig_data_skid_mux_out[147]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[148]_i_1__0 
       (.I0(s_axis_s2mm_tdata[148]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[148]),
        .O(sig_data_skid_mux_out[148]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[149]_i_1__0 
       (.I0(s_axis_s2mm_tdata[149]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[149]),
        .O(sig_data_skid_mux_out[149]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__0 
       (.I0(s_axis_s2mm_tdata[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[150]_i_1__0 
       (.I0(s_axis_s2mm_tdata[150]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[150]),
        .O(sig_data_skid_mux_out[150]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[151]_i_1__0 
       (.I0(s_axis_s2mm_tdata[151]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[151]),
        .O(sig_data_skid_mux_out[151]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[152]_i_1__0 
       (.I0(s_axis_s2mm_tdata[152]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[152]),
        .O(sig_data_skid_mux_out[152]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[153]_i_1__0 
       (.I0(s_axis_s2mm_tdata[153]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[153]),
        .O(sig_data_skid_mux_out[153]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[154]_i_1__0 
       (.I0(s_axis_s2mm_tdata[154]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[154]),
        .O(sig_data_skid_mux_out[154]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[155]_i_1__0 
       (.I0(s_axis_s2mm_tdata[155]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[155]),
        .O(sig_data_skid_mux_out[155]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[156]_i_1__0 
       (.I0(s_axis_s2mm_tdata[156]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[156]),
        .O(sig_data_skid_mux_out[156]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[157]_i_1__0 
       (.I0(s_axis_s2mm_tdata[157]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[157]),
        .O(sig_data_skid_mux_out[157]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[158]_i_1__0 
       (.I0(s_axis_s2mm_tdata[158]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[158]),
        .O(sig_data_skid_mux_out[158]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[159]_i_1__0 
       (.I0(s_axis_s2mm_tdata[159]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[159]),
        .O(sig_data_skid_mux_out[159]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__0 
       (.I0(s_axis_s2mm_tdata[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[160]_i_1__0 
       (.I0(s_axis_s2mm_tdata[160]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[160]),
        .O(sig_data_skid_mux_out[160]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[161]_i_1__0 
       (.I0(s_axis_s2mm_tdata[161]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[161]),
        .O(sig_data_skid_mux_out[161]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[162]_i_1__0 
       (.I0(s_axis_s2mm_tdata[162]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[162]),
        .O(sig_data_skid_mux_out[162]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[163]_i_1__0 
       (.I0(s_axis_s2mm_tdata[163]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[163]),
        .O(sig_data_skid_mux_out[163]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[164]_i_1__0 
       (.I0(s_axis_s2mm_tdata[164]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[164]),
        .O(sig_data_skid_mux_out[164]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[165]_i_1__0 
       (.I0(s_axis_s2mm_tdata[165]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[165]),
        .O(sig_data_skid_mux_out[165]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[166]_i_1__0 
       (.I0(s_axis_s2mm_tdata[166]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[166]),
        .O(sig_data_skid_mux_out[166]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[167]_i_1__0 
       (.I0(s_axis_s2mm_tdata[167]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[167]),
        .O(sig_data_skid_mux_out[167]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[168]_i_1__0 
       (.I0(s_axis_s2mm_tdata[168]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[168]),
        .O(sig_data_skid_mux_out[168]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[169]_i_1__0 
       (.I0(s_axis_s2mm_tdata[169]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[169]),
        .O(sig_data_skid_mux_out[169]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__0 
       (.I0(s_axis_s2mm_tdata[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[170]_i_1__0 
       (.I0(s_axis_s2mm_tdata[170]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[170]),
        .O(sig_data_skid_mux_out[170]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[171]_i_1__0 
       (.I0(s_axis_s2mm_tdata[171]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[171]),
        .O(sig_data_skid_mux_out[171]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[172]_i_1__0 
       (.I0(s_axis_s2mm_tdata[172]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[172]),
        .O(sig_data_skid_mux_out[172]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[173]_i_1__0 
       (.I0(s_axis_s2mm_tdata[173]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[173]),
        .O(sig_data_skid_mux_out[173]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[174]_i_1__0 
       (.I0(s_axis_s2mm_tdata[174]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[174]),
        .O(sig_data_skid_mux_out[174]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[175]_i_1__0 
       (.I0(s_axis_s2mm_tdata[175]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[175]),
        .O(sig_data_skid_mux_out[175]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[176]_i_1__0 
       (.I0(s_axis_s2mm_tdata[176]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[176]),
        .O(sig_data_skid_mux_out[176]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[177]_i_1__0 
       (.I0(s_axis_s2mm_tdata[177]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[177]),
        .O(sig_data_skid_mux_out[177]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[178]_i_1__0 
       (.I0(s_axis_s2mm_tdata[178]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[178]),
        .O(sig_data_skid_mux_out[178]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[179]_i_1__0 
       (.I0(s_axis_s2mm_tdata[179]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[179]),
        .O(sig_data_skid_mux_out[179]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__0 
       (.I0(s_axis_s2mm_tdata[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[180]_i_1__0 
       (.I0(s_axis_s2mm_tdata[180]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[180]),
        .O(sig_data_skid_mux_out[180]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[181]_i_1__0 
       (.I0(s_axis_s2mm_tdata[181]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[181]),
        .O(sig_data_skid_mux_out[181]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[182]_i_1__0 
       (.I0(s_axis_s2mm_tdata[182]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[182]),
        .O(sig_data_skid_mux_out[182]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[183]_i_1__0 
       (.I0(s_axis_s2mm_tdata[183]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[183]),
        .O(sig_data_skid_mux_out[183]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[184]_i_1__0 
       (.I0(s_axis_s2mm_tdata[184]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[184]),
        .O(sig_data_skid_mux_out[184]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[185]_i_1__0 
       (.I0(s_axis_s2mm_tdata[185]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[185]),
        .O(sig_data_skid_mux_out[185]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[186]_i_1__0 
       (.I0(s_axis_s2mm_tdata[186]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[186]),
        .O(sig_data_skid_mux_out[186]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[187]_i_1__0 
       (.I0(s_axis_s2mm_tdata[187]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[187]),
        .O(sig_data_skid_mux_out[187]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[188]_i_1__0 
       (.I0(s_axis_s2mm_tdata[188]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[188]),
        .O(sig_data_skid_mux_out[188]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[189]_i_1__0 
       (.I0(s_axis_s2mm_tdata[189]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[189]),
        .O(sig_data_skid_mux_out[189]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__0 
       (.I0(s_axis_s2mm_tdata[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[190]_i_1__0 
       (.I0(s_axis_s2mm_tdata[190]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[190]),
        .O(sig_data_skid_mux_out[190]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[191]_i_1__0 
       (.I0(s_axis_s2mm_tdata[191]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[191]),
        .O(sig_data_skid_mux_out[191]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[192]_i_1__0 
       (.I0(s_axis_s2mm_tdata[192]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[192]),
        .O(sig_data_skid_mux_out[192]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[193]_i_1__0 
       (.I0(s_axis_s2mm_tdata[193]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[193]),
        .O(sig_data_skid_mux_out[193]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[194]_i_1__0 
       (.I0(s_axis_s2mm_tdata[194]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[194]),
        .O(sig_data_skid_mux_out[194]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[195]_i_1__0 
       (.I0(s_axis_s2mm_tdata[195]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[195]),
        .O(sig_data_skid_mux_out[195]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[196]_i_1__0 
       (.I0(s_axis_s2mm_tdata[196]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[196]),
        .O(sig_data_skid_mux_out[196]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[197]_i_1__0 
       (.I0(s_axis_s2mm_tdata[197]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[197]),
        .O(sig_data_skid_mux_out[197]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[198]_i_1__0 
       (.I0(s_axis_s2mm_tdata[198]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[198]),
        .O(sig_data_skid_mux_out[198]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[199]_i_1__0 
       (.I0(s_axis_s2mm_tdata[199]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[199]),
        .O(sig_data_skid_mux_out[199]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__0 
       (.I0(s_axis_s2mm_tdata[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__0 
       (.I0(s_axis_s2mm_tdata[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[200]_i_1__0 
       (.I0(s_axis_s2mm_tdata[200]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[200]),
        .O(sig_data_skid_mux_out[200]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[201]_i_1__0 
       (.I0(s_axis_s2mm_tdata[201]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[201]),
        .O(sig_data_skid_mux_out[201]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[202]_i_1__0 
       (.I0(s_axis_s2mm_tdata[202]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[202]),
        .O(sig_data_skid_mux_out[202]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[203]_i_1__0 
       (.I0(s_axis_s2mm_tdata[203]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[203]),
        .O(sig_data_skid_mux_out[203]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[204]_i_1__0 
       (.I0(s_axis_s2mm_tdata[204]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[204]),
        .O(sig_data_skid_mux_out[204]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[205]_i_1__0 
       (.I0(s_axis_s2mm_tdata[205]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[205]),
        .O(sig_data_skid_mux_out[205]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[206]_i_1__0 
       (.I0(s_axis_s2mm_tdata[206]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[206]),
        .O(sig_data_skid_mux_out[206]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[207]_i_1__0 
       (.I0(s_axis_s2mm_tdata[207]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[207]),
        .O(sig_data_skid_mux_out[207]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[208]_i_1__0 
       (.I0(s_axis_s2mm_tdata[208]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[208]),
        .O(sig_data_skid_mux_out[208]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[209]_i_1__0 
       (.I0(s_axis_s2mm_tdata[209]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[209]),
        .O(sig_data_skid_mux_out[209]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__0 
       (.I0(s_axis_s2mm_tdata[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[210]_i_1__0 
       (.I0(s_axis_s2mm_tdata[210]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[210]),
        .O(sig_data_skid_mux_out[210]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[211]_i_1__0 
       (.I0(s_axis_s2mm_tdata[211]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[211]),
        .O(sig_data_skid_mux_out[211]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[212]_i_1__0 
       (.I0(s_axis_s2mm_tdata[212]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[212]),
        .O(sig_data_skid_mux_out[212]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[213]_i_1__0 
       (.I0(s_axis_s2mm_tdata[213]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[213]),
        .O(sig_data_skid_mux_out[213]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[214]_i_1__0 
       (.I0(s_axis_s2mm_tdata[214]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[214]),
        .O(sig_data_skid_mux_out[214]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[215]_i_1__0 
       (.I0(s_axis_s2mm_tdata[215]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[215]),
        .O(sig_data_skid_mux_out[215]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[216]_i_1__0 
       (.I0(s_axis_s2mm_tdata[216]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[216]),
        .O(sig_data_skid_mux_out[216]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[217]_i_1__0 
       (.I0(s_axis_s2mm_tdata[217]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[217]),
        .O(sig_data_skid_mux_out[217]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[218]_i_1__0 
       (.I0(s_axis_s2mm_tdata[218]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[218]),
        .O(sig_data_skid_mux_out[218]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[219]_i_1__0 
       (.I0(s_axis_s2mm_tdata[219]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[219]),
        .O(sig_data_skid_mux_out[219]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__0 
       (.I0(s_axis_s2mm_tdata[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[220]_i_1__0 
       (.I0(s_axis_s2mm_tdata[220]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[220]),
        .O(sig_data_skid_mux_out[220]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[221]_i_1__0 
       (.I0(s_axis_s2mm_tdata[221]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[221]),
        .O(sig_data_skid_mux_out[221]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[222]_i_1__0 
       (.I0(s_axis_s2mm_tdata[222]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[222]),
        .O(sig_data_skid_mux_out[222]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[223]_i_1__0 
       (.I0(s_axis_s2mm_tdata[223]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[223]),
        .O(sig_data_skid_mux_out[223]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[224]_i_1__0 
       (.I0(s_axis_s2mm_tdata[224]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[224]),
        .O(sig_data_skid_mux_out[224]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[225]_i_1__0 
       (.I0(s_axis_s2mm_tdata[225]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[225]),
        .O(sig_data_skid_mux_out[225]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[226]_i_1__0 
       (.I0(s_axis_s2mm_tdata[226]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[226]),
        .O(sig_data_skid_mux_out[226]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[227]_i_1__0 
       (.I0(s_axis_s2mm_tdata[227]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[227]),
        .O(sig_data_skid_mux_out[227]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[228]_i_1__0 
       (.I0(s_axis_s2mm_tdata[228]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[228]),
        .O(sig_data_skid_mux_out[228]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[229]_i_1__0 
       (.I0(s_axis_s2mm_tdata[229]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[229]),
        .O(sig_data_skid_mux_out[229]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__0 
       (.I0(s_axis_s2mm_tdata[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[230]_i_1__0 
       (.I0(s_axis_s2mm_tdata[230]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[230]),
        .O(sig_data_skid_mux_out[230]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[231]_i_1__0 
       (.I0(s_axis_s2mm_tdata[231]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[231]),
        .O(sig_data_skid_mux_out[231]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[232]_i_1__0 
       (.I0(s_axis_s2mm_tdata[232]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[232]),
        .O(sig_data_skid_mux_out[232]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[233]_i_1__0 
       (.I0(s_axis_s2mm_tdata[233]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[233]),
        .O(sig_data_skid_mux_out[233]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[234]_i_1__0 
       (.I0(s_axis_s2mm_tdata[234]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[234]),
        .O(sig_data_skid_mux_out[234]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[235]_i_1__0 
       (.I0(s_axis_s2mm_tdata[235]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[235]),
        .O(sig_data_skid_mux_out[235]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[236]_i_1__0 
       (.I0(s_axis_s2mm_tdata[236]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[236]),
        .O(sig_data_skid_mux_out[236]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[237]_i_1__0 
       (.I0(s_axis_s2mm_tdata[237]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[237]),
        .O(sig_data_skid_mux_out[237]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[238]_i_1__0 
       (.I0(s_axis_s2mm_tdata[238]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[238]),
        .O(sig_data_skid_mux_out[238]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[239]_i_1__0 
       (.I0(s_axis_s2mm_tdata[239]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[239]),
        .O(sig_data_skid_mux_out[239]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__0 
       (.I0(s_axis_s2mm_tdata[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[240]_i_1__0 
       (.I0(s_axis_s2mm_tdata[240]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[240]),
        .O(sig_data_skid_mux_out[240]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[241]_i_1__0 
       (.I0(s_axis_s2mm_tdata[241]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[241]),
        .O(sig_data_skid_mux_out[241]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[242]_i_1__0 
       (.I0(s_axis_s2mm_tdata[242]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[242]),
        .O(sig_data_skid_mux_out[242]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[243]_i_1__0 
       (.I0(s_axis_s2mm_tdata[243]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[243]),
        .O(sig_data_skid_mux_out[243]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[244]_i_1__0 
       (.I0(s_axis_s2mm_tdata[244]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[244]),
        .O(sig_data_skid_mux_out[244]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[245]_i_1__0 
       (.I0(s_axis_s2mm_tdata[245]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[245]),
        .O(sig_data_skid_mux_out[245]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[246]_i_1__0 
       (.I0(s_axis_s2mm_tdata[246]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[246]),
        .O(sig_data_skid_mux_out[246]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[247]_i_1__0 
       (.I0(s_axis_s2mm_tdata[247]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[247]),
        .O(sig_data_skid_mux_out[247]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[248]_i_1__0 
       (.I0(s_axis_s2mm_tdata[248]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[248]),
        .O(sig_data_skid_mux_out[248]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[249]_i_1__0 
       (.I0(s_axis_s2mm_tdata[249]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[249]),
        .O(sig_data_skid_mux_out[249]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__0 
       (.I0(s_axis_s2mm_tdata[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[250]_i_1__0 
       (.I0(s_axis_s2mm_tdata[250]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[250]),
        .O(sig_data_skid_mux_out[250]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[251]_i_1__0 
       (.I0(s_axis_s2mm_tdata[251]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[251]),
        .O(sig_data_skid_mux_out[251]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[252]_i_1__0 
       (.I0(s_axis_s2mm_tdata[252]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[252]),
        .O(sig_data_skid_mux_out[252]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[253]_i_1__0 
       (.I0(s_axis_s2mm_tdata[253]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[253]),
        .O(sig_data_skid_mux_out[253]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[254]_i_1__0 
       (.I0(s_axis_s2mm_tdata[254]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[254]),
        .O(sig_data_skid_mux_out[254]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[255]_i_1__3 
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\sig_data_reg_out[255]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[255]_i_3__0 
       (.I0(s_axis_s2mm_tdata[255]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[255]),
        .O(sig_data_skid_mux_out[255]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__0 
       (.I0(s_axis_s2mm_tdata[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__0 
       (.I0(s_axis_s2mm_tdata[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__0 
       (.I0(s_axis_s2mm_tdata[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__0 
       (.I0(s_axis_s2mm_tdata[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__0 
       (.I0(s_axis_s2mm_tdata[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__0 
       (.I0(s_axis_s2mm_tdata[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__0 
       (.I0(s_axis_s2mm_tdata[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__0 
       (.I0(s_axis_s2mm_tdata[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1__0 
       (.I0(s_axis_s2mm_tdata[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1__0 
       (.I0(s_axis_s2mm_tdata[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1__0 
       (.I0(s_axis_s2mm_tdata[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1__0 
       (.I0(s_axis_s2mm_tdata[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1__0 
       (.I0(s_axis_s2mm_tdata[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1__0 
       (.I0(s_axis_s2mm_tdata[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1__0 
       (.I0(s_axis_s2mm_tdata[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1__0 
       (.I0(s_axis_s2mm_tdata[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__0 
       (.I0(s_axis_s2mm_tdata[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1__0 
       (.I0(s_axis_s2mm_tdata[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1__0 
       (.I0(s_axis_s2mm_tdata[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1__0 
       (.I0(s_axis_s2mm_tdata[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1__0 
       (.I0(s_axis_s2mm_tdata[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1__0 
       (.I0(s_axis_s2mm_tdata[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1__0 
       (.I0(s_axis_s2mm_tdata[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1__0 
       (.I0(s_axis_s2mm_tdata[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1__0 
       (.I0(s_axis_s2mm_tdata[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1__0 
       (.I0(s_axis_s2mm_tdata[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1__0 
       (.I0(s_axis_s2mm_tdata[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__0 
       (.I0(s_axis_s2mm_tdata[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1__0 
       (.I0(s_axis_s2mm_tdata[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1__0 
       (.I0(s_axis_s2mm_tdata[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1__0 
       (.I0(s_axis_s2mm_tdata[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1__0 
       (.I0(s_axis_s2mm_tdata[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1__0 
       (.I0(s_axis_s2mm_tdata[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1__0 
       (.I0(s_axis_s2mm_tdata[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1__0 
       (.I0(s_axis_s2mm_tdata[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1__0 
       (.I0(s_axis_s2mm_tdata[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1__0 
       (.I0(s_axis_s2mm_tdata[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1__0 
       (.I0(s_axis_s2mm_tdata[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__0 
       (.I0(s_axis_s2mm_tdata[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1__0 
       (.I0(s_axis_s2mm_tdata[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1__0 
       (.I0(s_axis_s2mm_tdata[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1__0 
       (.I0(s_axis_s2mm_tdata[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_1__0 
       (.I0(s_axis_s2mm_tdata[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[64]_i_1__0 
       (.I0(s_axis_s2mm_tdata[64]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[64]),
        .O(sig_data_skid_mux_out[64]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[65]_i_1__0 
       (.I0(s_axis_s2mm_tdata[65]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[65]),
        .O(sig_data_skid_mux_out[65]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[66]_i_1__0 
       (.I0(s_axis_s2mm_tdata[66]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[66]),
        .O(sig_data_skid_mux_out[66]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[67]_i_1__0 
       (.I0(s_axis_s2mm_tdata[67]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[67]),
        .O(sig_data_skid_mux_out[67]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[68]_i_1__0 
       (.I0(s_axis_s2mm_tdata[68]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[68]),
        .O(sig_data_skid_mux_out[68]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[69]_i_1__0 
       (.I0(s_axis_s2mm_tdata[69]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[69]),
        .O(sig_data_skid_mux_out[69]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__0 
       (.I0(s_axis_s2mm_tdata[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[70]_i_1__0 
       (.I0(s_axis_s2mm_tdata[70]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[70]),
        .O(sig_data_skid_mux_out[70]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[71]_i_1__0 
       (.I0(s_axis_s2mm_tdata[71]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[71]),
        .O(sig_data_skid_mux_out[71]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[72]_i_1__0 
       (.I0(s_axis_s2mm_tdata[72]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[72]),
        .O(sig_data_skid_mux_out[72]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[73]_i_1__0 
       (.I0(s_axis_s2mm_tdata[73]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[73]),
        .O(sig_data_skid_mux_out[73]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[74]_i_1__0 
       (.I0(s_axis_s2mm_tdata[74]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[74]),
        .O(sig_data_skid_mux_out[74]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[75]_i_1__0 
       (.I0(s_axis_s2mm_tdata[75]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[75]),
        .O(sig_data_skid_mux_out[75]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[76]_i_1__0 
       (.I0(s_axis_s2mm_tdata[76]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[76]),
        .O(sig_data_skid_mux_out[76]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[77]_i_1__0 
       (.I0(s_axis_s2mm_tdata[77]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[77]),
        .O(sig_data_skid_mux_out[77]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[78]_i_1__0 
       (.I0(s_axis_s2mm_tdata[78]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[78]),
        .O(sig_data_skid_mux_out[78]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[79]_i_1__0 
       (.I0(s_axis_s2mm_tdata[79]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[79]),
        .O(sig_data_skid_mux_out[79]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__0 
       (.I0(s_axis_s2mm_tdata[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[80]_i_1__0 
       (.I0(s_axis_s2mm_tdata[80]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[80]),
        .O(sig_data_skid_mux_out[80]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[81]_i_1__0 
       (.I0(s_axis_s2mm_tdata[81]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[81]),
        .O(sig_data_skid_mux_out[81]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[82]_i_1__0 
       (.I0(s_axis_s2mm_tdata[82]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[82]),
        .O(sig_data_skid_mux_out[82]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[83]_i_1__0 
       (.I0(s_axis_s2mm_tdata[83]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[83]),
        .O(sig_data_skid_mux_out[83]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[84]_i_1__0 
       (.I0(s_axis_s2mm_tdata[84]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[84]),
        .O(sig_data_skid_mux_out[84]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[85]_i_1__0 
       (.I0(s_axis_s2mm_tdata[85]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[85]),
        .O(sig_data_skid_mux_out[85]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[86]_i_1__0 
       (.I0(s_axis_s2mm_tdata[86]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[86]),
        .O(sig_data_skid_mux_out[86]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[87]_i_1__0 
       (.I0(s_axis_s2mm_tdata[87]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[87]),
        .O(sig_data_skid_mux_out[87]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[88]_i_1__0 
       (.I0(s_axis_s2mm_tdata[88]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[88]),
        .O(sig_data_skid_mux_out[88]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[89]_i_1__0 
       (.I0(s_axis_s2mm_tdata[89]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[89]),
        .O(sig_data_skid_mux_out[89]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__0 
       (.I0(s_axis_s2mm_tdata[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[90]_i_1__0 
       (.I0(s_axis_s2mm_tdata[90]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[90]),
        .O(sig_data_skid_mux_out[90]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[91]_i_1__0 
       (.I0(s_axis_s2mm_tdata[91]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[91]),
        .O(sig_data_skid_mux_out[91]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[92]_i_1__0 
       (.I0(s_axis_s2mm_tdata[92]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[92]),
        .O(sig_data_skid_mux_out[92]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[93]_i_1__0 
       (.I0(s_axis_s2mm_tdata[93]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[93]),
        .O(sig_data_skid_mux_out[93]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[94]_i_1__0 
       (.I0(s_axis_s2mm_tdata[94]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[94]),
        .O(sig_data_skid_mux_out[94]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[95]_i_1__0 
       (.I0(s_axis_s2mm_tdata[95]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[95]),
        .O(sig_data_skid_mux_out[95]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[96]_i_1__0 
       (.I0(s_axis_s2mm_tdata[96]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[96]),
        .O(sig_data_skid_mux_out[96]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[97]_i_1__0 
       (.I0(s_axis_s2mm_tdata[97]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[97]),
        .O(sig_data_skid_mux_out[97]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[98]_i_1__0 
       (.I0(s_axis_s2mm_tdata[98]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[98]),
        .O(sig_data_skid_mux_out[98]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[99]_i_1__0 
       (.I0(s_axis_s2mm_tdata[99]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[99]),
        .O(sig_data_skid_mux_out[99]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__0 
       (.I0(s_axis_s2mm_tdata[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_data[0]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[100] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[100]),
        .Q(m_data[100]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[101] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[101]),
        .Q(m_data[101]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[102] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[102]),
        .Q(m_data[102]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[103] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[103]),
        .Q(m_data[103]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[104] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[104]),
        .Q(m_data[104]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[105] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[105]),
        .Q(m_data[105]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[106] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[106]),
        .Q(m_data[106]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[107] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[107]),
        .Q(m_data[107]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[108] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[108]),
        .Q(m_data[108]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[109] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[109]),
        .Q(m_data[109]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_data[10]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[110] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[110]),
        .Q(m_data[110]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[111] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[111]),
        .Q(m_data[111]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[112] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[112]),
        .Q(m_data[112]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[113] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[113]),
        .Q(m_data[113]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[114] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[114]),
        .Q(m_data[114]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[115] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[115]),
        .Q(m_data[115]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[116] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[116]),
        .Q(m_data[116]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[117] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[117]),
        .Q(m_data[117]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[118] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[118]),
        .Q(m_data[118]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[119] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[119]),
        .Q(m_data[119]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_data[11]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[120] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[120]),
        .Q(m_data[120]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[121] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[121]),
        .Q(m_data[121]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[122] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[122]),
        .Q(m_data[122]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[123] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[123]),
        .Q(m_data[123]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[124] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[124]),
        .Q(m_data[124]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[125] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[125]),
        .Q(m_data[125]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[126] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[126]),
        .Q(m_data[126]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[127] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[127]),
        .Q(m_data[127]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[128] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[128]),
        .Q(m_data[128]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[129] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[129]),
        .Q(m_data[129]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_data[12]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[130] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[130]),
        .Q(m_data[130]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[131] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[131]),
        .Q(m_data[131]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[132] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[132]),
        .Q(m_data[132]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[133] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[133]),
        .Q(m_data[133]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[134] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[134]),
        .Q(m_data[134]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[135] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[135]),
        .Q(m_data[135]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[136] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[136]),
        .Q(m_data[136]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[137] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[137]),
        .Q(m_data[137]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[138] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[138]),
        .Q(m_data[138]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[139] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[139]),
        .Q(m_data[139]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_data[13]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[140] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[140]),
        .Q(m_data[140]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[141] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[141]),
        .Q(m_data[141]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[142] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[142]),
        .Q(m_data[142]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[143] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[143]),
        .Q(m_data[143]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[144] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[144]),
        .Q(m_data[144]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[145] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[145]),
        .Q(m_data[145]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[146] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[146]),
        .Q(m_data[146]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[147] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[147]),
        .Q(m_data[147]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[148] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[148]),
        .Q(m_data[148]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[149] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[149]),
        .Q(m_data[149]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_data[14]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[150] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[150]),
        .Q(m_data[150]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[151] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[151]),
        .Q(m_data[151]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[152] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[152]),
        .Q(m_data[152]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[153] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[153]),
        .Q(m_data[153]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[154] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[154]),
        .Q(m_data[154]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[155] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[155]),
        .Q(m_data[155]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[156] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[156]),
        .Q(m_data[156]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[157] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[157]),
        .Q(m_data[157]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[158] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[158]),
        .Q(m_data[158]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[159] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[159]),
        .Q(m_data[159]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_data[15]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[160] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[160]),
        .Q(m_data[160]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[161] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[161]),
        .Q(m_data[161]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[162] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[162]),
        .Q(m_data[162]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[163] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[163]),
        .Q(m_data[163]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[164] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[164]),
        .Q(m_data[164]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[165] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[165]),
        .Q(m_data[165]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[166] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[166]),
        .Q(m_data[166]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[167] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[167]),
        .Q(m_data[167]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[168] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[168]),
        .Q(m_data[168]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[169] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[169]),
        .Q(m_data[169]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_data[16]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[170] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[170]),
        .Q(m_data[170]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[171] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[171]),
        .Q(m_data[171]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[172] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[172]),
        .Q(m_data[172]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[173] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[173]),
        .Q(m_data[173]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[174] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[174]),
        .Q(m_data[174]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[175] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[175]),
        .Q(m_data[175]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[176] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[176]),
        .Q(m_data[176]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[177] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[177]),
        .Q(m_data[177]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[178] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[178]),
        .Q(m_data[178]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[179] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[179]),
        .Q(m_data[179]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_data[17]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[180] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[180]),
        .Q(m_data[180]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[181] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[181]),
        .Q(m_data[181]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[182] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[182]),
        .Q(m_data[182]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[183] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[183]),
        .Q(m_data[183]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[184] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[184]),
        .Q(m_data[184]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[185] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[185]),
        .Q(m_data[185]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[186] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[186]),
        .Q(m_data[186]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[187] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[187]),
        .Q(m_data[187]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[188] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[188]),
        .Q(m_data[188]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[189] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[189]),
        .Q(m_data[189]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_data[18]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[190] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[190]),
        .Q(m_data[190]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[191] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[191]),
        .Q(m_data[191]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[192] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[192]),
        .Q(m_data[192]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[193] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[193]),
        .Q(m_data[193]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[194] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[194]),
        .Q(m_data[194]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[195] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[195]),
        .Q(m_data[195]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[196] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[196]),
        .Q(m_data[196]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[197] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[197]),
        .Q(m_data[197]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[198] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[198]),
        .Q(m_data[198]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[199] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[199]),
        .Q(m_data[199]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_data[19]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_data[1]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[200] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[200]),
        .Q(m_data[200]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[201] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[201]),
        .Q(m_data[201]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[202] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[202]),
        .Q(m_data[202]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[203] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[203]),
        .Q(m_data[203]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[204] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[204]),
        .Q(m_data[204]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[205] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[205]),
        .Q(m_data[205]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[206] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[206]),
        .Q(m_data[206]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[207] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[207]),
        .Q(m_data[207]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[208] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[208]),
        .Q(m_data[208]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[209] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[209]),
        .Q(m_data[209]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_data[20]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[210] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[210]),
        .Q(m_data[210]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[211] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[211]),
        .Q(m_data[211]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[212] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[212]),
        .Q(m_data[212]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[213] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[213]),
        .Q(m_data[213]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[214] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[214]),
        .Q(m_data[214]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[215] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[215]),
        .Q(m_data[215]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[216] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[216]),
        .Q(m_data[216]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[217] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[217]),
        .Q(m_data[217]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[218] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[218]),
        .Q(m_data[218]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[219] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[219]),
        .Q(m_data[219]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_data[21]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[220] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[220]),
        .Q(m_data[220]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[221] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[221]),
        .Q(m_data[221]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[222] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[222]),
        .Q(m_data[222]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[223] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[223]),
        .Q(m_data[223]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[224] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[224]),
        .Q(m_data[224]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[225] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[225]),
        .Q(m_data[225]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[226] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[226]),
        .Q(m_data[226]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[227] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[227]),
        .Q(m_data[227]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[228] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[228]),
        .Q(m_data[228]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[229] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[229]),
        .Q(m_data[229]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_data[22]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[230] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[230]),
        .Q(m_data[230]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[231] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[231]),
        .Q(m_data[231]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[232] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[232]),
        .Q(m_data[232]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[233] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[233]),
        .Q(m_data[233]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[234] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[234]),
        .Q(m_data[234]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[235] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[235]),
        .Q(m_data[235]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[236] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[236]),
        .Q(m_data[236]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[237] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[237]),
        .Q(m_data[237]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[238] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[238]),
        .Q(m_data[238]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[239] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[239]),
        .Q(m_data[239]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_data[23]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[240] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[240]),
        .Q(m_data[240]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[241] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[241]),
        .Q(m_data[241]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[242] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[242]),
        .Q(m_data[242]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[243] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[243]),
        .Q(m_data[243]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[244] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[244]),
        .Q(m_data[244]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[245] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[245]),
        .Q(m_data[245]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[246] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[246]),
        .Q(m_data[246]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[247] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[247]),
        .Q(m_data[247]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[248] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[248]),
        .Q(m_data[248]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[249] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[249]),
        .Q(m_data[249]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_data[24]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[250] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[250]),
        .Q(m_data[250]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[251] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[251]),
        .Q(m_data[251]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[252] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[252]),
        .Q(m_data[252]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[253] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[253]),
        .Q(m_data[253]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[254] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[254]),
        .Q(m_data[254]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[255] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[255]),
        .Q(m_data[255]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_data[25]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_data[26]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_data[27]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_data[28]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_data[29]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_data[2]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_data[30]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_data[31]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[32]),
        .Q(m_data[32]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[33]),
        .Q(m_data[33]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[34]),
        .Q(m_data[34]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[35]),
        .Q(m_data[35]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[36]),
        .Q(m_data[36]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[37]),
        .Q(m_data[37]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[38]),
        .Q(m_data[38]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[39]),
        .Q(m_data[39]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_data[3]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[40]),
        .Q(m_data[40]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[41]),
        .Q(m_data[41]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[42]),
        .Q(m_data[42]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[43]),
        .Q(m_data[43]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[44]),
        .Q(m_data[44]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[45]),
        .Q(m_data[45]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[46]),
        .Q(m_data[46]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[47]),
        .Q(m_data[47]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[48]),
        .Q(m_data[48]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[49]),
        .Q(m_data[49]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_data[4]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[50]),
        .Q(m_data[50]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[51]),
        .Q(m_data[51]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[52]),
        .Q(m_data[52]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[53]),
        .Q(m_data[53]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[54]),
        .Q(m_data[54]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[55]),
        .Q(m_data[55]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[56]),
        .Q(m_data[56]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[57]),
        .Q(m_data[57]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[58]),
        .Q(m_data[58]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[59]),
        .Q(m_data[59]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_data[5]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[60]),
        .Q(m_data[60]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[61]),
        .Q(m_data[61]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[62]),
        .Q(m_data[62]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[63]),
        .Q(m_data[63]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[64]),
        .Q(m_data[64]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[65]),
        .Q(m_data[65]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[66]),
        .Q(m_data[66]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[67]),
        .Q(m_data[67]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[68] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[68]),
        .Q(m_data[68]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[69] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[69]),
        .Q(m_data[69]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_data[6]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[70] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[70]),
        .Q(m_data[70]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[71] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[71]),
        .Q(m_data[71]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[72] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[72]),
        .Q(m_data[72]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[73] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[73]),
        .Q(m_data[73]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[74] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[74]),
        .Q(m_data[74]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[75] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[75]),
        .Q(m_data[75]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[76] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[76]),
        .Q(m_data[76]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[77] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[77]),
        .Q(m_data[77]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[78] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[78]),
        .Q(m_data[78]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[79] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[79]),
        .Q(m_data[79]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_data[7]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[80] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[80]),
        .Q(m_data[80]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[81] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[81]),
        .Q(m_data[81]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[82] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[82]),
        .Q(m_data[82]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[83] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[83]),
        .Q(m_data[83]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[84] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[84]),
        .Q(m_data[84]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[85] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[85]),
        .Q(m_data[85]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[86] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[86]),
        .Q(m_data[86]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[87] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[87]),
        .Q(m_data[87]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[88] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[88]),
        .Q(m_data[88]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[89] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[89]),
        .Q(m_data[89]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_data[8]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[90] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[90]),
        .Q(m_data[90]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[91] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[91]),
        .Q(m_data[91]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[92] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[92]),
        .Q(m_data[92]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[93] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[93]),
        .Q(m_data[93]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[94] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[94]),
        .Q(m_data[94]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[95] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[95]),
        .Q(m_data[95]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[96] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[96]),
        .Q(m_data[96]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[97] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[97]),
        .Q(m_data[97]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[98] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[98]),
        .Q(m_data[98]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[99] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[99]),
        .Q(m_data[99]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_data[9]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[100] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[100]),
        .Q(sig_data_skid_reg[100]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[101] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[101]),
        .Q(sig_data_skid_reg[101]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[102] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[102]),
        .Q(sig_data_skid_reg[102]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[103] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[103]),
        .Q(sig_data_skid_reg[103]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[104] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[104]),
        .Q(sig_data_skid_reg[104]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[105] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[105]),
        .Q(sig_data_skid_reg[105]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[106] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[106]),
        .Q(sig_data_skid_reg[106]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[107] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[107]),
        .Q(sig_data_skid_reg[107]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[108] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[108]),
        .Q(sig_data_skid_reg[108]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[109] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[109]),
        .Q(sig_data_skid_reg[109]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[110] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[110]),
        .Q(sig_data_skid_reg[110]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[111] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[111]),
        .Q(sig_data_skid_reg[111]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[112] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[112]),
        .Q(sig_data_skid_reg[112]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[113] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[113]),
        .Q(sig_data_skid_reg[113]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[114] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[114]),
        .Q(sig_data_skid_reg[114]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[115] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[115]),
        .Q(sig_data_skid_reg[115]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[116] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[116]),
        .Q(sig_data_skid_reg[116]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[117] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[117]),
        .Q(sig_data_skid_reg[117]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[118] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[118]),
        .Q(sig_data_skid_reg[118]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[119] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[119]),
        .Q(sig_data_skid_reg[119]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[120] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[120]),
        .Q(sig_data_skid_reg[120]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[121] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[121]),
        .Q(sig_data_skid_reg[121]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[122] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[122]),
        .Q(sig_data_skid_reg[122]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[123] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[123]),
        .Q(sig_data_skid_reg[123]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[124] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[124]),
        .Q(sig_data_skid_reg[124]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[125] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[125]),
        .Q(sig_data_skid_reg[125]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[126] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[126]),
        .Q(sig_data_skid_reg[126]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[127] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[127]),
        .Q(sig_data_skid_reg[127]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[128] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[128]),
        .Q(sig_data_skid_reg[128]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[129] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[129]),
        .Q(sig_data_skid_reg[129]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[130] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[130]),
        .Q(sig_data_skid_reg[130]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[131] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[131]),
        .Q(sig_data_skid_reg[131]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[132] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[132]),
        .Q(sig_data_skid_reg[132]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[133] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[133]),
        .Q(sig_data_skid_reg[133]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[134] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[134]),
        .Q(sig_data_skid_reg[134]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[135] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[135]),
        .Q(sig_data_skid_reg[135]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[136] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[136]),
        .Q(sig_data_skid_reg[136]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[137] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[137]),
        .Q(sig_data_skid_reg[137]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[138] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[138]),
        .Q(sig_data_skid_reg[138]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[139] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[139]),
        .Q(sig_data_skid_reg[139]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[140] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[140]),
        .Q(sig_data_skid_reg[140]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[141] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[141]),
        .Q(sig_data_skid_reg[141]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[142] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[142]),
        .Q(sig_data_skid_reg[142]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[143] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[143]),
        .Q(sig_data_skid_reg[143]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[144] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[144]),
        .Q(sig_data_skid_reg[144]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[145] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[145]),
        .Q(sig_data_skid_reg[145]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[146] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[146]),
        .Q(sig_data_skid_reg[146]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[147] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[147]),
        .Q(sig_data_skid_reg[147]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[148] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[148]),
        .Q(sig_data_skid_reg[148]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[149] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[149]),
        .Q(sig_data_skid_reg[149]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[150] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[150]),
        .Q(sig_data_skid_reg[150]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[151] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[151]),
        .Q(sig_data_skid_reg[151]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[152] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[152]),
        .Q(sig_data_skid_reg[152]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[153] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[153]),
        .Q(sig_data_skid_reg[153]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[154] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[154]),
        .Q(sig_data_skid_reg[154]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[155] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[155]),
        .Q(sig_data_skid_reg[155]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[156] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[156]),
        .Q(sig_data_skid_reg[156]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[157] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[157]),
        .Q(sig_data_skid_reg[157]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[158] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[158]),
        .Q(sig_data_skid_reg[158]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[159] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[159]),
        .Q(sig_data_skid_reg[159]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[160] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[160]),
        .Q(sig_data_skid_reg[160]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[161] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[161]),
        .Q(sig_data_skid_reg[161]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[162] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[162]),
        .Q(sig_data_skid_reg[162]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[163] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[163]),
        .Q(sig_data_skid_reg[163]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[164] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[164]),
        .Q(sig_data_skid_reg[164]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[165] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[165]),
        .Q(sig_data_skid_reg[165]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[166] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[166]),
        .Q(sig_data_skid_reg[166]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[167] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[167]),
        .Q(sig_data_skid_reg[167]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[168] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[168]),
        .Q(sig_data_skid_reg[168]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[169] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[169]),
        .Q(sig_data_skid_reg[169]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[170] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[170]),
        .Q(sig_data_skid_reg[170]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[171] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[171]),
        .Q(sig_data_skid_reg[171]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[172] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[172]),
        .Q(sig_data_skid_reg[172]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[173] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[173]),
        .Q(sig_data_skid_reg[173]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[174] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[174]),
        .Q(sig_data_skid_reg[174]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[175] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[175]),
        .Q(sig_data_skid_reg[175]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[176] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[176]),
        .Q(sig_data_skid_reg[176]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[177] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[177]),
        .Q(sig_data_skid_reg[177]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[178] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[178]),
        .Q(sig_data_skid_reg[178]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[179] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[179]),
        .Q(sig_data_skid_reg[179]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[180] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[180]),
        .Q(sig_data_skid_reg[180]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[181] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[181]),
        .Q(sig_data_skid_reg[181]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[182] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[182]),
        .Q(sig_data_skid_reg[182]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[183] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[183]),
        .Q(sig_data_skid_reg[183]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[184] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[184]),
        .Q(sig_data_skid_reg[184]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[185] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[185]),
        .Q(sig_data_skid_reg[185]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[186] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[186]),
        .Q(sig_data_skid_reg[186]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[187] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[187]),
        .Q(sig_data_skid_reg[187]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[188] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[188]),
        .Q(sig_data_skid_reg[188]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[189] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[189]),
        .Q(sig_data_skid_reg[189]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[190] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[190]),
        .Q(sig_data_skid_reg[190]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[191] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[191]),
        .Q(sig_data_skid_reg[191]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[192] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[192]),
        .Q(sig_data_skid_reg[192]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[193] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[193]),
        .Q(sig_data_skid_reg[193]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[194] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[194]),
        .Q(sig_data_skid_reg[194]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[195] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[195]),
        .Q(sig_data_skid_reg[195]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[196] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[196]),
        .Q(sig_data_skid_reg[196]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[197] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[197]),
        .Q(sig_data_skid_reg[197]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[198] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[198]),
        .Q(sig_data_skid_reg[198]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[199] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[199]),
        .Q(sig_data_skid_reg[199]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[200] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[200]),
        .Q(sig_data_skid_reg[200]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[201] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[201]),
        .Q(sig_data_skid_reg[201]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[202] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[202]),
        .Q(sig_data_skid_reg[202]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[203] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[203]),
        .Q(sig_data_skid_reg[203]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[204] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[204]),
        .Q(sig_data_skid_reg[204]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[205] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[205]),
        .Q(sig_data_skid_reg[205]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[206] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[206]),
        .Q(sig_data_skid_reg[206]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[207] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[207]),
        .Q(sig_data_skid_reg[207]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[208] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[208]),
        .Q(sig_data_skid_reg[208]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[209] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[209]),
        .Q(sig_data_skid_reg[209]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[210] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[210]),
        .Q(sig_data_skid_reg[210]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[211] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[211]),
        .Q(sig_data_skid_reg[211]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[212] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[212]),
        .Q(sig_data_skid_reg[212]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[213] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[213]),
        .Q(sig_data_skid_reg[213]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[214] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[214]),
        .Q(sig_data_skid_reg[214]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[215] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[215]),
        .Q(sig_data_skid_reg[215]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[216] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[216]),
        .Q(sig_data_skid_reg[216]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[217] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[217]),
        .Q(sig_data_skid_reg[217]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[218] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[218]),
        .Q(sig_data_skid_reg[218]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[219] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[219]),
        .Q(sig_data_skid_reg[219]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[220] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[220]),
        .Q(sig_data_skid_reg[220]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[221] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[221]),
        .Q(sig_data_skid_reg[221]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[222] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[222]),
        .Q(sig_data_skid_reg[222]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[223] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[223]),
        .Q(sig_data_skid_reg[223]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[224] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[224]),
        .Q(sig_data_skid_reg[224]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[225] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[225]),
        .Q(sig_data_skid_reg[225]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[226] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[226]),
        .Q(sig_data_skid_reg[226]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[227] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[227]),
        .Q(sig_data_skid_reg[227]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[228] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[228]),
        .Q(sig_data_skid_reg[228]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[229] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[229]),
        .Q(sig_data_skid_reg[229]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[230] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[230]),
        .Q(sig_data_skid_reg[230]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[231] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[231]),
        .Q(sig_data_skid_reg[231]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[232] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[232]),
        .Q(sig_data_skid_reg[232]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[233] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[233]),
        .Q(sig_data_skid_reg[233]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[234] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[234]),
        .Q(sig_data_skid_reg[234]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[235] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[235]),
        .Q(sig_data_skid_reg[235]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[236] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[236]),
        .Q(sig_data_skid_reg[236]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[237] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[237]),
        .Q(sig_data_skid_reg[237]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[238] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[238]),
        .Q(sig_data_skid_reg[238]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[239] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[239]),
        .Q(sig_data_skid_reg[239]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[240] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[240]),
        .Q(sig_data_skid_reg[240]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[241] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[241]),
        .Q(sig_data_skid_reg[241]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[242] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[242]),
        .Q(sig_data_skid_reg[242]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[243] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[243]),
        .Q(sig_data_skid_reg[243]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[244] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[244]),
        .Q(sig_data_skid_reg[244]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[245] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[245]),
        .Q(sig_data_skid_reg[245]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[246] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[246]),
        .Q(sig_data_skid_reg[246]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[247] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[247]),
        .Q(sig_data_skid_reg[247]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[248] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[248]),
        .Q(sig_data_skid_reg[248]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[249] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[249]),
        .Q(sig_data_skid_reg[249]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[24]),
        .Q(sig_data_skid_reg[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[250] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[250]),
        .Q(sig_data_skid_reg[250]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[251] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[251]),
        .Q(sig_data_skid_reg[251]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[252] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[252]),
        .Q(sig_data_skid_reg[252]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[253] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[253]),
        .Q(sig_data_skid_reg[253]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[254] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[254]),
        .Q(sig_data_skid_reg[254]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[255] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[255]),
        .Q(sig_data_skid_reg[255]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[25]),
        .Q(sig_data_skid_reg[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[26]),
        .Q(sig_data_skid_reg[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[27]),
        .Q(sig_data_skid_reg[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[28]),
        .Q(sig_data_skid_reg[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[29]),
        .Q(sig_data_skid_reg[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[30]),
        .Q(sig_data_skid_reg[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[31]),
        .Q(sig_data_skid_reg[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[32]),
        .Q(sig_data_skid_reg[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[33]),
        .Q(sig_data_skid_reg[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[34]),
        .Q(sig_data_skid_reg[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[35]),
        .Q(sig_data_skid_reg[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[36]),
        .Q(sig_data_skid_reg[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[37]),
        .Q(sig_data_skid_reg[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[38]),
        .Q(sig_data_skid_reg[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[39]),
        .Q(sig_data_skid_reg[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[40]),
        .Q(sig_data_skid_reg[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[41]),
        .Q(sig_data_skid_reg[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[42]),
        .Q(sig_data_skid_reg[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[43]),
        .Q(sig_data_skid_reg[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[44]),
        .Q(sig_data_skid_reg[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[45]),
        .Q(sig_data_skid_reg[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[46]),
        .Q(sig_data_skid_reg[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[47]),
        .Q(sig_data_skid_reg[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[48]),
        .Q(sig_data_skid_reg[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[49]),
        .Q(sig_data_skid_reg[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[50]),
        .Q(sig_data_skid_reg[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[51]),
        .Q(sig_data_skid_reg[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[52]),
        .Q(sig_data_skid_reg[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[53]),
        .Q(sig_data_skid_reg[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[54]),
        .Q(sig_data_skid_reg[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[55]),
        .Q(sig_data_skid_reg[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[56]),
        .Q(sig_data_skid_reg[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[57]),
        .Q(sig_data_skid_reg[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[58]),
        .Q(sig_data_skid_reg[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[59]),
        .Q(sig_data_skid_reg[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[60]),
        .Q(sig_data_skid_reg[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[61]),
        .Q(sig_data_skid_reg[61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[62]),
        .Q(sig_data_skid_reg[62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[63]),
        .Q(sig_data_skid_reg[63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[64]),
        .Q(sig_data_skid_reg[64]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[65]),
        .Q(sig_data_skid_reg[65]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[66]),
        .Q(sig_data_skid_reg[66]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[67]),
        .Q(sig_data_skid_reg[67]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[68] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[68]),
        .Q(sig_data_skid_reg[68]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[69] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[69]),
        .Q(sig_data_skid_reg[69]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[70] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[70]),
        .Q(sig_data_skid_reg[70]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[71] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[71]),
        .Q(sig_data_skid_reg[71]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[72] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[72]),
        .Q(sig_data_skid_reg[72]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[73] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[73]),
        .Q(sig_data_skid_reg[73]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[74] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[74]),
        .Q(sig_data_skid_reg[74]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[75] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[75]),
        .Q(sig_data_skid_reg[75]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[76] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[76]),
        .Q(sig_data_skid_reg[76]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[77] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[77]),
        .Q(sig_data_skid_reg[77]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[78] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[78]),
        .Q(sig_data_skid_reg[78]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[79] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[79]),
        .Q(sig_data_skid_reg[79]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[80] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[80]),
        .Q(sig_data_skid_reg[80]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[81] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[81]),
        .Q(sig_data_skid_reg[81]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[82] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[82]),
        .Q(sig_data_skid_reg[82]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[83] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[83]),
        .Q(sig_data_skid_reg[83]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[84] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[84]),
        .Q(sig_data_skid_reg[84]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[85] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[85]),
        .Q(sig_data_skid_reg[85]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[86] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[86]),
        .Q(sig_data_skid_reg[86]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[87] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[87]),
        .Q(sig_data_skid_reg[87]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[88] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[88]),
        .Q(sig_data_skid_reg[88]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[89] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[89]),
        .Q(sig_data_skid_reg[89]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[90] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[90]),
        .Q(sig_data_skid_reg[90]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[91] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[91]),
        .Q(sig_data_skid_reg[91]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[92] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[92]),
        .Q(sig_data_skid_reg[92]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[93] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[93]),
        .Q(sig_data_skid_reg[93]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[94] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[94]),
        .Q(sig_data_skid_reg[94]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[95] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[95]),
        .Q(sig_data_skid_reg[95]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[96] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[96]),
        .Q(sig_data_skid_reg[96]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[97] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[97]),
        .Q(sig_data_skid_reg[97]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[98] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[98]),
        .Q(sig_data_skid_reg[98]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[99] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[99]),
        .Q(sig_data_skid_reg[99]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hEFE0)) 
    sig_last_reg_out_i_1__0
       (.I0(s_axis_s2mm_tlast),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(m_last),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_last_skid_reg_i_1__0
       (.I0(s_axis_s2mm_tlast),
        .I1(sig_stop_request),
        .O(sig_slast_with_stop));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0040)) 
    sig_m_valid_dup_i_1
       (.I0(sig_mvalid_stop),
        .I1(sig_m_valid_dup_i_2__0_n_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_reset_reg),
        .O(sig_m_valid_dup_i_1_n_0));
  LUT6 #(
    .INIT(64'hCFCF4F4F00FF0000)) 
    sig_m_valid_dup_i_2__0
       (.I0(sig_s_ready_dup),
        .I1(sig_s_ready_out_reg_0),
        .I2(s2mm_strm_wready),
        .I3(sig_stop_request),
        .I4(s_axis_s2mm_tvalid),
        .I5(sig_m_valid_dup),
        .O(sig_m_valid_dup_i_2__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFC4E4C4C4)) 
    sig_mvalid_stop_reg_i_1
       (.I0(sig_m_valid_dup),
        .I1(sig_stop_request),
        .I2(s2mm_strm_wready),
        .I3(sig_halt_reg_dly3),
        .I4(sig_halt_reg_dly2),
        .I5(sig_mvalid_stop),
        .O(sig_mvalid_stop_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mvalid_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mvalid_stop_reg_i_1_n_0),
        .Q(sig_mvalid_stop),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFE040000)) 
    sig_s_ready_dup_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_dup_i_2__0_n_0),
        .I2(s2mm_strm_wready),
        .I3(sig_s_ready_out_reg_0),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_s_ready_dup_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0051515100000000)) 
    sig_s_ready_dup_i_2__0
       (.I0(sig_stop_request),
        .I1(sig_halt_reg_dly2),
        .I2(sig_halt_reg_dly3),
        .I3(s_axis_s2mm_tvalid),
        .I4(sig_m_valid_dup),
        .I5(sig_s_ready_dup),
        .O(sig_s_ready_dup_i_2__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sready_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sready_stop_reg_reg_0),
        .Q(sig_stop_request),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[0]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[0]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[10]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[10]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[10]),
        .O(sig_strb_skid_mux_out[10]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[11]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[11]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[11]),
        .O(sig_strb_skid_mux_out[11]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[12]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[12]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[12]),
        .O(sig_strb_skid_mux_out[12]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[13]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[13]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[13]),
        .O(sig_strb_skid_mux_out[13]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[14]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[14]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[14]),
        .O(sig_strb_skid_mux_out[14]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[15]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[15]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[15]),
        .O(sig_strb_skid_mux_out[15]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[16]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[16]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[16]),
        .O(sig_strb_skid_mux_out[16]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[17]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[17]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[17]),
        .O(sig_strb_skid_mux_out[17]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[18]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[18]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[18]),
        .O(sig_strb_skid_mux_out[18]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[19]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[19]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[19]),
        .O(sig_strb_skid_mux_out[19]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[1]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[1]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[20]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[20]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[20]),
        .O(sig_strb_skid_mux_out[20]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[21]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[21]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[21]),
        .O(sig_strb_skid_mux_out[21]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[22]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[22]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[22]),
        .O(sig_strb_skid_mux_out[22]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[23]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[23]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[23]),
        .O(sig_strb_skid_mux_out[23]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[24]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[24]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[24]),
        .O(sig_strb_skid_mux_out[24]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[25]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[25]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[25]),
        .O(sig_strb_skid_mux_out[25]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[26]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[26]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[26]),
        .O(sig_strb_skid_mux_out[26]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[27]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[27]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[27]),
        .O(sig_strb_skid_mux_out[27]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[28]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[28]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[28]),
        .O(sig_strb_skid_mux_out[28]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[29]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[29]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[29]),
        .O(sig_strb_skid_mux_out[29]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[2]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[2]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[30]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[30]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[30]),
        .O(sig_strb_skid_mux_out[30]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[31]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[31]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[31]),
        .O(sig_strb_skid_mux_out[31]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[3]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[3]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[4]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[4]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[5]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[5]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[5]),
        .O(sig_strb_skid_mux_out[5]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[6]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[6]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[6]),
        .O(sig_strb_skid_mux_out[6]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[7]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[7]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[7]),
        .O(sig_strb_skid_mux_out[7]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[8]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[8]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[8]),
        .O(sig_strb_skid_mux_out[8]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[9]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[9]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[9]),
        .O(sig_strb_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(m_strb[0]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[10]),
        .Q(m_strb[10]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[11]),
        .Q(m_strb[11]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[12]),
        .Q(m_strb[12]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[13]),
        .Q(m_strb[13]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[14]),
        .Q(m_strb[14]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[15]),
        .Q(m_strb[15]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[16]),
        .Q(m_strb[16]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[17]),
        .Q(m_strb[17]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[18]),
        .Q(m_strb[18]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[19]),
        .Q(m_strb[19]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(m_strb[1]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[20]),
        .Q(m_strb[20]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[21]),
        .Q(m_strb[21]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[22]),
        .Q(m_strb[22]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[23]),
        .Q(m_strb[23]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[24]),
        .Q(m_strb[24]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[25]),
        .Q(m_strb[25]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[26]),
        .Q(m_strb[26]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[27]),
        .Q(m_strb[27]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[28]),
        .Q(m_strb[28]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[29]),
        .Q(m_strb[29]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(m_strb[2]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[30]),
        .Q(m_strb[30]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[31]),
        .Q(m_strb[31]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(m_strb[3]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[4]),
        .Q(m_strb[4]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[5]),
        .Q(m_strb[5]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[6]),
        .Q(m_strb[6]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[7]),
        .Q(m_strb[7]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[8]),
        .Q(m_strb[8]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[9]),
        .Q(m_strb[9]),
        .R(\sig_data_reg_out[255]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[0]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[0]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[10]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[10]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[10]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[11]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[11]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[11]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[12]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[12]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[12]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[13]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[13]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[13]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[14]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[14]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[14]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[15]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[15]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[15]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[16]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[16]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[16]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[17]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[17]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[17]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[18]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[18]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[18]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[19]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[19]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[19]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[1]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[1]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[1]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[20]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[20]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[20]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[21]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[21]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[21]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[22]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[22]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[22]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[23]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[23]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[23]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[24]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[24]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[24]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[25]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[25]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[25]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[26]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[26]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[26]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[27]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[27]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[27]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[28]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[28]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[28]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[29]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[29]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[29]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[2]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[2]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[2]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[30]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[30]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[30]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[31]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[31]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[31]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[3]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[3]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[3]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[4]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[4]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[4]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[5]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[5]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[5]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[6]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[6]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[6]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[7]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[7]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[7]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[8]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[8]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[8]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[9]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[9]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[10]),
        .Q(sig_strb_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[11]),
        .Q(sig_strb_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[12]),
        .Q(sig_strb_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[13]),
        .Q(sig_strb_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[14]),
        .Q(sig_strb_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[15]),
        .Q(sig_strb_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[16]),
        .Q(sig_strb_skid_reg[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[17]),
        .Q(sig_strb_skid_reg[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[18]),
        .Q(sig_strb_skid_reg[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[19]),
        .Q(sig_strb_skid_reg[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[20]),
        .Q(sig_strb_skid_reg[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[21]),
        .Q(sig_strb_skid_reg[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[22]),
        .Q(sig_strb_skid_reg[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[23]),
        .Q(sig_strb_skid_reg[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[24]),
        .Q(sig_strb_skid_reg[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[25]),
        .Q(sig_strb_skid_reg[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[26]),
        .Q(sig_strb_skid_reg[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[27]),
        .Q(sig_strb_skid_reg[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[28]),
        .Q(sig_strb_skid_reg[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[29]),
        .Q(sig_strb_skid_reg[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[30]),
        .Q(sig_strb_skid_reg[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[31]),
        .Q(sig_strb_skid_reg[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[4]),
        .Q(sig_strb_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[5]),
        .Q(sig_strb_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[6]),
        .Q(sig_strb_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[7]),
        .Q(sig_strb_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[8]),
        .Q(sig_strb_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[9]),
        .Q(sig_strb_skid_reg[9]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module design_1_axi_dma_0_0_axi_datamover_skid_buf_28
   (out,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    sig_sstrb_stop_mask,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_aclk,
    SS,
    sig_slast_with_stop,
    \sig_sstrb_stop_mask_reg[31]_0 ,
    m_axis_mm2s_tready,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    lsig_cmd_loaded,
    empty,
    sig_mmap_reset_reg,
    sig_m_valid_out_reg_0,
    dout);
  output out;
  output m_axis_mm2s_tvalid;
  output m_axis_mm2s_tlast;
  output [0:0]sig_sstrb_stop_mask;
  output [255:0]m_axis_mm2s_tdata;
  output [31:0]m_axis_mm2s_tkeep;
  input m_axi_mm2s_aclk;
  input [0:0]SS;
  input sig_slast_with_stop;
  input \sig_sstrb_stop_mask_reg[31]_0 ;
  input m_axis_mm2s_tready;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input lsig_cmd_loaded;
  input empty;
  input sig_mmap_reset_reg;
  input sig_m_valid_out_reg_0;
  input [288:0]dout;

  wire [0:0]SS;
  wire [288:0]dout;
  wire empty;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [255:0]m_axis_mm2s_tdata;
  wire [31:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data_reg_out0;
  wire sig_data_reg_out_en;
  wire [255:0]sig_data_skid_mux_out;
  wire [255:0]sig_data_skid_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__3_n_0;
  wire sig_m_valid_dup_i_2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  wire sig_mmap_reset_reg;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_reg_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  wire sig_s_ready_dup_i_2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_sstrb_stop_mask_reg[31]_0 ;
  wire [31:0]sig_sstrb_with_stop;
  wire [31:0]sig_strb_skid_mux_out;
  wire [31:0]sig_strb_skid_reg;

  assign m_axis_mm2s_tvalid = sig_m_valid_out;
  assign out = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[100]_i_1 
       (.I0(dout[100]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[100]),
        .O(sig_data_skid_mux_out[100]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[101]_i_1 
       (.I0(dout[101]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[101]),
        .O(sig_data_skid_mux_out[101]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[102]_i_1 
       (.I0(dout[102]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[102]),
        .O(sig_data_skid_mux_out[102]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[103]_i_1 
       (.I0(dout[103]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[103]),
        .O(sig_data_skid_mux_out[103]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[104]_i_1 
       (.I0(dout[104]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[104]),
        .O(sig_data_skid_mux_out[104]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[105]_i_1 
       (.I0(dout[105]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[105]),
        .O(sig_data_skid_mux_out[105]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[106]_i_1 
       (.I0(dout[106]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[106]),
        .O(sig_data_skid_mux_out[106]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[107]_i_1 
       (.I0(dout[107]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[107]),
        .O(sig_data_skid_mux_out[107]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[108]_i_1 
       (.I0(dout[108]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[108]),
        .O(sig_data_skid_mux_out[108]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[109]_i_1 
       (.I0(dout[109]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[109]),
        .O(sig_data_skid_mux_out[109]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[110]_i_1 
       (.I0(dout[110]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[110]),
        .O(sig_data_skid_mux_out[110]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[111]_i_1 
       (.I0(dout[111]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[111]),
        .O(sig_data_skid_mux_out[111]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[112]_i_1 
       (.I0(dout[112]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[112]),
        .O(sig_data_skid_mux_out[112]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[113]_i_1 
       (.I0(dout[113]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[113]),
        .O(sig_data_skid_mux_out[113]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[114]_i_1 
       (.I0(dout[114]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[114]),
        .O(sig_data_skid_mux_out[114]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[115]_i_1 
       (.I0(dout[115]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[115]),
        .O(sig_data_skid_mux_out[115]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[116]_i_1 
       (.I0(dout[116]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[116]),
        .O(sig_data_skid_mux_out[116]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[117]_i_1 
       (.I0(dout[117]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[117]),
        .O(sig_data_skid_mux_out[117]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[118]_i_1 
       (.I0(dout[118]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[118]),
        .O(sig_data_skid_mux_out[118]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[119]_i_1 
       (.I0(dout[119]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[119]),
        .O(sig_data_skid_mux_out[119]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[120]_i_1 
       (.I0(dout[120]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[120]),
        .O(sig_data_skid_mux_out[120]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[121]_i_1 
       (.I0(dout[121]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[121]),
        .O(sig_data_skid_mux_out[121]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[122]_i_1 
       (.I0(dout[122]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[122]),
        .O(sig_data_skid_mux_out[122]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[123]_i_1 
       (.I0(dout[123]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[123]),
        .O(sig_data_skid_mux_out[123]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[124]_i_1 
       (.I0(dout[124]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[124]),
        .O(sig_data_skid_mux_out[124]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[125]_i_1 
       (.I0(dout[125]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[125]),
        .O(sig_data_skid_mux_out[125]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[126]_i_1 
       (.I0(dout[126]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[126]),
        .O(sig_data_skid_mux_out[126]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[127]_i_1 
       (.I0(dout[127]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[127]),
        .O(sig_data_skid_mux_out[127]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[128]_i_1 
       (.I0(dout[128]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[128]),
        .O(sig_data_skid_mux_out[128]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[129]_i_1 
       (.I0(dout[129]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[129]),
        .O(sig_data_skid_mux_out[129]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[130]_i_1 
       (.I0(dout[130]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[130]),
        .O(sig_data_skid_mux_out[130]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[131]_i_1 
       (.I0(dout[131]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[131]),
        .O(sig_data_skid_mux_out[131]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[132]_i_1 
       (.I0(dout[132]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[132]),
        .O(sig_data_skid_mux_out[132]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[133]_i_1 
       (.I0(dout[133]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[133]),
        .O(sig_data_skid_mux_out[133]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[134]_i_1 
       (.I0(dout[134]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[134]),
        .O(sig_data_skid_mux_out[134]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[135]_i_1 
       (.I0(dout[135]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[135]),
        .O(sig_data_skid_mux_out[135]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[136]_i_1 
       (.I0(dout[136]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[136]),
        .O(sig_data_skid_mux_out[136]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[137]_i_1 
       (.I0(dout[137]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[137]),
        .O(sig_data_skid_mux_out[137]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[138]_i_1 
       (.I0(dout[138]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[138]),
        .O(sig_data_skid_mux_out[138]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[139]_i_1 
       (.I0(dout[139]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[139]),
        .O(sig_data_skid_mux_out[139]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[140]_i_1 
       (.I0(dout[140]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[140]),
        .O(sig_data_skid_mux_out[140]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[141]_i_1 
       (.I0(dout[141]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[141]),
        .O(sig_data_skid_mux_out[141]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[142]_i_1 
       (.I0(dout[142]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[142]),
        .O(sig_data_skid_mux_out[142]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[143]_i_1 
       (.I0(dout[143]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[143]),
        .O(sig_data_skid_mux_out[143]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[144]_i_1 
       (.I0(dout[144]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[144]),
        .O(sig_data_skid_mux_out[144]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[145]_i_1 
       (.I0(dout[145]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[145]),
        .O(sig_data_skid_mux_out[145]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[146]_i_1 
       (.I0(dout[146]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[146]),
        .O(sig_data_skid_mux_out[146]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[147]_i_1 
       (.I0(dout[147]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[147]),
        .O(sig_data_skid_mux_out[147]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[148]_i_1 
       (.I0(dout[148]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[148]),
        .O(sig_data_skid_mux_out[148]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[149]_i_1 
       (.I0(dout[149]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[149]),
        .O(sig_data_skid_mux_out[149]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[150]_i_1 
       (.I0(dout[150]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[150]),
        .O(sig_data_skid_mux_out[150]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[151]_i_1 
       (.I0(dout[151]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[151]),
        .O(sig_data_skid_mux_out[151]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[152]_i_1 
       (.I0(dout[152]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[152]),
        .O(sig_data_skid_mux_out[152]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[153]_i_1 
       (.I0(dout[153]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[153]),
        .O(sig_data_skid_mux_out[153]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[154]_i_1 
       (.I0(dout[154]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[154]),
        .O(sig_data_skid_mux_out[154]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[155]_i_1 
       (.I0(dout[155]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[155]),
        .O(sig_data_skid_mux_out[155]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[156]_i_1 
       (.I0(dout[156]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[156]),
        .O(sig_data_skid_mux_out[156]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[157]_i_1 
       (.I0(dout[157]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[157]),
        .O(sig_data_skid_mux_out[157]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[158]_i_1 
       (.I0(dout[158]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[158]),
        .O(sig_data_skid_mux_out[158]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[159]_i_1 
       (.I0(dout[159]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[159]),
        .O(sig_data_skid_mux_out[159]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[160]_i_1 
       (.I0(dout[160]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[160]),
        .O(sig_data_skid_mux_out[160]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[161]_i_1 
       (.I0(dout[161]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[161]),
        .O(sig_data_skid_mux_out[161]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[162]_i_1 
       (.I0(dout[162]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[162]),
        .O(sig_data_skid_mux_out[162]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[163]_i_1 
       (.I0(dout[163]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[163]),
        .O(sig_data_skid_mux_out[163]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[164]_i_1 
       (.I0(dout[164]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[164]),
        .O(sig_data_skid_mux_out[164]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[165]_i_1 
       (.I0(dout[165]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[165]),
        .O(sig_data_skid_mux_out[165]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[166]_i_1 
       (.I0(dout[166]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[166]),
        .O(sig_data_skid_mux_out[166]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[167]_i_1 
       (.I0(dout[167]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[167]),
        .O(sig_data_skid_mux_out[167]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[168]_i_1 
       (.I0(dout[168]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[168]),
        .O(sig_data_skid_mux_out[168]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[169]_i_1 
       (.I0(dout[169]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[169]),
        .O(sig_data_skid_mux_out[169]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[170]_i_1 
       (.I0(dout[170]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[170]),
        .O(sig_data_skid_mux_out[170]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[171]_i_1 
       (.I0(dout[171]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[171]),
        .O(sig_data_skid_mux_out[171]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[172]_i_1 
       (.I0(dout[172]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[172]),
        .O(sig_data_skid_mux_out[172]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[173]_i_1 
       (.I0(dout[173]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[173]),
        .O(sig_data_skid_mux_out[173]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[174]_i_1 
       (.I0(dout[174]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[174]),
        .O(sig_data_skid_mux_out[174]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[175]_i_1 
       (.I0(dout[175]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[175]),
        .O(sig_data_skid_mux_out[175]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[176]_i_1 
       (.I0(dout[176]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[176]),
        .O(sig_data_skid_mux_out[176]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[177]_i_1 
       (.I0(dout[177]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[177]),
        .O(sig_data_skid_mux_out[177]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[178]_i_1 
       (.I0(dout[178]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[178]),
        .O(sig_data_skid_mux_out[178]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[179]_i_1 
       (.I0(dout[179]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[179]),
        .O(sig_data_skid_mux_out[179]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[180]_i_1 
       (.I0(dout[180]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[180]),
        .O(sig_data_skid_mux_out[180]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[181]_i_1 
       (.I0(dout[181]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[181]),
        .O(sig_data_skid_mux_out[181]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[182]_i_1 
       (.I0(dout[182]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[182]),
        .O(sig_data_skid_mux_out[182]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[183]_i_1 
       (.I0(dout[183]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[183]),
        .O(sig_data_skid_mux_out[183]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[184]_i_1 
       (.I0(dout[184]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[184]),
        .O(sig_data_skid_mux_out[184]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[185]_i_1 
       (.I0(dout[185]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[185]),
        .O(sig_data_skid_mux_out[185]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[186]_i_1 
       (.I0(dout[186]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[186]),
        .O(sig_data_skid_mux_out[186]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[187]_i_1 
       (.I0(dout[187]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[187]),
        .O(sig_data_skid_mux_out[187]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[188]_i_1 
       (.I0(dout[188]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[188]),
        .O(sig_data_skid_mux_out[188]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[189]_i_1 
       (.I0(dout[189]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[189]),
        .O(sig_data_skid_mux_out[189]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[190]_i_1 
       (.I0(dout[190]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[190]),
        .O(sig_data_skid_mux_out[190]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[191]_i_1 
       (.I0(dout[191]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[191]),
        .O(sig_data_skid_mux_out[191]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[192]_i_1 
       (.I0(dout[192]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[192]),
        .O(sig_data_skid_mux_out[192]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[193]_i_1 
       (.I0(dout[193]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[193]),
        .O(sig_data_skid_mux_out[193]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[194]_i_1 
       (.I0(dout[194]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[194]),
        .O(sig_data_skid_mux_out[194]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[195]_i_1 
       (.I0(dout[195]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[195]),
        .O(sig_data_skid_mux_out[195]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[196]_i_1 
       (.I0(dout[196]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[196]),
        .O(sig_data_skid_mux_out[196]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[197]_i_1 
       (.I0(dout[197]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[197]),
        .O(sig_data_skid_mux_out[197]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[198]_i_1 
       (.I0(dout[198]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[198]),
        .O(sig_data_skid_mux_out[198]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[199]_i_1 
       (.I0(dout[199]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[199]),
        .O(sig_data_skid_mux_out[199]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[200]_i_1 
       (.I0(dout[200]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[200]),
        .O(sig_data_skid_mux_out[200]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[201]_i_1 
       (.I0(dout[201]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[201]),
        .O(sig_data_skid_mux_out[201]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[202]_i_1 
       (.I0(dout[202]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[202]),
        .O(sig_data_skid_mux_out[202]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[203]_i_1 
       (.I0(dout[203]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[203]),
        .O(sig_data_skid_mux_out[203]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[204]_i_1 
       (.I0(dout[204]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[204]),
        .O(sig_data_skid_mux_out[204]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[205]_i_1 
       (.I0(dout[205]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[205]),
        .O(sig_data_skid_mux_out[205]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[206]_i_1 
       (.I0(dout[206]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[206]),
        .O(sig_data_skid_mux_out[206]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[207]_i_1 
       (.I0(dout[207]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[207]),
        .O(sig_data_skid_mux_out[207]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[208]_i_1 
       (.I0(dout[208]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[208]),
        .O(sig_data_skid_mux_out[208]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[209]_i_1 
       (.I0(dout[209]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[209]),
        .O(sig_data_skid_mux_out[209]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[210]_i_1 
       (.I0(dout[210]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[210]),
        .O(sig_data_skid_mux_out[210]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[211]_i_1 
       (.I0(dout[211]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[211]),
        .O(sig_data_skid_mux_out[211]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[212]_i_1 
       (.I0(dout[212]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[212]),
        .O(sig_data_skid_mux_out[212]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[213]_i_1 
       (.I0(dout[213]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[213]),
        .O(sig_data_skid_mux_out[213]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[214]_i_1 
       (.I0(dout[214]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[214]),
        .O(sig_data_skid_mux_out[214]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[215]_i_1 
       (.I0(dout[215]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[215]),
        .O(sig_data_skid_mux_out[215]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[216]_i_1 
       (.I0(dout[216]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[216]),
        .O(sig_data_skid_mux_out[216]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[217]_i_1 
       (.I0(dout[217]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[217]),
        .O(sig_data_skid_mux_out[217]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[218]_i_1 
       (.I0(dout[218]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[218]),
        .O(sig_data_skid_mux_out[218]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[219]_i_1 
       (.I0(dout[219]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[219]),
        .O(sig_data_skid_mux_out[219]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[220]_i_1 
       (.I0(dout[220]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[220]),
        .O(sig_data_skid_mux_out[220]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[221]_i_1 
       (.I0(dout[221]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[221]),
        .O(sig_data_skid_mux_out[221]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[222]_i_1 
       (.I0(dout[222]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[222]),
        .O(sig_data_skid_mux_out[222]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[223]_i_1 
       (.I0(dout[223]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[223]),
        .O(sig_data_skid_mux_out[223]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[224]_i_1 
       (.I0(dout[224]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[224]),
        .O(sig_data_skid_mux_out[224]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[225]_i_1 
       (.I0(dout[225]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[225]),
        .O(sig_data_skid_mux_out[225]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[226]_i_1 
       (.I0(dout[226]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[226]),
        .O(sig_data_skid_mux_out[226]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[227]_i_1 
       (.I0(dout[227]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[227]),
        .O(sig_data_skid_mux_out[227]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[228]_i_1 
       (.I0(dout[228]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[228]),
        .O(sig_data_skid_mux_out[228]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[229]_i_1 
       (.I0(dout[229]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[229]),
        .O(sig_data_skid_mux_out[229]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[230]_i_1 
       (.I0(dout[230]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[230]),
        .O(sig_data_skid_mux_out[230]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[231]_i_1 
       (.I0(dout[231]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[231]),
        .O(sig_data_skid_mux_out[231]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[232]_i_1 
       (.I0(dout[232]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[232]),
        .O(sig_data_skid_mux_out[232]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[233]_i_1 
       (.I0(dout[233]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[233]),
        .O(sig_data_skid_mux_out[233]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[234]_i_1 
       (.I0(dout[234]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[234]),
        .O(sig_data_skid_mux_out[234]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[235]_i_1 
       (.I0(dout[235]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[235]),
        .O(sig_data_skid_mux_out[235]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[236]_i_1 
       (.I0(dout[236]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[236]),
        .O(sig_data_skid_mux_out[236]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[237]_i_1 
       (.I0(dout[237]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[237]),
        .O(sig_data_skid_mux_out[237]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[238]_i_1 
       (.I0(dout[238]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[238]),
        .O(sig_data_skid_mux_out[238]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[239]_i_1 
       (.I0(dout[239]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[239]),
        .O(sig_data_skid_mux_out[239]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[240]_i_1 
       (.I0(dout[240]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[240]),
        .O(sig_data_skid_mux_out[240]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[241]_i_1 
       (.I0(dout[241]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[241]),
        .O(sig_data_skid_mux_out[241]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[242]_i_1 
       (.I0(dout[242]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[242]),
        .O(sig_data_skid_mux_out[242]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[243]_i_1 
       (.I0(dout[243]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[243]),
        .O(sig_data_skid_mux_out[243]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[244]_i_1 
       (.I0(dout[244]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[244]),
        .O(sig_data_skid_mux_out[244]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[245]_i_1 
       (.I0(dout[245]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[245]),
        .O(sig_data_skid_mux_out[245]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[246]_i_1 
       (.I0(dout[246]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[246]),
        .O(sig_data_skid_mux_out[246]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[247]_i_1 
       (.I0(dout[247]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[247]),
        .O(sig_data_skid_mux_out[247]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[248]_i_1 
       (.I0(dout[248]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[248]),
        .O(sig_data_skid_mux_out[248]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[249]_i_1 
       (.I0(dout[249]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[249]),
        .O(sig_data_skid_mux_out[249]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[250]_i_1 
       (.I0(dout[250]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[250]),
        .O(sig_data_skid_mux_out[250]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[251]_i_1 
       (.I0(dout[251]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[251]),
        .O(sig_data_skid_mux_out[251]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[252]_i_1 
       (.I0(dout[252]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[252]),
        .O(sig_data_skid_mux_out[252]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[253]_i_1 
       (.I0(dout[253]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[253]),
        .O(sig_data_skid_mux_out[253]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[254]_i_1 
       (.I0(dout[254]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[254]),
        .O(sig_data_skid_mux_out[254]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[255]_i_1 
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_data_reg_out0));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[255]_i_2 
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[255]_i_3 
       (.I0(dout[255]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[255]),
        .O(sig_data_skid_mux_out[255]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1 
       (.I0(dout[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1 
       (.I0(dout[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1 
       (.I0(dout[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1 
       (.I0(dout[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1 
       (.I0(dout[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1 
       (.I0(dout[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1 
       (.I0(dout[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1 
       (.I0(dout[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1 
       (.I0(dout[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1 
       (.I0(dout[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1 
       (.I0(dout[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1 
       (.I0(dout[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1 
       (.I0(dout[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1 
       (.I0(dout[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1 
       (.I0(dout[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1 
       (.I0(dout[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1 
       (.I0(dout[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1 
       (.I0(dout[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1 
       (.I0(dout[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1 
       (.I0(dout[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1 
       (.I0(dout[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1 
       (.I0(dout[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1 
       (.I0(dout[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1 
       (.I0(dout[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1 
       (.I0(dout[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1 
       (.I0(dout[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1 
       (.I0(dout[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_1 
       (.I0(dout[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[64]_i_1 
       (.I0(dout[64]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[64]),
        .O(sig_data_skid_mux_out[64]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[65]_i_1 
       (.I0(dout[65]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[65]),
        .O(sig_data_skid_mux_out[65]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[66]_i_1 
       (.I0(dout[66]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[66]),
        .O(sig_data_skid_mux_out[66]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[67]_i_1 
       (.I0(dout[67]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[67]),
        .O(sig_data_skid_mux_out[67]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[68]_i_1 
       (.I0(dout[68]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[68]),
        .O(sig_data_skid_mux_out[68]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[69]_i_1 
       (.I0(dout[69]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[69]),
        .O(sig_data_skid_mux_out[69]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[70]_i_1 
       (.I0(dout[70]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[70]),
        .O(sig_data_skid_mux_out[70]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[71]_i_1 
       (.I0(dout[71]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[71]),
        .O(sig_data_skid_mux_out[71]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[72]_i_1 
       (.I0(dout[72]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[72]),
        .O(sig_data_skid_mux_out[72]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[73]_i_1 
       (.I0(dout[73]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[73]),
        .O(sig_data_skid_mux_out[73]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[74]_i_1 
       (.I0(dout[74]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[74]),
        .O(sig_data_skid_mux_out[74]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[75]_i_1 
       (.I0(dout[75]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[75]),
        .O(sig_data_skid_mux_out[75]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[76]_i_1 
       (.I0(dout[76]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[76]),
        .O(sig_data_skid_mux_out[76]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[77]_i_1 
       (.I0(dout[77]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[77]),
        .O(sig_data_skid_mux_out[77]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[78]_i_1 
       (.I0(dout[78]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[78]),
        .O(sig_data_skid_mux_out[78]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[79]_i_1 
       (.I0(dout[79]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[79]),
        .O(sig_data_skid_mux_out[79]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[80]_i_1 
       (.I0(dout[80]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[80]),
        .O(sig_data_skid_mux_out[80]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[81]_i_1 
       (.I0(dout[81]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[81]),
        .O(sig_data_skid_mux_out[81]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[82]_i_1 
       (.I0(dout[82]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[82]),
        .O(sig_data_skid_mux_out[82]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[83]_i_1 
       (.I0(dout[83]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[83]),
        .O(sig_data_skid_mux_out[83]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[84]_i_1 
       (.I0(dout[84]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[84]),
        .O(sig_data_skid_mux_out[84]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[85]_i_1 
       (.I0(dout[85]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[85]),
        .O(sig_data_skid_mux_out[85]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[86]_i_1 
       (.I0(dout[86]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[86]),
        .O(sig_data_skid_mux_out[86]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[87]_i_1 
       (.I0(dout[87]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[87]),
        .O(sig_data_skid_mux_out[87]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[88]_i_1 
       (.I0(dout[88]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[88]),
        .O(sig_data_skid_mux_out[88]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[89]_i_1 
       (.I0(dout[89]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[89]),
        .O(sig_data_skid_mux_out[89]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[90]_i_1 
       (.I0(dout[90]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[90]),
        .O(sig_data_skid_mux_out[90]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[91]_i_1 
       (.I0(dout[91]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[91]),
        .O(sig_data_skid_mux_out[91]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[92]_i_1 
       (.I0(dout[92]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[92]),
        .O(sig_data_skid_mux_out[92]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[93]_i_1 
       (.I0(dout[93]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[93]),
        .O(sig_data_skid_mux_out[93]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[94]_i_1 
       (.I0(dout[94]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[94]),
        .O(sig_data_skid_mux_out[94]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[95]_i_1 
       (.I0(dout[95]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[95]),
        .O(sig_data_skid_mux_out[95]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[96]_i_1 
       (.I0(dout[96]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[96]),
        .O(sig_data_skid_mux_out[96]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[97]_i_1 
       (.I0(dout[97]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[97]),
        .O(sig_data_skid_mux_out[97]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[98]_i_1 
       (.I0(dout[98]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[98]),
        .O(sig_data_skid_mux_out[98]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[99]_i_1 
       (.I0(dout[99]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[99]),
        .O(sig_data_skid_mux_out[99]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axis_mm2s_tdata[0]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[100] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[100]),
        .Q(m_axis_mm2s_tdata[100]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[101] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[101]),
        .Q(m_axis_mm2s_tdata[101]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[102] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[102]),
        .Q(m_axis_mm2s_tdata[102]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[103] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[103]),
        .Q(m_axis_mm2s_tdata[103]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[104] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[104]),
        .Q(m_axis_mm2s_tdata[104]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[105] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[105]),
        .Q(m_axis_mm2s_tdata[105]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[106] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[106]),
        .Q(m_axis_mm2s_tdata[106]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[107] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[107]),
        .Q(m_axis_mm2s_tdata[107]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[108] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[108]),
        .Q(m_axis_mm2s_tdata[108]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[109] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[109]),
        .Q(m_axis_mm2s_tdata[109]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axis_mm2s_tdata[10]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[110] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[110]),
        .Q(m_axis_mm2s_tdata[110]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[111] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[111]),
        .Q(m_axis_mm2s_tdata[111]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[112] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[112]),
        .Q(m_axis_mm2s_tdata[112]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[113] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[113]),
        .Q(m_axis_mm2s_tdata[113]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[114] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[114]),
        .Q(m_axis_mm2s_tdata[114]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[115] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[115]),
        .Q(m_axis_mm2s_tdata[115]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[116] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[116]),
        .Q(m_axis_mm2s_tdata[116]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[117] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[117]),
        .Q(m_axis_mm2s_tdata[117]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[118] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[118]),
        .Q(m_axis_mm2s_tdata[118]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[119] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[119]),
        .Q(m_axis_mm2s_tdata[119]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axis_mm2s_tdata[11]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[120] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[120]),
        .Q(m_axis_mm2s_tdata[120]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[121] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[121]),
        .Q(m_axis_mm2s_tdata[121]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[122] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[122]),
        .Q(m_axis_mm2s_tdata[122]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[123] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[123]),
        .Q(m_axis_mm2s_tdata[123]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[124] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[124]),
        .Q(m_axis_mm2s_tdata[124]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[125] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[125]),
        .Q(m_axis_mm2s_tdata[125]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[126] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[126]),
        .Q(m_axis_mm2s_tdata[126]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[127] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[127]),
        .Q(m_axis_mm2s_tdata[127]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[128] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[128]),
        .Q(m_axis_mm2s_tdata[128]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[129] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[129]),
        .Q(m_axis_mm2s_tdata[129]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axis_mm2s_tdata[12]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[130] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[130]),
        .Q(m_axis_mm2s_tdata[130]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[131] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[131]),
        .Q(m_axis_mm2s_tdata[131]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[132] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[132]),
        .Q(m_axis_mm2s_tdata[132]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[133] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[133]),
        .Q(m_axis_mm2s_tdata[133]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[134] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[134]),
        .Q(m_axis_mm2s_tdata[134]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[135] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[135]),
        .Q(m_axis_mm2s_tdata[135]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[136] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[136]),
        .Q(m_axis_mm2s_tdata[136]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[137] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[137]),
        .Q(m_axis_mm2s_tdata[137]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[138] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[138]),
        .Q(m_axis_mm2s_tdata[138]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[139] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[139]),
        .Q(m_axis_mm2s_tdata[139]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axis_mm2s_tdata[13]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[140] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[140]),
        .Q(m_axis_mm2s_tdata[140]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[141] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[141]),
        .Q(m_axis_mm2s_tdata[141]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[142] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[142]),
        .Q(m_axis_mm2s_tdata[142]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[143] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[143]),
        .Q(m_axis_mm2s_tdata[143]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[144] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[144]),
        .Q(m_axis_mm2s_tdata[144]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[145] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[145]),
        .Q(m_axis_mm2s_tdata[145]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[146] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[146]),
        .Q(m_axis_mm2s_tdata[146]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[147] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[147]),
        .Q(m_axis_mm2s_tdata[147]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[148] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[148]),
        .Q(m_axis_mm2s_tdata[148]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[149] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[149]),
        .Q(m_axis_mm2s_tdata[149]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axis_mm2s_tdata[14]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[150] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[150]),
        .Q(m_axis_mm2s_tdata[150]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[151] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[151]),
        .Q(m_axis_mm2s_tdata[151]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[152] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[152]),
        .Q(m_axis_mm2s_tdata[152]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[153] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[153]),
        .Q(m_axis_mm2s_tdata[153]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[154] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[154]),
        .Q(m_axis_mm2s_tdata[154]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[155] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[155]),
        .Q(m_axis_mm2s_tdata[155]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[156] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[156]),
        .Q(m_axis_mm2s_tdata[156]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[157] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[157]),
        .Q(m_axis_mm2s_tdata[157]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[158] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[158]),
        .Q(m_axis_mm2s_tdata[158]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[159] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[159]),
        .Q(m_axis_mm2s_tdata[159]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axis_mm2s_tdata[15]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[160] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[160]),
        .Q(m_axis_mm2s_tdata[160]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[161] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[161]),
        .Q(m_axis_mm2s_tdata[161]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[162] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[162]),
        .Q(m_axis_mm2s_tdata[162]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[163] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[163]),
        .Q(m_axis_mm2s_tdata[163]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[164] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[164]),
        .Q(m_axis_mm2s_tdata[164]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[165] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[165]),
        .Q(m_axis_mm2s_tdata[165]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[166] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[166]),
        .Q(m_axis_mm2s_tdata[166]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[167] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[167]),
        .Q(m_axis_mm2s_tdata[167]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[168] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[168]),
        .Q(m_axis_mm2s_tdata[168]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[169] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[169]),
        .Q(m_axis_mm2s_tdata[169]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axis_mm2s_tdata[16]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[170] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[170]),
        .Q(m_axis_mm2s_tdata[170]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[171] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[171]),
        .Q(m_axis_mm2s_tdata[171]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[172] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[172]),
        .Q(m_axis_mm2s_tdata[172]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[173] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[173]),
        .Q(m_axis_mm2s_tdata[173]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[174] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[174]),
        .Q(m_axis_mm2s_tdata[174]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[175] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[175]),
        .Q(m_axis_mm2s_tdata[175]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[176] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[176]),
        .Q(m_axis_mm2s_tdata[176]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[177] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[177]),
        .Q(m_axis_mm2s_tdata[177]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[178] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[178]),
        .Q(m_axis_mm2s_tdata[178]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[179] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[179]),
        .Q(m_axis_mm2s_tdata[179]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axis_mm2s_tdata[17]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[180] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[180]),
        .Q(m_axis_mm2s_tdata[180]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[181] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[181]),
        .Q(m_axis_mm2s_tdata[181]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[182] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[182]),
        .Q(m_axis_mm2s_tdata[182]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[183] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[183]),
        .Q(m_axis_mm2s_tdata[183]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[184] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[184]),
        .Q(m_axis_mm2s_tdata[184]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[185] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[185]),
        .Q(m_axis_mm2s_tdata[185]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[186] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[186]),
        .Q(m_axis_mm2s_tdata[186]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[187] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[187]),
        .Q(m_axis_mm2s_tdata[187]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[188] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[188]),
        .Q(m_axis_mm2s_tdata[188]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[189] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[189]),
        .Q(m_axis_mm2s_tdata[189]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axis_mm2s_tdata[18]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[190] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[190]),
        .Q(m_axis_mm2s_tdata[190]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[191] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[191]),
        .Q(m_axis_mm2s_tdata[191]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[192] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[192]),
        .Q(m_axis_mm2s_tdata[192]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[193] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[193]),
        .Q(m_axis_mm2s_tdata[193]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[194] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[194]),
        .Q(m_axis_mm2s_tdata[194]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[195] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[195]),
        .Q(m_axis_mm2s_tdata[195]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[196] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[196]),
        .Q(m_axis_mm2s_tdata[196]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[197] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[197]),
        .Q(m_axis_mm2s_tdata[197]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[198] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[198]),
        .Q(m_axis_mm2s_tdata[198]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[199] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[199]),
        .Q(m_axis_mm2s_tdata[199]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axis_mm2s_tdata[19]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axis_mm2s_tdata[1]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[200] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[200]),
        .Q(m_axis_mm2s_tdata[200]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[201] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[201]),
        .Q(m_axis_mm2s_tdata[201]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[202] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[202]),
        .Q(m_axis_mm2s_tdata[202]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[203] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[203]),
        .Q(m_axis_mm2s_tdata[203]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[204] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[204]),
        .Q(m_axis_mm2s_tdata[204]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[205] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[205]),
        .Q(m_axis_mm2s_tdata[205]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[206] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[206]),
        .Q(m_axis_mm2s_tdata[206]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[207] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[207]),
        .Q(m_axis_mm2s_tdata[207]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[208] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[208]),
        .Q(m_axis_mm2s_tdata[208]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[209] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[209]),
        .Q(m_axis_mm2s_tdata[209]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axis_mm2s_tdata[20]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[210] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[210]),
        .Q(m_axis_mm2s_tdata[210]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[211] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[211]),
        .Q(m_axis_mm2s_tdata[211]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[212] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[212]),
        .Q(m_axis_mm2s_tdata[212]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[213] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[213]),
        .Q(m_axis_mm2s_tdata[213]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[214] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[214]),
        .Q(m_axis_mm2s_tdata[214]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[215] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[215]),
        .Q(m_axis_mm2s_tdata[215]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[216] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[216]),
        .Q(m_axis_mm2s_tdata[216]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[217] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[217]),
        .Q(m_axis_mm2s_tdata[217]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[218] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[218]),
        .Q(m_axis_mm2s_tdata[218]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[219] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[219]),
        .Q(m_axis_mm2s_tdata[219]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axis_mm2s_tdata[21]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[220] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[220]),
        .Q(m_axis_mm2s_tdata[220]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[221] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[221]),
        .Q(m_axis_mm2s_tdata[221]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[222] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[222]),
        .Q(m_axis_mm2s_tdata[222]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[223] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[223]),
        .Q(m_axis_mm2s_tdata[223]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[224] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[224]),
        .Q(m_axis_mm2s_tdata[224]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[225] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[225]),
        .Q(m_axis_mm2s_tdata[225]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[226] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[226]),
        .Q(m_axis_mm2s_tdata[226]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[227] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[227]),
        .Q(m_axis_mm2s_tdata[227]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[228] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[228]),
        .Q(m_axis_mm2s_tdata[228]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[229] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[229]),
        .Q(m_axis_mm2s_tdata[229]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axis_mm2s_tdata[22]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[230] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[230]),
        .Q(m_axis_mm2s_tdata[230]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[231] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[231]),
        .Q(m_axis_mm2s_tdata[231]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[232] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[232]),
        .Q(m_axis_mm2s_tdata[232]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[233] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[233]),
        .Q(m_axis_mm2s_tdata[233]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[234] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[234]),
        .Q(m_axis_mm2s_tdata[234]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[235] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[235]),
        .Q(m_axis_mm2s_tdata[235]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[236] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[236]),
        .Q(m_axis_mm2s_tdata[236]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[237] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[237]),
        .Q(m_axis_mm2s_tdata[237]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[238] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[238]),
        .Q(m_axis_mm2s_tdata[238]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[239] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[239]),
        .Q(m_axis_mm2s_tdata[239]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axis_mm2s_tdata[23]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[240] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[240]),
        .Q(m_axis_mm2s_tdata[240]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[241] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[241]),
        .Q(m_axis_mm2s_tdata[241]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[242] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[242]),
        .Q(m_axis_mm2s_tdata[242]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[243] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[243]),
        .Q(m_axis_mm2s_tdata[243]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[244] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[244]),
        .Q(m_axis_mm2s_tdata[244]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[245] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[245]),
        .Q(m_axis_mm2s_tdata[245]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[246] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[246]),
        .Q(m_axis_mm2s_tdata[246]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[247] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[247]),
        .Q(m_axis_mm2s_tdata[247]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[248] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[248]),
        .Q(m_axis_mm2s_tdata[248]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[249] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[249]),
        .Q(m_axis_mm2s_tdata[249]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axis_mm2s_tdata[24]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[250] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[250]),
        .Q(m_axis_mm2s_tdata[250]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[251] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[251]),
        .Q(m_axis_mm2s_tdata[251]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[252] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[252]),
        .Q(m_axis_mm2s_tdata[252]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[253] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[253]),
        .Q(m_axis_mm2s_tdata[253]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[254] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[254]),
        .Q(m_axis_mm2s_tdata[254]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[255] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[255]),
        .Q(m_axis_mm2s_tdata[255]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axis_mm2s_tdata[25]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axis_mm2s_tdata[26]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axis_mm2s_tdata[27]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axis_mm2s_tdata[28]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axis_mm2s_tdata[29]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axis_mm2s_tdata[2]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axis_mm2s_tdata[30]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axis_mm2s_tdata[31]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[32]),
        .Q(m_axis_mm2s_tdata[32]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[33]),
        .Q(m_axis_mm2s_tdata[33]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[34]),
        .Q(m_axis_mm2s_tdata[34]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[35]),
        .Q(m_axis_mm2s_tdata[35]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[36]),
        .Q(m_axis_mm2s_tdata[36]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[37]),
        .Q(m_axis_mm2s_tdata[37]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[38]),
        .Q(m_axis_mm2s_tdata[38]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[39]),
        .Q(m_axis_mm2s_tdata[39]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axis_mm2s_tdata[3]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[40]),
        .Q(m_axis_mm2s_tdata[40]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[41]),
        .Q(m_axis_mm2s_tdata[41]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[42]),
        .Q(m_axis_mm2s_tdata[42]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[43]),
        .Q(m_axis_mm2s_tdata[43]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[44]),
        .Q(m_axis_mm2s_tdata[44]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[45]),
        .Q(m_axis_mm2s_tdata[45]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[46]),
        .Q(m_axis_mm2s_tdata[46]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[47]),
        .Q(m_axis_mm2s_tdata[47]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[48]),
        .Q(m_axis_mm2s_tdata[48]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[49]),
        .Q(m_axis_mm2s_tdata[49]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axis_mm2s_tdata[4]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[50]),
        .Q(m_axis_mm2s_tdata[50]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[51]),
        .Q(m_axis_mm2s_tdata[51]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[52]),
        .Q(m_axis_mm2s_tdata[52]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[53]),
        .Q(m_axis_mm2s_tdata[53]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[54]),
        .Q(m_axis_mm2s_tdata[54]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[55]),
        .Q(m_axis_mm2s_tdata[55]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[56]),
        .Q(m_axis_mm2s_tdata[56]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[57]),
        .Q(m_axis_mm2s_tdata[57]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[58]),
        .Q(m_axis_mm2s_tdata[58]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[59]),
        .Q(m_axis_mm2s_tdata[59]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axis_mm2s_tdata[5]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[60]),
        .Q(m_axis_mm2s_tdata[60]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[61]),
        .Q(m_axis_mm2s_tdata[61]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[62]),
        .Q(m_axis_mm2s_tdata[62]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[63]),
        .Q(m_axis_mm2s_tdata[63]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[64]),
        .Q(m_axis_mm2s_tdata[64]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[65] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[65]),
        .Q(m_axis_mm2s_tdata[65]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[66] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[66]),
        .Q(m_axis_mm2s_tdata[66]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[67] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[67]),
        .Q(m_axis_mm2s_tdata[67]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[68] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[68]),
        .Q(m_axis_mm2s_tdata[68]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[69] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[69]),
        .Q(m_axis_mm2s_tdata[69]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axis_mm2s_tdata[6]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[70] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[70]),
        .Q(m_axis_mm2s_tdata[70]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[71] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[71]),
        .Q(m_axis_mm2s_tdata[71]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[72] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[72]),
        .Q(m_axis_mm2s_tdata[72]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[73] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[73]),
        .Q(m_axis_mm2s_tdata[73]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[74] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[74]),
        .Q(m_axis_mm2s_tdata[74]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[75] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[75]),
        .Q(m_axis_mm2s_tdata[75]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[76] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[76]),
        .Q(m_axis_mm2s_tdata[76]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[77] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[77]),
        .Q(m_axis_mm2s_tdata[77]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[78] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[78]),
        .Q(m_axis_mm2s_tdata[78]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[79] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[79]),
        .Q(m_axis_mm2s_tdata[79]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axis_mm2s_tdata[7]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[80] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[80]),
        .Q(m_axis_mm2s_tdata[80]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[81] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[81]),
        .Q(m_axis_mm2s_tdata[81]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[82] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[82]),
        .Q(m_axis_mm2s_tdata[82]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[83] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[83]),
        .Q(m_axis_mm2s_tdata[83]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[84] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[84]),
        .Q(m_axis_mm2s_tdata[84]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[85] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[85]),
        .Q(m_axis_mm2s_tdata[85]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[86] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[86]),
        .Q(m_axis_mm2s_tdata[86]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[87] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[87]),
        .Q(m_axis_mm2s_tdata[87]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[88] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[88]),
        .Q(m_axis_mm2s_tdata[88]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[89] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[89]),
        .Q(m_axis_mm2s_tdata[89]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axis_mm2s_tdata[8]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[90] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[90]),
        .Q(m_axis_mm2s_tdata[90]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[91] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[91]),
        .Q(m_axis_mm2s_tdata[91]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[92] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[92]),
        .Q(m_axis_mm2s_tdata[92]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[93] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[93]),
        .Q(m_axis_mm2s_tdata[93]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[94] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[94]),
        .Q(m_axis_mm2s_tdata[94]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[95] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[95]),
        .Q(m_axis_mm2s_tdata[95]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[96] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[96]),
        .Q(m_axis_mm2s_tdata[96]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[97] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[97]),
        .Q(m_axis_mm2s_tdata[97]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[98] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[98]),
        .Q(m_axis_mm2s_tdata[98]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[99] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[99]),
        .Q(m_axis_mm2s_tdata[99]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axis_mm2s_tdata[9]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[100] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[100]),
        .Q(sig_data_skid_reg[100]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[101] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[101]),
        .Q(sig_data_skid_reg[101]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[102] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[102]),
        .Q(sig_data_skid_reg[102]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[103] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[103]),
        .Q(sig_data_skid_reg[103]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[104] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[104]),
        .Q(sig_data_skid_reg[104]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[105] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[105]),
        .Q(sig_data_skid_reg[105]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[106] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[106]),
        .Q(sig_data_skid_reg[106]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[107] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[107]),
        .Q(sig_data_skid_reg[107]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[108] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[108]),
        .Q(sig_data_skid_reg[108]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[109] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[109]),
        .Q(sig_data_skid_reg[109]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[110] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[110]),
        .Q(sig_data_skid_reg[110]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[111] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[111]),
        .Q(sig_data_skid_reg[111]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[112] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[112]),
        .Q(sig_data_skid_reg[112]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[113] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[113]),
        .Q(sig_data_skid_reg[113]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[114] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[114]),
        .Q(sig_data_skid_reg[114]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[115] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[115]),
        .Q(sig_data_skid_reg[115]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[116] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[116]),
        .Q(sig_data_skid_reg[116]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[117] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[117]),
        .Q(sig_data_skid_reg[117]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[118] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[118]),
        .Q(sig_data_skid_reg[118]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[119] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[119]),
        .Q(sig_data_skid_reg[119]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[120] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[120]),
        .Q(sig_data_skid_reg[120]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[121] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[121]),
        .Q(sig_data_skid_reg[121]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[122] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[122]),
        .Q(sig_data_skid_reg[122]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[123] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[123]),
        .Q(sig_data_skid_reg[123]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[124] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[124]),
        .Q(sig_data_skid_reg[124]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[125] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[125]),
        .Q(sig_data_skid_reg[125]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[126] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[126]),
        .Q(sig_data_skid_reg[126]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[127] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[127]),
        .Q(sig_data_skid_reg[127]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[128] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[128]),
        .Q(sig_data_skid_reg[128]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[129] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[129]),
        .Q(sig_data_skid_reg[129]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[130] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[130]),
        .Q(sig_data_skid_reg[130]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[131] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[131]),
        .Q(sig_data_skid_reg[131]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[132] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[132]),
        .Q(sig_data_skid_reg[132]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[133] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[133]),
        .Q(sig_data_skid_reg[133]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[134] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[134]),
        .Q(sig_data_skid_reg[134]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[135] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[135]),
        .Q(sig_data_skid_reg[135]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[136] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[136]),
        .Q(sig_data_skid_reg[136]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[137] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[137]),
        .Q(sig_data_skid_reg[137]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[138] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[138]),
        .Q(sig_data_skid_reg[138]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[139] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[139]),
        .Q(sig_data_skid_reg[139]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[140] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[140]),
        .Q(sig_data_skid_reg[140]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[141] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[141]),
        .Q(sig_data_skid_reg[141]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[142] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[142]),
        .Q(sig_data_skid_reg[142]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[143] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[143]),
        .Q(sig_data_skid_reg[143]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[144] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[144]),
        .Q(sig_data_skid_reg[144]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[145] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[145]),
        .Q(sig_data_skid_reg[145]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[146] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[146]),
        .Q(sig_data_skid_reg[146]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[147] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[147]),
        .Q(sig_data_skid_reg[147]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[148] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[148]),
        .Q(sig_data_skid_reg[148]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[149] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[149]),
        .Q(sig_data_skid_reg[149]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[150] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[150]),
        .Q(sig_data_skid_reg[150]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[151] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[151]),
        .Q(sig_data_skid_reg[151]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[152] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[152]),
        .Q(sig_data_skid_reg[152]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[153] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[153]),
        .Q(sig_data_skid_reg[153]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[154] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[154]),
        .Q(sig_data_skid_reg[154]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[155] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[155]),
        .Q(sig_data_skid_reg[155]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[156] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[156]),
        .Q(sig_data_skid_reg[156]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[157] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[157]),
        .Q(sig_data_skid_reg[157]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[158] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[158]),
        .Q(sig_data_skid_reg[158]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[159] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[159]),
        .Q(sig_data_skid_reg[159]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[160] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[160]),
        .Q(sig_data_skid_reg[160]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[161] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[161]),
        .Q(sig_data_skid_reg[161]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[162] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[162]),
        .Q(sig_data_skid_reg[162]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[163] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[163]),
        .Q(sig_data_skid_reg[163]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[164] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[164]),
        .Q(sig_data_skid_reg[164]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[165] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[165]),
        .Q(sig_data_skid_reg[165]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[166] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[166]),
        .Q(sig_data_skid_reg[166]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[167] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[167]),
        .Q(sig_data_skid_reg[167]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[168] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[168]),
        .Q(sig_data_skid_reg[168]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[169] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[169]),
        .Q(sig_data_skid_reg[169]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[170] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[170]),
        .Q(sig_data_skid_reg[170]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[171] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[171]),
        .Q(sig_data_skid_reg[171]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[172] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[172]),
        .Q(sig_data_skid_reg[172]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[173] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[173]),
        .Q(sig_data_skid_reg[173]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[174] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[174]),
        .Q(sig_data_skid_reg[174]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[175] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[175]),
        .Q(sig_data_skid_reg[175]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[176] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[176]),
        .Q(sig_data_skid_reg[176]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[177] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[177]),
        .Q(sig_data_skid_reg[177]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[178] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[178]),
        .Q(sig_data_skid_reg[178]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[179] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[179]),
        .Q(sig_data_skid_reg[179]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[180] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[180]),
        .Q(sig_data_skid_reg[180]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[181] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[181]),
        .Q(sig_data_skid_reg[181]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[182] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[182]),
        .Q(sig_data_skid_reg[182]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[183] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[183]),
        .Q(sig_data_skid_reg[183]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[184] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[184]),
        .Q(sig_data_skid_reg[184]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[185] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[185]),
        .Q(sig_data_skid_reg[185]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[186] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[186]),
        .Q(sig_data_skid_reg[186]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[187] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[187]),
        .Q(sig_data_skid_reg[187]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[188] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[188]),
        .Q(sig_data_skid_reg[188]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[189] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[189]),
        .Q(sig_data_skid_reg[189]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[190] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[190]),
        .Q(sig_data_skid_reg[190]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[191] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[191]),
        .Q(sig_data_skid_reg[191]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[192] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[192]),
        .Q(sig_data_skid_reg[192]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[193] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[193]),
        .Q(sig_data_skid_reg[193]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[194] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[194]),
        .Q(sig_data_skid_reg[194]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[195] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[195]),
        .Q(sig_data_skid_reg[195]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[196] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[196]),
        .Q(sig_data_skid_reg[196]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[197] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[197]),
        .Q(sig_data_skid_reg[197]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[198] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[198]),
        .Q(sig_data_skid_reg[198]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[199] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[199]),
        .Q(sig_data_skid_reg[199]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[200] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[200]),
        .Q(sig_data_skid_reg[200]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[201] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[201]),
        .Q(sig_data_skid_reg[201]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[202] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[202]),
        .Q(sig_data_skid_reg[202]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[203] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[203]),
        .Q(sig_data_skid_reg[203]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[204] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[204]),
        .Q(sig_data_skid_reg[204]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[205] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[205]),
        .Q(sig_data_skid_reg[205]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[206] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[206]),
        .Q(sig_data_skid_reg[206]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[207] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[207]),
        .Q(sig_data_skid_reg[207]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[208] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[208]),
        .Q(sig_data_skid_reg[208]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[209] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[209]),
        .Q(sig_data_skid_reg[209]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[210] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[210]),
        .Q(sig_data_skid_reg[210]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[211] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[211]),
        .Q(sig_data_skid_reg[211]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[212] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[212]),
        .Q(sig_data_skid_reg[212]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[213] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[213]),
        .Q(sig_data_skid_reg[213]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[214] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[214]),
        .Q(sig_data_skid_reg[214]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[215] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[215]),
        .Q(sig_data_skid_reg[215]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[216] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[216]),
        .Q(sig_data_skid_reg[216]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[217] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[217]),
        .Q(sig_data_skid_reg[217]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[218] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[218]),
        .Q(sig_data_skid_reg[218]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[219] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[219]),
        .Q(sig_data_skid_reg[219]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[220] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[220]),
        .Q(sig_data_skid_reg[220]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[221] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[221]),
        .Q(sig_data_skid_reg[221]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[222] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[222]),
        .Q(sig_data_skid_reg[222]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[223] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[223]),
        .Q(sig_data_skid_reg[223]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[224] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[224]),
        .Q(sig_data_skid_reg[224]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[225] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[225]),
        .Q(sig_data_skid_reg[225]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[226] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[226]),
        .Q(sig_data_skid_reg[226]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[227] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[227]),
        .Q(sig_data_skid_reg[227]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[228] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[228]),
        .Q(sig_data_skid_reg[228]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[229] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[229]),
        .Q(sig_data_skid_reg[229]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[230] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[230]),
        .Q(sig_data_skid_reg[230]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[231] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[231]),
        .Q(sig_data_skid_reg[231]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[232] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[232]),
        .Q(sig_data_skid_reg[232]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[233] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[233]),
        .Q(sig_data_skid_reg[233]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[234] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[234]),
        .Q(sig_data_skid_reg[234]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[235] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[235]),
        .Q(sig_data_skid_reg[235]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[236] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[236]),
        .Q(sig_data_skid_reg[236]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[237] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[237]),
        .Q(sig_data_skid_reg[237]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[238] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[238]),
        .Q(sig_data_skid_reg[238]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[239] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[239]),
        .Q(sig_data_skid_reg[239]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[240] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[240]),
        .Q(sig_data_skid_reg[240]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[241] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[241]),
        .Q(sig_data_skid_reg[241]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[242] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[242]),
        .Q(sig_data_skid_reg[242]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[243] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[243]),
        .Q(sig_data_skid_reg[243]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[244] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[244]),
        .Q(sig_data_skid_reg[244]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[245] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[245]),
        .Q(sig_data_skid_reg[245]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[246] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[246]),
        .Q(sig_data_skid_reg[246]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[247] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[247]),
        .Q(sig_data_skid_reg[247]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[248] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[248]),
        .Q(sig_data_skid_reg[248]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[249] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[249]),
        .Q(sig_data_skid_reg[249]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[250] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[250]),
        .Q(sig_data_skid_reg[250]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[251] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[251]),
        .Q(sig_data_skid_reg[251]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[252] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[252]),
        .Q(sig_data_skid_reg[252]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[253] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[253]),
        .Q(sig_data_skid_reg[253]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[254] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[254]),
        .Q(sig_data_skid_reg[254]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[255] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[255]),
        .Q(sig_data_skid_reg[255]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_data_skid_reg[32]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_data_skid_reg[33]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_data_skid_reg[34]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_data_skid_reg[35]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_data_skid_reg[36]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[37]),
        .Q(sig_data_skid_reg[37]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[38]),
        .Q(sig_data_skid_reg[38]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[39]),
        .Q(sig_data_skid_reg[39]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[40]),
        .Q(sig_data_skid_reg[40]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[41]),
        .Q(sig_data_skid_reg[41]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[42]),
        .Q(sig_data_skid_reg[42]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[43]),
        .Q(sig_data_skid_reg[43]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[44]),
        .Q(sig_data_skid_reg[44]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[45]),
        .Q(sig_data_skid_reg[45]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[46]),
        .Q(sig_data_skid_reg[46]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[47]),
        .Q(sig_data_skid_reg[47]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[48]),
        .Q(sig_data_skid_reg[48]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[49]),
        .Q(sig_data_skid_reg[49]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[50]),
        .Q(sig_data_skid_reg[50]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[51]),
        .Q(sig_data_skid_reg[51]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[52]),
        .Q(sig_data_skid_reg[52]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[53]),
        .Q(sig_data_skid_reg[53]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[54]),
        .Q(sig_data_skid_reg[54]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[55]),
        .Q(sig_data_skid_reg[55]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[56]),
        .Q(sig_data_skid_reg[56]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[57]),
        .Q(sig_data_skid_reg[57]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[58]),
        .Q(sig_data_skid_reg[58]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[59]),
        .Q(sig_data_skid_reg[59]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[60]),
        .Q(sig_data_skid_reg[60]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[61]),
        .Q(sig_data_skid_reg[61]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[62]),
        .Q(sig_data_skid_reg[62]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[63]),
        .Q(sig_data_skid_reg[63]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[64]),
        .Q(sig_data_skid_reg[64]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[65] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[65]),
        .Q(sig_data_skid_reg[65]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[66] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[66]),
        .Q(sig_data_skid_reg[66]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[67] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[67]),
        .Q(sig_data_skid_reg[67]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[68] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[68]),
        .Q(sig_data_skid_reg[68]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[69] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[69]),
        .Q(sig_data_skid_reg[69]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[70] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[70]),
        .Q(sig_data_skid_reg[70]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[71] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[71]),
        .Q(sig_data_skid_reg[71]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[72] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[72]),
        .Q(sig_data_skid_reg[72]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[73] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[73]),
        .Q(sig_data_skid_reg[73]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[74] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[74]),
        .Q(sig_data_skid_reg[74]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[75] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[75]),
        .Q(sig_data_skid_reg[75]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[76] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[76]),
        .Q(sig_data_skid_reg[76]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[77] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[77]),
        .Q(sig_data_skid_reg[77]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[78] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[78]),
        .Q(sig_data_skid_reg[78]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[79] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[79]),
        .Q(sig_data_skid_reg[79]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[80] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[80]),
        .Q(sig_data_skid_reg[80]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[81] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[81]),
        .Q(sig_data_skid_reg[81]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[82] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[82]),
        .Q(sig_data_skid_reg[82]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[83] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[83]),
        .Q(sig_data_skid_reg[83]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[84] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[84]),
        .Q(sig_data_skid_reg[84]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[85] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[85]),
        .Q(sig_data_skid_reg[85]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[86] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[86]),
        .Q(sig_data_skid_reg[86]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[87] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[87]),
        .Q(sig_data_skid_reg[87]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[88] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[88]),
        .Q(sig_data_skid_reg[88]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[89] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[89]),
        .Q(sig_data_skid_reg[89]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[90] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[90]),
        .Q(sig_data_skid_reg[90]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[91] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[91]),
        .Q(sig_data_skid_reg[91]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[92] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[92]),
        .Q(sig_data_skid_reg[92]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[93] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[93]),
        .Q(sig_data_skid_reg[93]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[94] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[94]),
        .Q(sig_data_skid_reg[94]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[95] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[95]),
        .Q(sig_data_skid_reg[95]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[96] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[96]),
        .Q(sig_data_skid_reg[96]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[97] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[97]),
        .Q(sig_data_skid_reg[97]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[98] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[98]),
        .Q(sig_data_skid_reg[98]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[99] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[99]),
        .Q(sig_data_skid_reg[99]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hBAAAFFFFBAAA0000)) 
    sig_last_reg_out_i_1
       (.I0(sig_sstrb_stop_mask),
        .I1(empty),
        .I2(lsig_cmd_loaded),
        .I3(dout[288]),
        .I4(sig_s_ready_dup),
        .I5(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_mm2s_tlast),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(SS));
  LUT6 #(
    .INIT(64'h40404040F0F070F0)) 
    sig_m_valid_dup_i_1__3
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_dup),
        .I2(sig_m_valid_dup_i_2_n_0),
        .I3(sig_halt_reg_dly2),
        .I4(sig_halt_reg_dly3),
        .I5(sig_sstrb_stop_mask),
        .O(sig_m_valid_dup_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h0010101011111111)) 
    sig_m_valid_dup_i_2
       (.I0(sig_data_reg_out0),
        .I1(sig_mmap_reset_reg),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup),
        .I4(m_axis_mm2s_tready),
        .I5(sig_m_valid_out_reg_0),
        .O(sig_m_valid_dup_i_2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__3_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__3_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBB0080)) 
    sig_mvalid_stop_reg_i_1__0
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_dup),
        .I2(sig_halt_reg_dly2),
        .I3(sig_halt_reg_dly3),
        .I4(sig_sstrb_stop_mask),
        .I5(sig_mvalid_stop),
        .O(sig_mvalid_stop_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mvalid_stop_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_mvalid_stop_reg_i_1__0_n_0),
        .Q(sig_mvalid_stop),
        .R(SS));
  LUT5 #(
    .INIT(32'h20200020)) 
    sig_s_ready_dup_i_1
       (.I0(sig_s_ready_dup_i_2_n_0),
        .I1(sig_sstrb_stop_mask),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_halt_reg_dly2),
        .I4(sig_halt_reg_dly3),
        .O(sig_s_ready_dup_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF700)) 
    sig_s_ready_dup_i_2
       (.I0(sig_m_valid_dup),
        .I1(lsig_cmd_loaded),
        .I2(empty),
        .I3(sig_s_ready_dup),
        .I4(m_axis_mm2s_tready),
        .I5(sig_mmap_reset_reg),
        .O(sig_s_ready_dup_i_2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sstrb_stop_mask_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_sstrb_stop_mask_reg[31]_0 ),
        .Q(sig_sstrb_stop_mask),
        .R(SS));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[256]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[10]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[266]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[10]),
        .O(sig_strb_skid_mux_out[10]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[11]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[267]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[11]),
        .O(sig_strb_skid_mux_out[11]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[12]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[268]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[12]),
        .O(sig_strb_skid_mux_out[12]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[13]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[269]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[13]),
        .O(sig_strb_skid_mux_out[13]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[14]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[270]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[14]),
        .O(sig_strb_skid_mux_out[14]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[15]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[271]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[15]),
        .O(sig_strb_skid_mux_out[15]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[16]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[272]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[16]),
        .O(sig_strb_skid_mux_out[16]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[17]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[273]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[17]),
        .O(sig_strb_skid_mux_out[17]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[18]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[274]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[18]),
        .O(sig_strb_skid_mux_out[18]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[19]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[275]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[19]),
        .O(sig_strb_skid_mux_out[19]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[257]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[20]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[276]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[20]),
        .O(sig_strb_skid_mux_out[20]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[21]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[277]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[21]),
        .O(sig_strb_skid_mux_out[21]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[22]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[278]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[22]),
        .O(sig_strb_skid_mux_out[22]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[23]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[279]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[23]),
        .O(sig_strb_skid_mux_out[23]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[24]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[280]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[24]),
        .O(sig_strb_skid_mux_out[24]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[25]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[281]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[25]),
        .O(sig_strb_skid_mux_out[25]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[26]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[282]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[26]),
        .O(sig_strb_skid_mux_out[26]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[27]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[283]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[27]),
        .O(sig_strb_skid_mux_out[27]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[28]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[284]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[28]),
        .O(sig_strb_skid_mux_out[28]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[29]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[285]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[29]),
        .O(sig_strb_skid_mux_out[29]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[258]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[30]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[286]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[30]),
        .O(sig_strb_skid_mux_out[30]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[31]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[287]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[31]),
        .O(sig_strb_skid_mux_out[31]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[259]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[260]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[5]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[261]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[5]),
        .O(sig_strb_skid_mux_out[5]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[6]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[262]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[6]),
        .O(sig_strb_skid_mux_out[6]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[7]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[263]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[7]),
        .O(sig_strb_skid_mux_out[7]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[8]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[264]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[8]),
        .O(sig_strb_skid_mux_out[8]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[9]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[265]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[9]),
        .O(sig_strb_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(m_axis_mm2s_tkeep[0]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[10]),
        .Q(m_axis_mm2s_tkeep[10]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[11]),
        .Q(m_axis_mm2s_tkeep[11]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[12]),
        .Q(m_axis_mm2s_tkeep[12]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[13]),
        .Q(m_axis_mm2s_tkeep[13]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[14]),
        .Q(m_axis_mm2s_tkeep[14]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[15]),
        .Q(m_axis_mm2s_tkeep[15]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[16]),
        .Q(m_axis_mm2s_tkeep[16]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[17]),
        .Q(m_axis_mm2s_tkeep[17]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[18]),
        .Q(m_axis_mm2s_tkeep[18]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[19]),
        .Q(m_axis_mm2s_tkeep[19]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(m_axis_mm2s_tkeep[1]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[20]),
        .Q(m_axis_mm2s_tkeep[20]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[21]),
        .Q(m_axis_mm2s_tkeep[21]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[22]),
        .Q(m_axis_mm2s_tkeep[22]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[23]),
        .Q(m_axis_mm2s_tkeep[23]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[24]),
        .Q(m_axis_mm2s_tkeep[24]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[25]),
        .Q(m_axis_mm2s_tkeep[25]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[26]),
        .Q(m_axis_mm2s_tkeep[26]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[27]),
        .Q(m_axis_mm2s_tkeep[27]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[28]),
        .Q(m_axis_mm2s_tkeep[28]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[29]),
        .Q(m_axis_mm2s_tkeep[29]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(m_axis_mm2s_tkeep[2]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[30]),
        .Q(m_axis_mm2s_tkeep[30]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[31]),
        .Q(m_axis_mm2s_tkeep[31]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(m_axis_mm2s_tkeep[3]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[4]),
        .Q(m_axis_mm2s_tkeep[4]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[5]),
        .Q(m_axis_mm2s_tkeep[5]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[6]),
        .Q(m_axis_mm2s_tkeep[6]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[7]),
        .Q(m_axis_mm2s_tkeep[7]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[8]),
        .Q(m_axis_mm2s_tkeep[8]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[9]),
        .Q(m_axis_mm2s_tkeep[9]),
        .R(sig_data_reg_out0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[256]),
        .O(sig_sstrb_with_stop[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[10]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[266]),
        .O(sig_sstrb_with_stop[10]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[11]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[267]),
        .O(sig_sstrb_with_stop[11]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[12]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[268]),
        .O(sig_sstrb_with_stop[12]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[13]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[269]),
        .O(sig_sstrb_with_stop[13]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[14]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[270]),
        .O(sig_sstrb_with_stop[14]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[15]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[271]),
        .O(sig_sstrb_with_stop[15]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[16]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[272]),
        .O(sig_sstrb_with_stop[16]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[17]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[273]),
        .O(sig_sstrb_with_stop[17]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[18]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[274]),
        .O(sig_sstrb_with_stop[18]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[19]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[275]),
        .O(sig_sstrb_with_stop[19]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[257]),
        .O(sig_sstrb_with_stop[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[20]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[276]),
        .O(sig_sstrb_with_stop[20]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[21]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[277]),
        .O(sig_sstrb_with_stop[21]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[22]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[278]),
        .O(sig_sstrb_with_stop[22]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[23]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[279]),
        .O(sig_sstrb_with_stop[23]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[24]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[280]),
        .O(sig_sstrb_with_stop[24]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[25]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[281]),
        .O(sig_sstrb_with_stop[25]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[26]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[282]),
        .O(sig_sstrb_with_stop[26]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[27]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[283]),
        .O(sig_sstrb_with_stop[27]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[28]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[284]),
        .O(sig_sstrb_with_stop[28]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[29]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[285]),
        .O(sig_sstrb_with_stop[29]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[258]),
        .O(sig_sstrb_with_stop[2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[30]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[286]),
        .O(sig_sstrb_with_stop[30]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[31]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[287]),
        .O(sig_sstrb_with_stop[31]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[259]),
        .O(sig_sstrb_with_stop[3]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[4]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[260]),
        .O(sig_sstrb_with_stop[4]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[5]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[261]),
        .O(sig_sstrb_with_stop[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[6]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[262]),
        .O(sig_sstrb_with_stop[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[7]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[263]),
        .O(sig_sstrb_with_stop[7]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[8]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[264]),
        .O(sig_sstrb_with_stop[8]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[9]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(dout[265]),
        .O(sig_sstrb_with_stop[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[10]),
        .Q(sig_strb_skid_reg[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[11]),
        .Q(sig_strb_skid_reg[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[12]),
        .Q(sig_strb_skid_reg[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[13]),
        .Q(sig_strb_skid_reg[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[14]),
        .Q(sig_strb_skid_reg[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[15]),
        .Q(sig_strb_skid_reg[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[16]),
        .Q(sig_strb_skid_reg[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[17]),
        .Q(sig_strb_skid_reg[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[18]),
        .Q(sig_strb_skid_reg[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[19]),
        .Q(sig_strb_skid_reg[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[20]),
        .Q(sig_strb_skid_reg[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[21]),
        .Q(sig_strb_skid_reg[21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[22]),
        .Q(sig_strb_skid_reg[22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[23]),
        .Q(sig_strb_skid_reg[23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[24]),
        .Q(sig_strb_skid_reg[24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[25]),
        .Q(sig_strb_skid_reg[25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[26]),
        .Q(sig_strb_skid_reg[26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[27]),
        .Q(sig_strb_skid_reg[27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[28]),
        .Q(sig_strb_skid_reg[28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[29]),
        .Q(sig_strb_skid_reg[29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[30]),
        .Q(sig_strb_skid_reg[30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[31]),
        .Q(sig_strb_skid_reg[31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[4]),
        .Q(sig_strb_skid_reg[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[5]),
        .Q(sig_strb_skid_reg[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[6]),
        .Q(sig_strb_skid_reg[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[7]),
        .Q(sig_strb_skid_reg[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[8]),
        .Q(sig_strb_skid_reg[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[9]),
        .Q(sig_strb_skid_reg[9]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module design_1_axi_dma_0_0_axi_datamover_skid_buf__parameterized0
   (out,
    sig_m_valid_dup_reg_0,
    sig_m_valid_out_reg_0,
    sig_ibtt2wdc_tlast,
    rd_en,
    sig_m_valid_out_reg_1,
    Q,
    sig_m_valid_out_reg_2,
    \sig_data_reg_out_reg[261]_0 ,
    \sig_strb_reg_out_reg[31]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    dout,
    E,
    empty,
    sig_wdc2ibtt_tready,
    lsig_eop_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    D,
    \sig_data_skid_reg_reg[261]_0 );
  output out;
  output sig_m_valid_dup_reg_0;
  output sig_m_valid_out_reg_0;
  output sig_ibtt2wdc_tlast;
  output rd_en;
  output sig_m_valid_out_reg_1;
  output [5:0]Q;
  output [0:0]sig_m_valid_out_reg_2;
  output [261:0]\sig_data_reg_out_reg[261]_0 ;
  output [31:0]\sig_strb_reg_out_reg[31]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [289:0]dout;
  input [0:0]E;
  input empty;
  input sig_wdc2ibtt_tready;
  input lsig_eop_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [5:0]D;
  input [5:0]\sig_data_skid_reg_reg[261]_0 ;

  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [289:0]dout;
  wire empty;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [261:0]\sig_data_reg_out_reg[261]_0 ;
  wire [255:0]sig_data_skid_mux_out;
  wire [255:0]sig_data_skid_reg;
  wire [5:0]\sig_data_skid_reg_reg[261]_0 ;
  wire sig_ibtt2wdc_eop;
  wire sig_ibtt2wdc_tlast;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire [0:0]sig_m_valid_out_reg_2;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [31:0]\sig_strb_reg_out_reg[31]_0 ;
  wire [32:0]sig_strb_skid_mux_out;
  wire [32:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;

  assign out = sig_s_ready_dup;
  assign sig_m_valid_dup_reg_0 = sig_m_valid_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_2 
       (.I0(sig_m_valid_out),
        .I1(sig_wdc2ibtt_tready),
        .O(sig_m_valid_out_reg_2));
  LUT4 #(
    .INIT(16'hF780)) 
    \GEN_INDET_BTT.lsig_eop_reg_i_1 
       (.I0(sig_m_valid_out),
        .I1(sig_wdc2ibtt_tready),
        .I2(sig_ibtt2wdc_eop),
        .I3(lsig_eop_reg),
        .O(sig_m_valid_out_reg_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__1 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[100]_i_1__1 
       (.I0(dout[100]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[100]),
        .O(sig_data_skid_mux_out[100]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[101]_i_1__1 
       (.I0(dout[101]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[101]),
        .O(sig_data_skid_mux_out[101]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[102]_i_1__1 
       (.I0(dout[102]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[102]),
        .O(sig_data_skid_mux_out[102]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[103]_i_1__1 
       (.I0(dout[103]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[103]),
        .O(sig_data_skid_mux_out[103]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[104]_i_1__1 
       (.I0(dout[104]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[104]),
        .O(sig_data_skid_mux_out[104]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[105]_i_1__1 
       (.I0(dout[105]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[105]),
        .O(sig_data_skid_mux_out[105]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[106]_i_1__1 
       (.I0(dout[106]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[106]),
        .O(sig_data_skid_mux_out[106]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[107]_i_1__1 
       (.I0(dout[107]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[107]),
        .O(sig_data_skid_mux_out[107]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[108]_i_1__1 
       (.I0(dout[108]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[108]),
        .O(sig_data_skid_mux_out[108]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[109]_i_1__1 
       (.I0(dout[109]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[109]),
        .O(sig_data_skid_mux_out[109]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__1 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[110]_i_1__1 
       (.I0(dout[110]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[110]),
        .O(sig_data_skid_mux_out[110]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[111]_i_1__1 
       (.I0(dout[111]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[111]),
        .O(sig_data_skid_mux_out[111]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[112]_i_1__1 
       (.I0(dout[112]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[112]),
        .O(sig_data_skid_mux_out[112]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[113]_i_1__1 
       (.I0(dout[113]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[113]),
        .O(sig_data_skid_mux_out[113]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[114]_i_1__1 
       (.I0(dout[114]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[114]),
        .O(sig_data_skid_mux_out[114]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[115]_i_1__1 
       (.I0(dout[115]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[115]),
        .O(sig_data_skid_mux_out[115]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[116]_i_1__1 
       (.I0(dout[116]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[116]),
        .O(sig_data_skid_mux_out[116]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[117]_i_1__1 
       (.I0(dout[117]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[117]),
        .O(sig_data_skid_mux_out[117]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[118]_i_1__1 
       (.I0(dout[118]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[118]),
        .O(sig_data_skid_mux_out[118]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[119]_i_1__1 
       (.I0(dout[119]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[119]),
        .O(sig_data_skid_mux_out[119]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__1 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[120]_i_1__1 
       (.I0(dout[120]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[120]),
        .O(sig_data_skid_mux_out[120]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[121]_i_1__1 
       (.I0(dout[121]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[121]),
        .O(sig_data_skid_mux_out[121]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[122]_i_1__1 
       (.I0(dout[122]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[122]),
        .O(sig_data_skid_mux_out[122]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[123]_i_1__1 
       (.I0(dout[123]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[123]),
        .O(sig_data_skid_mux_out[123]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[124]_i_1__1 
       (.I0(dout[124]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[124]),
        .O(sig_data_skid_mux_out[124]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[125]_i_1__1 
       (.I0(dout[125]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[125]),
        .O(sig_data_skid_mux_out[125]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[126]_i_1__1 
       (.I0(dout[126]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[126]),
        .O(sig_data_skid_mux_out[126]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[127]_i_1__1 
       (.I0(dout[127]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[127]),
        .O(sig_data_skid_mux_out[127]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[128]_i_1__1 
       (.I0(dout[128]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[128]),
        .O(sig_data_skid_mux_out[128]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[129]_i_1__1 
       (.I0(dout[129]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[129]),
        .O(sig_data_skid_mux_out[129]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__1 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[130]_i_1__1 
       (.I0(dout[130]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[130]),
        .O(sig_data_skid_mux_out[130]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[131]_i_1__1 
       (.I0(dout[131]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[131]),
        .O(sig_data_skid_mux_out[131]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[132]_i_1__1 
       (.I0(dout[132]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[132]),
        .O(sig_data_skid_mux_out[132]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[133]_i_1__1 
       (.I0(dout[133]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[133]),
        .O(sig_data_skid_mux_out[133]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[134]_i_1__1 
       (.I0(dout[134]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[134]),
        .O(sig_data_skid_mux_out[134]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[135]_i_1__1 
       (.I0(dout[135]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[135]),
        .O(sig_data_skid_mux_out[135]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[136]_i_1__1 
       (.I0(dout[136]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[136]),
        .O(sig_data_skid_mux_out[136]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[137]_i_1__1 
       (.I0(dout[137]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[137]),
        .O(sig_data_skid_mux_out[137]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[138]_i_1__1 
       (.I0(dout[138]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[138]),
        .O(sig_data_skid_mux_out[138]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[139]_i_1__1 
       (.I0(dout[139]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[139]),
        .O(sig_data_skid_mux_out[139]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__1 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[140]_i_1__1 
       (.I0(dout[140]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[140]),
        .O(sig_data_skid_mux_out[140]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[141]_i_1__1 
       (.I0(dout[141]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[141]),
        .O(sig_data_skid_mux_out[141]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[142]_i_1__1 
       (.I0(dout[142]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[142]),
        .O(sig_data_skid_mux_out[142]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[143]_i_1__1 
       (.I0(dout[143]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[143]),
        .O(sig_data_skid_mux_out[143]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[144]_i_1__1 
       (.I0(dout[144]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[144]),
        .O(sig_data_skid_mux_out[144]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[145]_i_1__1 
       (.I0(dout[145]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[145]),
        .O(sig_data_skid_mux_out[145]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[146]_i_1__1 
       (.I0(dout[146]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[146]),
        .O(sig_data_skid_mux_out[146]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[147]_i_1__1 
       (.I0(dout[147]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[147]),
        .O(sig_data_skid_mux_out[147]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[148]_i_1__1 
       (.I0(dout[148]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[148]),
        .O(sig_data_skid_mux_out[148]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[149]_i_1__1 
       (.I0(dout[149]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[149]),
        .O(sig_data_skid_mux_out[149]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__1 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[150]_i_1__1 
       (.I0(dout[150]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[150]),
        .O(sig_data_skid_mux_out[150]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[151]_i_1__1 
       (.I0(dout[151]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[151]),
        .O(sig_data_skid_mux_out[151]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[152]_i_1__1 
       (.I0(dout[152]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[152]),
        .O(sig_data_skid_mux_out[152]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[153]_i_1__1 
       (.I0(dout[153]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[153]),
        .O(sig_data_skid_mux_out[153]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[154]_i_1__1 
       (.I0(dout[154]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[154]),
        .O(sig_data_skid_mux_out[154]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[155]_i_1__1 
       (.I0(dout[155]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[155]),
        .O(sig_data_skid_mux_out[155]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[156]_i_1__1 
       (.I0(dout[156]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[156]),
        .O(sig_data_skid_mux_out[156]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[157]_i_1__1 
       (.I0(dout[157]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[157]),
        .O(sig_data_skid_mux_out[157]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[158]_i_1__1 
       (.I0(dout[158]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[158]),
        .O(sig_data_skid_mux_out[158]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[159]_i_1__1 
       (.I0(dout[159]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[159]),
        .O(sig_data_skid_mux_out[159]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__1 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[160]_i_1__1 
       (.I0(dout[160]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[160]),
        .O(sig_data_skid_mux_out[160]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[161]_i_1__1 
       (.I0(dout[161]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[161]),
        .O(sig_data_skid_mux_out[161]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[162]_i_1__1 
       (.I0(dout[162]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[162]),
        .O(sig_data_skid_mux_out[162]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[163]_i_1__1 
       (.I0(dout[163]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[163]),
        .O(sig_data_skid_mux_out[163]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[164]_i_1__1 
       (.I0(dout[164]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[164]),
        .O(sig_data_skid_mux_out[164]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[165]_i_1__1 
       (.I0(dout[165]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[165]),
        .O(sig_data_skid_mux_out[165]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[166]_i_1__1 
       (.I0(dout[166]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[166]),
        .O(sig_data_skid_mux_out[166]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[167]_i_1__1 
       (.I0(dout[167]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[167]),
        .O(sig_data_skid_mux_out[167]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[168]_i_1__1 
       (.I0(dout[168]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[168]),
        .O(sig_data_skid_mux_out[168]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[169]_i_1__1 
       (.I0(dout[169]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[169]),
        .O(sig_data_skid_mux_out[169]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__1 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[170]_i_1__1 
       (.I0(dout[170]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[170]),
        .O(sig_data_skid_mux_out[170]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[171]_i_1__1 
       (.I0(dout[171]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[171]),
        .O(sig_data_skid_mux_out[171]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[172]_i_1__1 
       (.I0(dout[172]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[172]),
        .O(sig_data_skid_mux_out[172]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[173]_i_1__1 
       (.I0(dout[173]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[173]),
        .O(sig_data_skid_mux_out[173]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[174]_i_1__1 
       (.I0(dout[174]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[174]),
        .O(sig_data_skid_mux_out[174]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[175]_i_1__1 
       (.I0(dout[175]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[175]),
        .O(sig_data_skid_mux_out[175]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[176]_i_1__1 
       (.I0(dout[176]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[176]),
        .O(sig_data_skid_mux_out[176]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[177]_i_1__1 
       (.I0(dout[177]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[177]),
        .O(sig_data_skid_mux_out[177]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[178]_i_1__1 
       (.I0(dout[178]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[178]),
        .O(sig_data_skid_mux_out[178]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[179]_i_1__1 
       (.I0(dout[179]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[179]),
        .O(sig_data_skid_mux_out[179]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__1 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[180]_i_1__1 
       (.I0(dout[180]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[180]),
        .O(sig_data_skid_mux_out[180]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[181]_i_1__1 
       (.I0(dout[181]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[181]),
        .O(sig_data_skid_mux_out[181]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[182]_i_1__1 
       (.I0(dout[182]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[182]),
        .O(sig_data_skid_mux_out[182]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[183]_i_1__1 
       (.I0(dout[183]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[183]),
        .O(sig_data_skid_mux_out[183]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[184]_i_1__1 
       (.I0(dout[184]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[184]),
        .O(sig_data_skid_mux_out[184]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[185]_i_1__1 
       (.I0(dout[185]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[185]),
        .O(sig_data_skid_mux_out[185]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[186]_i_1__1 
       (.I0(dout[186]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[186]),
        .O(sig_data_skid_mux_out[186]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[187]_i_1__1 
       (.I0(dout[187]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[187]),
        .O(sig_data_skid_mux_out[187]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[188]_i_1__1 
       (.I0(dout[188]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[188]),
        .O(sig_data_skid_mux_out[188]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[189]_i_1__1 
       (.I0(dout[189]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[189]),
        .O(sig_data_skid_mux_out[189]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__1 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[190]_i_1__1 
       (.I0(dout[190]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[190]),
        .O(sig_data_skid_mux_out[190]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[191]_i_1__1 
       (.I0(dout[191]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[191]),
        .O(sig_data_skid_mux_out[191]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[192]_i_1__1 
       (.I0(dout[192]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[192]),
        .O(sig_data_skid_mux_out[192]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[193]_i_1__1 
       (.I0(dout[193]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[193]),
        .O(sig_data_skid_mux_out[193]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[194]_i_1__1 
       (.I0(dout[194]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[194]),
        .O(sig_data_skid_mux_out[194]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[195]_i_1__1 
       (.I0(dout[195]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[195]),
        .O(sig_data_skid_mux_out[195]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[196]_i_1__1 
       (.I0(dout[196]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[196]),
        .O(sig_data_skid_mux_out[196]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[197]_i_1__1 
       (.I0(dout[197]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[197]),
        .O(sig_data_skid_mux_out[197]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[198]_i_1__1 
       (.I0(dout[198]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[198]),
        .O(sig_data_skid_mux_out[198]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[199]_i_1__1 
       (.I0(dout[199]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[199]),
        .O(sig_data_skid_mux_out[199]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__1 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__1 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[200]_i_1__1 
       (.I0(dout[200]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[200]),
        .O(sig_data_skid_mux_out[200]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[201]_i_1__1 
       (.I0(dout[201]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[201]),
        .O(sig_data_skid_mux_out[201]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[202]_i_1__1 
       (.I0(dout[202]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[202]),
        .O(sig_data_skid_mux_out[202]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[203]_i_1__1 
       (.I0(dout[203]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[203]),
        .O(sig_data_skid_mux_out[203]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[204]_i_1__1 
       (.I0(dout[204]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[204]),
        .O(sig_data_skid_mux_out[204]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[205]_i_1__1 
       (.I0(dout[205]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[205]),
        .O(sig_data_skid_mux_out[205]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[206]_i_1__1 
       (.I0(dout[206]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[206]),
        .O(sig_data_skid_mux_out[206]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[207]_i_1__1 
       (.I0(dout[207]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[207]),
        .O(sig_data_skid_mux_out[207]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[208]_i_1__1 
       (.I0(dout[208]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[208]),
        .O(sig_data_skid_mux_out[208]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[209]_i_1__1 
       (.I0(dout[209]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[209]),
        .O(sig_data_skid_mux_out[209]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__1 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[210]_i_1__1 
       (.I0(dout[210]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[210]),
        .O(sig_data_skid_mux_out[210]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[211]_i_1__1 
       (.I0(dout[211]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[211]),
        .O(sig_data_skid_mux_out[211]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[212]_i_1__1 
       (.I0(dout[212]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[212]),
        .O(sig_data_skid_mux_out[212]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[213]_i_1__1 
       (.I0(dout[213]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[213]),
        .O(sig_data_skid_mux_out[213]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[214]_i_1__1 
       (.I0(dout[214]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[214]),
        .O(sig_data_skid_mux_out[214]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[215]_i_1__1 
       (.I0(dout[215]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[215]),
        .O(sig_data_skid_mux_out[215]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[216]_i_1__1 
       (.I0(dout[216]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[216]),
        .O(sig_data_skid_mux_out[216]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[217]_i_1__1 
       (.I0(dout[217]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[217]),
        .O(sig_data_skid_mux_out[217]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[218]_i_1__1 
       (.I0(dout[218]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[218]),
        .O(sig_data_skid_mux_out[218]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[219]_i_1__1 
       (.I0(dout[219]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[219]),
        .O(sig_data_skid_mux_out[219]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__1 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[220]_i_1__1 
       (.I0(dout[220]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[220]),
        .O(sig_data_skid_mux_out[220]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[221]_i_1__1 
       (.I0(dout[221]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[221]),
        .O(sig_data_skid_mux_out[221]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[222]_i_1__1 
       (.I0(dout[222]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[222]),
        .O(sig_data_skid_mux_out[222]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[223]_i_1__1 
       (.I0(dout[223]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[223]),
        .O(sig_data_skid_mux_out[223]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[224]_i_1__1 
       (.I0(dout[224]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[224]),
        .O(sig_data_skid_mux_out[224]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[225]_i_1__1 
       (.I0(dout[225]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[225]),
        .O(sig_data_skid_mux_out[225]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[226]_i_1__1 
       (.I0(dout[226]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[226]),
        .O(sig_data_skid_mux_out[226]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[227]_i_1__1 
       (.I0(dout[227]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[227]),
        .O(sig_data_skid_mux_out[227]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[228]_i_1__1 
       (.I0(dout[228]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[228]),
        .O(sig_data_skid_mux_out[228]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[229]_i_1__1 
       (.I0(dout[229]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[229]),
        .O(sig_data_skid_mux_out[229]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__1 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[230]_i_1__1 
       (.I0(dout[230]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[230]),
        .O(sig_data_skid_mux_out[230]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[231]_i_1__1 
       (.I0(dout[231]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[231]),
        .O(sig_data_skid_mux_out[231]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[232]_i_1__1 
       (.I0(dout[232]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[232]),
        .O(sig_data_skid_mux_out[232]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[233]_i_1__1 
       (.I0(dout[233]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[233]),
        .O(sig_data_skid_mux_out[233]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[234]_i_1__1 
       (.I0(dout[234]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[234]),
        .O(sig_data_skid_mux_out[234]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[235]_i_1__1 
       (.I0(dout[235]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[235]),
        .O(sig_data_skid_mux_out[235]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[236]_i_1__1 
       (.I0(dout[236]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[236]),
        .O(sig_data_skid_mux_out[236]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[237]_i_1__1 
       (.I0(dout[237]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[237]),
        .O(sig_data_skid_mux_out[237]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[238]_i_1__1 
       (.I0(dout[238]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[238]),
        .O(sig_data_skid_mux_out[238]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[239]_i_1__1 
       (.I0(dout[239]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[239]),
        .O(sig_data_skid_mux_out[239]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__1 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[240]_i_1__1 
       (.I0(dout[240]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[240]),
        .O(sig_data_skid_mux_out[240]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[241]_i_1__1 
       (.I0(dout[241]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[241]),
        .O(sig_data_skid_mux_out[241]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[242]_i_1__1 
       (.I0(dout[242]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[242]),
        .O(sig_data_skid_mux_out[242]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[243]_i_1__1 
       (.I0(dout[243]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[243]),
        .O(sig_data_skid_mux_out[243]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[244]_i_1__1 
       (.I0(dout[244]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[244]),
        .O(sig_data_skid_mux_out[244]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[245]_i_1__1 
       (.I0(dout[245]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[245]),
        .O(sig_data_skid_mux_out[245]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[246]_i_1__1 
       (.I0(dout[246]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[246]),
        .O(sig_data_skid_mux_out[246]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[247]_i_1__1 
       (.I0(dout[247]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[247]),
        .O(sig_data_skid_mux_out[247]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[248]_i_1__1 
       (.I0(dout[248]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[248]),
        .O(sig_data_skid_mux_out[248]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[249]_i_1__1 
       (.I0(dout[249]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[249]),
        .O(sig_data_skid_mux_out[249]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__1 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[250]_i_1__1 
       (.I0(dout[250]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[250]),
        .O(sig_data_skid_mux_out[250]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[251]_i_1__1 
       (.I0(dout[251]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[251]),
        .O(sig_data_skid_mux_out[251]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[252]_i_1__1 
       (.I0(dout[252]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[252]),
        .O(sig_data_skid_mux_out[252]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[253]_i_1__1 
       (.I0(dout[253]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[253]),
        .O(sig_data_skid_mux_out[253]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[254]_i_1__1 
       (.I0(dout[254]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[254]),
        .O(sig_data_skid_mux_out[254]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[255]_i_1__1 
       (.I0(dout[255]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[255]),
        .O(sig_data_skid_mux_out[255]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__1 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__1 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__1 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__1 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__1 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__1 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__1 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__1 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1__1 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1__1 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1__1 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1__1 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1__1 
       (.I0(dout[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1__1 
       (.I0(dout[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1__1 
       (.I0(dout[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1__1 
       (.I0(dout[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__1 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1__1 
       (.I0(dout[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1__1 
       (.I0(dout[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1__1 
       (.I0(dout[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1__1 
       (.I0(dout[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1__1 
       (.I0(dout[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1__1 
       (.I0(dout[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1__1 
       (.I0(dout[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1__1 
       (.I0(dout[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1__1 
       (.I0(dout[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1__1 
       (.I0(dout[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__1 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1__1 
       (.I0(dout[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1__1 
       (.I0(dout[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1__1 
       (.I0(dout[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1__1 
       (.I0(dout[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1__1 
       (.I0(dout[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1__1 
       (.I0(dout[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1__1 
       (.I0(dout[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1__1 
       (.I0(dout[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1__1 
       (.I0(dout[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1__1 
       (.I0(dout[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__1 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1__1 
       (.I0(dout[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1__1 
       (.I0(dout[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1__1 
       (.I0(dout[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_1__1 
       (.I0(dout[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[64]_i_1__1 
       (.I0(dout[64]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[64]),
        .O(sig_data_skid_mux_out[64]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[65]_i_1__1 
       (.I0(dout[65]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[65]),
        .O(sig_data_skid_mux_out[65]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[66]_i_1__1 
       (.I0(dout[66]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[66]),
        .O(sig_data_skid_mux_out[66]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[67]_i_1__1 
       (.I0(dout[67]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[67]),
        .O(sig_data_skid_mux_out[67]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[68]_i_1__1 
       (.I0(dout[68]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[68]),
        .O(sig_data_skid_mux_out[68]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[69]_i_1__1 
       (.I0(dout[69]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[69]),
        .O(sig_data_skid_mux_out[69]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__1 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[70]_i_1__1 
       (.I0(dout[70]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[70]),
        .O(sig_data_skid_mux_out[70]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[71]_i_1__1 
       (.I0(dout[71]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[71]),
        .O(sig_data_skid_mux_out[71]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[72]_i_1__1 
       (.I0(dout[72]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[72]),
        .O(sig_data_skid_mux_out[72]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[73]_i_1__1 
       (.I0(dout[73]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[73]),
        .O(sig_data_skid_mux_out[73]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[74]_i_1__1 
       (.I0(dout[74]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[74]),
        .O(sig_data_skid_mux_out[74]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[75]_i_1__1 
       (.I0(dout[75]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[75]),
        .O(sig_data_skid_mux_out[75]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[76]_i_1__1 
       (.I0(dout[76]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[76]),
        .O(sig_data_skid_mux_out[76]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[77]_i_1__1 
       (.I0(dout[77]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[77]),
        .O(sig_data_skid_mux_out[77]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[78]_i_1__1 
       (.I0(dout[78]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[78]),
        .O(sig_data_skid_mux_out[78]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[79]_i_1__1 
       (.I0(dout[79]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[79]),
        .O(sig_data_skid_mux_out[79]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__1 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[80]_i_1__1 
       (.I0(dout[80]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[80]),
        .O(sig_data_skid_mux_out[80]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[81]_i_1__1 
       (.I0(dout[81]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[81]),
        .O(sig_data_skid_mux_out[81]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[82]_i_1__1 
       (.I0(dout[82]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[82]),
        .O(sig_data_skid_mux_out[82]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[83]_i_1__1 
       (.I0(dout[83]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[83]),
        .O(sig_data_skid_mux_out[83]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[84]_i_1__1 
       (.I0(dout[84]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[84]),
        .O(sig_data_skid_mux_out[84]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[85]_i_1__1 
       (.I0(dout[85]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[85]),
        .O(sig_data_skid_mux_out[85]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[86]_i_1__1 
       (.I0(dout[86]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[86]),
        .O(sig_data_skid_mux_out[86]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[87]_i_1__1 
       (.I0(dout[87]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[87]),
        .O(sig_data_skid_mux_out[87]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[88]_i_1__1 
       (.I0(dout[88]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[88]),
        .O(sig_data_skid_mux_out[88]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[89]_i_1__1 
       (.I0(dout[89]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[89]),
        .O(sig_data_skid_mux_out[89]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__1 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[90]_i_1__1 
       (.I0(dout[90]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[90]),
        .O(sig_data_skid_mux_out[90]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[91]_i_1__1 
       (.I0(dout[91]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[91]),
        .O(sig_data_skid_mux_out[91]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[92]_i_1__1 
       (.I0(dout[92]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[92]),
        .O(sig_data_skid_mux_out[92]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[93]_i_1__1 
       (.I0(dout[93]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[93]),
        .O(sig_data_skid_mux_out[93]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[94]_i_1__1 
       (.I0(dout[94]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[94]),
        .O(sig_data_skid_mux_out[94]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[95]_i_1__1 
       (.I0(dout[95]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[95]),
        .O(sig_data_skid_mux_out[95]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[96]_i_1__1 
       (.I0(dout[96]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[96]),
        .O(sig_data_skid_mux_out[96]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[97]_i_1__1 
       (.I0(dout[97]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[97]),
        .O(sig_data_skid_mux_out[97]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[98]_i_1__1 
       (.I0(dout[98]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[98]),
        .O(sig_data_skid_mux_out[98]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[99]_i_1__1 
       (.I0(dout[99]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[99]),
        .O(sig_data_skid_mux_out[99]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__1 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_data_reg_out_reg[261]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[100] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[100]),
        .Q(\sig_data_reg_out_reg[261]_0 [100]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[101] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[101]),
        .Q(\sig_data_reg_out_reg[261]_0 [101]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[102] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[102]),
        .Q(\sig_data_reg_out_reg[261]_0 [102]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[103] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[103]),
        .Q(\sig_data_reg_out_reg[261]_0 [103]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[104] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[104]),
        .Q(\sig_data_reg_out_reg[261]_0 [104]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[105] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[105]),
        .Q(\sig_data_reg_out_reg[261]_0 [105]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[106] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[106]),
        .Q(\sig_data_reg_out_reg[261]_0 [106]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[107] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[107]),
        .Q(\sig_data_reg_out_reg[261]_0 [107]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[108] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[108]),
        .Q(\sig_data_reg_out_reg[261]_0 [108]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[109] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[109]),
        .Q(\sig_data_reg_out_reg[261]_0 [109]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_data_reg_out_reg[261]_0 [10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[110] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[110]),
        .Q(\sig_data_reg_out_reg[261]_0 [110]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[111] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[111]),
        .Q(\sig_data_reg_out_reg[261]_0 [111]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[112] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[112]),
        .Q(\sig_data_reg_out_reg[261]_0 [112]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[113] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[113]),
        .Q(\sig_data_reg_out_reg[261]_0 [113]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[114] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[114]),
        .Q(\sig_data_reg_out_reg[261]_0 [114]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[115] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[115]),
        .Q(\sig_data_reg_out_reg[261]_0 [115]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[116] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[116]),
        .Q(\sig_data_reg_out_reg[261]_0 [116]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[117] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[117]),
        .Q(\sig_data_reg_out_reg[261]_0 [117]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[118] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[118]),
        .Q(\sig_data_reg_out_reg[261]_0 [118]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[119] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[119]),
        .Q(\sig_data_reg_out_reg[261]_0 [119]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_data_reg_out_reg[261]_0 [11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[120] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[120]),
        .Q(\sig_data_reg_out_reg[261]_0 [120]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[121] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[121]),
        .Q(\sig_data_reg_out_reg[261]_0 [121]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[122] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[122]),
        .Q(\sig_data_reg_out_reg[261]_0 [122]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[123] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[123]),
        .Q(\sig_data_reg_out_reg[261]_0 [123]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[124] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[124]),
        .Q(\sig_data_reg_out_reg[261]_0 [124]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[125] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[125]),
        .Q(\sig_data_reg_out_reg[261]_0 [125]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[126] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[126]),
        .Q(\sig_data_reg_out_reg[261]_0 [126]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[127] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[127]),
        .Q(\sig_data_reg_out_reg[261]_0 [127]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[128] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[128]),
        .Q(\sig_data_reg_out_reg[261]_0 [128]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[129] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[129]),
        .Q(\sig_data_reg_out_reg[261]_0 [129]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_data_reg_out_reg[261]_0 [12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[130] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[130]),
        .Q(\sig_data_reg_out_reg[261]_0 [130]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[131] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[131]),
        .Q(\sig_data_reg_out_reg[261]_0 [131]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[132] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[132]),
        .Q(\sig_data_reg_out_reg[261]_0 [132]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[133] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[133]),
        .Q(\sig_data_reg_out_reg[261]_0 [133]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[134] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[134]),
        .Q(\sig_data_reg_out_reg[261]_0 [134]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[135] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[135]),
        .Q(\sig_data_reg_out_reg[261]_0 [135]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[136] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[136]),
        .Q(\sig_data_reg_out_reg[261]_0 [136]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[137] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[137]),
        .Q(\sig_data_reg_out_reg[261]_0 [137]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[138] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[138]),
        .Q(\sig_data_reg_out_reg[261]_0 [138]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[139] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[139]),
        .Q(\sig_data_reg_out_reg[261]_0 [139]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_data_reg_out_reg[261]_0 [13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[140] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[140]),
        .Q(\sig_data_reg_out_reg[261]_0 [140]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[141] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[141]),
        .Q(\sig_data_reg_out_reg[261]_0 [141]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[142] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[142]),
        .Q(\sig_data_reg_out_reg[261]_0 [142]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[143] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[143]),
        .Q(\sig_data_reg_out_reg[261]_0 [143]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[144] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[144]),
        .Q(\sig_data_reg_out_reg[261]_0 [144]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[145] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[145]),
        .Q(\sig_data_reg_out_reg[261]_0 [145]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[146] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[146]),
        .Q(\sig_data_reg_out_reg[261]_0 [146]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[147] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[147]),
        .Q(\sig_data_reg_out_reg[261]_0 [147]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[148] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[148]),
        .Q(\sig_data_reg_out_reg[261]_0 [148]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[149] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[149]),
        .Q(\sig_data_reg_out_reg[261]_0 [149]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_data_reg_out_reg[261]_0 [14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[150] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[150]),
        .Q(\sig_data_reg_out_reg[261]_0 [150]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[151] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[151]),
        .Q(\sig_data_reg_out_reg[261]_0 [151]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[152] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[152]),
        .Q(\sig_data_reg_out_reg[261]_0 [152]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[153] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[153]),
        .Q(\sig_data_reg_out_reg[261]_0 [153]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[154] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[154]),
        .Q(\sig_data_reg_out_reg[261]_0 [154]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[155] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[155]),
        .Q(\sig_data_reg_out_reg[261]_0 [155]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[156] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[156]),
        .Q(\sig_data_reg_out_reg[261]_0 [156]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[157] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[157]),
        .Q(\sig_data_reg_out_reg[261]_0 [157]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[158] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[158]),
        .Q(\sig_data_reg_out_reg[261]_0 [158]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[159] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[159]),
        .Q(\sig_data_reg_out_reg[261]_0 [159]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_data_reg_out_reg[261]_0 [15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[160] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[160]),
        .Q(\sig_data_reg_out_reg[261]_0 [160]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[161] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[161]),
        .Q(\sig_data_reg_out_reg[261]_0 [161]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[162] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[162]),
        .Q(\sig_data_reg_out_reg[261]_0 [162]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[163] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[163]),
        .Q(\sig_data_reg_out_reg[261]_0 [163]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[164] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[164]),
        .Q(\sig_data_reg_out_reg[261]_0 [164]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[165] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[165]),
        .Q(\sig_data_reg_out_reg[261]_0 [165]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[166] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[166]),
        .Q(\sig_data_reg_out_reg[261]_0 [166]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[167] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[167]),
        .Q(\sig_data_reg_out_reg[261]_0 [167]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[168] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[168]),
        .Q(\sig_data_reg_out_reg[261]_0 [168]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[169] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[169]),
        .Q(\sig_data_reg_out_reg[261]_0 [169]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_data_reg_out_reg[261]_0 [16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[170] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[170]),
        .Q(\sig_data_reg_out_reg[261]_0 [170]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[171] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[171]),
        .Q(\sig_data_reg_out_reg[261]_0 [171]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[172] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[172]),
        .Q(\sig_data_reg_out_reg[261]_0 [172]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[173] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[173]),
        .Q(\sig_data_reg_out_reg[261]_0 [173]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[174] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[174]),
        .Q(\sig_data_reg_out_reg[261]_0 [174]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[175] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[175]),
        .Q(\sig_data_reg_out_reg[261]_0 [175]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[176] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[176]),
        .Q(\sig_data_reg_out_reg[261]_0 [176]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[177] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[177]),
        .Q(\sig_data_reg_out_reg[261]_0 [177]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[178] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[178]),
        .Q(\sig_data_reg_out_reg[261]_0 [178]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[179] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[179]),
        .Q(\sig_data_reg_out_reg[261]_0 [179]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_data_reg_out_reg[261]_0 [17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[180] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[180]),
        .Q(\sig_data_reg_out_reg[261]_0 [180]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[181] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[181]),
        .Q(\sig_data_reg_out_reg[261]_0 [181]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[182] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[182]),
        .Q(\sig_data_reg_out_reg[261]_0 [182]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[183] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[183]),
        .Q(\sig_data_reg_out_reg[261]_0 [183]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[184] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[184]),
        .Q(\sig_data_reg_out_reg[261]_0 [184]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[185] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[185]),
        .Q(\sig_data_reg_out_reg[261]_0 [185]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[186] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[186]),
        .Q(\sig_data_reg_out_reg[261]_0 [186]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[187] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[187]),
        .Q(\sig_data_reg_out_reg[261]_0 [187]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[188] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[188]),
        .Q(\sig_data_reg_out_reg[261]_0 [188]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[189] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[189]),
        .Q(\sig_data_reg_out_reg[261]_0 [189]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_data_reg_out_reg[261]_0 [18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[190] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[190]),
        .Q(\sig_data_reg_out_reg[261]_0 [190]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[191] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[191]),
        .Q(\sig_data_reg_out_reg[261]_0 [191]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[192] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[192]),
        .Q(\sig_data_reg_out_reg[261]_0 [192]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[193] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[193]),
        .Q(\sig_data_reg_out_reg[261]_0 [193]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[194] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[194]),
        .Q(\sig_data_reg_out_reg[261]_0 [194]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[195] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[195]),
        .Q(\sig_data_reg_out_reg[261]_0 [195]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[196] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[196]),
        .Q(\sig_data_reg_out_reg[261]_0 [196]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[197] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[197]),
        .Q(\sig_data_reg_out_reg[261]_0 [197]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[198] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[198]),
        .Q(\sig_data_reg_out_reg[261]_0 [198]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[199] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[199]),
        .Q(\sig_data_reg_out_reg[261]_0 [199]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_data_reg_out_reg[261]_0 [19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_data_reg_out_reg[261]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[200] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[200]),
        .Q(\sig_data_reg_out_reg[261]_0 [200]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[201] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[201]),
        .Q(\sig_data_reg_out_reg[261]_0 [201]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[202] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[202]),
        .Q(\sig_data_reg_out_reg[261]_0 [202]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[203] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[203]),
        .Q(\sig_data_reg_out_reg[261]_0 [203]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[204] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[204]),
        .Q(\sig_data_reg_out_reg[261]_0 [204]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[205] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[205]),
        .Q(\sig_data_reg_out_reg[261]_0 [205]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[206] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[206]),
        .Q(\sig_data_reg_out_reg[261]_0 [206]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[207] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[207]),
        .Q(\sig_data_reg_out_reg[261]_0 [207]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[208] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[208]),
        .Q(\sig_data_reg_out_reg[261]_0 [208]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[209] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[209]),
        .Q(\sig_data_reg_out_reg[261]_0 [209]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_data_reg_out_reg[261]_0 [20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[210] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[210]),
        .Q(\sig_data_reg_out_reg[261]_0 [210]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[211] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[211]),
        .Q(\sig_data_reg_out_reg[261]_0 [211]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[212] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[212]),
        .Q(\sig_data_reg_out_reg[261]_0 [212]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[213] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[213]),
        .Q(\sig_data_reg_out_reg[261]_0 [213]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[214] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[214]),
        .Q(\sig_data_reg_out_reg[261]_0 [214]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[215] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[215]),
        .Q(\sig_data_reg_out_reg[261]_0 [215]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[216] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[216]),
        .Q(\sig_data_reg_out_reg[261]_0 [216]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[217] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[217]),
        .Q(\sig_data_reg_out_reg[261]_0 [217]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[218] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[218]),
        .Q(\sig_data_reg_out_reg[261]_0 [218]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[219] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[219]),
        .Q(\sig_data_reg_out_reg[261]_0 [219]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_data_reg_out_reg[261]_0 [21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[220] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[220]),
        .Q(\sig_data_reg_out_reg[261]_0 [220]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[221] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[221]),
        .Q(\sig_data_reg_out_reg[261]_0 [221]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[222] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[222]),
        .Q(\sig_data_reg_out_reg[261]_0 [222]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[223] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[223]),
        .Q(\sig_data_reg_out_reg[261]_0 [223]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[224] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[224]),
        .Q(\sig_data_reg_out_reg[261]_0 [224]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[225] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[225]),
        .Q(\sig_data_reg_out_reg[261]_0 [225]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[226] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[226]),
        .Q(\sig_data_reg_out_reg[261]_0 [226]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[227] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[227]),
        .Q(\sig_data_reg_out_reg[261]_0 [227]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[228] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[228]),
        .Q(\sig_data_reg_out_reg[261]_0 [228]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[229] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[229]),
        .Q(\sig_data_reg_out_reg[261]_0 [229]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_data_reg_out_reg[261]_0 [22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[230] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[230]),
        .Q(\sig_data_reg_out_reg[261]_0 [230]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[231] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[231]),
        .Q(\sig_data_reg_out_reg[261]_0 [231]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[232] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[232]),
        .Q(\sig_data_reg_out_reg[261]_0 [232]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[233] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[233]),
        .Q(\sig_data_reg_out_reg[261]_0 [233]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[234] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[234]),
        .Q(\sig_data_reg_out_reg[261]_0 [234]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[235] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[235]),
        .Q(\sig_data_reg_out_reg[261]_0 [235]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[236] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[236]),
        .Q(\sig_data_reg_out_reg[261]_0 [236]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[237] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[237]),
        .Q(\sig_data_reg_out_reg[261]_0 [237]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[238] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[238]),
        .Q(\sig_data_reg_out_reg[261]_0 [238]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[239] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[239]),
        .Q(\sig_data_reg_out_reg[261]_0 [239]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_data_reg_out_reg[261]_0 [23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[240] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[240]),
        .Q(\sig_data_reg_out_reg[261]_0 [240]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[241] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[241]),
        .Q(\sig_data_reg_out_reg[261]_0 [241]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[242] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[242]),
        .Q(\sig_data_reg_out_reg[261]_0 [242]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[243] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[243]),
        .Q(\sig_data_reg_out_reg[261]_0 [243]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[244] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[244]),
        .Q(\sig_data_reg_out_reg[261]_0 [244]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[245] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[245]),
        .Q(\sig_data_reg_out_reg[261]_0 [245]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[246] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[246]),
        .Q(\sig_data_reg_out_reg[261]_0 [246]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[247] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[247]),
        .Q(\sig_data_reg_out_reg[261]_0 [247]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[248] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[248]),
        .Q(\sig_data_reg_out_reg[261]_0 [248]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[249] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[249]),
        .Q(\sig_data_reg_out_reg[261]_0 [249]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(\sig_data_reg_out_reg[261]_0 [24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[250] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[250]),
        .Q(\sig_data_reg_out_reg[261]_0 [250]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[251] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[251]),
        .Q(\sig_data_reg_out_reg[261]_0 [251]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[252] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[252]),
        .Q(\sig_data_reg_out_reg[261]_0 [252]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[253] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[253]),
        .Q(\sig_data_reg_out_reg[261]_0 [253]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[254] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[254]),
        .Q(\sig_data_reg_out_reg[261]_0 [254]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[255] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[255]),
        .Q(\sig_data_reg_out_reg[261]_0 [255]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[256] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\sig_data_reg_out_reg[261]_0 [256]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[257] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\sig_data_reg_out_reg[261]_0 [257]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[258] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\sig_data_reg_out_reg[261]_0 [258]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[259] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\sig_data_reg_out_reg[261]_0 [259]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(\sig_data_reg_out_reg[261]_0 [25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[260] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\sig_data_reg_out_reg[261]_0 [260]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[261] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\sig_data_reg_out_reg[261]_0 [261]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(\sig_data_reg_out_reg[261]_0 [26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(\sig_data_reg_out_reg[261]_0 [27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(\sig_data_reg_out_reg[261]_0 [28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(\sig_data_reg_out_reg[261]_0 [29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_data_reg_out_reg[261]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(\sig_data_reg_out_reg[261]_0 [30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(\sig_data_reg_out_reg[261]_0 [31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[32]),
        .Q(\sig_data_reg_out_reg[261]_0 [32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[33]),
        .Q(\sig_data_reg_out_reg[261]_0 [33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[34]),
        .Q(\sig_data_reg_out_reg[261]_0 [34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[35]),
        .Q(\sig_data_reg_out_reg[261]_0 [35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[36]),
        .Q(\sig_data_reg_out_reg[261]_0 [36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[37]),
        .Q(\sig_data_reg_out_reg[261]_0 [37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[38]),
        .Q(\sig_data_reg_out_reg[261]_0 [38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[39]),
        .Q(\sig_data_reg_out_reg[261]_0 [39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_data_reg_out_reg[261]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[40]),
        .Q(\sig_data_reg_out_reg[261]_0 [40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[41]),
        .Q(\sig_data_reg_out_reg[261]_0 [41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[42]),
        .Q(\sig_data_reg_out_reg[261]_0 [42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[43]),
        .Q(\sig_data_reg_out_reg[261]_0 [43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[44]),
        .Q(\sig_data_reg_out_reg[261]_0 [44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[45]),
        .Q(\sig_data_reg_out_reg[261]_0 [45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[46]),
        .Q(\sig_data_reg_out_reg[261]_0 [46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[47]),
        .Q(\sig_data_reg_out_reg[261]_0 [47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[48]),
        .Q(\sig_data_reg_out_reg[261]_0 [48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[49]),
        .Q(\sig_data_reg_out_reg[261]_0 [49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_data_reg_out_reg[261]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[50]),
        .Q(\sig_data_reg_out_reg[261]_0 [50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[51]),
        .Q(\sig_data_reg_out_reg[261]_0 [51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[52]),
        .Q(\sig_data_reg_out_reg[261]_0 [52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[53]),
        .Q(\sig_data_reg_out_reg[261]_0 [53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[54]),
        .Q(\sig_data_reg_out_reg[261]_0 [54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[55]),
        .Q(\sig_data_reg_out_reg[261]_0 [55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[56]),
        .Q(\sig_data_reg_out_reg[261]_0 [56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[57]),
        .Q(\sig_data_reg_out_reg[261]_0 [57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[58]),
        .Q(\sig_data_reg_out_reg[261]_0 [58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[59]),
        .Q(\sig_data_reg_out_reg[261]_0 [59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_data_reg_out_reg[261]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[60]),
        .Q(\sig_data_reg_out_reg[261]_0 [60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[61]),
        .Q(\sig_data_reg_out_reg[261]_0 [61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[62]),
        .Q(\sig_data_reg_out_reg[261]_0 [62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[63]),
        .Q(\sig_data_reg_out_reg[261]_0 [63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[64]),
        .Q(\sig_data_reg_out_reg[261]_0 [64]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[65]),
        .Q(\sig_data_reg_out_reg[261]_0 [65]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[66]),
        .Q(\sig_data_reg_out_reg[261]_0 [66]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[67]),
        .Q(\sig_data_reg_out_reg[261]_0 [67]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[68] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[68]),
        .Q(\sig_data_reg_out_reg[261]_0 [68]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[69] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[69]),
        .Q(\sig_data_reg_out_reg[261]_0 [69]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_data_reg_out_reg[261]_0 [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[70] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[70]),
        .Q(\sig_data_reg_out_reg[261]_0 [70]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[71] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[71]),
        .Q(\sig_data_reg_out_reg[261]_0 [71]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[72] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[72]),
        .Q(\sig_data_reg_out_reg[261]_0 [72]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[73] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[73]),
        .Q(\sig_data_reg_out_reg[261]_0 [73]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[74] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[74]),
        .Q(\sig_data_reg_out_reg[261]_0 [74]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[75] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[75]),
        .Q(\sig_data_reg_out_reg[261]_0 [75]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[76] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[76]),
        .Q(\sig_data_reg_out_reg[261]_0 [76]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[77] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[77]),
        .Q(\sig_data_reg_out_reg[261]_0 [77]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[78] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[78]),
        .Q(\sig_data_reg_out_reg[261]_0 [78]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[79] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[79]),
        .Q(\sig_data_reg_out_reg[261]_0 [79]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_data_reg_out_reg[261]_0 [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[80] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[80]),
        .Q(\sig_data_reg_out_reg[261]_0 [80]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[81] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[81]),
        .Q(\sig_data_reg_out_reg[261]_0 [81]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[82] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[82]),
        .Q(\sig_data_reg_out_reg[261]_0 [82]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[83] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[83]),
        .Q(\sig_data_reg_out_reg[261]_0 [83]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[84] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[84]),
        .Q(\sig_data_reg_out_reg[261]_0 [84]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[85] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[85]),
        .Q(\sig_data_reg_out_reg[261]_0 [85]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[86] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[86]),
        .Q(\sig_data_reg_out_reg[261]_0 [86]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[87] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[87]),
        .Q(\sig_data_reg_out_reg[261]_0 [87]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[88] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[88]),
        .Q(\sig_data_reg_out_reg[261]_0 [88]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[89] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[89]),
        .Q(\sig_data_reg_out_reg[261]_0 [89]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_data_reg_out_reg[261]_0 [8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[90] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[90]),
        .Q(\sig_data_reg_out_reg[261]_0 [90]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[91] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[91]),
        .Q(\sig_data_reg_out_reg[261]_0 [91]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[92] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[92]),
        .Q(\sig_data_reg_out_reg[261]_0 [92]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[93] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[93]),
        .Q(\sig_data_reg_out_reg[261]_0 [93]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[94] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[94]),
        .Q(\sig_data_reg_out_reg[261]_0 [94]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[95] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[95]),
        .Q(\sig_data_reg_out_reg[261]_0 [95]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[96] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[96]),
        .Q(\sig_data_reg_out_reg[261]_0 [96]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[97] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[97]),
        .Q(\sig_data_reg_out_reg[261]_0 [97]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[98] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[98]),
        .Q(\sig_data_reg_out_reg[261]_0 [98]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[99] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[99]),
        .Q(\sig_data_reg_out_reg[261]_0 [99]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_data_reg_out_reg[261]_0 [9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[100] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[100]),
        .Q(sig_data_skid_reg[100]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[101] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[101]),
        .Q(sig_data_skid_reg[101]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[102] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[102]),
        .Q(sig_data_skid_reg[102]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[103] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[103]),
        .Q(sig_data_skid_reg[103]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[104] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[104]),
        .Q(sig_data_skid_reg[104]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[105] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[105]),
        .Q(sig_data_skid_reg[105]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[106] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[106]),
        .Q(sig_data_skid_reg[106]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[107] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[107]),
        .Q(sig_data_skid_reg[107]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[108] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[108]),
        .Q(sig_data_skid_reg[108]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[109] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[109]),
        .Q(sig_data_skid_reg[109]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[110] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[110]),
        .Q(sig_data_skid_reg[110]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[111] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[111]),
        .Q(sig_data_skid_reg[111]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[112] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[112]),
        .Q(sig_data_skid_reg[112]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[113] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[113]),
        .Q(sig_data_skid_reg[113]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[114] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[114]),
        .Q(sig_data_skid_reg[114]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[115] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[115]),
        .Q(sig_data_skid_reg[115]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[116] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[116]),
        .Q(sig_data_skid_reg[116]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[117] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[117]),
        .Q(sig_data_skid_reg[117]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[118] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[118]),
        .Q(sig_data_skid_reg[118]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[119] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[119]),
        .Q(sig_data_skid_reg[119]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[120] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[120]),
        .Q(sig_data_skid_reg[120]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[121] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[121]),
        .Q(sig_data_skid_reg[121]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[122] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[122]),
        .Q(sig_data_skid_reg[122]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[123] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[123]),
        .Q(sig_data_skid_reg[123]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[124] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[124]),
        .Q(sig_data_skid_reg[124]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[125] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[125]),
        .Q(sig_data_skid_reg[125]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[126] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[126]),
        .Q(sig_data_skid_reg[126]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[127] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[127]),
        .Q(sig_data_skid_reg[127]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[128] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[128]),
        .Q(sig_data_skid_reg[128]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[129] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[129]),
        .Q(sig_data_skid_reg[129]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[130] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[130]),
        .Q(sig_data_skid_reg[130]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[131] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[131]),
        .Q(sig_data_skid_reg[131]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[132] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[132]),
        .Q(sig_data_skid_reg[132]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[133] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[133]),
        .Q(sig_data_skid_reg[133]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[134] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[134]),
        .Q(sig_data_skid_reg[134]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[135] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[135]),
        .Q(sig_data_skid_reg[135]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[136] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[136]),
        .Q(sig_data_skid_reg[136]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[137] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[137]),
        .Q(sig_data_skid_reg[137]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[138] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[138]),
        .Q(sig_data_skid_reg[138]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[139] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[139]),
        .Q(sig_data_skid_reg[139]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[140] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[140]),
        .Q(sig_data_skid_reg[140]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[141] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[141]),
        .Q(sig_data_skid_reg[141]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[142] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[142]),
        .Q(sig_data_skid_reg[142]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[143] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[143]),
        .Q(sig_data_skid_reg[143]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[144] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[144]),
        .Q(sig_data_skid_reg[144]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[145] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[145]),
        .Q(sig_data_skid_reg[145]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[146] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[146]),
        .Q(sig_data_skid_reg[146]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[147] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[147]),
        .Q(sig_data_skid_reg[147]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[148] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[148]),
        .Q(sig_data_skid_reg[148]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[149] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[149]),
        .Q(sig_data_skid_reg[149]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[150] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[150]),
        .Q(sig_data_skid_reg[150]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[151] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[151]),
        .Q(sig_data_skid_reg[151]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[152] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[152]),
        .Q(sig_data_skid_reg[152]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[153] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[153]),
        .Q(sig_data_skid_reg[153]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[154] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[154]),
        .Q(sig_data_skid_reg[154]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[155] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[155]),
        .Q(sig_data_skid_reg[155]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[156] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[156]),
        .Q(sig_data_skid_reg[156]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[157] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[157]),
        .Q(sig_data_skid_reg[157]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[158] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[158]),
        .Q(sig_data_skid_reg[158]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[159] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[159]),
        .Q(sig_data_skid_reg[159]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[160] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[160]),
        .Q(sig_data_skid_reg[160]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[161] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[161]),
        .Q(sig_data_skid_reg[161]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[162] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[162]),
        .Q(sig_data_skid_reg[162]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[163] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[163]),
        .Q(sig_data_skid_reg[163]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[164] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[164]),
        .Q(sig_data_skid_reg[164]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[165] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[165]),
        .Q(sig_data_skid_reg[165]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[166] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[166]),
        .Q(sig_data_skid_reg[166]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[167] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[167]),
        .Q(sig_data_skid_reg[167]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[168] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[168]),
        .Q(sig_data_skid_reg[168]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[169] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[169]),
        .Q(sig_data_skid_reg[169]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[170] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[170]),
        .Q(sig_data_skid_reg[170]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[171] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[171]),
        .Q(sig_data_skid_reg[171]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[172] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[172]),
        .Q(sig_data_skid_reg[172]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[173] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[173]),
        .Q(sig_data_skid_reg[173]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[174] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[174]),
        .Q(sig_data_skid_reg[174]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[175] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[175]),
        .Q(sig_data_skid_reg[175]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[176] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[176]),
        .Q(sig_data_skid_reg[176]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[177] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[177]),
        .Q(sig_data_skid_reg[177]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[178] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[178]),
        .Q(sig_data_skid_reg[178]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[179] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[179]),
        .Q(sig_data_skid_reg[179]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[180] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[180]),
        .Q(sig_data_skid_reg[180]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[181] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[181]),
        .Q(sig_data_skid_reg[181]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[182] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[182]),
        .Q(sig_data_skid_reg[182]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[183] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[183]),
        .Q(sig_data_skid_reg[183]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[184] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[184]),
        .Q(sig_data_skid_reg[184]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[185] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[185]),
        .Q(sig_data_skid_reg[185]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[186] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[186]),
        .Q(sig_data_skid_reg[186]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[187] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[187]),
        .Q(sig_data_skid_reg[187]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[188] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[188]),
        .Q(sig_data_skid_reg[188]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[189] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[189]),
        .Q(sig_data_skid_reg[189]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[190] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[190]),
        .Q(sig_data_skid_reg[190]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[191] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[191]),
        .Q(sig_data_skid_reg[191]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[192] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[192]),
        .Q(sig_data_skid_reg[192]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[193] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[193]),
        .Q(sig_data_skid_reg[193]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[194] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[194]),
        .Q(sig_data_skid_reg[194]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[195] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[195]),
        .Q(sig_data_skid_reg[195]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[196] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[196]),
        .Q(sig_data_skid_reg[196]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[197] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[197]),
        .Q(sig_data_skid_reg[197]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[198] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[198]),
        .Q(sig_data_skid_reg[198]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[199] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[199]),
        .Q(sig_data_skid_reg[199]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[200] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[200]),
        .Q(sig_data_skid_reg[200]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[201] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[201]),
        .Q(sig_data_skid_reg[201]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[202] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[202]),
        .Q(sig_data_skid_reg[202]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[203] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[203]),
        .Q(sig_data_skid_reg[203]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[204] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[204]),
        .Q(sig_data_skid_reg[204]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[205] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[205]),
        .Q(sig_data_skid_reg[205]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[206] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[206]),
        .Q(sig_data_skid_reg[206]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[207] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[207]),
        .Q(sig_data_skid_reg[207]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[208] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[208]),
        .Q(sig_data_skid_reg[208]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[209] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[209]),
        .Q(sig_data_skid_reg[209]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[210] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[210]),
        .Q(sig_data_skid_reg[210]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[211] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[211]),
        .Q(sig_data_skid_reg[211]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[212] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[212]),
        .Q(sig_data_skid_reg[212]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[213] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[213]),
        .Q(sig_data_skid_reg[213]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[214] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[214]),
        .Q(sig_data_skid_reg[214]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[215] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[215]),
        .Q(sig_data_skid_reg[215]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[216] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[216]),
        .Q(sig_data_skid_reg[216]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[217] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[217]),
        .Q(sig_data_skid_reg[217]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[218] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[218]),
        .Q(sig_data_skid_reg[218]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[219] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[219]),
        .Q(sig_data_skid_reg[219]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[220] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[220]),
        .Q(sig_data_skid_reg[220]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[221] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[221]),
        .Q(sig_data_skid_reg[221]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[222] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[222]),
        .Q(sig_data_skid_reg[222]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[223] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[223]),
        .Q(sig_data_skid_reg[223]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[224] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[224]),
        .Q(sig_data_skid_reg[224]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[225] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[225]),
        .Q(sig_data_skid_reg[225]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[226] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[226]),
        .Q(sig_data_skid_reg[226]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[227] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[227]),
        .Q(sig_data_skid_reg[227]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[228] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[228]),
        .Q(sig_data_skid_reg[228]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[229] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[229]),
        .Q(sig_data_skid_reg[229]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[230] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[230]),
        .Q(sig_data_skid_reg[230]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[231] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[231]),
        .Q(sig_data_skid_reg[231]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[232] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[232]),
        .Q(sig_data_skid_reg[232]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[233] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[233]),
        .Q(sig_data_skid_reg[233]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[234] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[234]),
        .Q(sig_data_skid_reg[234]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[235] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[235]),
        .Q(sig_data_skid_reg[235]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[236] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[236]),
        .Q(sig_data_skid_reg[236]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[237] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[237]),
        .Q(sig_data_skid_reg[237]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[238] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[238]),
        .Q(sig_data_skid_reg[238]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[239] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[239]),
        .Q(sig_data_skid_reg[239]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[240] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[240]),
        .Q(sig_data_skid_reg[240]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[241] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[241]),
        .Q(sig_data_skid_reg[241]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[242] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[242]),
        .Q(sig_data_skid_reg[242]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[243] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[243]),
        .Q(sig_data_skid_reg[243]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[244] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[244]),
        .Q(sig_data_skid_reg[244]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[245] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[245]),
        .Q(sig_data_skid_reg[245]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[246] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[246]),
        .Q(sig_data_skid_reg[246]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[247] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[247]),
        .Q(sig_data_skid_reg[247]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[248] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[248]),
        .Q(sig_data_skid_reg[248]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[249] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[249]),
        .Q(sig_data_skid_reg[249]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[250] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[250]),
        .Q(sig_data_skid_reg[250]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[251] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[251]),
        .Q(sig_data_skid_reg[251]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[252] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[252]),
        .Q(sig_data_skid_reg[252]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[253] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[253]),
        .Q(sig_data_skid_reg[253]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[254] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[254]),
        .Q(sig_data_skid_reg[254]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[255] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[255]),
        .Q(sig_data_skid_reg[255]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[256] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[261]_0 [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[257] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[261]_0 [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[258] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[261]_0 [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[259] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[261]_0 [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[260] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[261]_0 [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[261] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[261]_0 [5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_data_skid_reg[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_data_skid_reg[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_data_skid_reg[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_data_skid_reg[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_data_skid_reg[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[37]),
        .Q(sig_data_skid_reg[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[38]),
        .Q(sig_data_skid_reg[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[39]),
        .Q(sig_data_skid_reg[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[40]),
        .Q(sig_data_skid_reg[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[41]),
        .Q(sig_data_skid_reg[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[42]),
        .Q(sig_data_skid_reg[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[43]),
        .Q(sig_data_skid_reg[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[44]),
        .Q(sig_data_skid_reg[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[45]),
        .Q(sig_data_skid_reg[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[46]),
        .Q(sig_data_skid_reg[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[47]),
        .Q(sig_data_skid_reg[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[48]),
        .Q(sig_data_skid_reg[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[49]),
        .Q(sig_data_skid_reg[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[50]),
        .Q(sig_data_skid_reg[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[51]),
        .Q(sig_data_skid_reg[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[52]),
        .Q(sig_data_skid_reg[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[53]),
        .Q(sig_data_skid_reg[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[54]),
        .Q(sig_data_skid_reg[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[55]),
        .Q(sig_data_skid_reg[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[56]),
        .Q(sig_data_skid_reg[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[57]),
        .Q(sig_data_skid_reg[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[58]),
        .Q(sig_data_skid_reg[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[59]),
        .Q(sig_data_skid_reg[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[60]),
        .Q(sig_data_skid_reg[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[61]),
        .Q(sig_data_skid_reg[61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[62]),
        .Q(sig_data_skid_reg[62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[63]),
        .Q(sig_data_skid_reg[63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[64]),
        .Q(sig_data_skid_reg[64]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[65]),
        .Q(sig_data_skid_reg[65]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[66]),
        .Q(sig_data_skid_reg[66]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[67]),
        .Q(sig_data_skid_reg[67]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[68] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[68]),
        .Q(sig_data_skid_reg[68]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[69] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[69]),
        .Q(sig_data_skid_reg[69]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[70] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[70]),
        .Q(sig_data_skid_reg[70]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[71] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[71]),
        .Q(sig_data_skid_reg[71]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[72] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[72]),
        .Q(sig_data_skid_reg[72]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[73] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[73]),
        .Q(sig_data_skid_reg[73]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[74] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[74]),
        .Q(sig_data_skid_reg[74]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[75] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[75]),
        .Q(sig_data_skid_reg[75]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[76] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[76]),
        .Q(sig_data_skid_reg[76]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[77] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[77]),
        .Q(sig_data_skid_reg[77]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[78] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[78]),
        .Q(sig_data_skid_reg[78]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[79] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[79]),
        .Q(sig_data_skid_reg[79]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[80] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[80]),
        .Q(sig_data_skid_reg[80]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[81] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[81]),
        .Q(sig_data_skid_reg[81]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[82] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[82]),
        .Q(sig_data_skid_reg[82]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[83] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[83]),
        .Q(sig_data_skid_reg[83]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[84] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[84]),
        .Q(sig_data_skid_reg[84]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[85] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[85]),
        .Q(sig_data_skid_reg[85]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[86] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[86]),
        .Q(sig_data_skid_reg[86]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[87] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[87]),
        .Q(sig_data_skid_reg[87]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[88] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[88]),
        .Q(sig_data_skid_reg[88]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[89] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[89]),
        .Q(sig_data_skid_reg[89]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[90] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[90]),
        .Q(sig_data_skid_reg[90]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[91] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[91]),
        .Q(sig_data_skid_reg[91]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[92] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[92]),
        .Q(sig_data_skid_reg[92]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[93] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[93]),
        .Q(sig_data_skid_reg[93]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[94] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[94]),
        .Q(sig_data_skid_reg[94]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[95] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[95]),
        .Q(sig_data_skid_reg[95]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[96] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[96]),
        .Q(sig_data_skid_reg[96]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[97] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[97]),
        .Q(sig_data_skid_reg[97]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[98] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[98]),
        .Q(sig_data_skid_reg[98]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[99] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[99]),
        .Q(sig_data_skid_reg[99]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__2
       (.I0(dout[288]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(sig_ibtt2wdc_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[288]),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0444444404040404)) 
    sig_m_valid_dup_i_1__1
       (.I0(sig_reset_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(empty),
        .I3(sig_wdc2ibtt_tready),
        .I4(sig_s_ready_dup),
        .I5(sig_m_valid_dup),
        .O(sig_m_valid_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFF0000EEEE0000)) 
    sig_s_ready_dup_i_1__2
       (.I0(sig_reset_reg),
        .I1(sig_wdc2ibtt_tready),
        .I2(empty),
        .I3(sig_m_valid_dup),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_s_ready_dup),
        .O(sig_s_ready_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__2 
       (.I0(dout[256]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[10]_i_1__2 
       (.I0(dout[266]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[10]),
        .O(sig_strb_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[11]_i_1__2 
       (.I0(dout[267]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[11]),
        .O(sig_strb_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[12]_i_1__2 
       (.I0(dout[268]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[12]),
        .O(sig_strb_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[13]_i_1__2 
       (.I0(dout[269]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[13]),
        .O(sig_strb_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[14]_i_1__2 
       (.I0(dout[270]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[14]),
        .O(sig_strb_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[15]_i_1__2 
       (.I0(dout[271]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[15]),
        .O(sig_strb_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[16]_i_1__2 
       (.I0(dout[272]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[16]),
        .O(sig_strb_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[17]_i_1__2 
       (.I0(dout[273]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[17]),
        .O(sig_strb_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[18]_i_1__2 
       (.I0(dout[274]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[18]),
        .O(sig_strb_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[19]_i_1__2 
       (.I0(dout[275]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[19]),
        .O(sig_strb_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__2 
       (.I0(dout[257]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[20]_i_1__2 
       (.I0(dout[276]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[20]),
        .O(sig_strb_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[21]_i_1__2 
       (.I0(dout[277]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[21]),
        .O(sig_strb_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[22]_i_1__2 
       (.I0(dout[278]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[22]),
        .O(sig_strb_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[23]_i_1__2 
       (.I0(dout[279]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[23]),
        .O(sig_strb_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[24]_i_1__2 
       (.I0(dout[280]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[24]),
        .O(sig_strb_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[25]_i_1__2 
       (.I0(dout[281]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[25]),
        .O(sig_strb_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[26]_i_1__2 
       (.I0(dout[282]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[26]),
        .O(sig_strb_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[27]_i_1__2 
       (.I0(dout[283]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[27]),
        .O(sig_strb_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[28]_i_1__2 
       (.I0(dout[284]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[28]),
        .O(sig_strb_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[29]_i_1__2 
       (.I0(dout[285]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[29]),
        .O(sig_strb_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__2 
       (.I0(dout[258]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[30]_i_1__2 
       (.I0(dout[286]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[30]),
        .O(sig_strb_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[31]_i_1__2 
       (.I0(dout[287]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[31]),
        .O(sig_strb_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[32]_i_1 
       (.I0(dout[289]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[32]),
        .O(sig_strb_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__2 
       (.I0(dout[259]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[4]_i_1__2 
       (.I0(dout[260]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[5]_i_1__2 
       (.I0(dout[261]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[5]),
        .O(sig_strb_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[6]_i_1__2 
       (.I0(dout[262]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[6]),
        .O(sig_strb_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[7]_i_1__2 
       (.I0(dout[263]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[7]),
        .O(sig_strb_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[8]_i_1__2 
       (.I0(dout[264]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[8]),
        .O(sig_strb_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[9]_i_1__2 
       (.I0(dout[265]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[9]),
        .O(sig_strb_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[31]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[10]),
        .Q(\sig_strb_reg_out_reg[31]_0 [10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[11]),
        .Q(\sig_strb_reg_out_reg[31]_0 [11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[12]),
        .Q(\sig_strb_reg_out_reg[31]_0 [12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[13]),
        .Q(\sig_strb_reg_out_reg[31]_0 [13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[14]),
        .Q(\sig_strb_reg_out_reg[31]_0 [14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[15]),
        .Q(\sig_strb_reg_out_reg[31]_0 [15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[16]),
        .Q(\sig_strb_reg_out_reg[31]_0 [16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[17]),
        .Q(\sig_strb_reg_out_reg[31]_0 [17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[18]),
        .Q(\sig_strb_reg_out_reg[31]_0 [18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[19]),
        .Q(\sig_strb_reg_out_reg[31]_0 [19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[31]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[20]),
        .Q(\sig_strb_reg_out_reg[31]_0 [20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[21]),
        .Q(\sig_strb_reg_out_reg[31]_0 [21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[22]),
        .Q(\sig_strb_reg_out_reg[31]_0 [22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[23]),
        .Q(\sig_strb_reg_out_reg[31]_0 [23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[24]),
        .Q(\sig_strb_reg_out_reg[31]_0 [24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[25]),
        .Q(\sig_strb_reg_out_reg[31]_0 [25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[26]),
        .Q(\sig_strb_reg_out_reg[31]_0 [26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[27]),
        .Q(\sig_strb_reg_out_reg[31]_0 [27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[28]),
        .Q(\sig_strb_reg_out_reg[31]_0 [28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[29]),
        .Q(\sig_strb_reg_out_reg[31]_0 [29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[31]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[30]),
        .Q(\sig_strb_reg_out_reg[31]_0 [30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[31]),
        .Q(\sig_strb_reg_out_reg[31]_0 [31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[32]),
        .Q(sig_ibtt2wdc_eop),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[31]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[4]),
        .Q(\sig_strb_reg_out_reg[31]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[5]),
        .Q(\sig_strb_reg_out_reg[31]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[6]),
        .Q(\sig_strb_reg_out_reg[31]_0 [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[7]),
        .Q(\sig_strb_reg_out_reg[31]_0 [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[8]),
        .Q(\sig_strb_reg_out_reg[31]_0 [8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[9]),
        .Q(\sig_strb_reg_out_reg[31]_0 [9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[256]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[266]),
        .Q(sig_strb_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[267]),
        .Q(sig_strb_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[268]),
        .Q(sig_strb_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[269]),
        .Q(sig_strb_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[270]),
        .Q(sig_strb_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[271]),
        .Q(sig_strb_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[272]),
        .Q(sig_strb_skid_reg[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[273]),
        .Q(sig_strb_skid_reg[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[274]),
        .Q(sig_strb_skid_reg[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[275]),
        .Q(sig_strb_skid_reg[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[257]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[276]),
        .Q(sig_strb_skid_reg[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[277]),
        .Q(sig_strb_skid_reg[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[278]),
        .Q(sig_strb_skid_reg[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[279]),
        .Q(sig_strb_skid_reg[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[280]),
        .Q(sig_strb_skid_reg[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[281]),
        .Q(sig_strb_skid_reg[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[282]),
        .Q(sig_strb_skid_reg[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[283]),
        .Q(sig_strb_skid_reg[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[284]),
        .Q(sig_strb_skid_reg[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[285]),
        .Q(sig_strb_skid_reg[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[258]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[286]),
        .Q(sig_strb_skid_reg[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[287]),
        .Q(sig_strb_skid_reg[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[289]),
        .Q(sig_strb_skid_reg[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[259]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[260]),
        .Q(sig_strb_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[261]),
        .Q(sig_strb_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[262]),
        .Q(sig_strb_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[263]),
        .Q(sig_strb_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[264]),
        .Q(sig_strb_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[265]),
        .Q(sig_strb_skid_reg[9]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_36__0 
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_slice" *) 
module design_1_axi_dma_0_0_axi_datamover_slice
   (slice_insert_valid,
    sig_end_offset_un,
    sig_valid_fifo_ld12_out,
    sig_cmd_full_reg,
    \sig_curr_strt_offset_reg[3] ,
    \sig_curr_strt_offset_reg[3]_0 ,
    S,
    sig_btt_eq_0_reg,
    SR,
    sig_tstrb_fifo_rdy,
    E,
    ld_btt_cntr_reg2_reg,
    \sig_next_strt_offset_reg[4] ,
    sig_eop_halt_xfer_reg,
    din,
    m_axi_s2mm_aclk,
    Q,
    CO,
    \sig_btt_cntr_dup_reg[0] ,
    sig_sm_ld_dre_cmd,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    out,
    sig_inhibit_rdy_n,
    full,
    sig_btt_cntr0,
    sig_btt_eq_0_reg_0,
    sig_eop_sent_reg,
    ld_btt_cntr_reg2,
    ld_btt_cntr_reg3,
    sig_btt_eq_0__0,
    sig_btt_eq_0_reg_1,
    sig_btt_eq_0_reg_2,
    sig_btt_eq_0_reg_3,
    \storage_data_reg[15]_0 ,
    ld_btt_cntr_reg1,
    \sig_max_first_increment_reg[5] ,
    \sig_max_first_increment_reg[5]_0 ,
    \sig_max_first_increment_reg[5]_1 ,
    sig_max_first_increment,
    sig_eop_halt_xfer_reg_0,
    sig_stream_rst,
    D,
    \storage_data_reg[36]_0 );
  output slice_insert_valid;
  output [4:0]sig_end_offset_un;
  output sig_valid_fifo_ld12_out;
  output sig_cmd_full_reg;
  output \sig_curr_strt_offset_reg[3] ;
  output \sig_curr_strt_offset_reg[3]_0 ;
  output [2:0]S;
  output sig_btt_eq_0_reg;
  output [0:0]SR;
  output sig_tstrb_fifo_rdy;
  output [0:0]E;
  output ld_btt_cntr_reg2_reg;
  output \sig_next_strt_offset_reg[4] ;
  output sig_eop_halt_xfer_reg;
  output [38:0]din;
  input m_axi_s2mm_aclk;
  input [4:0]Q;
  input [0:0]CO;
  input \sig_btt_cntr_dup_reg[0] ;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [5:0]out;
  input sig_inhibit_rdy_n;
  input full;
  input sig_btt_cntr0;
  input sig_btt_eq_0_reg_0;
  input sig_eop_sent_reg;
  input ld_btt_cntr_reg2;
  input ld_btt_cntr_reg3;
  input sig_btt_eq_0__0;
  input sig_btt_eq_0_reg_1;
  input sig_btt_eq_0_reg_2;
  input sig_btt_eq_0_reg_3;
  input [13:0]\storage_data_reg[15]_0 ;
  input ld_btt_cntr_reg1;
  input [0:0]\sig_max_first_increment_reg[5] ;
  input \sig_max_first_increment_reg[5]_0 ;
  input \sig_max_first_increment_reg[5]_1 ;
  input [0:0]sig_max_first_increment;
  input sig_eop_halt_xfer_reg_0;
  input sig_stream_rst;
  input [30:0]D;
  input [4:0]\storage_data_reg[36]_0 ;

  wire [0:0]CO;
  wire [30:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire \areset_d_reg_n_0_[0] ;
  wire [38:0]din;
  wire full;
  wire i__i_10_n_0;
  wire i__i_11_n_0;
  wire i__i_12_n_0;
  wire i__i_13_n_0;
  wire i__i_14_n_0;
  wire i__i_15_n_0;
  wire i__i_16_n_0;
  wire i__i_17_n_0;
  wire i__i_18_n_0;
  wire i__i_19_n_0;
  wire i__i_20_n_0;
  wire i__i_21_n_0;
  wire i__i_22_n_0;
  wire i__i_23_n_0;
  wire i__i_24_n_0;
  wire i__i_25_n_0;
  wire i__i_26_n_0;
  wire i__i_27_n_0;
  wire i__i_28_n_0;
  wire i__i_29_n_0;
  wire i__i_30_n_0;
  wire i__i_6_n_0;
  wire i__i_7_n_0;
  wire i__i_8_n_0;
  wire i__i_9_n_0;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg2_reg;
  wire ld_btt_cntr_reg3;
  wire m_axi_s2mm_aclk;
  wire m_valid_i_i_1_n_0;
  wire [5:0]out;
  wire p_1_in;
  wire sig_btt_cntr0;
  wire \sig_btt_cntr_dup_reg[0] ;
  wire sig_btt_eq_0__0;
  wire sig_btt_eq_0_i_2_n_0;
  wire sig_btt_eq_0_reg;
  wire sig_btt_eq_0_reg_0;
  wire sig_btt_eq_0_reg_1;
  wire sig_btt_eq_0_reg_2;
  wire sig_btt_eq_0_reg_3;
  wire sig_cmd_full_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire \sig_curr_strt_offset_reg[3] ;
  wire \sig_curr_strt_offset_reg[3]_0 ;
  wire [4:0]sig_end_offset_un;
  wire sig_eop_halt_xfer_reg;
  wire sig_eop_halt_xfer_reg_0;
  wire sig_eop_sent_reg;
  wire sig_inhibit_rdy_n;
  wire [0:0]sig_max_first_increment;
  wire [0:0]\sig_max_first_increment_reg[5] ;
  wire \sig_max_first_increment_reg[5]_0 ;
  wire \sig_max_first_increment_reg[5]_1 ;
  wire \sig_next_strt_offset_reg[4] ;
  wire sig_sm_ld_dre_cmd;
  wire sig_stream_rst;
  wire [37:37]sig_tstrb_fifo_data_in;
  wire sig_tstrb_fifo_rdy;
  wire sig_tstrb_fifo_valid;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;
  wire \storage_data[15]_i_1_n_0 ;
  wire \storage_data[36]_i_1_n_0 ;
  wire [13:0]\storage_data_reg[15]_0 ;
  wire [4:0]\storage_data_reg[36]_0 ;

  FDRE \areset_d_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(\areset_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \areset_d_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\areset_d_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFFDFFFFFFFC)) 
    i__i_1
       (.I0(\storage_data_reg[15]_0 [0]),
        .I1(i__i_6_n_0),
        .I2(i__i_7_n_0),
        .I3(i__i_8_n_0),
        .I4(Q[0]),
        .I5(i__i_9_n_0),
        .O(sig_end_offset_un[0]));
  LUT6 #(
    .INIT(64'hFFEFEECFFEECEECC)) 
    i__i_10
       (.I0(Q[4]),
        .I1(\storage_data_reg[15]_0 [13]),
        .I2(i__i_23_n_0),
        .I3(\storage_data_reg[15]_0 [4]),
        .I4(\storage_data_reg[15]_0 [3]),
        .I5(Q[3]),
        .O(i__i_10_n_0));
  LUT6 #(
    .INIT(64'h01007F007F00FE00)) 
    i__i_11
       (.I0(\storage_data_reg[15]_0 [1]),
        .I1(i__i_24_n_0),
        .I2(Q[1]),
        .I3(i__i_25_n_0),
        .I4(Q[2]),
        .I5(\storage_data_reg[15]_0 [2]),
        .O(i__i_11_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i__i_12
       (.I0(i__i_26_n_0),
        .I1(\storage_data_reg[15]_0 [5]),
        .I2(\storage_data_reg[15]_0 [10]),
        .I3(\storage_data_reg[15]_0 [11]),
        .O(i__i_12_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCFCC8888CC)) 
    i__i_13
       (.I0(Q[4]),
        .I1(i__i_27_n_0),
        .I2(i__i_23_n_0),
        .I3(Q[3]),
        .I4(\storage_data_reg[15]_0 [3]),
        .I5(\storage_data_reg[15]_0 [4]),
        .O(i__i_13_n_0));
  LUT6 #(
    .INIT(64'hFF8888FF80008000)) 
    i__i_14
       (.I0(i__i_22_n_0),
        .I1(i__i_28_n_0),
        .I2(i__i_18_n_0),
        .I3(\storage_data_reg[15]_0 [2]),
        .I4(Q[2]),
        .I5(i__i_29_n_0),
        .O(i__i_14_n_0));
  LUT6 #(
    .INIT(64'h5555FF01FF005454)) 
    i__i_15
       (.I0(i__i_18_n_0),
        .I1(\storage_data_reg[15]_0 [4]),
        .I2(\storage_data_reg[15]_0 [3]),
        .I3(i__i_30_n_0),
        .I4(\storage_data_reg[15]_0 [2]),
        .I5(Q[2]),
        .O(i__i_15_n_0));
  LUT6 #(
    .INIT(64'h00FF000100000000)) 
    i__i_16
       (.I0(\storage_data_reg[15]_0 [2]),
        .I1(\storage_data_reg[15]_0 [3]),
        .I2(\storage_data_reg[15]_0 [4]),
        .I3(\storage_data_reg[15]_0 [1]),
        .I4(i__i_24_n_0),
        .I5(Q[1]),
        .O(i__i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    i__i_17
       (.I0(\storage_data_reg[15]_0 [4]),
        .I1(\storage_data_reg[15]_0 [3]),
        .I2(\storage_data_reg[15]_0 [2]),
        .O(i__i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    i__i_18
       (.I0(Q[1]),
        .I1(\storage_data_reg[15]_0 [0]),
        .I2(Q[0]),
        .I3(\storage_data_reg[15]_0 [1]),
        .O(i__i_18_n_0));
  LUT6 #(
    .INIT(64'h80FFFF0000000000)) 
    i__i_19
       (.I0(i__i_28_n_0),
        .I1(i__i_21_n_0),
        .I2(i__i_22_n_0),
        .I3(Q[1]),
        .I4(i__i_24_n_0),
        .I5(\storage_data_reg[15]_0 [1]),
        .O(i__i_19_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    i__i_2
       (.I0(i__i_10_n_0),
        .I1(i__i_11_n_0),
        .I2(i__i_12_n_0),
        .I3(\storage_data_reg[15]_0 [12]),
        .I4(i__i_13_n_0),
        .O(sig_end_offset_un[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFCE8A8)) 
    i__i_20
       (.I0(i__i_27_n_0),
        .I1(\storage_data_reg[15]_0 [3]),
        .I2(Q[3]),
        .I3(i__i_23_n_0),
        .I4(\storage_data_reg[15]_0 [4]),
        .I5(Q[4]),
        .O(i__i_20_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__i_21
       (.I0(\storage_data_reg[15]_0 [2]),
        .I1(Q[2]),
        .O(i__i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'hE)) 
    i__i_22
       (.I0(\storage_data_reg[15]_0 [3]),
        .I1(Q[3]),
        .O(i__i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    i__i_23
       (.I0(\storage_data_reg[15]_0 [1]),
        .I1(Q[0]),
        .I2(\storage_data_reg[15]_0 [0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\storage_data_reg[15]_0 [2]),
        .O(i__i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'hE)) 
    i__i_24
       (.I0(\storage_data_reg[15]_0 [0]),
        .I1(Q[0]),
        .O(i__i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h6)) 
    i__i_25
       (.I0(\storage_data_reg[15]_0 [3]),
        .I1(Q[3]),
        .O(i__i_25_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i__i_26
       (.I0(\storage_data_reg[15]_0 [7]),
        .I1(\storage_data_reg[15]_0 [6]),
        .I2(\storage_data_reg[15]_0 [9]),
        .I3(\storage_data_reg[15]_0 [8]),
        .O(i__i_26_n_0));
  LUT6 #(
    .INIT(64'hE888E888E8888880)) 
    i__i_27
       (.I0(\storage_data_reg[15]_0 [2]),
        .I1(Q[2]),
        .I2(\storage_data_reg[15]_0 [1]),
        .I3(Q[1]),
        .I4(\storage_data_reg[15]_0 [0]),
        .I5(Q[0]),
        .O(i__i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'hE)) 
    i__i_28
       (.I0(\storage_data_reg[15]_0 [4]),
        .I1(Q[4]),
        .O(i__i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    i__i_29
       (.I0(\storage_data_reg[15]_0 [1]),
        .I1(Q[1]),
        .I2(\storage_data_reg[15]_0 [0]),
        .I3(Q[0]),
        .O(i__i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    i__i_3
       (.I0(i__i_14_n_0),
        .I1(i__i_6_n_0),
        .I2(\storage_data_reg[15]_0 [13]),
        .I3(\storage_data_reg[15]_0 [4]),
        .I4(Q[4]),
        .I5(i__i_15_n_0),
        .O(sig_end_offset_un[2]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h57FE)) 
    i__i_30
       (.I0(\storage_data_reg[15]_0 [1]),
        .I1(Q[0]),
        .I2(\storage_data_reg[15]_0 [0]),
        .I3(Q[1]),
        .O(i__i_30_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    i__i_4
       (.I0(i__i_6_n_0),
        .I1(i__i_8_n_0),
        .I2(i__i_16_n_0),
        .I3(i__i_17_n_0),
        .I4(i__i_18_n_0),
        .I5(i__i_19_n_0),
        .O(sig_end_offset_un[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i__i_5
       (.I0(i__i_20_n_0),
        .I1(i__i_12_n_0),
        .I2(\storage_data_reg[15]_0 [12]),
        .I3(\storage_data_reg[15]_0 [13]),
        .O(sig_end_offset_un[4]));
  LUT6 #(
    .INIT(64'hFEEEFEEEFEEEEEEE)) 
    i__i_6
       (.I0(i__i_12_n_0),
        .I1(\storage_data_reg[15]_0 [12]),
        .I2(Q[3]),
        .I3(\storage_data_reg[15]_0 [3]),
        .I4(Q[4]),
        .I5(\storage_data_reg[15]_0 [4]),
        .O(i__i_6_n_0));
  LUT6 #(
    .INIT(64'hA800000000000000)) 
    i__i_7
       (.I0(i__i_21_n_0),
        .I1(\storage_data_reg[15]_0 [4]),
        .I2(Q[4]),
        .I3(i__i_22_n_0),
        .I4(\storage_data_reg[15]_0 [1]),
        .I5(Q[1]),
        .O(i__i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF80FF80FF00)) 
    i__i_8
       (.I0(i__i_22_n_0),
        .I1(Q[2]),
        .I2(\storage_data_reg[15]_0 [2]),
        .I3(\storage_data_reg[15]_0 [13]),
        .I4(\storage_data_reg[15]_0 [4]),
        .I5(Q[4]),
        .O(i__i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    i__i_9
       (.I0(\storage_data_reg[15]_0 [2]),
        .I1(\storage_data_reg[15]_0 [3]),
        .I2(\storage_data_reg[15]_0 [4]),
        .I3(\storage_data_reg[15]_0 [1]),
        .O(i__i_9_n_0));
  LUT6 #(
    .INIT(64'h000000E200E200E2)) 
    ld_btt_cntr_reg2_i_1
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg1),
        .I3(sig_btt_cntr0),
        .I4(sig_valid_fifo_ld12_out),
        .I5(CO),
        .O(ld_btt_cntr_reg2_reg));
  LUT5 #(
    .INIT(32'h0000EECE)) 
    m_valid_i_i_1
       (.I0(slice_insert_valid),
        .I1(sig_tstrb_fifo_valid),
        .I2(sig_inhibit_rdy_n),
        .I3(full),
        .I4(p_1_in),
        .O(m_valid_i_i_1_n_0));
  FDRE m_valid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(slice_insert_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A800A8FFFF00A8)) 
    \sig_btt_cntr[13]_i_2 
       (.I0(sig_tstrb_fifo_rdy),
        .I1(ld_btt_cntr_reg3),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_btt_eq_0__0),
        .I4(sig_sm_ld_dre_cmd),
        .I5(\sig_btt_cntr_dup_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_btt_eq_0_i_1
       (.I0(sig_btt_eq_0_i_2_n_0),
        .I1(sig_btt_cntr0),
        .I2(sig_btt_eq_0_reg_0),
        .O(sig_btt_eq_0_reg));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    sig_btt_eq_0_i_2
       (.I0(sig_btt_eq_0_reg_1),
        .I1(sig_tstrb_fifo_rdy),
        .I2(sig_btt_eq_0_reg_2),
        .I3(sig_btt_eq_0_reg_3),
        .I4(E),
        .I5(sig_btt_eq_0__0),
        .O(sig_btt_eq_0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_1
       (.I0(out[4]),
        .I1(out[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_2
       (.I0(out[2]),
        .I1(out[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_3
       (.I0(out[0]),
        .I1(out[1]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \sig_curr_strt_offset[4]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_eop_sent_reg),
        .I2(sig_valid_fifo_ld12_out),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    sig_eop_halt_xfer_i_1
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_eop_halt_xfer_reg_0),
        .I2(sig_btt_cntr0),
        .O(sig_eop_halt_xfer_reg));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hB0FF)) 
    \sig_max_first_increment[4]_i_1 
       (.I0(\sig_btt_cntr_dup_reg[0] ),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_valid_fifo_ld12_out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_cmd_full_reg));
  LUT6 #(
    .INIT(64'hFFFF1111F0001111)) 
    \sig_max_first_increment[5]_i_1 
       (.I0(\sig_max_first_increment_reg[5] ),
        .I1(\sig_max_first_increment_reg[5]_0 ),
        .I2(sig_tstrb_fifo_rdy),
        .I3(sig_tstrb_fifo_valid),
        .I4(\sig_max_first_increment_reg[5]_1 ),
        .I5(sig_max_first_increment),
        .O(\sig_next_strt_offset_reg[4] ));
  LUT3 #(
    .INIT(8'hF4)) 
    \sig_max_first_increment[5]_i_3 
       (.I0(sig_btt_eq_0__0),
        .I1(ld_btt_cntr_reg3),
        .I2(ld_btt_cntr_reg2),
        .O(sig_tstrb_fifo_valid));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    \storage_data[15]_i_1 
       (.I0(sig_end_offset_un[4]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[0]),
        .I5(Q[4]),
        .O(\storage_data[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \storage_data[23]_i_2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\sig_curr_strt_offset_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \storage_data[36]_i_1 
       (.I0(sig_valid_fifo_ld12_out),
        .I1(CO),
        .O(\storage_data[36]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \storage_data[37]_i_1 
       (.I0(sig_end_offset_un[4]),
        .I1(sig_end_offset_un[1]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[0]),
        .O(sig_tstrb_fifo_data_in));
  LUT4 #(
    .INIT(16'h88A8)) 
    \storage_data[39]_i_1 
       (.I0(sig_tstrb_fifo_rdy),
        .I1(ld_btt_cntr_reg2),
        .I2(ld_btt_cntr_reg3),
        .I3(sig_btt_eq_0__0),
        .O(sig_valid_fifo_ld12_out));
  LUT5 #(
    .INIT(32'h01011101)) 
    \storage_data[39]_i_2 
       (.I0(p_1_in),
        .I1(\areset_d_reg_n_0_[0] ),
        .I2(slice_insert_valid),
        .I3(sig_inhibit_rdy_n),
        .I4(full),
        .O(sig_tstrb_fifo_rdy));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \storage_data[7]_i_2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\sig_curr_strt_offset_reg[3] ));
  FDRE \storage_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[0]),
        .Q(din[0]),
        .R(1'b0));
  FDRE \storage_data_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[10]),
        .Q(din[10]),
        .R(1'b0));
  FDRE \storage_data_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[11]),
        .Q(din[11]),
        .R(1'b0));
  FDRE \storage_data_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[12]),
        .Q(din[12]),
        .R(1'b0));
  FDRE \storage_data_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[13]),
        .Q(din[13]),
        .R(1'b0));
  FDRE \storage_data_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[14]),
        .Q(din[14]),
        .R(1'b0));
  FDRE \storage_data_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data[15]_i_1_n_0 ),
        .Q(din[15]),
        .R(1'b0));
  FDRE \storage_data_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[15]),
        .Q(din[16]),
        .R(1'b0));
  FDRE \storage_data_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[16]),
        .Q(din[17]),
        .R(1'b0));
  FDRE \storage_data_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[17]),
        .Q(din[18]),
        .R(1'b0));
  FDRE \storage_data_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[18]),
        .Q(din[19]),
        .R(1'b0));
  FDRE \storage_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[1]),
        .Q(din[1]),
        .R(1'b0));
  FDRE \storage_data_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[19]),
        .Q(din[20]),
        .R(1'b0));
  FDRE \storage_data_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[20]),
        .Q(din[21]),
        .R(1'b0));
  FDRE \storage_data_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[21]),
        .Q(din[22]),
        .R(1'b0));
  FDRE \storage_data_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[22]),
        .Q(din[23]),
        .R(1'b0));
  FDRE \storage_data_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[23]),
        .Q(din[24]),
        .R(1'b0));
  FDRE \storage_data_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[24]),
        .Q(din[25]),
        .R(1'b0));
  FDRE \storage_data_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[25]),
        .Q(din[26]),
        .R(1'b0));
  FDRE \storage_data_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[26]),
        .Q(din[27]),
        .R(1'b0));
  FDRE \storage_data_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[27]),
        .Q(din[28]),
        .R(1'b0));
  FDRE \storage_data_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[28]),
        .Q(din[29]),
        .R(1'b0));
  FDRE \storage_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[2]),
        .Q(din[2]),
        .R(1'b0));
  FDRE \storage_data_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[29]),
        .Q(din[30]),
        .R(1'b0));
  FDRE \storage_data_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[30]),
        .Q(din[31]),
        .R(1'b0));
  FDSE \storage_data_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data_reg[36]_0 [0]),
        .Q(din[32]),
        .S(\storage_data[36]_i_1_n_0 ));
  FDSE \storage_data_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data_reg[36]_0 [1]),
        .Q(din[33]),
        .S(\storage_data[36]_i_1_n_0 ));
  FDSE \storage_data_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data_reg[36]_0 [2]),
        .Q(din[34]),
        .S(\storage_data[36]_i_1_n_0 ));
  FDSE \storage_data_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data_reg[36]_0 [3]),
        .Q(din[35]),
        .S(\storage_data[36]_i_1_n_0 ));
  FDSE \storage_data_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data_reg[36]_0 [4]),
        .Q(din[36]),
        .S(\storage_data[36]_i_1_n_0 ));
  FDRE \storage_data_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in),
        .Q(din[37]),
        .R(1'b0));
  FDRE \storage_data_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(CO),
        .Q(din[38]),
        .R(1'b0));
  FDRE \storage_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[3]),
        .Q(din[3]),
        .R(1'b0));
  FDRE \storage_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[4]),
        .Q(din[4]),
        .R(1'b0));
  FDRE \storage_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[5]),
        .Q(din[5]),
        .R(1'b0));
  FDRE \storage_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[6]),
        .Q(din[6]),
        .R(1'b0));
  FDRE \storage_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[7]),
        .Q(din[7]),
        .R(1'b0));
  FDRE \storage_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[8]),
        .Q(din[8]),
        .R(1'b0));
  FDRE \storage_data_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(D[9]),
        .Q(din[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module design_1_axi_dma_0_0_axi_datamover_strb_gen2
   (D,
    out);
  output [29:0]D;
  input [4:0]out;

  wire [29:0]D;
  wire [4:0]out;

  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'h11151515)) 
    \sig_next_strt_strb_reg[10]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \sig_next_strt_strb_reg[11]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'h15151555)) 
    \sig_next_strt_strb_reg[12]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \sig_next_strt_strb_reg[13]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    \sig_next_strt_strb_reg[14]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \sig_next_strt_strb_reg[16]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[3]),
        .I4(out[4]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \sig_next_strt_strb_reg[17]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h55575757)) 
    \sig_next_strt_strb_reg[18]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \sig_next_strt_strb_reg[19]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_next_strt_strb_reg[1]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'h57575777)) 
    \sig_next_strt_strb_reg[20]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \sig_next_strt_strb_reg[21]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'h57777777)) 
    \sig_next_strt_strb_reg[22]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sig_next_strt_strb_reg[23]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'h7777777F)) 
    \sig_next_strt_strb_reg[24]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \sig_next_strt_strb_reg[25]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'h777F7F7F)) 
    \sig_next_strt_strb_reg[26]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sig_next_strt_strb_reg[27]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    \sig_next_strt_strb_reg[28]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sig_next_strt_strb_reg[29]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'h00010101)) 
    \sig_next_strt_strb_reg[2]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \sig_next_strt_strb_reg[30]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_next_strt_strb_reg[3]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h01010111)) 
    \sig_next_strt_strb_reg[4]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \sig_next_strt_strb_reg[5]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h01111111)) 
    \sig_next_strt_strb_reg[6]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_next_strt_strb_reg[7]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'h11111115)) 
    \sig_next_strt_strb_reg[8]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \sig_next_strt_strb_reg[9]_i_1 
       (.I0(out[4]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \var_start_vector/i_ 
       (.I0(out[0]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[4]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module design_1_axi_dma_0_0_axi_datamover_strb_gen2_12
   (D,
    sig_end_offset_un,
    Q,
    \storage_data_reg[7] ,
    \storage_data_reg[23] );
  output [30:0]D;
  input [4:0]sig_end_offset_un;
  input [4:0]Q;
  input \storage_data_reg[7] ;
  input \storage_data_reg[23] ;

  wire [30:0]D;
  wire [4:0]Q;
  wire [29:1]lsig_start_vect;
  wire [4:0]sig_end_offset_un;
  wire \storage_data[18]_i_2_n_0 ;
  wire \storage_data[20]_i_2_n_0 ;
  wire \storage_data[22]_i_2_n_0 ;
  wire \storage_data[24]_i_2_n_0 ;
  wire \storage_data[26]_i_2_n_0 ;
  wire \storage_data[28]_i_2_n_0 ;
  wire \storage_data[30]_i_2_n_0 ;
  wire \storage_data_reg[23] ;
  wire \storage_data_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \storage_data[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h4444444040404040)) 
    \storage_data[10]_i_1 
       (.I0(Q[4]),
        .I1(\storage_data[26]_i_2_n_0 ),
        .I2(sig_end_offset_un[4]),
        .I3(sig_end_offset_un[1]),
        .I4(sig_end_offset_un[2]),
        .I5(sig_end_offset_un[3]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAAAAA88888888888)) 
    \storage_data[11]_i_1 
       (.I0(lsig_start_vect[11]),
        .I1(sig_end_offset_un[4]),
        .I2(sig_end_offset_un[1]),
        .I3(sig_end_offset_un[0]),
        .I4(sig_end_offset_un[2]),
        .I5(sig_end_offset_un[3]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \storage_data[11]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .O(lsig_start_vect[11]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h44404040)) 
    \storage_data[12]_i_1 
       (.I0(Q[4]),
        .I1(\storage_data[28]_i_2_n_0 ),
        .I2(sig_end_offset_un[4]),
        .I3(sig_end_offset_un[2]),
        .I4(sig_end_offset_un[3]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAA888888A8888888)) 
    \storage_data[13]_i_1 
       (.I0(lsig_start_vect[13]),
        .I1(sig_end_offset_un[4]),
        .I2(sig_end_offset_un[0]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[2]),
        .I5(sig_end_offset_un[1]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \storage_data[13]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(lsig_start_vect[13]));
  LUT6 #(
    .INIT(64'h4440404040404040)) 
    \storage_data[14]_i_1 
       (.I0(Q[4]),
        .I1(\storage_data[30]_i_2_n_0 ),
        .I2(sig_end_offset_un[4]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[2]),
        .I5(sig_end_offset_un[1]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h5555555700000000)) 
    \storage_data[16]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(sig_end_offset_un[4]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \storage_data[17]_i_1 
       (.I0(lsig_start_vect[17]),
        .I1(sig_end_offset_un[4]),
        .I2(sig_end_offset_un[1]),
        .I3(sig_end_offset_un[2]),
        .I4(sig_end_offset_un[3]),
        .I5(sig_end_offset_un[0]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \storage_data[17]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(lsig_start_vect[17]));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0D0D000)) 
    \storage_data[18]_i_1 
       (.I0(Q[4]),
        .I1(\storage_data[18]_i_2_n_0 ),
        .I2(sig_end_offset_un[4]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[2]),
        .I5(sig_end_offset_un[1]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    \storage_data[18]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\storage_data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888000)) 
    \storage_data[19]_i_1 
       (.I0(lsig_start_vect[19]),
        .I1(sig_end_offset_un[4]),
        .I2(sig_end_offset_un[1]),
        .I3(sig_end_offset_un[0]),
        .I4(sig_end_offset_un[2]),
        .I5(sig_end_offset_un[3]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \storage_data[19]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .O(lsig_start_vect[19]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \storage_data[1]_i_1 
       (.I0(lsig_start_vect[1]),
        .I1(sig_end_offset_un[4]),
        .I2(sig_end_offset_un[1]),
        .I3(sig_end_offset_un[2]),
        .I4(sig_end_offset_un[3]),
        .I5(sig_end_offset_un[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \storage_data[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(lsig_start_vect[1]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'hD0D0D000)) 
    \storage_data[20]_i_1 
       (.I0(Q[4]),
        .I1(\storage_data[20]_i_2_n_0 ),
        .I2(sig_end_offset_un[4]),
        .I3(sig_end_offset_un[2]),
        .I4(sig_end_offset_un[3]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \storage_data[20]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\storage_data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888008000)) 
    \storage_data[21]_i_1 
       (.I0(lsig_start_vect[21]),
        .I1(sig_end_offset_un[4]),
        .I2(sig_end_offset_un[0]),
        .I3(sig_end_offset_un[2]),
        .I4(sig_end_offset_un[1]),
        .I5(sig_end_offset_un[3]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h15FF)) 
    \storage_data[21]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .O(lsig_start_vect[21]));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0000000)) 
    \storage_data[22]_i_1 
       (.I0(Q[4]),
        .I1(\storage_data[22]_i_2_n_0 ),
        .I2(sig_end_offset_un[4]),
        .I3(sig_end_offset_un[2]),
        .I4(sig_end_offset_un[1]),
        .I5(sig_end_offset_un[3]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \storage_data[22]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\storage_data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888880000000)) 
    \storage_data[23]_i_1 
       (.I0(\storage_data_reg[23] ),
        .I1(sig_end_offset_un[4]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[1]),
        .I4(sig_end_offset_un[0]),
        .I5(sig_end_offset_un[3]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h7F75000000000000)) 
    \storage_data[24]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(\storage_data[24]_i_2_n_0 ),
        .I4(sig_end_offset_un[4]),
        .I5(sig_end_offset_un[3]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \storage_data[24]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(\storage_data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888000000000)) 
    \storage_data[25]_i_1 
       (.I0(lsig_start_vect[25]),
        .I1(sig_end_offset_un[4]),
        .I2(sig_end_offset_un[0]),
        .I3(sig_end_offset_un[1]),
        .I4(sig_end_offset_un[2]),
        .I5(sig_end_offset_un[3]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    \storage_data[25]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(lsig_start_vect[25]));
  LUT6 #(
    .INIT(64'hD0D0D00000000000)) 
    \storage_data[26]_i_1 
       (.I0(Q[4]),
        .I1(\storage_data[26]_i_2_n_0 ),
        .I2(sig_end_offset_un[4]),
        .I3(sig_end_offset_un[1]),
        .I4(sig_end_offset_un[2]),
        .I5(sig_end_offset_un[3]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h07FF)) 
    \storage_data[26]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\storage_data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888800000000000)) 
    \storage_data[27]_i_1 
       (.I0(lsig_start_vect[27]),
        .I1(sig_end_offset_un[4]),
        .I2(sig_end_offset_un[1]),
        .I3(sig_end_offset_un[0]),
        .I4(sig_end_offset_un[2]),
        .I5(sig_end_offset_un[3]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \storage_data[27]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .O(lsig_start_vect[27]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'hD0000000)) 
    \storage_data[28]_i_1 
       (.I0(Q[4]),
        .I1(\storage_data[28]_i_2_n_0 ),
        .I2(sig_end_offset_un[4]),
        .I3(sig_end_offset_un[2]),
        .I4(sig_end_offset_un[3]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h3F7F)) 
    \storage_data[28]_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\storage_data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8800000080000000)) 
    \storage_data[29]_i_1 
       (.I0(lsig_start_vect[29]),
        .I1(sig_end_offset_un[4]),
        .I2(sig_end_offset_un[0]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[2]),
        .I5(sig_end_offset_un[1]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \storage_data[29]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(lsig_start_vect[29]));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \storage_data[2]_i_1 
       (.I0(Q[4]),
        .I1(\storage_data[18]_i_2_n_0 ),
        .I2(sig_end_offset_un[4]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[2]),
        .I5(sig_end_offset_un[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD000000000000000)) 
    \storage_data[30]_i_1 
       (.I0(Q[4]),
        .I1(\storage_data[30]_i_2_n_0 ),
        .I2(sig_end_offset_un[4]),
        .I3(sig_end_offset_un[3]),
        .I4(sig_end_offset_un[2]),
        .I5(sig_end_offset_un[1]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \storage_data[30]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(\storage_data[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA888)) 
    \storage_data[3]_i_1 
       (.I0(lsig_start_vect[3]),
        .I1(sig_end_offset_un[4]),
        .I2(sig_end_offset_un[1]),
        .I3(sig_end_offset_un[0]),
        .I4(sig_end_offset_un[2]),
        .I5(sig_end_offset_un[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \storage_data[3]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .O(lsig_start_vect[3]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    \storage_data[4]_i_1 
       (.I0(Q[4]),
        .I1(\storage_data[20]_i_2_n_0 ),
        .I2(sig_end_offset_un[4]),
        .I3(sig_end_offset_un[2]),
        .I4(sig_end_offset_un[3]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA88A888)) 
    \storage_data[5]_i_1 
       (.I0(lsig_start_vect[5]),
        .I1(sig_end_offset_un[4]),
        .I2(sig_end_offset_un[0]),
        .I3(sig_end_offset_un[2]),
        .I4(sig_end_offset_un[1]),
        .I5(sig_end_offset_un[3]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h0015)) 
    \storage_data[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .O(lsig_start_vect[5]));
  LUT6 #(
    .INIT(64'h4444444444404040)) 
    \storage_data[6]_i_1 
       (.I0(Q[4]),
        .I1(\storage_data[22]_i_2_n_0 ),
        .I2(sig_end_offset_un[4]),
        .I3(sig_end_offset_un[2]),
        .I4(sig_end_offset_un[1]),
        .I5(sig_end_offset_un[3]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8888888)) 
    \storage_data[7]_i_1 
       (.I0(\storage_data_reg[7] ),
        .I1(sig_end_offset_un[4]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[1]),
        .I4(sig_end_offset_un[0]),
        .I5(sig_end_offset_un[3]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h1510151015100000)) 
    \storage_data[8]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(\storage_data[24]_i_2_n_0 ),
        .I4(sig_end_offset_un[4]),
        .I5(sig_end_offset_un[3]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAAAAAAA888888888)) 
    \storage_data[9]_i_1 
       (.I0(lsig_start_vect[9]),
        .I1(sig_end_offset_un[4]),
        .I2(sig_end_offset_un[0]),
        .I3(sig_end_offset_un[1]),
        .I4(sig_end_offset_un[2]),
        .I5(sig_end_offset_un[3]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h0057)) 
    \storage_data[9]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(lsig_start_vect[9]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \var_end_vector/i_ 
       (.I0(sig_end_offset_un[0]),
        .I1(sig_end_offset_un[3]),
        .I2(sig_end_offset_un[2]),
        .I3(sig_end_offset_un[1]),
        .I4(sig_end_offset_un[4]),
        .O(D[30]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module design_1_axi_dma_0_0_axi_datamover_strb_gen2_31
   (D,
    \sig_strbgen_addr_ireg2_reg[2] ,
    Q,
    sig_end_offset_un,
    \sig_xfer_strt_strb_ireg3_reg[3] ,
    \sig_xfer_strt_strb_ireg3_reg[10] ,
    \sig_xfer_strt_strb_ireg3_reg[27] ,
    \sig_xfer_strt_strb_ireg3_reg[27]_0 ,
    \sig_xfer_strt_strb_ireg3_reg[27]_1 ,
    \sig_xfer_strt_strb_ireg3_reg[27]_2 );
  output [30:0]D;
  output \sig_strbgen_addr_ireg2_reg[2] ;
  input [4:0]Q;
  input [3:0]sig_end_offset_un;
  input \sig_xfer_strt_strb_ireg3_reg[3] ;
  input \sig_xfer_strt_strb_ireg3_reg[10] ;
  input \sig_xfer_strt_strb_ireg3_reg[27] ;
  input \sig_xfer_strt_strb_ireg3_reg[27]_0 ;
  input \sig_xfer_strt_strb_ireg3_reg[27]_1 ;
  input \sig_xfer_strt_strb_ireg3_reg[27]_2 ;

  wire [30:0]D;
  wire [4:0]Q;
  wire [3:0]sig_end_offset_un;
  wire \sig_strbgen_addr_ireg2_reg[2] ;
  wire \sig_xfer_strt_strb_ireg3[17]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[18]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[21]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[22]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[23]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[26]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[27]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[30]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3_reg[10] ;
  wire \sig_xfer_strt_strb_ireg3_reg[27] ;
  wire \sig_xfer_strt_strb_ireg3_reg[27]_0 ;
  wire \sig_xfer_strt_strb_ireg3_reg[27]_1 ;
  wire \sig_xfer_strt_strb_ireg3_reg[27]_2 ;
  wire \sig_xfer_strt_strb_ireg3_reg[3] ;

  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[10]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3[26]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3_reg[10] ),
        .I4(sig_end_offset_un[3]),
        .I5(\sig_xfer_strt_strb_ireg3[27]_i_2_n_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[11]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[10] ),
        .I2(sig_end_offset_un[3]),
        .I3(\sig_xfer_strt_strb_ireg3[27]_i_2_n_0 ),
        .I4(sig_end_offset_un[0]),
        .I5(\sig_strbgen_addr_ireg2_reg[2] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h5051505150510000)) 
    \sig_xfer_strt_strb_ireg3[12]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(\sig_xfer_strt_strb_ireg3_reg[10] ),
        .I3(Q[1]),
        .I4(sig_end_offset_un[3]),
        .I5(\sig_strbgen_addr_ireg2_reg[2] ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h4444404044404040)) 
    \sig_xfer_strt_strb_ireg3[13]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3[30]_i_2_n_0 ),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[0]),
        .I4(\sig_strbgen_addr_ireg2_reg[2] ),
        .I5(sig_end_offset_un[1]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h4545450045004500)) 
    \sig_xfer_strt_strb_ireg3[14]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3[30]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(sig_end_offset_un[3]),
        .I4(\sig_strbgen_addr_ireg2_reg[2] ),
        .I5(sig_end_offset_un[1]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h5555555700000000)) 
    \sig_xfer_strt_strb_ireg3[16]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(sig_end_offset_un[3]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0D0D000)) 
    \sig_xfer_strt_strb_ireg3[17]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3[17]_i_2_n_0 ),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[1]),
        .I4(\sig_xfer_strt_strb_ireg3[21]_i_2_n_0 ),
        .I5(sig_end_offset_un[0]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_strt_strb_ireg3[17]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\sig_xfer_strt_strb_ireg3[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hD0D0D000)) 
    \sig_xfer_strt_strb_ireg3[18]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3[18]_i_2_n_0 ),
        .I2(sig_end_offset_un[3]),
        .I3(\sig_xfer_strt_strb_ireg3[21]_i_2_n_0 ),
        .I4(sig_end_offset_un[1]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    \sig_xfer_strt_strb_ireg3[18]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\sig_xfer_strt_strb_ireg3[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[19]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[3] ),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[1]),
        .I4(sig_end_offset_un[0]),
        .I5(\sig_xfer_strt_strb_ireg3[21]_i_2_n_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3[17]_i_2_n_0 ),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[1]),
        .I4(\sig_xfer_strt_strb_ireg3[21]_i_2_n_0 ),
        .I5(sig_end_offset_un[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[20]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[3] ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[22]_i_2_n_0 ),
        .I4(sig_end_offset_un[3]),
        .I5(\sig_xfer_strt_strb_ireg3[21]_i_2_n_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[21]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3[22]_i_2_n_0 ),
        .I2(sig_end_offset_un[3]),
        .I3(\sig_xfer_strt_strb_ireg3[21]_i_2_n_0 ),
        .I4(sig_end_offset_un[0]),
        .I5(\sig_xfer_strt_strb_ireg3[23]_i_2_n_0 ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hFFFFFF69)) 
    \sig_xfer_strt_strb_ireg3[21]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[27]_1 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[27]_2 ),
        .I2(Q[2]),
        .I3(\sig_xfer_strt_strb_ireg3_reg[27] ),
        .I4(sig_end_offset_un[2]),
        .O(\sig_xfer_strt_strb_ireg3[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD5DF000000000000)) 
    \sig_xfer_strt_strb_ireg3[22]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3[22]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(sig_end_offset_un[3]),
        .I5(\sig_xfer_strt_strb_ireg3[23]_i_2_n_0 ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \sig_xfer_strt_strb_ireg3[22]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(\sig_xfer_strt_strb_ireg3[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7000707070000000)) 
    \sig_xfer_strt_strb_ireg3[23]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(sig_end_offset_un[3]),
        .I3(\sig_xfer_strt_strb_ireg3[23]_i_2_n_0 ),
        .I4(sig_end_offset_un[0]),
        .I5(sig_end_offset_un[2]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF69FF00)) 
    \sig_xfer_strt_strb_ireg3[23]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[27]_1 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[27]_2 ),
        .I2(Q[2]),
        .I3(\sig_xfer_strt_strb_ireg3_reg[27] ),
        .I4(\sig_xfer_strt_strb_ireg3_reg[27]_0 ),
        .I5(sig_end_offset_un[2]),
        .O(\sig_xfer_strt_strb_ireg3[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F75000000000000)) 
    \sig_xfer_strt_strb_ireg3[24]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[26]_i_2_n_0 ),
        .I4(sig_end_offset_un[3]),
        .I5(sig_end_offset_un[2]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[25]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3[26]_i_2_n_0 ),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[2]),
        .I4(sig_end_offset_un[0]),
        .I5(\sig_xfer_strt_strb_ireg3[27]_i_2_n_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hDFD5000000000000)) 
    \sig_xfer_strt_strb_ireg3[26]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3[26]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3_reg[10] ),
        .I4(sig_end_offset_un[3]),
        .I5(\sig_xfer_strt_strb_ireg3[27]_i_2_n_0 ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sig_xfer_strt_strb_ireg3[26]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(\sig_xfer_strt_strb_ireg3[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \sig_xfer_strt_strb_ireg3[27]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[10] ),
        .I2(sig_end_offset_un[3]),
        .I3(\sig_xfer_strt_strb_ireg3[27]_i_2_n_0 ),
        .I4(sig_end_offset_un[0]),
        .I5(\sig_strbgen_addr_ireg2_reg[2] ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hEFFEFEEF00000000)) 
    \sig_xfer_strt_strb_ireg3[27]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[27] ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[27]_0 ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[27]_1 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[27]_2 ),
        .I4(Q[2]),
        .I5(sig_end_offset_un[2]),
        .O(\sig_xfer_strt_strb_ireg3[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF5F7000000000000)) 
    \sig_xfer_strt_strb_ireg3[28]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(\sig_xfer_strt_strb_ireg3_reg[10] ),
        .I3(Q[1]),
        .I4(sig_end_offset_un[3]),
        .I5(\sig_strbgen_addr_ireg2_reg[2] ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hD0D00000D0000000)) 
    \sig_xfer_strt_strb_ireg3[29]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3[30]_i_2_n_0 ),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[0]),
        .I4(\sig_strbgen_addr_ireg2_reg[2] ),
        .I5(sig_end_offset_un[1]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3[18]_i_2_n_0 ),
        .I2(sig_end_offset_un[3]),
        .I3(\sig_xfer_strt_strb_ireg3[21]_i_2_n_0 ),
        .I4(sig_end_offset_un[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hDF00000000000000)) 
    \sig_xfer_strt_strb_ireg3[30]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3[30]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(sig_end_offset_un[3]),
        .I4(\sig_strbgen_addr_ireg2_reg[2] ),
        .I5(sig_end_offset_un[1]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sig_xfer_strt_strb_ireg3[30]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\sig_xfer_strt_strb_ireg3[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_xfer_strt_strb_ireg3[31]_i_1 
       (.I0(sig_end_offset_un[0]),
        .I1(\sig_strbgen_addr_ireg2_reg[2] ),
        .I2(sig_end_offset_un[1]),
        .I3(sig_end_offset_un[3]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hFF690000)) 
    \sig_xfer_strt_strb_ireg3[31]_i_3 
       (.I0(\sig_xfer_strt_strb_ireg3_reg[27]_1 ),
        .I1(\sig_xfer_strt_strb_ireg3_reg[27]_2 ),
        .I2(Q[2]),
        .I3(\sig_xfer_strt_strb_ireg3_reg[27] ),
        .I4(sig_end_offset_un[2]),
        .O(\sig_strbgen_addr_ireg2_reg[2] ));
  LUT6 #(
    .INIT(64'h4444444444404040)) 
    \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[3] ),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[1]),
        .I4(sig_end_offset_un[0]),
        .I5(\sig_xfer_strt_strb_ireg3[21]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \sig_xfer_strt_strb_ireg3[4]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[3] ),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[22]_i_2_n_0 ),
        .I4(sig_end_offset_un[3]),
        .I5(\sig_xfer_strt_strb_ireg3[21]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[5]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3[22]_i_2_n_0 ),
        .I2(sig_end_offset_un[3]),
        .I3(\sig_xfer_strt_strb_ireg3[21]_i_2_n_0 ),
        .I4(sig_end_offset_un[0]),
        .I5(\sig_xfer_strt_strb_ireg3[23]_i_2_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h4045404540450000)) 
    \sig_xfer_strt_strb_ireg3[6]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3[22]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(sig_end_offset_un[3]),
        .I5(\sig_xfer_strt_strb_ireg3[23]_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h1110111111101010)) 
    \sig_xfer_strt_strb_ireg3[7]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(sig_end_offset_un[3]),
        .I3(\sig_xfer_strt_strb_ireg3[23]_i_2_n_0 ),
        .I4(sig_end_offset_un[0]),
        .I5(sig_end_offset_un[2]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h1510151015100000)) 
    \sig_xfer_strt_strb_ireg3[8]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(\sig_xfer_strt_strb_ireg3[26]_i_2_n_0 ),
        .I4(sig_end_offset_un[3]),
        .I5(sig_end_offset_un[2]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h4440444444404040)) 
    \sig_xfer_strt_strb_ireg3[9]_i_1 
       (.I0(Q[4]),
        .I1(\sig_xfer_strt_strb_ireg3[26]_i_2_n_0 ),
        .I2(sig_end_offset_un[3]),
        .I3(sig_end_offset_un[2]),
        .I4(sig_end_offset_un[0]),
        .I5(\sig_xfer_strt_strb_ireg3[27]_i_2_n_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wr_status_cntl" *) 
module design_1_axi_dma_0_0_axi_datamover_wr_status_cntl
   (FIFO_Full_reg,
    sig_halt_reg,
    wsc2stat_status_valid,
    wsc2stat_status,
    sig_wdc_status_going_full,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 ,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bready,
    sig_wsc2rst_stop_cmplt,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_halt_reg_reg_0,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    sig_stat2wsc_status_ready,
    addr2data_addr_posted,
    m_axi_s2mm_bresp,
    in,
    m_axi_s2mm_bvalid,
    sig_data2wsc_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    addr2stat_calc_error);
  output FIFO_Full_reg;
  output sig_halt_reg;
  output wsc2stat_status_valid;
  output [17:0]wsc2stat_status;
  output sig_wdc_status_going_full;
  output [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  output sig_inhibit_rdy_n;
  output m_axi_s2mm_bready;
  output sig_wsc2rst_stop_cmplt;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_halt_reg_reg_0;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input sig_stat2wsc_status_ready;
  input addr2data_addr_posted;
  input [1:0]m_axi_s2mm_bresp;
  input [16:0]in;
  input m_axi_s2mm_bvalid;
  input sig_data2wsc_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input addr2stat_calc_error;

  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_2 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  wire I_WRESP_STATUS_FIFO_n_0;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire I_WRESP_STATUS_FIFO_n_4;
  wire I_WRESP_STATUS_FIFO_n_6;
  wire I_WRESP_STATUS_FIFO_n_8;
  wire addr2data_addr_posted;
  wire addr2stat_calc_error;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire p_0_in;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire [20:4]sig_dcntl_sfifo_out;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg;
  wire sig_wdc_status_going_full;
  wire sig_wsc2rst_stop_cmplt;
  wire [17:0]wsc2stat_status;
  wire wsc2stat_status_valid;

  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_2 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4 }),
        .E(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (sig_rd_empty),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ),
        .Q(sig_wdc_statcnt_reg),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_dcntl_sfifo_out),
        .p_0_in(p_0_in),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(I_WRESP_STATUS_FIFO_n_8),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .wsc2stat_status(wsc2stat_status[0]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(wsc2stat_status[3]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[16]),
        .Q(wsc2stat_status[13]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[17]),
        .Q(wsc2stat_status[14]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[18]),
        .Q(wsc2stat_status[15]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[19]),
        .Q(wsc2stat_status[16]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[7]),
        .Q(wsc2stat_status[4]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[8]),
        .Q(wsc2stat_status[5]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[9]),
        .Q(wsc2stat_status[6]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[10]),
        .Q(wsc2stat_status[7]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[11]),
        .Q(wsc2stat_status[8]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[12]),
        .Q(wsc2stat_status[9]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[13]),
        .Q(wsc2stat_status[10]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[14]),
        .Q(wsc2stat_status[11]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[15]),
        .Q(wsc2stat_status[12]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_0),
        .Q(wsc2stat_status[1]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[20]),
        .Q(wsc2stat_status[17]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(wsc2stat_status[0]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_0_in),
        .Q(sig_coelsc_reg_empty),
        .S(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(wsc2stat_status_valid),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_1),
        .Q(wsc2stat_status[2]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_2,I_WRESP_STATUS_FIFO_n_3,I_WRESP_STATUS_FIFO_n_4}),
        .E(I_WRESP_STATUS_FIFO_n_6),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_1),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_rd_empty),
        .Q(sig_addr_posted_cntr_reg),
        .addr2data_addr_posted(addr2data_addr_posted),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_dcntl_sfifo_out[4]),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_done(sig_init_done),
        .sig_init_reg_reg_0(I_WRESP_STATUS_FIFO_n_8),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .wsc2stat_status(wsc2stat_status[2:1]));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[34]_i_1 
       (.I0(wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr_reg[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_6),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_6),
        .D(I_WRESP_STATUS_FIFO_n_4),
        .Q(sig_addr_posted_cntr_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_6),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(sig_addr_posted_cntr_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_6),
        .D(I_WRESP_STATUS_FIFO_n_2),
        .Q(sig_addr_posted_cntr_reg[3]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0004000100000000)) 
    sig_halt_cmplt_i_2__0
       (.I0(sig_addr_posted_cntr_reg[1]),
        .I1(sig_addr_posted_cntr_reg[0]),
        .I2(sig_addr_posted_cntr_reg[2]),
        .I3(sig_addr_posted_cntr_reg[3]),
        .I4(addr2stat_calc_error),
        .I5(sig_halt_reg_dly3),
        .O(sig_wsc2rst_stop_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_reg_0),
        .Q(sig_halt_reg),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4 ),
        .Q(sig_wdc_statcnt_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3 ),
        .Q(sig_wdc_statcnt_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_2 ),
        .Q(sig_wdc_statcnt_reg[3]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1__0
       (.I0(sig_wdc_statcnt_reg[3]),
        .I1(sig_wdc_statcnt_reg[2]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wrdata_cntl" *) 
module design_1_axi_dma_0_0_axi_datamover_wrdata_cntl
   (FIFO_Full_reg,
    sig_data2addr_stop_req,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_data2wsc_valid,
    in,
    lsig_eop_reg,
    sig_inhibit_rdy_n,
    E,
    sig_wdc2ibtt_tready,
    sig_sready_stop_reg_reg,
    sig_halt_reg_dly3_reg_0,
    sig_data2mstr_cmd_ready,
    sig_data2skid_wvalid,
    sig_data2rst_stop_cmplt,
    sig_data2skid_wlast,
    sig_single_dbeat_reg_0,
    sig_last_skid_mux_out,
    \sig_strb_skid_reg_reg[31] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_halt_reg_reg_0,
    \GEN_INDET_BTT.lsig_eop_reg_reg_0 ,
    sig_mstr2data_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    out,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ,
    sig_stop_request,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1 ,
    sig_ibtt2wdc_tlast,
    sig_push_to_wsc_reg_0,
    sig_inhibit_rdy_n_0,
    sig_stat2wsc_status_ready,
    wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_0,
    addr2data_addr_posted,
    \sig_strb_reg_out_reg[31] ,
    sig_last_reg_out_reg,
    sig_last_skid_reg,
    sig_next_calc_error_reg_reg_0,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 ,
    Q);
  output FIFO_Full_reg;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output sig_data2wsc_valid;
  output [16:0]in;
  output lsig_eop_reg;
  output sig_inhibit_rdy_n;
  output [0:0]E;
  output sig_wdc2ibtt_tready;
  output sig_sready_stop_reg_reg;
  output sig_halt_reg_dly3_reg_0;
  output sig_data2mstr_cmd_ready;
  output sig_data2skid_wvalid;
  output sig_data2rst_stop_cmplt;
  output sig_data2skid_wlast;
  output [31:0]sig_single_dbeat_reg_0;
  output sig_last_skid_mux_out;
  output [31:0]\sig_strb_skid_reg_reg[31] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_halt_reg_reg_0;
  input \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  input sig_mstr2data_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input out;
  input \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ;
  input sig_stop_request;
  input [5:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1 ;
  input sig_ibtt2wdc_tlast;
  input sig_push_to_wsc_reg_0;
  input sig_inhibit_rdy_n_0;
  input sig_stat2wsc_status_ready;
  input wsc2stat_status_valid;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_0;
  input addr2data_addr_posted;
  input [31:0]\sig_strb_reg_out_reg[31] ;
  input sig_last_reg_out_reg;
  input sig_last_skid_reg;
  input [12:0]sig_next_calc_error_reg_reg_0;
  input [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 ;
  input [31:0]Q;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_9_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_7_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_8_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ;
  wire [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ;
  wire [5:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ;
  wire \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  wire [31:0]Q;
  wire addr2data_addr_posted;
  wire [16:0]in;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire [0:0]lsig_start_vect;
  wire m_axi_s2mm_aclk;
  wire out;
  wire sig_addr_chan_rdy0;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1__0_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire [85:4]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2rst_stop_cmplt;
  wire sig_data2skid_wlast;
  wire sig_data2skid_wvalid;
  wire sig_data2wsc_calc_err_i_1_n_0;
  wire sig_data2wsc_calc_err_i_2_n_0;
  wire sig_data2wsc_cmd_cmplt_i_1_n_0;
  wire sig_data2wsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[6]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_n_0 ;
  wire sig_dbeat_cntr_eq_0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg_n_0;
  wire sig_good_mmap_dbeat10_out;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_dly3_reg_0;
  wire sig_halt_reg_reg_0;
  wire sig_ibtt2wdc_tlast;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_last_dbeat_i_3__0_n_0;
  wire sig_last_dbeat_i_5_n_0;
  wire sig_last_dbeat_i_6_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_reg_out_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_3_n_0;
  wire [12:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_sequential_reg;
  wire [31:0]sig_next_strt_strb_reg;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1__0_n_0;
  wire sig_push_to_wsc_i_1__0_n_0;
  wire sig_push_to_wsc_reg_0;
  wire [30:1]sig_sfhalt_next_strt_strb;
  wire sig_single_dbeat_i_3_n_0;
  wire sig_single_dbeat_i_4_n_0;
  wire sig_single_dbeat_i_5_n_0;
  wire [31:0]sig_single_dbeat_reg_0;
  wire sig_single_dbeat_reg_n_0;
  wire sig_sready_stop_reg_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stop_request;
  wire sig_stop_wvalid;
  wire \sig_strb_reg_out[31]_i_3_n_0 ;
  wire [31:0]\sig_strb_reg_out_reg[31] ;
  wire [31:0]\sig_strb_skid_reg_reg[31] ;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;
  wire sig_wdc_status_going_full;
  wire wsc2stat_status_valid;
  wire [3:1]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_O_UNCONNECTED ;

  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .Q(sig_dbeat_cntr),
        .addr2data_addr_posted(addr2data_addr_posted),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[85:83],sig_cmd_fifo_data_out[8:4]}),
        .sig_addr_chan_rdy0(sig_addr_chan_rdy0),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[6]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[6] ({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 }),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_last_dbeat_reg_n_0),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .sig_dqual_reg_empty_reg_2(sig_data2addr_stop_req),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_single_dbeat_i_3_n_0),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_n_0),
        .sig_good_mmap_dbeat10_out(sig_good_mmap_dbeat10_out),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_last_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_i_6_n_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_i_3__0_n_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_i_3_n_0),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s_ready_dup_i_2__2(sig_halt_reg_dly3),
        .sig_single_dbeat_reg(sig_single_dbeat_reg_n_0),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stop_wvalid(sig_stop_wvalid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .wsc2stat_status_valid(wsc2stat_status_valid));
  design_1_axi_dma_0_0_axi_datamover_strb_gen2 \GEN_INDET_BTT.I_STRT_STRB_GEN 
       (.D({sig_sfhalt_next_strt_strb[30:16],sig_sfhalt_next_strt_strb[14:1],lsig_start_vect}),
        .out(sig_cmd_fifo_data_out[8:4]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[13]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[12]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[11]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[10]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_1 
       (.I0(lsig_end_of_cmd_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_4 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[15]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_5 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[14]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1 [3]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1 [2]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1 [1]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1 [0]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[5]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1 [3]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_7 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[4]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1 [2]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_8 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[3]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1 [1]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_9 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[2]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1 [0]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2AFF)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 
       (.I0(lsig_end_of_cmd_reg),
        .I1(sig_wdc2ibtt_tready),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1 [5]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1 [4]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[9]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[8]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_7 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[7]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1 [5]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_8 
       (.I0(lsig_end_of_cmd_reg),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I2(sig_wdc2ibtt_tready),
        .I3(in[6]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1 [4]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7 ),
        .Q(in[2]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ),
        .Q(in[12]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ),
        .Q(in[13]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_7 ),
        .Q(in[14]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_6 ),
        .Q(in[15]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ),
        .CO({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_CO_UNCONNECTED [3:1],\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_O_UNCONNECTED [3:2],\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_3_n_7 }),
        .S({1'b0,1'b0,\GEN_INDET_BTT.lsig_byte_cntr[13]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6 ),
        .Q(in[3]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5 ),
        .Q(in[4]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4 ),
        .Q(in[5]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 }),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ),
        .Q(in[6]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ),
        .Q(in[7]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ),
        .Q(in[8]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ),
        .Q(in[9]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 }),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_7_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ),
        .Q(in[10]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_0 ),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ),
        .Q(in[11]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF7778000)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 
       (.I0(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I1(sig_wdc2ibtt_tready),
        .I2(sig_ibtt2wdc_tlast),
        .I3(sig_next_cmd_cmplt_reg),
        .I4(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ),
        .Q(lsig_end_of_cmd_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg_0 ),
        .Q(lsig_eop_reg),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1 
       (.I0(lsig_eop_reg),
        .I1(sig_next_calc_error_reg),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hD9996664)) 
    \sig_addr_posted_cntr[0]_i_1__0 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'hCCC2BCCC)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(addr2data_addr_posted),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'hAAA8EAAA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(addr2data_addr_posted),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1__0_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000E200F000F000)) 
    sig_data2wsc_calc_err_i_1
       (.I0(in[0]),
        .I1(sig_push_err2wsc),
        .I2(sig_next_calc_error_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_data2wsc_calc_err_i_2_n_0),
        .I5(sig_next_calc_error_reg_i_3_n_0),
        .O(sig_data2wsc_calc_err_i_1_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    sig_data2wsc_calc_err_i_2
       (.I0(sig_push_err2wsc),
        .I1(sig_data2wsc_valid),
        .I2(sig_push_to_wsc_reg_0),
        .I3(sig_inhibit_rdy_n_0),
        .O(sig_data2wsc_calc_err_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_calc_err_i_1_n_0),
        .Q(in[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000E200F000F000)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(in[1]),
        .I1(sig_push_err2wsc),
        .I2(sig_next_cmd_cmplt_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_data2wsc_calc_err_i_2_n_0),
        .I5(sig_next_calc_error_reg_i_3_n_0),
        .O(sig_data2wsc_cmd_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_cmd_cmplt_i_1_n_0),
        .Q(in[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[261]_i_1 
       (.I0(sig_wdc2ibtt_tready),
        .I1(out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_dbeat_cntr[6]_i_2 
       (.I0(sig_dbeat_cntr[0]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_dbeat_cntr[7]_i_3__0 
       (.I0(sig_dbeat_cntr[4]),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[3]),
        .I5(sig_dbeat_cntr[5]),
        .O(\sig_dbeat_cntr[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF010000)) 
    sig_halt_cmplt_i_3
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_next_calc_error_reg),
        .I4(sig_halt_reg_dly3),
        .O(sig_data2rst_stop_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_reg_0),
        .Q(sig_data2addr_stop_req),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sig_last_dbeat_i_3__0
       (.I0(sig_last_dbeat_i_5_n_0),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[6]),
        .I3(sig_dbeat_cntr[5]),
        .I4(sig_dbeat_cntr[4]),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_last_dbeat_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    sig_last_dbeat_i_5
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[2]),
        .O(sig_last_dbeat_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_dbeat_i_6
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_sequential_reg),
        .O(sig_last_dbeat_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_last_mmap_dbeat_reg_i_1__1
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg_i_3_n_0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    sig_last_reg_out_i_1__3
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_eq_0),
        .I2(sig_last_reg_out_reg),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_last_reg_out_i_2
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[3]),
        .I5(\sig_dbeat_cntr[6]_i_2_n_0 ),
        .O(sig_dbeat_cntr_eq_0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_skid_reg_i_1__1
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_eq_0),
        .O(sig_data2skid_wlast));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000010101000)) 
    sig_m_valid_dup_i_2__2
       (.I0(sig_addr_chan_rdy0),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_data2addr_stop_req),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .I5(sig_stop_wvalid),
        .O(sig_data2skid_wvalid));
  LUT2 #(
    .INIT(4'h7)) 
    sig_next_calc_error_reg_i_3
       (.I0(sig_dbeat_cntr_eq_0),
        .I1(sig_good_mmap_dbeat10_out),
        .O(sig_next_calc_error_reg_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[85]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[84]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[83]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(lsig_start_vect),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[10]),
        .Q(sig_next_strt_strb_reg[10]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[11]),
        .Q(sig_next_strt_strb_reg[11]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[12]),
        .Q(sig_next_strt_strb_reg[12]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[13]),
        .Q(sig_next_strt_strb_reg[13]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[14]),
        .Q(sig_next_strt_strb_reg[14]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(sig_next_strt_strb_reg[15]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[16]),
        .Q(sig_next_strt_strb_reg[16]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[17]),
        .Q(sig_next_strt_strb_reg[17]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[18]),
        .Q(sig_next_strt_strb_reg[18]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[19]),
        .Q(sig_next_strt_strb_reg[19]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[1]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[20]),
        .Q(sig_next_strt_strb_reg[20]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[21]),
        .Q(sig_next_strt_strb_reg[21]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[22]),
        .Q(sig_next_strt_strb_reg[22]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[23]),
        .Q(sig_next_strt_strb_reg[23]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[24]),
        .Q(sig_next_strt_strb_reg[24]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[25]),
        .Q(sig_next_strt_strb_reg[25]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[26]),
        .Q(sig_next_strt_strb_reg[26]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[27]),
        .Q(sig_next_strt_strb_reg[27]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[28]),
        .Q(sig_next_strt_strb_reg[28]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[29]),
        .Q(sig_next_strt_strb_reg[29]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[2]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[30]),
        .Q(sig_next_strt_strb_reg[30]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b1),
        .Q(sig_next_strt_strb_reg[31]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[3]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[4]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[5]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[6]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[7]),
        .Q(sig_next_strt_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[8]),
        .Q(sig_next_strt_strb_reg[8]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[9]),
        .Q(sig_next_strt_strb_reg[9]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_push_err2wsc_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_push_err2wsc),
        .I2(sig_next_calc_error_reg),
        .I3(sig_ld_new_cmd_reg),
        .O(sig_push_err2wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1__0_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAA200AAAAAAAA)) 
    sig_push_to_wsc_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_inhibit_rdy_n_0),
        .I2(sig_push_to_wsc_reg_0),
        .I3(sig_data2wsc_valid),
        .I4(sig_push_err2wsc),
        .I5(sig_next_calc_error_reg_i_3_n_0),
        .O(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_to_wsc_i_1__0_n_0),
        .Q(sig_data2wsc_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    sig_s_ready_dup_i_2__2
       (.I0(sig_stop_wvalid),
        .I1(sig_dqual_reg_empty_reg_0),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_addr_chan_rdy0),
        .I5(sig_data2addr_stop_req),
        .O(sig_wdc2ibtt_tready));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    sig_s_ready_dup_i_3__1
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .I2(sig_stop_request),
        .O(sig_halt_reg_dly3_reg_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    sig_single_dbeat_i_3
       (.I0(sig_dbeat_cntr[0]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[3]),
        .I4(sig_single_dbeat_i_4_n_0),
        .I5(sig_single_dbeat_i_5_n_0),
        .O(sig_single_dbeat_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_single_dbeat_i_4
       (.I0(sig_dbeat_cntr[4]),
        .I1(sig_dbeat_cntr[5]),
        .O(sig_single_dbeat_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_single_dbeat_i_5
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[7]),
        .O(sig_single_dbeat_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_single_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ),
        .Q(sig_single_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    sig_sready_stop_reg_i_1
       (.I0(sig_stop_request),
        .I1(sig_halt_reg_dly2),
        .I2(sig_halt_reg_dly3),
        .O(sig_sready_stop_reg_reg));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[0]_i_1__3 
       (.I0(Q[0]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [0]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[0]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[10]_i_1__3 
       (.I0(Q[10]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [10]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[10]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [10]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[11]_i_1__3 
       (.I0(Q[11]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [11]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[11]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [11]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[12]_i_1__3 
       (.I0(Q[12]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [12]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[12]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [12]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[13]_i_1__3 
       (.I0(Q[13]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [13]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[13]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [13]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[14]_i_1__3 
       (.I0(Q[14]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [14]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[14]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [14]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[15]_i_1__3 
       (.I0(Q[15]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [15]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[15]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [15]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[16]_i_1__3 
       (.I0(Q[16]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [16]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[16]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [16]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[17]_i_1__3 
       (.I0(Q[17]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [17]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[17]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [17]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[18]_i_1__3 
       (.I0(Q[18]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [18]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[18]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [18]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[19]_i_1__3 
       (.I0(Q[19]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [19]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[19]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [19]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[1]_i_1__3 
       (.I0(Q[1]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [1]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[1]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[20]_i_1__3 
       (.I0(Q[20]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [20]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[20]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [20]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[21]_i_1__3 
       (.I0(Q[21]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [21]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[21]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [21]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[22]_i_1__3 
       (.I0(Q[22]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [22]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[22]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [22]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[23]_i_1__3 
       (.I0(Q[23]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [23]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[23]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [23]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[24]_i_1__3 
       (.I0(Q[24]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [24]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[24]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [24]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[25]_i_1__3 
       (.I0(Q[25]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [25]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[25]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [25]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[26]_i_1__3 
       (.I0(Q[26]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [26]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[26]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [26]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[27]_i_1__3 
       (.I0(Q[27]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [27]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[27]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [27]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[28]_i_1__3 
       (.I0(Q[28]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [28]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[28]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [28]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[29]_i_1__3 
       (.I0(Q[29]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [29]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[29]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [29]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[2]_i_1__3 
       (.I0(Q[2]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [2]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[2]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[30]_i_1__3 
       (.I0(Q[30]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [30]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[30]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [30]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[31]_i_2 
       (.I0(Q[31]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [31]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[31]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [31]));
  LUT3 #(
    .INIT(8'h02)) 
    \sig_strb_reg_out[31]_i_3 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(sig_first_dbeat_reg_n_0),
        .O(\sig_strb_reg_out[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[3]_i_1__3 
       (.I0(Q[3]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [3]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[3]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[4]_i_1__3 
       (.I0(Q[4]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [4]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[4]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[5]_i_1__3 
       (.I0(Q[5]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [5]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[5]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[6]_i_1__3 
       (.I0(Q[6]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [6]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[6]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [6]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[7]_i_1__3 
       (.I0(Q[7]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [7]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[7]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [7]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[8]_i_1__3 
       (.I0(Q[8]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [8]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[8]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [8]));
  LUT6 #(
    .INIT(64'hFFFCCCFCAAAAAAAA)) 
    \sig_strb_reg_out[9]_i_1__3 
       (.I0(Q[9]),
        .I1(\sig_strb_reg_out[31]_i_3_n_0 ),
        .I2(\sig_strb_reg_out_reg[31] [9]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[9]),
        .I5(sig_last_reg_out_reg),
        .O(\sig_strb_skid_reg_reg[31] [9]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[0]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [0]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[0]),
        .O(sig_single_dbeat_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[10]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [10]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[10]),
        .O(sig_single_dbeat_reg_0[10]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[11]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [11]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[11]),
        .O(sig_single_dbeat_reg_0[11]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[12]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [12]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[12]),
        .O(sig_single_dbeat_reg_0[12]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[13]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [13]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[13]),
        .O(sig_single_dbeat_reg_0[13]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[14]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [14]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[14]),
        .O(sig_single_dbeat_reg_0[14]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[15]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [15]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[15]),
        .O(sig_single_dbeat_reg_0[15]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[16]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [16]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[16]),
        .O(sig_single_dbeat_reg_0[16]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[17]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [17]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[17]),
        .O(sig_single_dbeat_reg_0[17]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[18]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [18]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[18]),
        .O(sig_single_dbeat_reg_0[18]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[19]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [19]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[19]),
        .O(sig_single_dbeat_reg_0[19]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[1]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [1]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[1]),
        .O(sig_single_dbeat_reg_0[1]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[20]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [20]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[20]),
        .O(sig_single_dbeat_reg_0[20]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[21]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [21]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[21]),
        .O(sig_single_dbeat_reg_0[21]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[22]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [22]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[22]),
        .O(sig_single_dbeat_reg_0[22]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[23]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [23]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[23]),
        .O(sig_single_dbeat_reg_0[23]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[24]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [24]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[24]),
        .O(sig_single_dbeat_reg_0[24]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[25]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [25]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[25]),
        .O(sig_single_dbeat_reg_0[25]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[26]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [26]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[26]),
        .O(sig_single_dbeat_reg_0[26]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[27]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [27]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[27]),
        .O(sig_single_dbeat_reg_0[27]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[28]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [28]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[28]),
        .O(sig_single_dbeat_reg_0[28]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[29]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [29]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[29]),
        .O(sig_single_dbeat_reg_0[29]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[2]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [2]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[2]),
        .O(sig_single_dbeat_reg_0[2]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[30]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [30]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[30]),
        .O(sig_single_dbeat_reg_0[30]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[31]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [31]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[31]),
        .O(sig_single_dbeat_reg_0[31]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[3]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [3]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[3]),
        .O(sig_single_dbeat_reg_0[3]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[4]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [4]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[4]),
        .O(sig_single_dbeat_reg_0[4]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[5]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [5]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[5]),
        .O(sig_single_dbeat_reg_0[5]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[6]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [6]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[6]),
        .O(sig_single_dbeat_reg_0[6]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[7]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [7]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[7]),
        .O(sig_single_dbeat_reg_0[7]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[8]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [8]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[8]),
        .O(sig_single_dbeat_reg_0[8]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[9]_i_1__1 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[31] [9]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_strt_strb_reg[9]),
        .O(sig_single_dbeat_reg_0[9]));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_ENABLE_MULTI_CHANNEL = "0" *) (* C_FAMILY = "zynq" *) 
(* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_MM2S_DRE = "0" *) (* C_INCLUDE_MM2S_SF = "1" *) 
(* C_INCLUDE_S2MM = "1" *) (* C_INCLUDE_S2MM_DRE = "0" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "1" *) (* C_INCREASE_THROUGHPUT = "0" *) (* C_INSTANCE = "axi_dma" *) 
(* C_MICRO_DMA = "0" *) (* C_MM2S_BURST_SIZE = "2" *) (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "256" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) (* C_M_AXI_MM2S_DATA_WIDTH = "256" *) 
(* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "256" *) (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
(* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_NUM_MM2S_CHANNELS = "1" *) (* C_NUM_S2MM_CHANNELS = "1" *) 
(* C_PRMRY_IS_ACLK_ASYNC = "0" *) (* C_S2MM_BURST_SIZE = "16" *) (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) 
(* C_SG_LENGTH_WIDTH = "14" *) (* C_SG_USE_STSAPP_LENGTH = "0" *) (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
(* C_S_AXIS_S2MM_TDATA_WIDTH = "256" *) (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
(* ORIG_REF_NAME = "axi_dma" *) (* downgradeipidentifiedwarnings = "yes" *) 
module design_1_axi_dma_0_0_axi_dma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awuser,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_aruser,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tid,
    m_axis_mm2s_tdest,
    mm2s_cntrl_reset_out_n,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tready,
    m_axis_mm2s_cntrl_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tid,
    s_axis_s2mm_tdest,
    s2mm_sts_reset_out_n,
    s_axis_s2mm_sts_tdata,
    s_axis_s2mm_sts_tkeep,
    s_axis_s2mm_sts_tvalid,
    s_axis_s2mm_sts_tready,
    s_axis_s2mm_sts_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_dma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [9:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [9:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  output [3:0]m_axi_sg_awuser;
  output m_axi_sg_awvalid;
  input m_axi_sg_awready;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_wvalid;
  input m_axi_sg_wready;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_bvalid;
  output m_axi_sg_bready;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output [3:0]m_axi_sg_aruser;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output [3:0]m_axi_mm2s_aruser;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [255:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [255:0]m_axis_mm2s_tdata;
  output [31:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [3:0]m_axis_mm2s_tuser;
  output [4:0]m_axis_mm2s_tid;
  output [4:0]m_axis_mm2s_tdest;
  output mm2s_cntrl_reset_out_n;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  output m_axis_mm2s_cntrl_tvalid;
  input m_axis_mm2s_cntrl_tready;
  output m_axis_mm2s_cntrl_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output [3:0]m_axi_s2mm_awuser;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [255:0]m_axi_s2mm_wdata;
  output [31:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [255:0]s_axis_s2mm_tdata;
  input [31:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tuser;
  input [4:0]s_axis_s2mm_tid;
  input [4:0]s_axis_s2mm_tdest;
  output s2mm_sts_reset_out_n;
  input [31:0]s_axis_s2mm_sts_tdata;
  input [3:0]s_axis_s2mm_sts_tkeep;
  input s_axis_s2mm_sts_tvalid;
  output s_axis_s2mm_sts_tready;
  input s_axis_s2mm_sts_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [31:0]axi_dma_tstvec;

  wire \<const0> ;
  wire \<const1> ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_count0 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_disable_delay1_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_cnt0 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_thresh_count1__1 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_count0 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_disable_delay0_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_dly_fast_cnt0 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_thresh_count1__1 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/cmnds_queued_shift0 ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i1 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d1 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d2 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data1 ;
  wire [0:0]\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/cmnds_queued_shift ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/cmnds_queued_shift0 ;
  wire [0:0]\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_cs ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_ns0__2 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i17_out ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_169 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_170 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_171 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_172 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_173 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_174 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_175 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_176 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_177 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_178 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_179 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_180 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_181 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_182 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_183 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_184 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_185 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_186 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_187 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_188 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_189 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_190 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_191 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_192 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_193 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_194 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_2 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_271 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_280 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_289 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_298 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_4 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_402 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_404 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_405 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_406 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_413 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_414 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_415 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_416 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_417 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_418 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_419 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_420 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_421 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_422 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_423 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_424 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_425 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_426 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_57 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_58 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_59 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_60 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_61 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_62 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_63 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_64 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_65 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_66 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_67 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_68 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_69 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_70 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_71 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_72 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_73 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_74 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_75 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_76 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_77 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_78 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_79 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_80 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_81 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_82 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_42 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_43 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_8 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_9 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_0 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_3 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_32 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_33 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_8 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_9 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_3 ;
  wire I_AXI_DMA_REG_MODULE_n_1;
  wire I_AXI_DMA_REG_MODULE_n_10;
  wire I_AXI_DMA_REG_MODULE_n_11;
  wire I_AXI_DMA_REG_MODULE_n_12;
  wire I_AXI_DMA_REG_MODULE_n_132;
  wire I_AXI_DMA_REG_MODULE_n_136;
  wire I_AXI_DMA_REG_MODULE_n_140;
  wire I_AXI_DMA_REG_MODULE_n_144;
  wire I_AXI_DMA_REG_MODULE_n_145;
  wire I_AXI_DMA_REG_MODULE_n_147;
  wire I_AXI_DMA_REG_MODULE_n_148;
  wire I_AXI_DMA_REG_MODULE_n_150;
  wire I_AXI_DMA_REG_MODULE_n_151;
  wire I_AXI_DMA_REG_MODULE_n_152;
  wire I_AXI_DMA_REG_MODULE_n_153;
  wire I_AXI_DMA_REG_MODULE_n_154;
  wire I_AXI_DMA_REG_MODULE_n_155;
  wire I_AXI_DMA_REG_MODULE_n_156;
  wire I_AXI_DMA_REG_MODULE_n_157;
  wire I_AXI_DMA_REG_MODULE_n_158;
  wire I_AXI_DMA_REG_MODULE_n_159;
  wire I_AXI_DMA_REG_MODULE_n_160;
  wire I_AXI_DMA_REG_MODULE_n_161;
  wire I_AXI_DMA_REG_MODULE_n_162;
  wire I_AXI_DMA_REG_MODULE_n_163;
  wire I_AXI_DMA_REG_MODULE_n_164;
  wire I_AXI_DMA_REG_MODULE_n_165;
  wire I_AXI_DMA_REG_MODULE_n_166;
  wire I_AXI_DMA_REG_MODULE_n_167;
  wire I_AXI_DMA_REG_MODULE_n_2;
  wire I_AXI_DMA_REG_MODULE_n_3;
  wire I_AXI_DMA_REG_MODULE_n_4;
  wire I_AXI_DMA_REG_MODULE_n_42;
  wire I_AXI_DMA_REG_MODULE_n_43;
  wire I_AXI_DMA_REG_MODULE_n_44;
  wire I_AXI_DMA_REG_MODULE_n_45;
  wire I_AXI_DMA_REG_MODULE_n_48;
  wire I_AXI_DMA_REG_MODULE_n_49;
  wire I_AXI_DMA_REG_MODULE_n_5;
  wire I_AXI_DMA_REG_MODULE_n_6;
  wire I_AXI_DMA_REG_MODULE_n_7;
  wire I_AXI_DMA_REG_MODULE_n_8;
  wire I_AXI_DMA_REG_MODULE_n_9;
  wire I_PRMRY_DATAMOVER_n_14;
  wire I_PRMRY_DATAMOVER_n_18;
  wire I_PRMRY_DATAMOVER_n_19;
  wire I_PRMRY_DATAMOVER_n_20;
  wire I_PRMRY_DATAMOVER_n_21;
  wire I_PRMRY_DATAMOVER_n_22;
  wire I_PRMRY_DATAMOVER_n_23;
  wire I_PRMRY_DATAMOVER_n_24;
  wire I_PRMRY_DATAMOVER_n_25;
  wire I_PRMRY_DATAMOVER_n_26;
  wire I_PRMRY_DATAMOVER_n_27;
  wire I_PRMRY_DATAMOVER_n_28;
  wire I_PRMRY_DATAMOVER_n_29;
  wire I_PRMRY_DATAMOVER_n_30;
  wire I_PRMRY_DATAMOVER_n_31;
  wire I_PRMRY_DATAMOVER_n_32;
  wire I_RST_MODULE_n_21;
  wire I_RST_MODULE_n_22;
  wire I_RST_MODULE_n_26;
  wire I_RST_MODULE_n_30;
  wire I_RST_MODULE_n_31;
  wire I_RST_MODULE_n_32;
  wire I_RST_MODULE_n_33;
  wire I_RST_MODULE_n_34;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit1_out ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit20_out ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new ;
  wire \I_SG_FETCH_QUEUE/counter0 ;
  wire \I_SG_FETCH_QUEUE/ftch_stale_desc0__0 ;
  wire [31:31]\I_SG_FETCH_QUEUE/p_2_out ;
  wire [31:6]axi2ip_wrdata;
  wire [5:0]\^axi_dma_tstvec ;
  wire axi_lite_reset_n;
  wire axi_resetn;
  wire [31:6]ch1_fetch_address_i;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire [31:6]ch2_fetch_address_i;
  wire ch2_ftch_queue_empty;
  wire dm_m_axi_sg_aresetn;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire [64:64]ftch_cmnd_data;
  wire ftch_error;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire m_axi_mm2s_aresetn;
  wire [0:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [2:0]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [255:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_aresetn;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [4:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [2:0]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [255:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [31:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axi_sg_aclk;
  wire [31:6]\^m_axi_sg_araddr ;
  wire [0:0]\^m_axi_sg_arburst ;
  wire m_axi_sg_aresetn;
  wire [2:2]\^m_axi_sg_arlen ;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [31:3]\^m_axi_sg_awaddr ;
  wire m_axi_sg_awready;
  wire [1:1]\^m_axi_sg_awsize ;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_hrdresetn;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [0:0]\^m_axi_sg_wstrb ;
  wire m_axi_sg_wvalid;
  wire [96:0]m_axis_mm2s_ftch_tdata_new;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [255:0]m_axis_mm2s_tdata;
  wire [31:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire [96:0]m_axis_s2mm_ftch_tdata_new;
  wire m_axis_s2mm_ftch_tvalid_new;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire mm2s_all_idle;
  wire mm2s_cntrl_reset_out_n;
  wire [31:6]mm2s_curdesc;
  wire mm2s_desc_flush;
  wire mm2s_dly_irq_set;
  wire [28:0]mm2s_dmacr;
  wire mm2s_ftch_idle;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  wire [7:0]mm2s_irqdelay_status;
  wire [7:0]mm2s_irqthresh_status;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_prmry_resetn;
  wire mm2s_scndry_resetn;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire mm2s_sts_received;
  wire mm2s_updt_decerr_set;
  wire mm2s_updt_idle;
  wire mm2s_updt_interr_set;
  wire mm2s_updt_slverr_set;
  wire p_0_in;
  wire p_0_in_0;
  wire packet_in_progress;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire rdy;
  wire s2mm_all_idle;
  wire [31:6]s2mm_curdesc;
  wire s2mm_desc_flush;
  wire s2mm_desc_flush_i0;
  wire s2mm_dly_irq_set;
  wire [28:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_introut;
  wire s2mm_ioc_irq_set;
  wire [7:0]s2mm_irqdelay_status;
  wire [7:0]s2mm_irqthresh_status;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_prmry_resetn;
  wire s2mm_scndry_resetn;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire s2mm_stop_i0_out;
  wire s2mm_sts_received;
  wire s2mm_sts_reset_out_n;
  wire s2mm_tailpntr_updated;
  wire s2mm_updt_decerr_set;
  wire s2mm_updt_interr_set;
  wire s2mm_updt_slverr_set;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [26:26]s_axis_mm2s_cmd_tdata_split;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire [31:6]s_axis_mm2s_updtptr_tdata;
  wire s_axis_mm2s_updtptr_tvalid;
  wire [32:0]s_axis_mm2s_updtsts_tdata;
  wire s_axis_mm2s_updtsts_tvalid;
  wire [26:26]s_axis_s2mm_cmd_tdata_split;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [255:0]s_axis_s2mm_tdata;
  wire [31:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire [31:6]s_axis_s2mm_updtptr_tdata;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [31:0]s_axis_s2mm_updtsts_tdata;
  wire s_axis_s2mm_updtsts_tvalid;
  wire soft_reset;
  wire sts2_queue_full;
  wire sts_queue_full;

  assign axi_dma_tstvec[31] = \<const0> ;
  assign axi_dma_tstvec[30] = \<const0> ;
  assign axi_dma_tstvec[29] = \<const0> ;
  assign axi_dma_tstvec[28] = \<const0> ;
  assign axi_dma_tstvec[27] = \<const0> ;
  assign axi_dma_tstvec[26] = \<const0> ;
  assign axi_dma_tstvec[25] = \<const0> ;
  assign axi_dma_tstvec[24] = \<const0> ;
  assign axi_dma_tstvec[23] = \<const0> ;
  assign axi_dma_tstvec[22] = \<const0> ;
  assign axi_dma_tstvec[21] = \<const0> ;
  assign axi_dma_tstvec[20] = \<const0> ;
  assign axi_dma_tstvec[19] = \<const0> ;
  assign axi_dma_tstvec[18] = \<const0> ;
  assign axi_dma_tstvec[17] = \<const0> ;
  assign axi_dma_tstvec[16] = \<const0> ;
  assign axi_dma_tstvec[15] = \<const0> ;
  assign axi_dma_tstvec[14] = \<const0> ;
  assign axi_dma_tstvec[13] = \<const0> ;
  assign axi_dma_tstvec[12] = \<const0> ;
  assign axi_dma_tstvec[11] = \<const0> ;
  assign axi_dma_tstvec[10] = \<const0> ;
  assign axi_dma_tstvec[9] = \<const0> ;
  assign axi_dma_tstvec[8] = \<const0> ;
  assign axi_dma_tstvec[7] = \<const0> ;
  assign axi_dma_tstvec[6] = \<const0> ;
  assign axi_dma_tstvec[5:0] = \^axi_dma_tstvec [5:0];
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3] = \<const0> ;
  assign m_axi_mm2s_arlen[2] = \<const0> ;
  assign m_axi_mm2s_arlen[1] = \<const0> ;
  assign m_axi_mm2s_arlen[0] = \^m_axi_mm2s_arlen [0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \^m_axi_mm2s_arsize [2];
  assign m_axi_mm2s_arsize[1] = \<const0> ;
  assign m_axi_mm2s_arsize[0] = \^m_axi_mm2s_arsize [0];
  assign m_axi_mm2s_aruser[3] = \<const0> ;
  assign m_axi_mm2s_aruser[2] = \<const0> ;
  assign m_axi_mm2s_aruser[1] = \<const0> ;
  assign m_axi_mm2s_aruser[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4:0] = \^m_axi_s2mm_awlen [4:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \^m_axi_s2mm_awsize [2];
  assign m_axi_s2mm_awsize[1] = \<const0> ;
  assign m_axi_s2mm_awsize[0] = \^m_axi_s2mm_awsize [0];
  assign m_axi_s2mm_awuser[3] = \<const0> ;
  assign m_axi_s2mm_awuser[2] = \<const0> ;
  assign m_axi_s2mm_awuser[1] = \<const0> ;
  assign m_axi_s2mm_awuser[0] = \<const0> ;
  assign m_axi_sg_araddr[31:6] = \^m_axi_sg_araddr [31:6];
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \^m_axi_sg_arburst [0];
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const1> ;
  assign m_axi_sg_arcache[0] = \<const1> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \^m_axi_sg_arlen [2];
  assign m_axi_sg_arlen[1] = \^m_axi_sg_arlen [2];
  assign m_axi_sg_arlen[0] = \^m_axi_sg_arlen [2];
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \^m_axi_sg_arlen [2];
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_aruser[3] = \<const0> ;
  assign m_axi_sg_aruser[2] = \<const0> ;
  assign m_axi_sg_aruser[1] = \<const0> ;
  assign m_axi_sg_aruser[0] = \<const0> ;
  assign m_axi_sg_awaddr[31:6] = \^m_axi_sg_awaddr [31:6];
  assign m_axi_sg_awaddr[5] = \<const0> ;
  assign m_axi_sg_awaddr[4:3] = \^m_axi_sg_awaddr [4:3];
  assign m_axi_sg_awaddr[2] = \^m_axi_sg_awaddr [3];
  assign m_axi_sg_awaddr[1] = \<const0> ;
  assign m_axi_sg_awaddr[0] = \<const0> ;
  assign m_axi_sg_awburst[1] = \<const0> ;
  assign m_axi_sg_awburst[0] = \^m_axi_sg_awaddr [3];
  assign m_axi_sg_awcache[3] = \<const0> ;
  assign m_axi_sg_awcache[2] = \<const0> ;
  assign m_axi_sg_awcache[1] = \<const1> ;
  assign m_axi_sg_awcache[0] = \<const1> ;
  assign m_axi_sg_awlen[7] = \<const0> ;
  assign m_axi_sg_awlen[6] = \<const0> ;
  assign m_axi_sg_awlen[5] = \<const0> ;
  assign m_axi_sg_awlen[4] = \<const0> ;
  assign m_axi_sg_awlen[3] = \<const0> ;
  assign m_axi_sg_awlen[2] = \<const0> ;
  assign m_axi_sg_awlen[1] = \<const0> ;
  assign m_axi_sg_awlen[0] = \<const0> ;
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_awsize[2] = \<const0> ;
  assign m_axi_sg_awsize[1] = \^m_axi_sg_awsize [1];
  assign m_axi_sg_awsize[0] = \<const0> ;
  assign m_axi_sg_awuser[3] = \<const0> ;
  assign m_axi_sg_awuser[2] = \<const0> ;
  assign m_axi_sg_awuser[1] = \<const0> ;
  assign m_axi_sg_awuser[0] = \<const0> ;
  assign m_axi_sg_wstrb[3] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[2] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[1] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[0] = \^m_axi_sg_wstrb [0];
  assign m_axis_mm2s_cntrl_tdata[31] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[30] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[29] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[28] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[27] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[26] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[25] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[24] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[23] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[22] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[21] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[20] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[19] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[18] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[17] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[16] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[15] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[14] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[13] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[12] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[11] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[10] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[9] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[8] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[7] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[6] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[5] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[4] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tlast = \<const0> ;
  assign m_axis_mm2s_cntrl_tvalid = \<const0> ;
  assign m_axis_mm2s_tdest[4] = \<const0> ;
  assign m_axis_mm2s_tdest[3] = \<const0> ;
  assign m_axis_mm2s_tdest[2] = \<const0> ;
  assign m_axis_mm2s_tdest[1] = \<const0> ;
  assign m_axis_mm2s_tdest[0] = \<const0> ;
  assign m_axis_mm2s_tid[4] = \<const0> ;
  assign m_axis_mm2s_tid[3] = \<const0> ;
  assign m_axis_mm2s_tid[2] = \<const0> ;
  assign m_axis_mm2s_tid[1] = \<const0> ;
  assign m_axis_mm2s_tid[0] = \<const0> ;
  assign m_axis_mm2s_tuser[3] = \<const0> ;
  assign m_axis_mm2s_tuser[2] = \<const0> ;
  assign m_axis_mm2s_tuser[1] = \<const0> ;
  assign m_axis_mm2s_tuser[0] = \<const0> ;
  assign s_axi_lite_awready = s_axi_lite_wready;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  assign s_axis_s2mm_sts_tready = \<const0> ;
  design_1_axi_dma_0_0_axi_sg \GEN_SG_ENGINE.I_SG_ENGINE 
       (.D({\GEN_SG_ENGINE.I_SG_ENGINE_n_57 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_58 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_59 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_60 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_61 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_62 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_63 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_64 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_65 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_66 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_67 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_68 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_69 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_70 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_71 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_72 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_73 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_74 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_75 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_76 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_77 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_78 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_79 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_80 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_81 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_82 }),
        .E(\GEN_SG_ENGINE.I_SG_ENGINE_n_2 ),
        .\GEN_CH1_FETCH.ch1_active_i_reg (ftch_cmnd_data),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_420 ),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_418 ),
        .\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_419 ),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_417 ),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_415 ),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_416 ),
        .\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg (\^axi_dma_tstvec [4]),
        .\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_426 ),
        .\GEN_CH2_FETCH.ch2_ftch_idle_reg (I_RST_MODULE_n_26),
        .\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_424 ),
        .\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_425 ),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_423 ),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_421 ),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_422 ),
        .\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg (\^axi_dma_tstvec [5]),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] (I_AXI_DMA_REG_MODULE_n_132),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (mm2s_irqdelay_status),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] (I_AXI_DMA_REG_MODULE_n_145),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 (I_AXI_DMA_REG_MODULE_n_144),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] (\GEN_SG_ENGINE.I_SG_ENGINE_n_280 ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] (mm2s_irqthresh_status),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_4 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] (I_AXI_DMA_REG_MODULE_n_136),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] (s2mm_irqdelay_status),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] (I_AXI_DMA_REG_MODULE_n_148),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 (I_AXI_DMA_REG_MODULE_n_147),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] (\GEN_SG_ENGINE.I_SG_ENGINE_n_298 ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] (s2mm_irqthresh_status),
        .\GEN_MM2S.queue_dout_new_reg[64] (\GEN_SG_ENGINE.I_SG_ENGINE_n_406 ),
        .\GEN_MM2S.queue_dout_valid_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_405 ),
        .\GEN_MM2S.queue_dout_valid_reg_0 (I_RST_MODULE_n_30),
        .\GEN_MM2S.queue_empty_new_reg (I_RST_MODULE_n_31),
        .\GEN_MM2S.queue_full_new_reg (\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new ),
        .\GEN_MM2S.queue_full_new_reg_0 (I_RST_MODULE_n_32),
        .\GEN_MM2S.reg1_reg[64] (\I_SG_FETCH_QUEUE/p_2_out ),
        .\GEN_MM2S.reg1_reg[90] (\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit1_out ),
        .\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_402 ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] (ch1_fetch_address_i),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 (mm2s_curdesc),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 (I_AXI_DMA_REG_MODULE_n_158),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg (I_AXI_DMA_REG_MODULE_n_140),
        .\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] (ch2_fetch_address_i),
        .\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 (s2mm_curdesc),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg (I_AXI_DMA_REG_MODULE_n_167),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] (s_axis_mm2s_updtptr_tdata),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_42 ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0] (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_43 ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] ({s_axis_mm2s_updtsts_tdata[32:28],s_axis_mm2s_updtsts_tdata[25:0]}),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0] (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_33 ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] (s_axis_s2mm_updtptr_tdata),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6] (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_32 ),
        .\GEN_S2MM.queue_dout2_new_reg[64] (\GEN_SG_ENGINE.I_SG_ENGINE_n_414 ),
        .\GEN_S2MM.queue_dout2_new_reg[90] ({m_axis_s2mm_ftch_tdata_new[96:71],m_axis_s2mm_ftch_tdata_new[64],m_axis_s2mm_ftch_tdata_new[45:0]}),
        .\GEN_S2MM.queue_dout2_valid_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_413 ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg (I_AXI_DMA_REG_MODULE_n_49),
        .\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 (I_AXI_DMA_REG_MODULE_n_48),
        .Q({m_axis_mm2s_ftch_tdata_new[96:71],m_axis_mm2s_ftch_tdata_new[64],m_axis_mm2s_ftch_tdata_new[58:0]}),
        .S({I_AXI_DMA_REG_MODULE_n_150,I_AXI_DMA_REG_MODULE_n_151,I_AXI_DMA_REG_MODULE_n_152,I_AXI_DMA_REG_MODULE_n_153}),
        .SR(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_delay_count0(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_count0 ),
        .ch1_dly_fast_cnt0(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_cnt0 ),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .\ch1_sg_idle1_inferred__0/i__carry__1 ({I_AXI_DMA_REG_MODULE_n_154,I_AXI_DMA_REG_MODULE_n_155,I_AXI_DMA_REG_MODULE_n_156,I_AXI_DMA_REG_MODULE_n_157}),
        .ch1_thresh_count1__1(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_thresh_count1__1 ),
        .ch2_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ),
        .ch2_delay_count0(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_count0 ),
        .ch2_dly_fast_cnt0(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_dly_fast_cnt0 ),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .\ch2_sg_idle1_inferred__0/i__carry__0 ({I_AXI_DMA_REG_MODULE_n_159,I_AXI_DMA_REG_MODULE_n_160,I_AXI_DMA_REG_MODULE_n_161,I_AXI_DMA_REG_MODULE_n_162}),
        .\ch2_sg_idle1_inferred__0/i__carry__1 ({I_AXI_DMA_REG_MODULE_n_163,I_AXI_DMA_REG_MODULE_n_164,I_AXI_DMA_REG_MODULE_n_165,I_AXI_DMA_REG_MODULE_n_166}),
        .ch2_thresh_count1__1(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_thresh_count1__1 ),
        .cmnds_queued_shift(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/cmnds_queued_shift ),
        .cmnds_queued_shift0(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/cmnds_queued_shift0 ),
        .cmnds_queued_shift0_1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/cmnds_queued_shift0 ),
        .\counter_reg[1] (\I_SG_FETCH_QUEUE/counter0 ),
        .curdesc_lsb_i1(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i1 ),
        .curdesc_lsb_i17_out(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i17_out ),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .dma_decerr_reg(I_AXI_DMA_REG_MODULE_n_3),
        .dma_decerr_reg_0(I_AXI_DMA_REG_MODULE_n_9),
        .dma_interr_reg(I_AXI_DMA_REG_MODULE_n_1),
        .dma_interr_reg_0(I_AXI_DMA_REG_MODULE_n_7),
        .dma_mm2s_error(dma_mm2s_error),
        .dma_s2mm_error(dma_s2mm_error),
        .dma_slverr_reg(I_AXI_DMA_REG_MODULE_n_2),
        .dma_slverr_reg_0(I_AXI_DMA_REG_MODULE_n_8),
        .\dmacr_i_reg[24] (\GEN_SG_ENGINE.I_SG_ENGINE_n_271 ),
        .\dmacr_i_reg[24]_0 (\GEN_SG_ENGINE.I_SG_ENGINE_n_289 ),
        .ftch_error(ftch_error),
        .\ftch_error_addr_reg[31]_0 ({\GEN_SG_ENGINE.I_SG_ENGINE_n_169 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_170 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_171 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_172 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_173 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_174 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_175 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_176 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_177 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_178 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_179 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_180 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_181 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_182 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_183 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_184 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_185 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_186 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_187 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_188 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_189 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_190 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_191 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_192 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_193 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_194 }),
        .ftch_stale_desc0__0(\I_SG_FETCH_QUEUE/ftch_stale_desc0__0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(\^m_axi_sg_araddr ),
        .m_axi_sg_arburst(\^m_axi_sg_arburst ),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_arlen(\^m_axi_sg_arlen ),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr({\^m_axi_sg_awaddr [31:6],\^m_axi_sg_awaddr [4:3]}),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(\^m_axi_sg_awsize ),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_mm2s_ftch_tvalid_new(m_axis_mm2s_ftch_tvalid_new),
        .m_axis_s2mm_ftch_tvalid_new(m_axis_s2mm_ftch_tvalid_new),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_dmacr({mm2s_dmacr[28:27],mm2s_dmacr[25:17],mm2s_dmacr[0]}),
        .mm2s_ftch_idle(mm2s_ftch_idle),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .mm2s_updt_decerr_set(mm2s_updt_decerr_set),
        .mm2s_updt_idle(mm2s_updt_idle),
        .mm2s_updt_interr_set(mm2s_updt_interr_set),
        .mm2s_updt_slverr_set(mm2s_updt_slverr_set),
        .packet_in_progress(packet_in_progress),
        .packet_in_progress_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_404 ),
        .ptr2_queue_full(ptr2_queue_full),
        .ptr_queue_full(ptr_queue_full),
        .queue_rden2_new(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new ),
        .queue_rden_new(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .queue_sinit20_out(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit20_out ),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_cs(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_cs ),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s2mm_desc_flush_i0(s2mm_desc_flush_i0),
        .s2mm_dly_irq_set(s2mm_dly_irq_set),
        .s2mm_dmacr({s2mm_dmacr[28:27],s2mm_dmacr[25:17],s2mm_dmacr[0]}),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_halted_set0(\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_ns0__2(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_ns0__2 ),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_stop_i0_out(s2mm_stop_i0_out),
        .s2mm_tailpntr_updated(s2mm_tailpntr_updated),
        .s2mm_updt_decerr_set(s2mm_updt_decerr_set),
        .s2mm_updt_interr_set(s2mm_updt_interr_set),
        .s2mm_updt_slverr_set(s2mm_updt_slverr_set),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .s_axis_s2mm_updtsts_tdata({s_axis_s2mm_updtsts_tdata[31:26],s_axis_s2mm_updtsts_tdata[13:0]}),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .scndry_vect_out(axi2ip_wrdata),
        .sg_decerr_reg(I_AXI_DMA_REG_MODULE_n_6),
        .sg_decerr_reg_0(I_AXI_DMA_REG_MODULE_n_12),
        .sg_ftch_error0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ),
        .sg_ftch_error0_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0 ),
        .sg_interr_reg(I_AXI_DMA_REG_MODULE_n_4),
        .sg_interr_reg_0(I_AXI_DMA_REG_MODULE_n_10),
        .sg_slverr_reg(I_AXI_DMA_REG_MODULE_n_5),
        .sg_slverr_reg_0(I_AXI_DMA_REG_MODULE_n_11),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\^m_axi_sg_wstrb ),
        .sts2_queue_full(sts2_queue_full),
        .sts_queue_full(sts_queue_full),
        .tailpntr_updated_d1(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d1 ),
        .tailpntr_updated_d2(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d2 ));
  GND GND
       (.G(\<const0> ));
  design_1_axi_dma_0_0_axi_dma_mm2s_mngr \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR 
       (.\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_406 ),
        .Q({m_axis_mm2s_ftch_tdata_new[96:71],m_axis_mm2s_ftch_tdata_new[64],m_axis_mm2s_ftch_tdata_new[57:32]}),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .cmnds_queued_shift0(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/cmnds_queued_shift0 ),
        .dma_mm2s_error(dma_mm2s_error),
        .halted_reg(I_AXI_DMA_REG_MODULE_n_42),
        .idle_reg(I_AXI_DMA_REG_MODULE_n_43),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_mm2s_ftch_tvalid_new(m_axis_mm2s_ftch_tvalid_new),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_decerr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_ftch_idle(mm2s_ftch_idle),
        .mm2s_halt(mm2s_halt),
        .mm2s_halted_clr_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_9 ),
        .mm2s_halted_set0(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ),
        .mm2s_halted_set_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_8 ),
        .mm2s_interr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_slverr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ),
        .mm2s_stop(mm2s_stop),
        .mm2s_stop_i(mm2s_stop_i),
        .mm2s_sts_received(mm2s_sts_received),
        .\mm2s_tag_reg[0] (I_PRMRY_DATAMOVER_n_14),
        .mm2s_updt_idle(mm2s_updt_idle),
        .p_0_in(p_0_in),
        .packet_in_progress(packet_in_progress),
        .packet_in_progress_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_404 ),
        .ptr_queue_full(ptr_queue_full),
        .queue_rden_new(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .sts_queue_full(sts_queue_full),
        .updt_data_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_42 ),
        .updt_data_reg_0(\GEN_SG_ENGINE.I_SG_ENGINE_n_405 ),
        .\updt_desc_reg0_reg[31] (s_axis_mm2s_updtptr_tdata),
        .\updt_desc_reg2_reg[32] ({s_axis_mm2s_updtsts_tdata[32:28],s_axis_mm2s_updtsts_tdata[25:0]}),
        .updt_sts_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_43 ));
  design_1_axi_dma_0_0_axi_dma_sofeof_gen \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN 
       (.E(\GEN_SG_ENGINE.I_SG_ENGINE_n_2 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_3 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_0 ),
        .axi_dma_tstvec(\^axi_dma_tstvec [1:0]),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_disable_delay1_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_disable_delay1_out ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_0_in(p_0_in),
        .s2mm_scndry_resetn(s2mm_scndry_resetn));
  design_1_axi_dma_0_0_axi_dma_s2mm_mngr \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR 
       (.D({I_PRMRY_DATAMOVER_n_19,I_PRMRY_DATAMOVER_n_20,I_PRMRY_DATAMOVER_n_21,I_PRMRY_DATAMOVER_n_22,I_PRMRY_DATAMOVER_n_23,I_PRMRY_DATAMOVER_n_24,I_PRMRY_DATAMOVER_n_25,I_PRMRY_DATAMOVER_n_26,I_PRMRY_DATAMOVER_n_27,I_PRMRY_DATAMOVER_n_28,I_PRMRY_DATAMOVER_n_29,I_PRMRY_DATAMOVER_n_30,I_PRMRY_DATAMOVER_n_31,I_PRMRY_DATAMOVER_n_32}),
        .E(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\GEN_DESC_UPDT_QUEUE.updt_sts_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_33 ),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_414 ),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (I_PRMRY_DATAMOVER_n_18),
        .Q(s_axis_s2mm_updtptr_tdata),
        .\QUEUE_COUNT.cmnds_queued_shift_reg[0] (\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/cmnds_queued_shift ),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .cmnds_queued_shift0(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/cmnds_queued_shift0 ),
        .dma_s2mm_error(dma_s2mm_error),
        .halted_reg(I_AXI_DMA_REG_MODULE_n_44),
        .idle_reg(I_AXI_DMA_REG_MODULE_n_45),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_s2mm_ftch_tvalid_new(m_axis_s2mm_ftch_tvalid_new),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .ptr2_queue_full(ptr2_queue_full),
        .queue_rden2_new(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new ),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_cs(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_cs ),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s2mm_desc_flush_i0(s2mm_desc_flush_i0),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_halt(s2mm_halt),
        .s2mm_halted_clr_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_9 ),
        .s2mm_halted_set0(\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ),
        .s2mm_halted_set_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_8 ),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_ns0__2(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_ns0__2 ),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s2mm_stop(s2mm_stop),
        .s2mm_stop_i0_out(s2mm_stop_i0_out),
        .s2mm_sts_received(s2mm_sts_received),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .s_axis_s2mm_updtsts_tdata({s_axis_s2mm_updtsts_tdata[31:26],s_axis_s2mm_updtsts_tdata[13:0]}),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .sts2_queue_full(sts2_queue_full),
        .updt_data1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data1 ),
        .updt_data_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_32 ),
        .updt_data_reg_0(\GEN_SG_ENGINE.I_SG_ENGINE_n_413 ),
        .\updt_desc_reg0_reg[31] ({m_axis_s2mm_ftch_tdata_new[96:71],m_axis_s2mm_ftch_tdata_new[64]}));
  design_1_axi_dma_0_0_axi_dma_sofeof_gen_0 \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN 
       (.\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_3 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 (\GEN_SG_ENGINE.I_SG_ENGINE_n_4 ),
        .axi_dma_tstvec(\^axi_dma_tstvec [3:2]),
        .ch2_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ),
        .ch2_disable_delay0_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_disable_delay0_out ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .updt_data1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data1 ));
  design_1_axi_dma_0_0_axi_dma_reg_module I_AXI_DMA_REG_MODULE
       (.D(s_axis_s2mm_cmd_tdata_split),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3 (mm2s_irqthresh_status),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] (s2mm_irqthresh_status),
        .\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg (s_axi_lite_rvalid),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (I_AXI_DMA_REG_MODULE_n_140),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] (I_RST_MODULE_n_22),
        .\GEN_ASYNC_WRITE.ip_addr_cap_reg (m_axi_sg_hrdresetn),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] (mm2s_curdesc),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ({\GEN_SG_ENGINE.I_SG_ENGINE_n_57 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_58 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_59 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_60 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_61 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_62 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_63 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_64 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_65 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_66 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_67 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_68 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_69 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_70 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_71 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_72 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_73 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_74 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_75 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_76 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_77 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_78 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_79 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_80 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_81 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_82 }),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ({\GEN_SG_ENGINE.I_SG_ENGINE_n_169 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_170 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_171 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_172 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_173 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_174 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_175 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_176 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_177 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_178 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_179 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_180 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_181 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_182 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_183 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_184 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_185 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_186 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_187 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_188 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_189 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_190 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_191 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_192 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_193 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_194 }),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16] ({I_AXI_DMA_REG_MODULE_n_159,I_AXI_DMA_REG_MODULE_n_160,I_AXI_DMA_REG_MODULE_n_161,I_AXI_DMA_REG_MODULE_n_162}),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28] ({I_AXI_DMA_REG_MODULE_n_154,I_AXI_DMA_REG_MODULE_n_155,I_AXI_DMA_REG_MODULE_n_156,I_AXI_DMA_REG_MODULE_n_157}),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 ({I_AXI_DMA_REG_MODULE_n_163,I_AXI_DMA_REG_MODULE_n_164,I_AXI_DMA_REG_MODULE_n_165,I_AXI_DMA_REG_MODULE_n_166}),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30] (I_AXI_DMA_REG_MODULE_n_158),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 (I_AXI_DMA_REG_MODULE_n_167),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (mm2s_irqdelay_status),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (\GEN_SG_ENGINE.I_SG_ENGINE_n_271 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_3 ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] (\GEN_SG_ENGINE.I_SG_ENGINE_n_280 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg (s2mm_irqdelay_status),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 (\GEN_SG_ENGINE.I_SG_ENGINE_n_289 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_3 ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] (\GEN_SG_ENGINE.I_SG_ENGINE_n_298 ),
        .\GEN_MM2S.reg1_reg[64] (ftch_cmnd_data),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_402 ),
        .Q(s2mm_curdesc),
        .S({I_AXI_DMA_REG_MODULE_n_150,I_AXI_DMA_REG_MODULE_n_151,I_AXI_DMA_REG_MODULE_n_152,I_AXI_DMA_REG_MODULE_n_153}),
        .SR(I_RST_MODULE_n_21),
        .axi_dma_tstvec({\^axi_dma_tstvec [5:4],\^axi_dma_tstvec [2],\^axi_dma_tstvec [0]}),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_delay_count0(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_count0 ),
        .ch1_disable_delay1_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_disable_delay1_out ),
        .ch1_dly_fast_cnt0(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_cnt0 ),
        .\ch1_sg_idle1_inferred__0/i__carry__1 (ch1_fetch_address_i),
        .ch1_thresh_count1__1(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_thresh_count1__1 ),
        .ch2_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ),
        .ch2_delay_count0(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_count0 ),
        .ch2_disable_delay0_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_disable_delay0_out ),
        .ch2_dly_fast_cnt0(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_dly_fast_cnt0 ),
        .\ch2_sg_idle1_inferred__0/i__carry__1 (ch2_fetch_address_i),
        .ch2_thresh_count1__1(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_thresh_count1__1 ),
        .curdesc_lsb_i1(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i1 ),
        .curdesc_lsb_i17_out(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i17_out ),
        .dma_decerr_reg(I_AXI_DMA_REG_MODULE_n_3),
        .dma_decerr_reg_0(I_AXI_DMA_REG_MODULE_n_9),
        .dma_decerr_reg_1(\GEN_SG_ENGINE.I_SG_ENGINE_n_417 ),
        .dma_decerr_reg_2(\GEN_SG_ENGINE.I_SG_ENGINE_n_423 ),
        .dma_interr_reg(I_AXI_DMA_REG_MODULE_n_1),
        .dma_interr_reg_0(I_AXI_DMA_REG_MODULE_n_7),
        .dma_interr_reg_1(\GEN_SG_ENGINE.I_SG_ENGINE_n_415 ),
        .dma_interr_reg_2(\GEN_SG_ENGINE.I_SG_ENGINE_n_421 ),
        .dma_slverr_reg(I_AXI_DMA_REG_MODULE_n_2),
        .dma_slverr_reg_0(I_AXI_DMA_REG_MODULE_n_8),
        .dma_slverr_reg_1(\GEN_SG_ENGINE.I_SG_ENGINE_n_416 ),
        .dma_slverr_reg_2(\GEN_SG_ENGINE.I_SG_ENGINE_n_422 ),
        .\dmacr_i_reg[16] (I_AXI_DMA_REG_MODULE_n_144),
        .\dmacr_i_reg[16]_0 (I_AXI_DMA_REG_MODULE_n_147),
        .\dmacr_i_reg[28] ({mm2s_dmacr[28:27],mm2s_dmacr[25:17],mm2s_dmacr[0]}),
        .\dmacr_i_reg[28]_0 ({s2mm_dmacr[28:27],s2mm_dmacr[25:17],s2mm_dmacr[0]}),
        .\dmacr_i_reg[2] (I_AXI_DMA_REG_MODULE_n_48),
        .\dmacr_i_reg[2]_0 (I_AXI_DMA_REG_MODULE_n_49),
        .\dmacr_i_reg[31] (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .ftch_stale_desc0__0(\I_SG_FETCH_QUEUE/ftch_stale_desc0__0 ),
        .halted_reg(I_AXI_DMA_REG_MODULE_n_42),
        .halted_reg_0(I_AXI_DMA_REG_MODULE_n_44),
        .halted_reg_1(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_9 ),
        .halted_reg_2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_9 ),
        .idle_reg(I_AXI_DMA_REG_MODULE_n_43),
        .idle_reg_0(I_AXI_DMA_REG_MODULE_n_45),
        .idle_reg_1(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_8 ),
        .idle_reg_2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_8 ),
        .introut_reg(mm2s_scndry_resetn),
        .introut_reg_0(s2mm_scndry_resetn),
        .irqdelay_wren_reg(I_AXI_DMA_REG_MODULE_n_132),
        .irqdelay_wren_reg_0(I_AXI_DMA_REG_MODULE_n_136),
        .irqthresh_wren_reg(I_AXI_DMA_REG_MODULE_n_145),
        .irqthresh_wren_reg_0(I_AXI_DMA_REG_MODULE_n_148),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata[31]),
        .\m_axi_sg_rdata[31] (\I_SG_FETCH_QUEUE/p_2_out ),
        .m_axis_mm2s_ftch_tvalid_new(m_axis_mm2s_ftch_tvalid_new),
        .m_axis_s2mm_ftch_tvalid_new(m_axis_s2mm_ftch_tvalid_new),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cmd_wdata(s_axis_mm2s_cmd_tdata_split),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_halted_set0(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ),
        .mm2s_introut(mm2s_introut),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .mm2s_stop(mm2s_stop),
        .mm2s_stop_i(mm2s_stop_i),
        .mm2s_updt_decerr_set(mm2s_updt_decerr_set),
        .mm2s_updt_interr_set(mm2s_updt_interr_set),
        .mm2s_updt_slverr_set(mm2s_updt_slverr_set),
        .out(axi_lite_reset_n),
        .p_0_in(p_0_in_0),
        .packet_in_progress(packet_in_progress),
        .rdy(rdy),
        .rdy_to2(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2 ),
        .s2mm_dly_irq_set(s2mm_dly_irq_set),
        .s2mm_introut(s2mm_introut),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s2mm_stop(s2mm_stop),
        .s2mm_tailpntr_updated(s2mm_tailpntr_updated),
        .s2mm_updt_decerr_set(s2mm_updt_decerr_set),
        .s2mm_updt_interr_set(s2mm_updt_interr_set),
        .s2mm_updt_slverr_set(s2mm_updt_slverr_set),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[6:2]),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata({s_axi_lite_wdata[31:6],s_axi_lite_wdata[4:2],s_axi_lite_wdata[0]}),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .scndry_out(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to ),
        .scndry_vect_out(axi2ip_wrdata),
        .sg_decerr_reg(I_AXI_DMA_REG_MODULE_n_6),
        .sg_decerr_reg_0(I_AXI_DMA_REG_MODULE_n_12),
        .sg_decerr_reg_1(\GEN_SG_ENGINE.I_SG_ENGINE_n_420 ),
        .sg_decerr_reg_2(\GEN_SG_ENGINE.I_SG_ENGINE_n_426 ),
        .sg_ftch_error0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ),
        .sg_ftch_error0_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0 ),
        .sg_interr_reg(I_AXI_DMA_REG_MODULE_n_4),
        .sg_interr_reg_0(I_AXI_DMA_REG_MODULE_n_10),
        .sg_interr_reg_1(\GEN_SG_ENGINE.I_SG_ENGINE_n_418 ),
        .sg_interr_reg_2(\GEN_SG_ENGINE.I_SG_ENGINE_n_424 ),
        .sg_slverr_reg(I_AXI_DMA_REG_MODULE_n_5),
        .sg_slverr_reg_0(I_AXI_DMA_REG_MODULE_n_11),
        .sg_slverr_reg_1(\GEN_SG_ENGINE.I_SG_ENGINE_n_419 ),
        .sg_slverr_reg_2(\GEN_SG_ENGINE.I_SG_ENGINE_n_425 ),
        .soft_reset(soft_reset),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ),
        .tailpntr_updated_d1(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d1 ),
        .tailpntr_updated_d2(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d2 ));
  design_1_axi_dma_0_0_axi_datamover I_PRMRY_DATAMOVER
       (.D({I_PRMRY_DATAMOVER_n_19,I_PRMRY_DATAMOVER_n_20,I_PRMRY_DATAMOVER_n_21,I_PRMRY_DATAMOVER_n_22,I_PRMRY_DATAMOVER_n_23,I_PRMRY_DATAMOVER_n_24,I_PRMRY_DATAMOVER_n_25,I_PRMRY_DATAMOVER_n_26,I_PRMRY_DATAMOVER_n_27,I_PRMRY_DATAMOVER_n_28,I_PRMRY_DATAMOVER_n_29,I_PRMRY_DATAMOVER_n_30,I_PRMRY_DATAMOVER_n_31,I_PRMRY_DATAMOVER_n_32}),
        .E(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (I_PRMRY_DATAMOVER_n_18),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (s2mm_scndry_resetn),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ({m_axis_mm2s_ftch_tdata_new[31:0],m_axis_mm2s_ftch_tdata_new[58],s_axis_mm2s_cmd_tdata_split,m_axis_mm2s_ftch_tdata_new[45:32]}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0 ({m_axis_s2mm_ftch_tdata_new[31:0],s_axis_s2mm_cmd_tdata_split,m_axis_s2mm_ftch_tdata_new[45:32]}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(\^m_axi_mm2s_arlen ),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize({\^m_axi_mm2s_arsize [2],\^m_axi_mm2s_arsize [0]}),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(\^m_axi_s2mm_awburst ),
        .m_axi_s2mm_awlen(\^m_axi_s2mm_awlen ),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize({\^m_axi_s2mm_awsize [2],\^m_axi_s2mm_awsize [0]}),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .mm2s_decerr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_interr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ),
        .mm2s_slverr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ),
        .mm2s_sts_received(mm2s_sts_received),
        .out(m_axi_mm2s_aresetn),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s2mm_sts_received(s2mm_sts_received),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(m_axi_s2mm_aresetn),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2all_stop_request_0(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_33),
        .sig_s_h_halt_reg_reg_0(I_RST_MODULE_n_34),
        .sts_received_i_reg(I_PRMRY_DATAMOVER_n_14));
  design_1_axi_dma_0_0_axi_dma_rst_module I_RST_MODULE
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (mm2s_prmry_resetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (m_axi_mm2s_aresetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (s2mm_prmry_resetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 (m_axi_s2mm_aresetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 (m_axi_sg_hrdresetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 (axi_lite_reset_n),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 (I_RST_MODULE_n_22),
        .\GEN_ASYNC_RESET.halt_i_reg (I_RST_MODULE_n_33),
        .\GEN_ASYNC_RESET.halt_i_reg_0 (I_RST_MODULE_n_34),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (s2mm_scndry_resetn),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_0 (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_1 (\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit1_out ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_2 (I_RST_MODULE_n_30),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_3 (I_RST_MODULE_n_31),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_4 (I_RST_MODULE_n_32),
        .\GEN_MM2S.queue_full_new_reg (\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new ),
        .SR(I_RST_MODULE_n_21),
        .axi_resetn(axi_resetn),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .ftch_error(ftch_error),
        .ftch_error_reg(I_RST_MODULE_n_26),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_rvalid_0(\I_SG_FETCH_QUEUE/counter0 ),
        .m_axis_mm2s_ftch_tvalid_new(m_axis_mm2s_ftch_tvalid_new),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cntrl_reset_out_n(mm2s_cntrl_reset_out_n),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .mm2s_stop(mm2s_stop),
        .out(mm2s_scndry_resetn),
        .p_0_in(p_0_in),
        .p_0_in_0(p_0_in_0),
        .queue_rden_new(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .queue_sinit20_out(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit20_out ),
        .rdy(rdy),
        .rdy_to2(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2 ),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s2mm_stop(s2mm_stop),
        .s2mm_sts_reset_out_n(s2mm_sts_reset_out_n),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to ),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2all_stop_request_1(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ),
        .soft_reset(soft_reset),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ),
        .updt_data1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data1 ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "axi_dma_lite_if" *) 
module design_1_axi_dma_0_0_axi_dma_lite_if
   (s_axi_lite_arready,
    s_axi_lite_bvalid,
    axi2ip_wrce,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[13]_0 ,
    E,
    p_0_in1_in,
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ,
    scndry_out,
    s_axi_lite_wready,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0 ,
    \dmacr_i_reg[0] ,
    scndry_vect_out,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]_0 ,
    irqthresh_wren0,
    irqdelay_wren0,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0 ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]_0 ,
    \dmacr_i_reg[2] ,
    \dmacr_i_reg[2]_0 ,
    s_axi_lite_rdata,
    rdy,
    rdy_to2,
    s_axi_lite_aclk,
    p_0_in,
    s_axi_lite_arvalid,
    SR,
    m_axi_sg_aclk,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    out,
    s_axi_lite_bready,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[2]_0 ,
    \dmacr_i_reg[16] ,
    \dmacr_i_reg[16]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ,
    \dmacr_i_reg[0]_0 ,
    \dmacr_i_reg[0]_1 ,
    m_axi_sg_aresetn,
    s2mm_stop,
    irqthresh_wren_reg,
    irqdelay_wren_reg,
    s2mm_dmacr,
    irqdelay_wren_reg_0,
    Q,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1 ,
    mm2s_dmacr,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_2 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_1 ,
    \dmacr_i_reg[2]_1 ,
    \dmacr_i_reg[2]_2 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_2 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_3 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]_0 ,
    s_axi_lite_rready,
    \GEN_ASYNC_WRITE.ip_addr_cap_reg_0 ,
    mm2s_soft_reset_done,
    s2mm_soft_reset_done,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr);
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output [4:0]axi2ip_wrce;
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[13]_0 ;
  output [0:0]E;
  output p_0_in1_in;
  output \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  output scndry_out;
  output s_axi_lite_wready;
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0 ;
  output \dmacr_i_reg[0] ;
  output [28:0]scndry_vect_out;
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]_0 ;
  output irqthresh_wren0;
  output irqdelay_wren0;
  output [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0 ;
  output [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]_0 ;
  output \dmacr_i_reg[2] ;
  output \dmacr_i_reg[2]_0 ;
  output [31:0]s_axi_lite_rdata;
  output rdy;
  input rdy_to2;
  input s_axi_lite_aclk;
  input p_0_in;
  input s_axi_lite_arvalid;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input out;
  input s_axi_lite_bready;
  input \GEN_ASYNC_WRITE.axi2ip_wrce_reg[2]_0 ;
  input \dmacr_i_reg[16] ;
  input \dmacr_i_reg[16]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ;
  input \dmacr_i_reg[0]_0 ;
  input \dmacr_i_reg[0]_1 ;
  input m_axi_sg_aresetn;
  input s2mm_stop;
  input irqthresh_wren_reg;
  input [10:0]irqdelay_wren_reg;
  input [6:0]s2mm_dmacr;
  input irqdelay_wren_reg_0;
  input [25:0]Q;
  input [25:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ;
  input [25:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1 ;
  input [6:0]mm2s_dmacr;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_2 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_1 ;
  input \dmacr_i_reg[2]_1 ;
  input \dmacr_i_reg[2]_2 ;
  input [25:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0 ;
  input [10:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_0 ;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 ;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_1 ;
  input [2:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0 ;
  input [2:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_2 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_3 ;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_1 ;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]_0 ;
  input s_axi_lite_rready;
  input \GEN_ASYNC_WRITE.ip_addr_cap_reg_0 ;
  input mm2s_soft_reset_done;
  input s2mm_soft_reset_done;
  input [4:0]s_axi_lite_awaddr;
  input [29:0]s_axi_lite_wdata;
  input [9:0]s_axi_lite_araddr;

  wire [0:0]E;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0 ;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0 ;
  wire [10:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_2 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]_0 ;
  wire [2:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1 ;
  wire [2:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_2 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_3 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_1 ;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 ;
  wire [25:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ;
  wire [25:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ;
  wire [25:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 ;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_1 ;
  wire \GEN_ASYNC_READ.read_in_progress_i_1_n_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  wire \GEN_ASYNC_WRITE.REG2_WREADY_n_0 ;
  wire \GEN_ASYNC_WRITE.REG3_WREADY_n_0 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7 ;
  wire \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ;
  wire [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0 ;
  wire [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[13]_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[2]_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0 ;
  wire \GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0 ;
  wire \GEN_ASYNC_WRITE.ip_addr_cap_reg_0 ;
  wire \GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ;
  wire \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire [9:0]araddr_d3;
  wire arready_d1;
  wire arready_d10;
  wire arready_d11;
  wire arready_d12;
  wire arready_d2;
  wire arready_d3;
  wire arready_d4;
  wire arready_d5;
  wire arready_d6;
  wire arready_d7;
  wire arready_d8;
  wire arready_d9;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_d1_i_1_n_0;
  wire arvalid_re__0;
  wire awvalid;
  wire awvalid_cdc_from;
  wire awvalid_d1;
  wire awvalid_to;
  wire awvalid_to2;
  wire [9:0]axi2ip_rdaddr_i;
  wire [4:0]axi2ip_wrce;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[0]_1 ;
  wire \dmacr_i_reg[16] ;
  wire \dmacr_i_reg[16]_0 ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire \dmacr_i_reg[2]_2 ;
  wire [31:0]ip2axi_rddata;
  wire ip_addr_cap;
  wire ip_arvalid_d2;
  wire ip_arvalid_d3;
  wire ip_arvalid_re;
  wire ip_data_cap;
  wire irqdelay_wren0;
  wire [10:0]irqdelay_wren_reg;
  wire irqdelay_wren_reg_0;
  wire irqthresh_wren0;
  wire irqthresh_wren_reg;
  wire [31:0]lite_rdata_cdc_from;
  wire [31:0]lite_rdata_d2;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [6:0]mm2s_dmacr;
  wire mm2s_soft_reset_done;
  wire out;
  wire p_0_in;
  wire p_0_in1_in;
  wire rdy;
  wire rdy_back;
  wire rdy_back_to;
  wire rdy_cdc_from;
  wire rdy_to2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire rdy_to2_cdc_from;
  wire read_in_progress;
  wire rvalid;
  wire [6:0]s2mm_dmacr;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [4:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [29:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire scndry_out;
  wire [28:0]scndry_vect_out;
  wire wvalid;
  wire wvalid_cdc_from;
  wire wvalid_d1;
  wire wvalid_to;
  wire wvalid_to2;

  design_1_axi_dma_0_0_cdc_sync__parameterized3 \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK 
       (.E(ip_arvalid_re),
        .ip_arvalid_d3(ip_arvalid_d3),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s_axi_lite_arready(s_axi_lite_arready),
        .scndry_out(ip_arvalid_d2));
  design_1_axi_dma_0_0_cdc_sync__parameterized4 \GEN_ASYNC_READ.REG_DATA2LITE_CLOCK 
       (.Q(lite_rdata_cdc_from),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_vect_out(lite_rdata_d2));
  design_1_axi_dma_0_0_cdc_sync__parameterized2 \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK 
       (.m_axi_sg_aclk(m_axi_sg_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .scndry_vect_out(araddr_d3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d10_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d9),
        .Q(arready_d10),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d11_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d10),
        .Q(arready_d11),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d12_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d11),
        .Q(arready_d12),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(arready_d1),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d1),
        .Q(arready_d2),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d3_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d2),
        .Q(arready_d3),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d4_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d3),
        .Q(arready_d4),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d5_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d4),
        .Q(arready_d5),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d6_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d5),
        .Q(arready_d6),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d7_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d6),
        .Q(arready_d7),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d8_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d7),
        .Q(arready_d8),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d9_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d8),
        .Q(arready_d9),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[0]),
        .Q(axi2ip_rdaddr_i[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[1]),
        .Q(axi2ip_rdaddr_i[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[2]),
        .Q(axi2ip_rdaddr_i[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[3]),
        .Q(axi2ip_rdaddr_i[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[4]),
        .Q(axi2ip_rdaddr_i[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[5]),
        .Q(axi2ip_rdaddr_i[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[6]),
        .Q(axi2ip_rdaddr_i[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[7]),
        .Q(axi2ip_rdaddr_i[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[8]),
        .Q(axi2ip_rdaddr_i[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[9]),
        .Q(axi2ip_rdaddr_i[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.ip_arvalid_d3_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ip_arvalid_d2),
        .Q(ip_arvalid_d3),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000FFFFE200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_1 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_5_n_0 ),
        .O(ip2axi_rddata[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h51)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2 
       (.I0(axi2ip_rdaddr_i[3]),
        .I1(axi2ip_rdaddr_i[2]),
        .I2(axi2ip_rdaddr_i[5]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3 
       (.I0(axi2ip_rdaddr_i[5]),
        .I1(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_4 
       (.I0(axi2ip_rdaddr_i[4]),
        .I1(axi2ip_rdaddr_i[5]),
        .I2(axi2ip_rdaddr_i[2]),
        .I3(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDD5D5D55DD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ),
        .I1(axi2ip_rdaddr_i[4]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_2 ),
        .I3(\dmacr_i_reg[0]_1 ),
        .I4(axi2ip_rdaddr_i[2]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_3_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAE0000AE00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [4]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[10]));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2 
       (.I0(axi2ip_rdaddr_i[4]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_1 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [4]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(axi2ip_rdaddr_i[6]),
        .I2(axi2ip_rdaddr_i[3]),
        .I3(axi2ip_rdaddr_i[5]),
        .I4(axi2ip_rdaddr_i[8]),
        .I5(axi2ip_rdaddr_i[7]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF05FFFF3FF5FFFF3)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [4]),
        .I2(axi2ip_rdaddr_i[2]),
        .I3(axi2ip_rdaddr_i[3]),
        .I4(axi2ip_rdaddr_i[5]),
        .I5(Q[4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5 
       (.I0(axi2ip_rdaddr_i[8]),
        .I1(axi2ip_rdaddr_i[7]),
        .I2(axi2ip_rdaddr_i[6]),
        .I3(axi2ip_rdaddr_i[5]),
        .I4(axi2ip_rdaddr_i[3]),
        .I5(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAB)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_2_n_0 ),
        .I1(axi2ip_rdaddr_i[4]),
        .I2(axi2ip_rdaddr_i[9]),
        .I3(axi2ip_rdaddr_i[1]),
        .I4(axi2ip_rdaddr_i[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3_n_0 ),
        .O(ip2axi_rddata[11]));
  LUT6 #(
    .INIT(64'h2020020000000200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ),
        .I1(axi2ip_rdaddr_i[2]),
        .I2(axi2ip_rdaddr_i[3]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [5]),
        .I4(axi2ip_rdaddr_i[5]),
        .I5(Q[5]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [5]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [5]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_1 
       (.I0(Q[6]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0 ),
        .O(ip2axi_rddata[12]));
  LUT6 #(
    .INIT(64'h0C000E0E0C000202)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [6]),
        .I1(axi2ip_rdaddr_i[5]),
        .I2(axi2ip_rdaddr_i[3]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0 ),
        .I4(axi2ip_rdaddr_i[2]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_2 [0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_4_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [6]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [6]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEFAA20)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_0 ),
        .I1(axi2ip_rdaddr_i[5]),
        .I2(axi2ip_rdaddr_i[2]),
        .I3(axi2ip_rdaddr_i[3]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 [0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_1 
       (.I0(Q[7]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0 ),
        .O(ip2axi_rddata[13]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [7]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_2 [1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]_0 ),
        .I5(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_4_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [7]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [7]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ACACAAAC)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 [1]),
        .I2(axi2ip_rdaddr_i[3]),
        .I3(axi2ip_rdaddr_i[2]),
        .I4(axi2ip_rdaddr_i[5]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEEE00E0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_5_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[14]));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [8]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [8]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEFE2202)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 [2]),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(axi2ip_rdaddr_i[2]),
        .I3(axi2ip_rdaddr_i[5]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4 
       (.I0(axi2ip_rdaddr_i[9]),
        .I1(axi2ip_rdaddr_i[1]),
        .I2(axi2ip_rdaddr_i[0]),
        .I3(axi2ip_rdaddr_i[8]),
        .I4(axi2ip_rdaddr_i[7]),
        .I5(axi2ip_rdaddr_i[6]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DFDDDFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_5 
       (.I0(axi2ip_rdaddr_i[5]),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_3 ),
        .I3(axi2ip_rdaddr_i[2]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_2 [2]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h30020002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [8]),
        .I1(axi2ip_rdaddr_i[2]),
        .I2(axi2ip_rdaddr_i[3]),
        .I3(axi2ip_rdaddr_i[5]),
        .I4(Q[8]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAB)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_0 ),
        .I1(axi2ip_rdaddr_i[4]),
        .I2(axi2ip_rdaddr_i[9]),
        .I3(axi2ip_rdaddr_i[1]),
        .I4(axi2ip_rdaddr_i[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0 ),
        .O(ip2axi_rddata[15]));
  LUT6 #(
    .INIT(64'h2020020000000200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ),
        .I1(axi2ip_rdaddr_i[2]),
        .I2(axi2ip_rdaddr_i[3]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [9]),
        .I4(axi2ip_rdaddr_i[5]),
        .I5(Q[9]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [9]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [9]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_1 
       (.I0(Q[10]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[16]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [10]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(s2mm_dmacr[2]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [0]),
        .I5(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [10]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [10]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h10FF1111)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_4 
       (.I0(mm2s_dmacr[2]),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 [0]),
        .I4(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_1 
       (.I0(Q[11]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[17]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [11]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(irqdelay_wren_reg[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [1]),
        .I5(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [11]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [11]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h10FF1111)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_0 [0]),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 [1]),
        .I4(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_1 
       (.I0(Q[12]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[18]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [12]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(irqdelay_wren_reg[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [2]),
        .I5(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [12]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [12]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h10FF1111)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_0 [1]),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 [2]),
        .I4(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_1 
       (.I0(Q[13]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[19]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [13]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(irqdelay_wren_reg[2]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [3]),
        .I5(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [13]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [13]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h10FF1111)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_0 [2]),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 [3]),
        .I4(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EABBEAAB)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_1 
       (.I0(axi2ip_rdaddr_i[4]),
        .I1(axi2ip_rdaddr_i[5]),
        .I2(axi2ip_rdaddr_i[2]),
        .I3(axi2ip_rdaddr_i[3]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0 ),
        .O(ip2axi_rddata[1]));
  LUT6 #(
    .INIT(64'hDD5DDDDDDD5DDD5D)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ),
        .I1(axi2ip_rdaddr_i[4]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(axi2ip_rdaddr_i[3]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_1 ),
        .I5(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_1 
       (.I0(Q[14]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[20]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [14]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(irqdelay_wren_reg[3]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [4]),
        .I5(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [14]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [14]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1111)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_0 [3]),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 [4]),
        .I4(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_1 
       (.I0(Q[15]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[21]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [15]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(irqdelay_wren_reg[4]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [5]),
        .I5(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDD0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [15]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_4_n_0 ),
        .I3(axi2ip_rdaddr_i[6]),
        .I4(axi2ip_rdaddr_i[7]),
        .I5(axi2ip_rdaddr_i[8]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FF35FFFFFF35)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_0 [4]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 [5]),
        .I2(axi2ip_rdaddr_i[2]),
        .I3(axi2ip_rdaddr_i[5]),
        .I4(axi2ip_rdaddr_i[3]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [15]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_1 
       (.I0(Q[16]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[22]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [16]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(irqdelay_wren_reg[5]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [6]),
        .I5(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDD0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [16]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_4_n_0 ),
        .I3(axi2ip_rdaddr_i[6]),
        .I4(axi2ip_rdaddr_i[7]),
        .I5(axi2ip_rdaddr_i[8]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FF35FFFFFF35)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_0 [5]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 [6]),
        .I2(axi2ip_rdaddr_i[2]),
        .I3(axi2ip_rdaddr_i[5]),
        .I4(axi2ip_rdaddr_i[3]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [16]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_1 
       (.I0(Q[17]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[23]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [17]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(irqdelay_wren_reg[6]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [7]),
        .I5(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [17]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [17]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1111)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_0 [6]),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 [7]),
        .I4(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_1 
       (.I0(Q[18]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[24]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [18]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(irqdelay_wren_reg[7]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 [0]),
        .I5(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [18]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [18]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1111)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_0 [7]),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_0 [0]),
        .I4(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_1 
       (.I0(Q[19]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[25]));
  LUT6 #(
    .INIT(64'h0C000E0E0C000202)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [19]),
        .I1(axi2ip_rdaddr_i[5]),
        .I2(axi2ip_rdaddr_i[3]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 [1]),
        .I4(axi2ip_rdaddr_i[2]),
        .I5(irqdelay_wren_reg[8]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [19]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [19]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1111)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_0 [8]),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_0 [1]),
        .I4(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_1 
       (.I0(Q[20]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[26]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [20]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(s2mm_dmacr[3]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 [2]),
        .I5(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [20]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [20]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1111)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_4 
       (.I0(mm2s_dmacr[3]),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_0 [2]),
        .I4(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_1 
       (.I0(Q[21]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[27]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [21]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(irqdelay_wren_reg[9]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 [3]),
        .I5(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [21]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [21]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1111)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_0 [9]),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_0 [3]),
        .I4(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_1 
       (.I0(Q[22]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[28]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [22]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(irqdelay_wren_reg[10]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 [4]),
        .I5(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [22]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [22]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1111)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_0 [10]),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_0 [4]),
        .I4(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_1 
       (.I0(Q[23]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[29]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [23]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(s2mm_dmacr[4]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 [5]),
        .I5(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDD0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [23]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_4_n_0 ),
        .I3(axi2ip_rdaddr_i[6]),
        .I4(axi2ip_rdaddr_i[7]),
        .I5(axi2ip_rdaddr_i[8]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FF35FFFFFF35)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_4 
       (.I0(mm2s_dmacr[4]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_0 [5]),
        .I2(axi2ip_rdaddr_i[2]),
        .I3(axi2ip_rdaddr_i[5]),
        .I4(axi2ip_rdaddr_i[3]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [23]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000080880000000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0 ),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(\dmacr_i_reg[2]_1 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\dmacr_i_reg[2]_2 ),
        .O(ip2axi_rddata[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2 
       (.I0(axi2ip_rdaddr_i[3]),
        .I1(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_1 
       (.I0(Q[24]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[30]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [24]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(s2mm_dmacr[5]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 [6]),
        .I5(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDD0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [24]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_4_n_0 ),
        .I3(axi2ip_rdaddr_i[6]),
        .I4(axi2ip_rdaddr_i[7]),
        .I5(axi2ip_rdaddr_i[8]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FF35FFFFFF35)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_4 
       (.I0(mm2s_dmacr[5]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_0 [6]),
        .I2(axi2ip_rdaddr_i[2]),
        .I3(axi2ip_rdaddr_i[5]),
        .I4(axi2ip_rdaddr_i[3]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [24]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF400F400F400)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I1(Q[25]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0 ),
        .O(ip2axi_rddata[31]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(axi2ip_rdaddr_i[5]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3 
       (.I0(axi2ip_rdaddr_i[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [25]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(s2mm_dmacr[6]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 [7]),
        .I5(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ),
        .I1(axi2ip_rdaddr_i[4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5 
       (.I0(axi2ip_rdaddr_i[4]),
        .I1(axi2ip_rdaddr_i[9]),
        .I2(axi2ip_rdaddr_i[1]),
        .I3(axi2ip_rdaddr_i[0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [25]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [25]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7 
       (.I0(axi2ip_rdaddr_i[8]),
        .I1(axi2ip_rdaddr_i[7]),
        .I2(axi2ip_rdaddr_i[6]),
        .I3(axi2ip_rdaddr_i[3]),
        .I4(axi2ip_rdaddr_i[5]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hEF00EEEE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8 
       (.I0(mm2s_dmacr[6]),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_0 [7]),
        .I4(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9 
       (.I0(axi2ip_rdaddr_i[8]),
        .I1(axi2ip_rdaddr_i[7]),
        .I2(axi2ip_rdaddr_i[6]),
        .I3(axi2ip_rdaddr_i[3]),
        .I4(axi2ip_rdaddr_i[5]),
        .I5(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF03FF02)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_1 
       (.I0(mm2s_dmacr[0]),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(axi2ip_rdaddr_i[4]),
        .I4(axi2ip_rdaddr_i[2]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_2_n_0 ),
        .O(ip2axi_rddata[3]));
  LUT6 #(
    .INIT(64'hDD5DDD5DDD5DDDDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ),
        .I1(axi2ip_rdaddr_i[4]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(axi2ip_rdaddr_i[3]),
        .I4(s2mm_dmacr[0]),
        .I5(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEAEAAAAAAAA)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ),
        .I1(s2mm_dmacr[1]),
        .I2(axi2ip_rdaddr_i[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .O(ip2axi_rddata[4]));
  LUT6 #(
    .INIT(64'h000000008A800000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4_n_0 ),
        .I3(mm2s_dmacr[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ),
        .I5(axi2ip_rdaddr_i[4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_3 
       (.I0(axi2ip_rdaddr_i[3]),
        .I1(axi2ip_rdaddr_i[5]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4 
       (.I0(axi2ip_rdaddr_i[5]),
        .I1(axi2ip_rdaddr_i[2]),
        .I2(axi2ip_rdaddr_i[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h888A888800000000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0 ),
        .I1(axi2ip_rdaddr_i[4]),
        .I2(axi2ip_rdaddr_i[5]),
        .I3(axi2ip_rdaddr_i[3]),
        .I4(axi2ip_rdaddr_i[2]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ),
        .O(ip2axi_rddata[5]));
  LUT6 #(
    .INIT(64'h00AAC0AA00AA00AA)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_1 ),
        .I2(axi2ip_rdaddr_i[2]),
        .I3(axi2ip_rdaddr_i[4]),
        .I4(axi2ip_rdaddr_i[3]),
        .I5(axi2ip_rdaddr_i[5]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF200F2F2F200F200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [0]),
        .O(ip2axi_rddata[6]));
  LUT6 #(
    .INIT(64'hF03FFFF5FF3FFFF5)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [0]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ),
        .I2(axi2ip_rdaddr_i[2]),
        .I3(axi2ip_rdaddr_i[3]),
        .I4(axi2ip_rdaddr_i[5]),
        .I5(Q[0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3 
       (.I0(axi2ip_rdaddr_i[4]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAB)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2_n_0 ),
        .I1(axi2ip_rdaddr_i[4]),
        .I2(axi2ip_rdaddr_i[9]),
        .I3(axi2ip_rdaddr_i[1]),
        .I4(axi2ip_rdaddr_i[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3_n_0 ),
        .O(ip2axi_rddata[7]));
  LUT6 #(
    .INIT(64'h2020020000000200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ),
        .I1(axi2ip_rdaddr_i[2]),
        .I2(axi2ip_rdaddr_i[3]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [1]),
        .I4(axi2ip_rdaddr_i[5]),
        .I5(Q[1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [1]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [1]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAE0000AE00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [2]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(ip2axi_rddata[8]));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2 
       (.I0(axi2ip_rdaddr_i[4]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [2]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF03FFFF5FF3FFFF5)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0 ),
        .I2(axi2ip_rdaddr_i[2]),
        .I3(axi2ip_rdaddr_i[3]),
        .I4(axi2ip_rdaddr_i[5]),
        .I5(Q[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF200F2F2F200F200)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_3_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [3]),
        .O(ip2axi_rddata[9]));
  LUT6 #(
    .INIT(64'hF03FFFF5FF3FFFF5)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 [3]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0 ),
        .I2(axi2ip_rdaddr_i[2]),
        .I3(axi2ip_rdaddr_i[3]),
        .I4(axi2ip_rdaddr_i[5]),
        .I5(Q[3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_1 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[0]),
        .Q(lite_rdata_cdc_from[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[10]),
        .Q(lite_rdata_cdc_from[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[11]),
        .Q(lite_rdata_cdc_from[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[12]),
        .Q(lite_rdata_cdc_from[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[13]),
        .Q(lite_rdata_cdc_from[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[14]),
        .Q(lite_rdata_cdc_from[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[15]),
        .Q(lite_rdata_cdc_from[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[16]),
        .Q(lite_rdata_cdc_from[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[17]),
        .Q(lite_rdata_cdc_from[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[18]),
        .Q(lite_rdata_cdc_from[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[19]),
        .Q(lite_rdata_cdc_from[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[1]),
        .Q(lite_rdata_cdc_from[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[20]),
        .Q(lite_rdata_cdc_from[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[21]),
        .Q(lite_rdata_cdc_from[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[22]),
        .Q(lite_rdata_cdc_from[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[23]),
        .Q(lite_rdata_cdc_from[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[24]),
        .Q(lite_rdata_cdc_from[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[25]),
        .Q(lite_rdata_cdc_from[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[26]),
        .Q(lite_rdata_cdc_from[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[27]),
        .Q(lite_rdata_cdc_from[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[28]),
        .Q(lite_rdata_cdc_from[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[29]),
        .Q(lite_rdata_cdc_from[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[2]),
        .Q(lite_rdata_cdc_from[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[30]),
        .Q(lite_rdata_cdc_from[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[31]),
        .Q(lite_rdata_cdc_from[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[3]),
        .Q(lite_rdata_cdc_from[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[4]),
        .Q(lite_rdata_cdc_from[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[5]),
        .Q(lite_rdata_cdc_from[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[6]),
        .Q(lite_rdata_cdc_from[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[7]),
        .Q(lite_rdata_cdc_from[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[8]),
        .Q(lite_rdata_cdc_from[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[9]),
        .Q(lite_rdata_cdc_from[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h0000AE00)) 
    \GEN_ASYNC_READ.read_in_progress_i_1 
       (.I0(read_in_progress),
        .I1(arvalid),
        .I2(arvalid_d1),
        .I3(out),
        .I4(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .O(\GEN_ASYNC_READ.read_in_progress_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.read_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.read_in_progress_i_1_n_0 ),
        .Q(read_in_progress),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.rvalid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ip_arvalid_re),
        .Q(rvalid),
        .R(SR));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(s_axi_lite_rready),
        .I1(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I2(out),
        .O(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h08C8)) 
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(arready_d12),
        .I1(out),
        .I2(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I3(s_axi_lite_rready),
        .O(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ),
        .Q(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .R(1'b0));
  design_1_axi_dma_0_0_cdc_sync_49 \GEN_ASYNC_WRITE.AWVLD_CDC_TO 
       (.m_axi_sg_aclk(m_axi_sg_aclk),
        .prmry_in(awvalid_cdc_from),
        .scndry_out(awvalid_to));
  design_1_axi_dma_0_0_cdc_sync_50 \GEN_ASYNC_WRITE.REG2_WREADY 
       (.\GEN_ASYNC_WRITE.bvalid_i_reg (\GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ),
        .\GEN_ASYNC_WRITE.rdy_to2_reg (\GEN_ASYNC_WRITE.REG2_WREADY_n_0 ),
        .out(out),
        .prmry_in(rdy_cdc_from),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_wready(s_axi_lite_wready),
        .scndry_out(scndry_out));
  design_1_axi_dma_0_0_cdc_sync_51 \GEN_ASYNC_WRITE.REG3_WREADY 
       (.\GEN_ASYNC_WRITE.ip_addr_cap_reg (\GEN_ASYNC_WRITE.ip_addr_cap_reg_0 ),
        .\GEN_ASYNC_WRITE.rdy_back_reg (\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .prmry_in(rdy_to2_cdc_from),
        .rdy_back(rdy_back),
        .scndry_out(rdy_back_to));
  design_1_axi_dma_0_0_cdc_sync__parameterized0 \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK 
       (.\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] (\GEN_ASYNC_WRITE.axi2ip_wrce_reg[2]_0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s_axi_lite_awaddr(s_axi_lite_awaddr));
  design_1_axi_dma_0_0_cdc_sync__parameterized1 \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1 
       (.\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] (\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12] (\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]_0 ),
        .axi2ip_wrce(axi2ip_wrce[0]),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0]_0 ),
        .\dmacr_i_reg[0]_1 (\dmacr_i_reg[0]_1 ),
        .\dmacr_i_reg[16] (\dmacr_i_reg[16]_0 ),
        .\dmacr_i_reg[16]_0 (\dmacr_i_reg[16] ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_0 ),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2]_1 ),
        .\dmacr_i_reg[2]_2 (\dmacr_i_reg[2]_2 ),
        .irqdelay_wren0(irqdelay_wren0),
        .irqdelay_wren_reg(axi2ip_wrce[2]),
        .irqdelay_wren_reg_0({irqdelay_wren_reg[10:7],irqdelay_wren_reg[4:0]}),
        .irqdelay_wren_reg_1(irqdelay_wren_reg_0),
        .irqthresh_wren0(irqthresh_wren0),
        .irqthresh_wren_reg(irqthresh_wren_reg),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .s2mm_dmacr(s2mm_dmacr[4:2]),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s2mm_stop(s2mm_stop),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .scndry_vect_out(scndry_vect_out));
  design_1_axi_dma_0_0_cdc_sync_52 \GEN_ASYNC_WRITE.WVLD_CDC_TO 
       (.m_axi_sg_aclk(m_axi_sg_aclk),
        .prmry_in(wvalid_cdc_from),
        .scndry_out(wvalid_to));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1 
       (.I0(awvalid_d1),
        .I1(awvalid),
        .I2(awvalid_cdc_from),
        .O(\GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ),
        .Q(awvalid_cdc_from),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_ASYNC_WRITE.awvalid_d1_i_1 
       (.I0(s_axi_lite_bvalid),
        .I1(out),
        .O(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(awvalid),
        .Q(awvalid_d1),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_to2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(awvalid_to),
        .Q(awvalid_to2),
        .R(SR));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ),
        .Q(axi2ip_wrce[0]),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ),
        .Q(axi2ip_wrce[2]),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5 ),
        .Q(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[13]_0 ),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7 ),
        .Q(axi2ip_wrce[3]),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ),
        .Q(axi2ip_wrce[4]),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ),
        .Q(p_0_in1_in),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ),
        .Q(axi2ip_wrce[1]),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ),
        .Q(E),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG2_WREADY_n_0 ),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_i_2 
       (.I0(awvalid_to2),
        .I1(awvalid_to),
        .I2(ip_addr_cap),
        .O(\GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0 ),
        .Q(ip_addr_cap),
        .R(\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.ip_data_cap_i_1 
       (.I0(wvalid_to2),
        .I1(wvalid_to),
        .I2(ip_data_cap),
        .O(\GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.ip_data_cap_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0 ),
        .Q(ip_data_cap),
        .R(\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_back_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(rdy_back_to),
        .Q(rdy_back),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_WRITE.rdy_cdc_from_i_1 
       (.I0(rdy),
        .I1(rdy_cdc_from),
        .O(\GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_cdc_from_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ),
        .Q(rdy_cdc_from),
        .R(\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_ASYNC_WRITE.rdy_i_1 
       (.I0(ip_addr_cap),
        .I1(ip_data_cap),
        .I2(rdy),
        .O(\GEN_ASYNC_WRITE.rdy_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.rdy_i_1_n_0 ),
        .Q(rdy),
        .R(\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rdy_to2),
        .Q(rdy_to2_cdc_from),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_to2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rdy_to2),
        .Q(\GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1 
       (.I0(wvalid_d1),
        .I1(wvalid),
        .I2(wvalid_cdc_from),
        .O(\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ),
        .Q(wvalid_cdc_from),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(wvalid),
        .Q(wvalid_d1),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_to2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(wvalid_to),
        .Q(wvalid_to2),
        .R(SR));
  LUT4 #(
    .INIT(16'hA800)) 
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1 
       (.I0(E),
        .I1(\dmacr_i_reg[16] ),
        .I2(\dmacr_i_reg[16]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hA800)) 
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0 
       (.I0(axi2ip_wrce[4]),
        .I1(\dmacr_i_reg[16] ),
        .I2(\dmacr_i_reg[16]_0 ),
        .I3(\dmacr_i_reg[0]_1 ),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_re__0),
        .Q(s_axi_lite_arready),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h08)) 
    arvalid_d1_i_1
       (.I0(arvalid),
        .I1(out),
        .I2(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .O(arvalid_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_d1_i_1_n_0),
        .Q(arvalid_d1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    arvalid_re
       (.I0(arvalid),
        .I1(read_in_progress),
        .I2(arvalid_d1),
        .I3(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .O(arvalid_re__0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_cmdsts_if" *) 
module design_1_axi_dma_0_0_axi_dma_mm2s_cmdsts_if
   (mm2s_interr,
    mm2s_slverr,
    mm2s_decerr,
    mm2s_tag,
    sts_received_i_reg_0,
    s_axis_mm2s_cmd_tvalid_split,
    m_axis_mm2s_sts_tready,
    \GEN_ASYNC_RESET.halt_i_reg ,
    dma_mm2s_error,
    p_0_in,
    mm2s_interr_i,
    m_axi_sg_aclk,
    mm2s_slverr_i,
    mm2s_decerr_i,
    \mm2s_tag_reg[0]_0 ,
    sts_received_i_reg_1,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ,
    mm2s_scndry_resetn,
    m_axis_mm2s_sts_tvalid_int,
    mm2s_halt,
    sts_received_d1,
    m_axis_mm2s_ftch_tvalid_new,
    Q);
  output mm2s_interr;
  output mm2s_slverr;
  output mm2s_decerr;
  output [0:0]mm2s_tag;
  output sts_received_i_reg_0;
  output s_axis_mm2s_cmd_tvalid_split;
  output m_axis_mm2s_sts_tready;
  output \GEN_ASYNC_RESET.halt_i_reg ;
  output dma_mm2s_error;
  input p_0_in;
  input mm2s_interr_i;
  input m_axi_sg_aclk;
  input mm2s_slverr_i;
  input mm2s_decerr_i;
  input \mm2s_tag_reg[0]_0 ;
  input sts_received_i_reg_1;
  input \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ;
  input mm2s_scndry_resetn;
  input m_axis_mm2s_sts_tvalid_int;
  input mm2s_halt;
  input sts_received_d1;
  input m_axis_mm2s_ftch_tvalid_new;
  input [0:0]Q;

  wire \GEN_ASYNC_RESET.halt_i_reg ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ;
  wire [0:0]Q;
  wire dma_mm2s_error;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire mm2s_decerr;
  wire mm2s_decerr_i;
  wire mm2s_error_i_1_n_0;
  wire mm2s_halt;
  wire mm2s_interr;
  wire mm2s_interr_i;
  wire mm2s_scndry_resetn;
  wire mm2s_slverr;
  wire mm2s_slverr_i;
  wire [0:0]mm2s_tag;
  wire \mm2s_tag_reg[0]_0 ;
  wire p_0_in;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sts_received_d1;
  wire sts_received_i_reg_0;
  wire sts_received_i_reg_1;
  wire sts_tready_i_1_n_0;

  FDRE \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .Q(s_axis_mm2s_cmd_tvalid_split),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_decerr_i),
        .Q(mm2s_decerr),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    mm2s_error_i_1
       (.I0(mm2s_interr),
        .I1(mm2s_decerr),
        .I2(m_axis_mm2s_ftch_tvalid_new),
        .I3(Q),
        .I4(mm2s_slverr),
        .I5(dma_mm2s_error),
        .O(mm2s_error_i_1_n_0));
  FDRE mm2s_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_error_i_1_n_0),
        .Q(dma_mm2s_error),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_interr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_interr_i),
        .Q(mm2s_interr),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_slverr_i),
        .Q(mm2s_slverr),
        .R(p_0_in));
  FDRE \mm2s_tag_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\mm2s_tag_reg[0]_0 ),
        .Q(mm2s_tag),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    sts_received_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sts_received_i_reg_1),
        .Q(sts_received_i_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h04C4)) 
    sts_tready_i_1
       (.I0(sts_received_i_reg_0),
        .I1(mm2s_scndry_resetn),
        .I2(m_axis_mm2s_sts_tready),
        .I3(m_axis_mm2s_sts_tvalid_int),
        .O(sts_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sts_tready_i_1_n_0),
        .Q(m_axis_mm2s_sts_tready),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \updt_desc_reg2[32]_i_1 
       (.I0(mm2s_halt),
        .I1(sts_received_i_reg_0),
        .I2(sts_received_d1),
        .O(\GEN_ASYNC_RESET.halt_i_reg ));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_mngr" *) 
module design_1_axi_dma_0_0_axi_dma_mm2s_mngr
   (mm2s_sts_received,
    mm2s_all_idle,
    mm2s_stop,
    s_axis_mm2s_updtptr_tvalid,
    s_axis_mm2s_updtsts_tvalid,
    packet_in_progress,
    s_axis_mm2s_cmd_tvalid_split,
    m_axis_mm2s_sts_tready,
    mm2s_halted_set_reg,
    mm2s_halted_clr_reg,
    queue_rden_new,
    \updt_desc_reg2_reg[32] ,
    updt_data_reg,
    updt_sts_reg,
    \updt_desc_reg0_reg[31] ,
    dma_mm2s_error,
    p_0_in,
    m_axi_sg_aclk,
    mm2s_interr_i,
    mm2s_slverr_i,
    mm2s_decerr_i,
    \mm2s_tag_reg[0] ,
    mm2s_dmacr,
    mm2s_halted_set0,
    mm2s_stop_i,
    updt_data_reg_0,
    packet_in_progress_reg,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    m_axi_sg_aresetn,
    idle_reg,
    halted_reg,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    ch1_ftch_queue_empty,
    sts_queue_full,
    m_axis_mm2s_sts_tvalid_int,
    mm2s_halt,
    m_axis_mm2s_ftch_tvalid_new,
    mm2s_updt_idle,
    mm2s_ftch_idle,
    ptr_queue_full,
    Q,
    cmnds_queued_shift0);
  output mm2s_sts_received;
  output mm2s_all_idle;
  output mm2s_stop;
  output s_axis_mm2s_updtptr_tvalid;
  output s_axis_mm2s_updtsts_tvalid;
  output packet_in_progress;
  output s_axis_mm2s_cmd_tvalid_split;
  output m_axis_mm2s_sts_tready;
  output mm2s_halted_set_reg;
  output mm2s_halted_clr_reg;
  output queue_rden_new;
  output [30:0]\updt_desc_reg2_reg[32] ;
  output [0:0]updt_data_reg;
  output [0:0]updt_sts_reg;
  output [25:0]\updt_desc_reg0_reg[31] ;
  output dma_mm2s_error;
  input p_0_in;
  input m_axi_sg_aclk;
  input mm2s_interr_i;
  input mm2s_slverr_i;
  input mm2s_decerr_i;
  input \mm2s_tag_reg[0] ;
  input [0:0]mm2s_dmacr;
  input mm2s_halted_set0;
  input mm2s_stop_i;
  input updt_data_reg_0;
  input packet_in_progress_reg;
  input \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  input m_axi_sg_aresetn;
  input idle_reg;
  input halted_reg;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input ch1_ftch_queue_empty;
  input sts_queue_full;
  input m_axis_mm2s_sts_tvalid_int;
  input mm2s_halt;
  input m_axis_mm2s_ftch_tvalid_new;
  input mm2s_updt_idle;
  input mm2s_ftch_idle;
  input ptr_queue_full;
  input [52:0]Q;
  input cmnds_queued_shift0;

  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_12 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_8 ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_7 ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire [52:0]Q;
  wire ch1_ftch_queue_empty;
  wire cmnds_queued_shift0;
  wire desc_update_done;
  wire dma_mm2s_error;
  wire halted_reg;
  wire idle_reg;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire mm2s_all_idle;
  wire [0:0]mm2s_cs;
  wire mm2s_decerr;
  wire mm2s_decerr_i;
  wire [0:0]mm2s_dmacr;
  wire mm2s_ftch_idle;
  wire mm2s_halt;
  wire mm2s_halted_clr_reg;
  wire mm2s_halted_set0;
  wire mm2s_halted_set_reg;
  wire mm2s_interr;
  wire mm2s_interr_i;
  wire mm2s_ns0__2;
  wire mm2s_scndry_resetn;
  wire mm2s_slverr;
  wire mm2s_slverr_i;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire mm2s_sts_received;
  wire [0:0]mm2s_tag;
  wire \mm2s_tag_reg[0] ;
  wire mm2s_updt_idle;
  wire p_0_in;
  wire packet_in_progress;
  wire packet_in_progress_reg;
  wire ptr_queue_full;
  wire queue_rden_new;
  wire s2mm_scndry_resetn;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_mm2s_updtsts_tvalid;
  wire sts_queue_full;
  wire sts_received_d1;
  wire [0:0]updt_data_reg;
  wire updt_data_reg_0;
  wire [25:0]\updt_desc_reg0_reg[31] ;
  wire [30:0]\updt_desc_reg2_reg[32] ;
  wire [0:0]updt_sts_reg;
  wire write_cmnd_cmb;

  design_1_axi_dma_0_0_axi_dma_mm2s_sg_if \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF 
       (.\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_8 ),
        .\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg_0 (mm2s_sts_received),
        .Q({Q[52:27],Q[25:0]}),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .desc_update_done(desc_update_done),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_ftch_tvalid_new(m_axis_mm2s_ftch_tvalid_new),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .mm2s_cs(mm2s_cs),
        .mm2s_decerr(mm2s_decerr),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_halt(mm2s_halt),
        .mm2s_interr(mm2s_interr),
        .mm2s_ns0__2(mm2s_ns0__2),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_slverr(mm2s_slverr),
        .mm2s_stop_i(mm2s_stop_i),
        .mm2s_tag(mm2s_tag),
        .p_0_in(p_0_in),
        .packet_in_progress_reg_0(packet_in_progress),
        .packet_in_progress_reg_1(packet_in_progress_reg),
        .ptr_queue_full(ptr_queue_full),
        .queue_rden_new(queue_rden_new),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sts_queue_full(sts_queue_full),
        .sts_received_d1(sts_received_d1),
        .updt_data_reg_0(s_axis_mm2s_updtptr_tvalid),
        .updt_data_reg_1(updt_data_reg),
        .updt_data_reg_2(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_12 ),
        .updt_data_reg_3(updt_data_reg_0),
        .\updt_desc_reg0_reg[31]_0 (\updt_desc_reg0_reg[31] ),
        .\updt_desc_reg2_reg[31]_0 (\updt_desc_reg2_reg[32] [29]),
        .\updt_desc_reg2_reg[32]_0 ({\updt_desc_reg2_reg[32] [30],\updt_desc_reg2_reg[32] [28:0]}),
        .\updt_desc_reg2_reg[32]_1 (\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_7 ),
        .updt_sts_reg_0(s_axis_mm2s_updtsts_tvalid),
        .updt_sts_reg_1(updt_sts_reg),
        .write_cmnd_cmb(write_cmnd_cmb));
  design_1_axi_dma_0_0_axi_dma_mm2s_sm \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM 
       (.\FSM_sequential_mm2s_cs_reg[0]_0 (\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_12 ),
        .cmnds_queued_shift0(cmnds_queued_shift0),
        .desc_update_done(desc_update_done),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cs(mm2s_cs),
        .mm2s_ftch_idle(mm2s_ftch_idle),
        .mm2s_ns0__2(mm2s_ns0__2),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .mm2s_updt_idle(mm2s_updt_idle),
        .p_0_in(p_0_in),
        .write_cmnd_cmb(write_cmnd_cmb));
  design_1_axi_dma_0_0_axi_dma_mm2s_cmdsts_if \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS 
       (.\GEN_ASYNC_RESET.halt_i_reg (\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_7 ),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 (\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .Q(Q[26]),
        .dma_mm2s_error(dma_mm2s_error),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_ftch_tvalid_new(m_axis_mm2s_ftch_tvalid_new),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .mm2s_decerr(mm2s_decerr),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_halt(mm2s_halt),
        .mm2s_interr(mm2s_interr),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_slverr(mm2s_slverr),
        .mm2s_slverr_i(mm2s_slverr_i),
        .mm2s_tag(mm2s_tag),
        .\mm2s_tag_reg[0]_0 (\mm2s_tag_reg[0] ),
        .p_0_in(p_0_in),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sts_received_d1(sts_received_d1),
        .sts_received_i_reg_0(mm2s_sts_received),
        .sts_received_i_reg_1(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_8 ));
  design_1_axi_dma_0_0_axi_dma_mm2s_sts_mngr \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR 
       (.halted_reg(halted_reg),
        .idle_reg(idle_reg),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_halted_clr_reg_0(mm2s_halted_clr_reg),
        .mm2s_halted_set0(mm2s_halted_set0),
        .mm2s_halted_set_reg_0(mm2s_halted_set_reg),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_0_in(p_0_in),
        .s2mm_scndry_resetn(s2mm_scndry_resetn));
  FDRE \GEN_MM2S_DMA_CONTROL.mm2s_stop_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_stop_i),
        .Q(mm2s_stop),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_sg_if" *) 
module design_1_axi_dma_0_0_axi_dma_mm2s_sg_if
   (sts_received_d1,
    desc_update_done,
    updt_data_reg_0,
    updt_sts_reg_0,
    packet_in_progress_reg_0,
    queue_rden_new,
    mm2s_ns0__2,
    \updt_desc_reg2_reg[31]_0 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    write_cmnd_cmb,
    updt_data_reg_1,
    updt_sts_reg_1,
    updt_data_reg_2,
    \updt_desc_reg0_reg[31]_0 ,
    \updt_desc_reg2_reg[32]_0 ,
    p_0_in,
    m_axi_sg_aclk,
    \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg_0 ,
    updt_data_reg_3,
    packet_in_progress_reg_1,
    mm2s_cs,
    ch1_ftch_queue_empty,
    mm2s_stop_i,
    mm2s_dmacr,
    s_axis_mm2s_cmd_tvalid_split,
    mm2s_scndry_resetn,
    sts_queue_full,
    m_axis_mm2s_sts_tvalid_int,
    mm2s_halt,
    m_axis_mm2s_ftch_tvalid_new,
    ptr_queue_full,
    Q,
    \updt_desc_reg2_reg[32]_1 ,
    mm2s_tag,
    mm2s_decerr,
    mm2s_slverr,
    mm2s_interr);
  output sts_received_d1;
  output desc_update_done;
  output updt_data_reg_0;
  output updt_sts_reg_0;
  output packet_in_progress_reg_0;
  output queue_rden_new;
  output mm2s_ns0__2;
  output \updt_desc_reg2_reg[31]_0 ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output write_cmnd_cmb;
  output [0:0]updt_data_reg_1;
  output [0:0]updt_sts_reg_1;
  output updt_data_reg_2;
  output [25:0]\updt_desc_reg0_reg[31]_0 ;
  output [29:0]\updt_desc_reg2_reg[32]_0 ;
  input p_0_in;
  input m_axi_sg_aclk;
  input \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg_0 ;
  input updt_data_reg_3;
  input packet_in_progress_reg_1;
  input [0:0]mm2s_cs;
  input ch1_ftch_queue_empty;
  input mm2s_stop_i;
  input [0:0]mm2s_dmacr;
  input s_axis_mm2s_cmd_tvalid_split;
  input mm2s_scndry_resetn;
  input sts_queue_full;
  input m_axis_mm2s_sts_tvalid_int;
  input mm2s_halt;
  input m_axis_mm2s_ftch_tvalid_new;
  input ptr_queue_full;
  input [51:0]Q;
  input \updt_desc_reg2_reg[32]_1 ;
  input [0:0]mm2s_tag;
  input mm2s_decerr;
  input mm2s_slverr;
  input mm2s_interr;

  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2_n_0 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_ns10_out ;
  wire \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg_0 ;
  wire [51:0]Q;
  wire ch1_ftch_queue_empty;
  wire desc_update_done;
  wire desc_update_done_i_1_n_0;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [0:0]mm2s_cs;
  wire mm2s_decerr;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halt;
  wire mm2s_interr;
  wire mm2s_ns0__2;
  wire mm2s_scndry_resetn;
  wire mm2s_slverr;
  wire mm2s_stop_i;
  wire [0:0]mm2s_tag;
  wire [25:0]mm2s_xferd_bytes;
  wire p_0_in;
  wire packet_in_progress_reg_0;
  wire packet_in_progress_reg_1;
  wire ptr_queue_full;
  wire queue_rden_new;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sts_queue_full;
  wire sts_received_d1;
  wire sts_received_re;
  wire updt_data_reg_0;
  wire [0:0]updt_data_reg_1;
  wire updt_data_reg_2;
  wire updt_data_reg_3;
  wire [25:0]\updt_desc_reg0_reg[31]_0 ;
  wire \updt_desc_reg2[31]_i_1_n_0 ;
  wire \updt_desc_reg2_reg[31]_0 ;
  wire [29:0]\updt_desc_reg2_reg[32]_0 ;
  wire \updt_desc_reg2_reg[32]_1 ;
  wire updt_sts_i_1_n_0;
  wire updt_sts_reg_0;
  wire [0:0]updt_sts_reg_1;
  wire write_cmnd_cmb;

  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \FSM_sequential_mm2s_cs[0]_i_3 
       (.I0(packet_in_progress_reg_0),
        .I1(mm2s_dmacr),
        .I2(mm2s_stop_i),
        .O(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_ns10_out ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFFAB)) 
    \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2 
       (.I0(mm2s_stop_i),
        .I1(mm2s_dmacr),
        .I2(packet_in_progress_reg_0),
        .I3(s_axis_mm2s_cmd_tvalid_split),
        .O(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1 
       (.I0(updt_data_reg_0),
        .I1(ptr_queue_full),
        .O(updt_data_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[32]_i_1 
       (.I0(updt_sts_reg_0),
        .I1(sts_queue_full),
        .O(updt_sts_reg_1));
  design_1_axi_dma_0_0_srl_fifo_f__parameterized1 \GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO 
       (.\FSM_sequential_mm2s_cs_reg[0] (updt_data_reg_0),
        .\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg (\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2_n_0 ),
        .\GEN_MM2S.queue_dout_new_reg[90] (packet_in_progress_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (sts_received_d1),
        .\INFERRED_GEN.cnt_i_reg[4] (\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg_0 ),
        .Q(Q[25:0]),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_ftch_tvalid_new(m_axis_mm2s_ftch_tvalid_new),
        .mm2s_cs(mm2s_cs),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_halt(mm2s_halt),
        .mm2s_ns0__2(mm2s_ns0__2),
        .mm2s_ns10_out(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_ns10_out ),
        .mm2s_stop_i(mm2s_stop_i),
        .out(mm2s_xferd_bytes),
        .p_0_in(p_0_in),
        .queue_rden_new(queue_rden_new),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sts_received_re(sts_received_re),
        .updt_data_reg(updt_data_reg_2),
        .write_cmnd_cmb(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg_0 ),
        .Q(sts_received_d1),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h08)) 
    desc_update_done_i_1
       (.I0(updt_sts_reg_0),
        .I1(\updt_desc_reg2_reg[31]_0 ),
        .I2(sts_queue_full),
        .O(desc_update_done_i_1_n_0));
  FDRE desc_update_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(desc_update_done_i_1_n_0),
        .Q(desc_update_done),
        .R(p_0_in));
  FDRE packet_in_progress_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(packet_in_progress_reg_1),
        .Q(packet_in_progress_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA800A8A8A8A8A8A8)) 
    sts_received_i_i_1
       (.I0(mm2s_scndry_resetn),
        .I1(m_axis_mm2s_sts_tvalid_int),
        .I2(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg_0 ),
        .I3(sts_queue_full),
        .I4(\updt_desc_reg2_reg[31]_0 ),
        .I5(updt_sts_reg_0),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    updt_data_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_data_reg_3),
        .Q(updt_data_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[30]),
        .Q(\updt_desc_reg0_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[31]),
        .Q(\updt_desc_reg0_reg[31]_0 [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[32]),
        .Q(\updt_desc_reg0_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[33]),
        .Q(\updt_desc_reg0_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[34]),
        .Q(\updt_desc_reg0_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[35]),
        .Q(\updt_desc_reg0_reg[31]_0 [9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[36]),
        .Q(\updt_desc_reg0_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[37]),
        .Q(\updt_desc_reg0_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[38]),
        .Q(\updt_desc_reg0_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[39]),
        .Q(\updt_desc_reg0_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[40]),
        .Q(\updt_desc_reg0_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[41]),
        .Q(\updt_desc_reg0_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[42]),
        .Q(\updt_desc_reg0_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[43]),
        .Q(\updt_desc_reg0_reg[31]_0 [17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[44]),
        .Q(\updt_desc_reg0_reg[31]_0 [18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[45]),
        .Q(\updt_desc_reg0_reg[31]_0 [19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[46]),
        .Q(\updt_desc_reg0_reg[31]_0 [20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[47]),
        .Q(\updt_desc_reg0_reg[31]_0 [21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[48]),
        .Q(\updt_desc_reg0_reg[31]_0 [22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[49]),
        .Q(\updt_desc_reg0_reg[31]_0 [23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[50]),
        .Q(\updt_desc_reg0_reg[31]_0 [24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[51]),
        .Q(\updt_desc_reg0_reg[31]_0 [25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[26]),
        .Q(\updt_desc_reg0_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[27]),
        .Q(\updt_desc_reg0_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[28]),
        .Q(\updt_desc_reg0_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .D(Q[29]),
        .Q(\updt_desc_reg0_reg[31]_0 [3]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'hFF000400)) 
    \updt_desc_reg2[31]_i_1 
       (.I0(mm2s_halt),
        .I1(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg_0 ),
        .I2(sts_received_d1),
        .I3(mm2s_scndry_resetn),
        .I4(\updt_desc_reg2_reg[31]_0 ),
        .O(\updt_desc_reg2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[0]),
        .Q(\updt_desc_reg2_reg[32]_0 [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[10]),
        .Q(\updt_desc_reg2_reg[32]_0 [10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[11]),
        .Q(\updt_desc_reg2_reg[32]_0 [11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[12]),
        .Q(\updt_desc_reg2_reg[32]_0 [12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[13]),
        .Q(\updt_desc_reg2_reg[32]_0 [13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[14]),
        .Q(\updt_desc_reg2_reg[32]_0 [14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[15]),
        .Q(\updt_desc_reg2_reg[32]_0 [15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[16]),
        .Q(\updt_desc_reg2_reg[32]_0 [16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[17]),
        .Q(\updt_desc_reg2_reg[32]_0 [17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[18]),
        .Q(\updt_desc_reg2_reg[32]_0 [18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[19]),
        .Q(\updt_desc_reg2_reg[32]_0 [19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[1]),
        .Q(\updt_desc_reg2_reg[32]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[20]),
        .Q(\updt_desc_reg2_reg[32]_0 [20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[21]),
        .Q(\updt_desc_reg2_reg[32]_0 [21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[22]),
        .Q(\updt_desc_reg2_reg[32]_0 [22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[23]),
        .Q(\updt_desc_reg2_reg[32]_0 [23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[24]),
        .Q(\updt_desc_reg2_reg[32]_0 [24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[25]),
        .Q(\updt_desc_reg2_reg[32]_0 [25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_interr),
        .Q(\updt_desc_reg2_reg[32]_0 [26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_slverr),
        .Q(\updt_desc_reg2_reg[32]_0 [27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[2]),
        .Q(\updt_desc_reg2_reg[32]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_decerr),
        .Q(\updt_desc_reg2_reg[32]_0 [28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\updt_desc_reg2[31]_i_1_n_0 ),
        .Q(\updt_desc_reg2_reg[31]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_tag),
        .Q(\updt_desc_reg2_reg[32]_0 [29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[3]),
        .Q(\updt_desc_reg2_reg[32]_0 [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[4]),
        .Q(\updt_desc_reg2_reg[32]_0 [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[5]),
        .Q(\updt_desc_reg2_reg[32]_0 [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[6]),
        .Q(\updt_desc_reg2_reg[32]_0 [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[7]),
        .Q(\updt_desc_reg2_reg[32]_0 [7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[8]),
        .Q(\updt_desc_reg2_reg[32]_0 [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(mm2s_xferd_bytes[9]),
        .Q(\updt_desc_reg2_reg[32]_0 [9]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hA0AA8888)) 
    updt_sts_i_1
       (.I0(mm2s_scndry_resetn),
        .I1(sts_received_re),
        .I2(sts_queue_full),
        .I3(\updt_desc_reg2_reg[31]_0 ),
        .I4(updt_sts_reg_0),
        .O(updt_sts_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    updt_sts_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_sts_i_1_n_0),
        .Q(updt_sts_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_sm" *) 
module design_1_axi_dma_0_0_axi_dma_mm2s_sm
   (mm2s_cs,
    mm2s_all_idle,
    p_0_in,
    \FSM_sequential_mm2s_cs_reg[0]_0 ,
    m_axi_sg_aclk,
    write_cmnd_cmb,
    mm2s_updt_idle,
    mm2s_ftch_idle,
    mm2s_ns0__2,
    desc_update_done,
    cmnds_queued_shift0,
    mm2s_scndry_resetn,
    mm2s_stop_i);
  output [0:0]mm2s_cs;
  output mm2s_all_idle;
  input p_0_in;
  input \FSM_sequential_mm2s_cs_reg[0]_0 ;
  input m_axi_sg_aclk;
  input write_cmnd_cmb;
  input mm2s_updt_idle;
  input mm2s_ftch_idle;
  input mm2s_ns0__2;
  input desc_update_done;
  input cmnds_queued_shift0;
  input mm2s_scndry_resetn;
  input mm2s_stop_i;

  wire \FSM_sequential_mm2s_cs_reg[0]_0 ;
  wire \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[3]_i_1_n_0 ;
  wire [3:0]cmnds_queued_shift;
  wire cmnds_queued_shift0;
  wire desc_update_done;
  wire m_axi_sg_aclk;
  wire mm2s_all_idle;
  wire [0:0]mm2s_cs;
  wire mm2s_ftch_idle;
  wire mm2s_ns0__2;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire mm2s_updt_idle;
  wire p_0_in;
  wire write_cmnd_cmb;

  (* FSM_ENCODED_STATES = "fetch_descriptor:01,iSTATE:10,wait_status:10,idle:00" *) 
  FDRE \FSM_sequential_mm2s_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_mm2s_cs_reg[0]_0 ),
        .Q(mm2s_cs),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00001000)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_2 
       (.I0(cmnds_queued_shift[0]),
        .I1(mm2s_cs),
        .I2(mm2s_updt_idle),
        .I3(mm2s_ftch_idle),
        .I4(mm2s_ns0__2),
        .O(mm2s_all_idle));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_n_0 ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h00000000BE8E0000)) 
    \QUEUE_COUNT.cmnds_queued_shift[0]_i_1 
       (.I0(cmnds_queued_shift[0]),
        .I1(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_n_0 ),
        .I2(desc_update_done),
        .I3(cmnds_queued_shift[1]),
        .I4(mm2s_scndry_resetn),
        .I5(mm2s_stop_i),
        .O(\QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BE8EB282)) 
    \QUEUE_COUNT.cmnds_queued_shift[1]_i_1 
       (.I0(cmnds_queued_shift[1]),
        .I1(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_n_0 ),
        .I2(desc_update_done),
        .I3(cmnds_queued_shift[2]),
        .I4(cmnds_queued_shift[0]),
        .I5(cmnds_queued_shift0),
        .O(\QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BE8EB282)) 
    \QUEUE_COUNT.cmnds_queued_shift[2]_i_1 
       (.I0(cmnds_queued_shift[2]),
        .I1(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_n_0 ),
        .I2(desc_update_done),
        .I3(cmnds_queued_shift[3]),
        .I4(cmnds_queued_shift[1]),
        .I5(cmnds_queued_shift0),
        .O(\QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000008E820000)) 
    \QUEUE_COUNT.cmnds_queued_shift[3]_i_1 
       (.I0(cmnds_queued_shift[3]),
        .I1(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_n_0 ),
        .I2(desc_update_done),
        .I3(cmnds_queued_shift[2]),
        .I4(mm2s_scndry_resetn),
        .I5(mm2s_stop_i),
        .O(\QUEUE_COUNT.cmnds_queued_shift[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ),
        .Q(cmnds_queued_shift[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0 ),
        .Q(cmnds_queued_shift[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0 ),
        .Q(cmnds_queued_shift[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[3]_i_1_n_0 ),
        .Q(cmnds_queued_shift[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_sts_mngr" *) 
module design_1_axi_dma_0_0_axi_dma_mm2s_sts_mngr
   (mm2s_halted_set_reg_0,
    mm2s_halted_clr_reg_0,
    p_0_in,
    mm2s_dmacr,
    m_axi_sg_aclk,
    mm2s_halted_set0,
    mm2s_all_idle,
    m_axi_sg_aresetn,
    idle_reg,
    halted_reg,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn);
  output mm2s_halted_set_reg_0;
  output mm2s_halted_clr_reg_0;
  input p_0_in;
  input [0:0]mm2s_dmacr;
  input m_axi_sg_aclk;
  input mm2s_halted_set0;
  input mm2s_all_idle;
  input m_axi_sg_aresetn;
  input idle_reg;
  input halted_reg;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;

  wire all_is_idle_d1;
  wire halted_reg;
  wire idle_reg;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_all_idle;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halted_clr;
  wire mm2s_halted_clr_reg_0;
  wire mm2s_halted_set;
  wire mm2s_halted_set0;
  wire mm2s_halted_set_reg_0;
  wire mm2s_scndry_resetn;
  wire p_0_in;
  wire s2mm_scndry_resetn;

  FDRE #(
    .INIT(1'b0)) 
    all_is_idle_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_all_idle),
        .Q(all_is_idle_d1),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'hF4F4F4FF)) 
    halted_i_1
       (.I0(mm2s_halted_clr),
        .I1(halted_reg),
        .I2(mm2s_halted_set),
        .I3(mm2s_scndry_resetn),
        .I4(s2mm_scndry_resetn),
        .O(mm2s_halted_clr_reg_0));
  LUT6 #(
    .INIT(64'h4040444400004000)) 
    idle_i_1
       (.I0(mm2s_halted_set),
        .I1(m_axi_sg_aresetn),
        .I2(mm2s_all_idle),
        .I3(mm2s_dmacr),
        .I4(all_is_idle_d1),
        .I5(idle_reg),
        .O(mm2s_halted_set_reg_0));
  FDRE mm2s_halted_clr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_dmacr),
        .Q(mm2s_halted_clr),
        .R(p_0_in));
  FDRE mm2s_halted_set_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_halted_set0),
        .Q(mm2s_halted_set),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_dma_reg_module" *) 
module design_1_axi_dma_0_0_axi_dma_reg_module
   (s_axi_lite_arready,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    tailpntr_updated_d2,
    tailpntr_updated_d1,
    curdesc_lsb_i1,
    curdesc_lsb_i17_out,
    \dmacr_i_reg[28] ,
    \dmacr_i_reg[28]_0 ,
    s_axi_lite_bvalid,
    halted_reg,
    idle_reg,
    halted_reg_0,
    idle_reg_0,
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ,
    soft_reset_re0,
    \dmacr_i_reg[2] ,
    \dmacr_i_reg[2]_0 ,
    scndry_out,
    s_axi_lite_wready,
    scndry_vect_out,
    soft_reset,
    Q,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ,
    s2mm_tailpntr_updated,
    irqdelay_wren_reg,
    ch1_dly_fast_cnt0,
    ch1_delay_count0,
    ch1_disable_delay1_out,
    irqdelay_wren_reg_0,
    ch2_dly_fast_cnt0,
    ch2_delay_count0,
    ch2_disable_delay0_out,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    mm2s_desc_flush,
    \m_axi_sg_rdata[31] ,
    ftch_stale_desc0__0,
    \dmacr_i_reg[16] ,
    irqthresh_wren_reg,
    ch1_thresh_count1__1,
    \dmacr_i_reg[16]_0 ,
    irqthresh_wren_reg_0,
    ch2_thresh_count1__1,
    S,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28] ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30] ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16] ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 ,
    mm2s_halted_set0,
    mm2s_cmd_wdata,
    D,
    mm2s_introut,
    s2mm_introut,
    s_axi_lite_rdata,
    rdy,
    rdy_to2,
    s_axi_lite_aclk,
    p_0_in,
    s_axi_lite_arvalid,
    SR,
    m_axi_sg_aclk,
    \dmacr_i_reg[31] ,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    sg_interr_reg_1,
    sg_slverr_reg_1,
    sg_decerr_reg_1,
    dma_interr_reg_2,
    dma_slverr_reg_2,
    dma_decerr_reg_2,
    sg_interr_reg_2,
    sg_slverr_reg_2,
    sg_decerr_reg_2,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    sg_ftch_error0,
    sg_ftch_error0_0,
    halted_reg_1,
    idle_reg_1,
    halted_reg_2,
    idle_reg_2,
    soft_reset_d1,
    out,
    s_axi_lite_bready,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ,
    introut_reg,
    introut_reg_0,
    m_axi_sg_aresetn,
    mm2s_stop,
    s2mm_stop,
    mm2s_updt_interr_set,
    mm2s_updt_slverr_set,
    mm2s_updt_decerr_set,
    m_axis_mm2s_ftch_tvalid_new,
    s2mm_updt_interr_set,
    s2mm_updt_slverr_set,
    s2mm_updt_decerr_set,
    m_axis_s2mm_ftch_tvalid_new,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] ,
    s_axi_lite_rready,
    axi_dma_tstvec,
    ch1_delay_cnt_en,
    ch2_delay_cnt_en,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    mm2s_dly_irq_set,
    s2mm_dly_irq_set,
    m_axi_sg_rdata,
    \GEN_MM2S.reg1_reg[64] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ,
    \ch1_sg_idle1_inferred__0/i__carry__1 ,
    \ch2_sg_idle1_inferred__0/i__carry__1 ,
    packet_in_progress,
    mm2s_stop_i,
    mm2s_halt_cmplt,
    mm2s_all_idle,
    \GEN_ASYNC_WRITE.ip_addr_cap_reg ,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    mm2s_soft_reset_done,
    s2mm_soft_reset_done,
    mm2s_ioc_irq_set,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ,
    s2mm_ioc_irq_set,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 );
  output s_axi_lite_arready;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output sg_interr_reg;
  output sg_slverr_reg;
  output sg_decerr_reg;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output sg_interr_reg_0;
  output sg_slverr_reg_0;
  output sg_decerr_reg_0;
  output tailpntr_updated_d2;
  output tailpntr_updated_d1;
  output curdesc_lsb_i1;
  output curdesc_lsb_i17_out;
  output [11:0]\dmacr_i_reg[28] ;
  output [11:0]\dmacr_i_reg[28]_0 ;
  output s_axi_lite_bvalid;
  output halted_reg;
  output idle_reg;
  output halted_reg_0;
  output idle_reg_0;
  output \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ;
  output soft_reset_re0;
  output \dmacr_i_reg[2] ;
  output \dmacr_i_reg[2]_0 ;
  output scndry_out;
  output s_axi_lite_wready;
  output [25:0]scndry_vect_out;
  output soft_reset;
  output [25:0]Q;
  output [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  output s2mm_tailpntr_updated;
  output [0:0]irqdelay_wren_reg;
  output ch1_dly_fast_cnt0;
  output ch1_delay_count0;
  output ch1_disable_delay1_out;
  output [0:0]irqdelay_wren_reg_0;
  output ch2_dly_fast_cnt0;
  output ch2_delay_count0;
  output ch2_disable_delay0_out;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output mm2s_desc_flush;
  output [0:0]\m_axi_sg_rdata[31] ;
  output ftch_stale_desc0__0;
  output [0:0]\dmacr_i_reg[16] ;
  output [0:0]irqthresh_wren_reg;
  output ch1_thresh_count1__1;
  output [0:0]\dmacr_i_reg[16]_0 ;
  output [0:0]irqthresh_wren_reg_0;
  output ch2_thresh_count1__1;
  output [3:0]S;
  output [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28] ;
  output [0:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30] ;
  output [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16] ;
  output [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 ;
  output [0:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 ;
  output mm2s_halted_set0;
  output [0:0]mm2s_cmd_wdata;
  output [0:0]D;
  output mm2s_introut;
  output s2mm_introut;
  output [31:0]s_axi_lite_rdata;
  output rdy;
  input rdy_to2;
  input s_axi_lite_aclk;
  input p_0_in;
  input s_axi_lite_arvalid;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input [0:0]\dmacr_i_reg[31] ;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input sg_interr_reg_1;
  input sg_slverr_reg_1;
  input sg_decerr_reg_1;
  input dma_interr_reg_2;
  input dma_slverr_reg_2;
  input dma_decerr_reg_2;
  input sg_interr_reg_2;
  input sg_slverr_reg_2;
  input sg_decerr_reg_2;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input sg_ftch_error0;
  input sg_ftch_error0_0;
  input halted_reg_1;
  input idle_reg_1;
  input halted_reg_2;
  input idle_reg_2;
  input soft_reset_d1;
  input out;
  input s_axi_lite_bready;
  input \GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ;
  input introut_reg;
  input introut_reg_0;
  input m_axi_sg_aresetn;
  input mm2s_stop;
  input s2mm_stop;
  input mm2s_updt_interr_set;
  input mm2s_updt_slverr_set;
  input mm2s_updt_decerr_set;
  input m_axis_mm2s_ftch_tvalid_new;
  input s2mm_updt_interr_set;
  input s2mm_updt_slverr_set;
  input s2mm_updt_decerr_set;
  input m_axis_s2mm_ftch_tvalid_new;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3 ;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  input [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] ;
  input s_axi_lite_rready;
  input [3:0]axi_dma_tstvec;
  input ch1_delay_cnt_en;
  input ch2_delay_cnt_en;
  input \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  input mm2s_dly_irq_set;
  input s2mm_dly_irq_set;
  input [0:0]m_axi_sg_rdata;
  input [0:0]\GEN_MM2S.reg1_reg[64] ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ;
  input \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 ;
  input \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ;
  input [25:0]\ch1_sg_idle1_inferred__0/i__carry__1 ;
  input [25:0]\ch2_sg_idle1_inferred__0/i__carry__1 ;
  input packet_in_progress;
  input mm2s_stop_i;
  input mm2s_halt_cmplt;
  input mm2s_all_idle;
  input \GEN_ASYNC_WRITE.ip_addr_cap_reg ;
  input [4:0]s_axi_lite_awaddr;
  input [29:0]s_axi_lite_wdata;
  input [9:0]s_axi_lite_araddr;
  input mm2s_soft_reset_done;
  input s2mm_soft_reset_done;
  input mm2s_ioc_irq_set;
  input [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  input s2mm_ioc_irq_set;
  input [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ;

  wire [0:0]D;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3 ;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ;
  wire \GEN_ASYNC_WRITE.ip_addr_cap_reg ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_13 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_14 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_44 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_47 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_48 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_49 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_50 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_7 ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ;
  wire [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16] ;
  wire [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28] ;
  wire [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 ;
  wire [0:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30] ;
  wire [0:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ;
  wire [0:0]\GEN_MM2S.reg1_reg[64] ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_32 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_33 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_34 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_35 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_36 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_37 ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_14 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_26 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_34 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_35 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_36 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_37 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_38 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_39 ;
  wire [25:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [16:0]axi2ip_wrce;
  wire [4:0]axi2ip_wrdata;
  wire [3:0]axi_dma_tstvec;
  wire ch1_delay_cnt_en;
  wire ch1_delay_count0;
  wire ch1_disable_delay1_out;
  wire ch1_dly_fast_cnt0;
  wire [25:0]\ch1_sg_idle1_inferred__0/i__carry__1 ;
  wire ch1_thresh_count1__1;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire ch2_disable_delay0_out;
  wire ch2_dly_fast_cnt0;
  wire [25:0]\ch2_sg_idle1_inferred__0/i__carry__1 ;
  wire ch2_thresh_count1__1;
  wire curdesc_lsb_i1;
  wire curdesc_lsb_i17_out;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_decerr_reg_2;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_interr_reg_2;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire dma_slverr_reg_2;
  wire [0:0]\dmacr_i_reg[16] ;
  wire [0:0]\dmacr_i_reg[16]_0 ;
  wire [11:0]\dmacr_i_reg[28] ;
  wire [11:0]\dmacr_i_reg[28]_0 ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire [0:0]\dmacr_i_reg[31] ;
  wire ftch_stale_desc0__0;
  wire halted_reg;
  wire halted_reg_0;
  wire halted_reg_1;
  wire halted_reg_2;
  wire idle_reg;
  wire idle_reg_0;
  wire idle_reg_1;
  wire idle_reg_2;
  wire introut_reg;
  wire introut_reg_0;
  wire irqdelay_wren0;
  wire [0:0]irqdelay_wren_reg;
  wire [0:0]irqdelay_wren_reg_0;
  wire irqthresh_wren0;
  wire [0:0]irqthresh_wren_reg;
  wire [0:0]irqthresh_wren_reg_0;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_rdata;
  wire [0:0]\m_axi_sg_rdata[31] ;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire m_axis_s2mm_ftch_tvalid_new;
  wire mm2s_all_idle;
  wire [0:0]mm2s_cmd_wdata;
  wire mm2s_desc_flush;
  wire mm2s_dly_irq_set;
  wire [31:3]mm2s_dmacr;
  wire mm2s_halt_cmplt;
  wire mm2s_halted_set0;
  wire mm2s_introut;
  wire mm2s_introut_i_cdc_from;
  wire mm2s_ioc_irq_set;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire [31:6]mm2s_taildesc;
  wire mm2s_updt_decerr_set;
  wire mm2s_updt_interr_set;
  wire mm2s_updt_slverr_set;
  wire out;
  wire p_0_in;
  wire p_0_in1_in;
  wire p_1_in;
  wire packet_in_progress;
  wire rdy;
  wire rdy_to2;
  wire s2mm_dly_irq_set;
  wire [31:3]s2mm_dmacr;
  wire s2mm_error_out;
  wire s2mm_introut;
  wire s2mm_introut_i_cdc_from;
  wire s2mm_ioc_irq_set;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire [31:6]s2mm_taildesc;
  wire s2mm_tailpntr_updated;
  wire s2mm_updt_decerr_set;
  wire s2mm_updt_interr_set;
  wire s2mm_updt_slverr_set;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [4:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [29:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire scndry_out;
  wire [25:0]scndry_vect_out;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_decerr_reg_1;
  wire sg_decerr_reg_2;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_interr_reg_1;
  wire sg_interr_reg_2;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sg_slverr_reg_1;
  wire sg_slverr_reg_2;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_re0;
  (* async_reg = "true" *) wire strm_valid_int2;
  (* async_reg = "true" *) wire strm_valid_int_cdc_to;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;

  design_1_axi_dma_0_0_axi_dma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.E(p_1_in),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_37 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_35 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 (\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_0 (\dmacr_i_reg[28] [11:1]),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 (\dmacr_i_reg[28] [0]),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_1 (halted_reg),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_2 (halted_reg_0),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0 (sg_decerr_reg_0),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_1 (sg_decerr_reg),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_39 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]_0 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_37 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_32 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_33 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_34 }),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_36 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_2 ({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_34 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_35 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_36 }),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_3 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_38 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 (idle_reg),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_1 (idle_reg_0),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 (\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 (s2mm_taildesc),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2 (mm2s_taildesc),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 (dma_interr_reg_0),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1 (dma_interr_reg),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 (dma_slverr_reg),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_1 (dma_slverr_reg_0),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 (dma_decerr_reg_0),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1 (dma_decerr_reg),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0 (sg_interr_reg_0),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1 (sg_interr_reg),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0 (sg_slverr_reg_0),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_1 (sg_slverr_reg),
        .\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 (\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_47 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_48 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[13]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_7 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_44 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[2]_0 (\GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_13 ),
        .\GEN_ASYNC_WRITE.ip_addr_cap_reg_0 (\GEN_ASYNC_WRITE.ip_addr_cap_reg ),
        .Q(Q),
        .SR(SR),
        .axi2ip_wrce({axi2ip_wrce[16],axi2ip_wrce[14],axi2ip_wrce[12],axi2ip_wrce[2],axi2ip_wrce[0]}),
        .\dmacr_i_reg[0] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_14 ),
        .\dmacr_i_reg[0]_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14 ),
        .\dmacr_i_reg[0]_1 (\dmacr_i_reg[28]_0 [0]),
        .\dmacr_i_reg[16] (introut_reg),
        .\dmacr_i_reg[16]_0 (introut_reg_0),
        .\dmacr_i_reg[2] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_49 ),
        .\dmacr_i_reg[2]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_50 ),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_2 (\dmacr_i_reg[2]_0 ),
        .irqdelay_wren0(irqdelay_wren0),
        .irqdelay_wren_reg(\dmacr_i_reg[28]_0 [11:1]),
        .irqdelay_wren_reg_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_26 ),
        .irqthresh_wren0(irqthresh_wren0),
        .irqthresh_wren_reg(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_14 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_dmacr({mm2s_dmacr[31:29],mm2s_dmacr[26],mm2s_dmacr[16],mm2s_dmacr[4:3]}),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .out(out),
        .p_0_in(p_0_in),
        .p_0_in1_in(p_0_in1_in),
        .rdy(rdy),
        .rdy_to2(rdy_to2),
        .s2mm_dmacr({s2mm_dmacr[31:29],s2mm_dmacr[26],s2mm_dmacr[16],s2mm_dmacr[4:3]}),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s2mm_stop(s2mm_stop),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .scndry_out(scndry_out),
        .scndry_vect_out({scndry_vect_out,axi2ip_wrdata[4:3],axi2ip_wrdata[0]}));
  design_1_axi_dma_0_0_cdc_sync_47 \GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE 
       (.mm2s_introut(mm2s_introut),
        .prmry_in(mm2s_introut_i_cdc_from),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  design_1_axi_dma_0_0_axi_dma_register \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER 
       (.E(p_1_in),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_13 ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28] ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30] ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 (mm2s_taildesc),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ({\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [7:5],\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [2]}),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 (\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3 [0]),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg (\GEN_MM2S.reg1_reg[64] ),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 (s2mm_dmacr[4]),
        .Q({\dmacr_i_reg[28] [7:1],mm2s_dmacr[16]}),
        .S(S),
        .SR(\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_47 ),
        .axi2ip_wrce({axi2ip_wrce[2],axi2ip_wrce[0]}),
        .axi_dma_tstvec({axi_dma_tstvec[2],axi_dma_tstvec[0]}),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_count0(ch1_delay_count0),
        .ch1_disable_delay1_out(ch1_disable_delay1_out),
        .ch1_dly_fast_cnt0(ch1_dly_fast_cnt0),
        .\ch1_sg_idle1_inferred__0/i__carry__1 (\ch1_sg_idle1_inferred__0/i__carry__1 ),
        .ch1_thresh_count1__1(ch1_thresh_count1__1),
        .curdesc_lsb_i1(curdesc_lsb_i1),
        .dly_irq_reg_0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_35 ),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(dma_decerr_reg_1),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_interr_reg_1(dma_interr_reg_1),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_1),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[28] [0]),
        .\dmacr_i_reg[14]_0 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_32 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_33 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_34 }),
        .\dmacr_i_reg[16]_0 (\dmacr_i_reg[16] ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_0 ),
        .\dmacr_i_reg[2]_1 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14 ),
        .\dmacr_i_reg[2]_2 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_49 ),
        .\dmacr_i_reg[31]_0 ({mm2s_dmacr[31:29],\dmacr_i_reg[28] [11:10],mm2s_dmacr[26],\dmacr_i_reg[28] [9:8]}),
        .\dmacr_i_reg[31]_1 (\dmacr_i_reg[31] ),
        .\dmacr_i_reg[4]_0 (mm2s_dmacr[4:3]),
        .err_irq_reg_0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_36 ),
        .ftch_stale_desc0__0(ftch_stale_desc0__0),
        .halted_reg_0(halted_reg),
        .halted_reg_1(halted_reg_1),
        .idle_reg_0(idle_reg),
        .idle_reg_1(idle_reg_1),
        .introut_reg_0(introut_reg),
        .introut_reg_1(introut_reg_0),
        .ioc_irq_reg_0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_37 ),
        .irqdelay_wren_reg_0(irqdelay_wren_reg),
        .irqthresh_wren_reg_0(irqthresh_wren_reg),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_mm2s_ftch_tvalid_new(m_axis_mm2s_ftch_tvalid_new),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cmd_wdata(mm2s_cmd_wdata),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_halted_set0(mm2s_halted_set0),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_stop(mm2s_stop),
        .mm2s_stop_i(mm2s_stop_i),
        .mm2s_updt_decerr_set(mm2s_updt_decerr_set),
        .mm2s_updt_interr_set(mm2s_updt_interr_set),
        .mm2s_updt_slverr_set(mm2s_updt_slverr_set),
        .p_0_in1_in(p_0_in1_in),
        .packet_in_progress(packet_in_progress),
        .prmry_in(mm2s_introut_i_cdc_from),
        .s2mm_error_out(s2mm_error_out),
        .scndry_vect_out({scndry_vect_out,axi2ip_wrdata[4:3],axi2ip_wrdata[0]}),
        .sg_decerr_reg_0(sg_decerr_reg),
        .sg_decerr_reg_1(sg_decerr_reg_1),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_interr_reg_0(sg_interr_reg),
        .sg_interr_reg_1(sg_interr_reg_1),
        .sg_slverr_reg_0(sg_slverr_reg),
        .sg_slverr_reg_1(sg_slverr_reg_1),
        .soft_reset(soft_reset),
        .soft_reset_d1_reg(\dmacr_i_reg[2] ),
        .tailpntr_updated_d1(tailpntr_updated_d1),
        .tailpntr_updated_d2(tailpntr_updated_d2));
  design_1_axi_dma_0_0_cdc_sync_48 \GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE 
       (.prmry_in(s2mm_introut_i_cdc_from),
        .s2mm_introut(s2mm_introut),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  design_1_axi_dma_0_0_axi_dma_register_s2mm \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER 
       (.D(D),
        .\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_44 ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 (Q),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16]_0 (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16] ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 (s2mm_taildesc),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ({\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg [7:5],\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg [2]}),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] (\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 (\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] [0]),
        .\GEN_MM2S.reg1_reg[64] (\GEN_MM2S.reg1_reg[64] ),
        .\GEN_MM2S.reg1_reg[64]_0 (mm2s_dmacr[4]),
        .Q({\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_34 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_35 ,\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_36 }),
        .SR(\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_48 ),
        .axi2ip_wrce({axi2ip_wrce[16],axi2ip_wrce[14],axi2ip_wrce[12]}),
        .axi_dma_tstvec({axi_dma_tstvec[3],axi_dma_tstvec[1]}),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_count0(ch2_delay_count0),
        .ch2_disable_delay0_out(ch2_disable_delay0_out),
        .ch2_dly_fast_cnt0(ch2_dly_fast_cnt0),
        .\ch2_sg_idle1_inferred__0/i__carry__1 (\ch2_sg_idle1_inferred__0/i__carry__1 ),
        .ch2_thresh_count1__1(ch2_thresh_count1__1),
        .curdesc_lsb_i17_out(curdesc_lsb_i17_out),
        .dly_irq_reg_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_37 ),
        .dma_decerr_reg_0(dma_decerr_reg_0),
        .dma_decerr_reg_1(dma_decerr_reg_2),
        .dma_interr_reg_0(dma_interr_reg_0),
        .dma_interr_reg_1(dma_interr_reg_2),
        .dma_slverr_reg_0(dma_slverr_reg_0),
        .dma_slverr_reg_1(dma_slverr_reg_2),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[28]_0 [0]),
        .\dmacr_i_reg[0]_1 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_14 ),
        .\dmacr_i_reg[16]_0 (\dmacr_i_reg[16]_0 ),
        .\dmacr_i_reg[23]_0 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_14 ),
        .\dmacr_i_reg[28]_0 (\dmacr_i_reg[28]_0 [11:1]),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_1 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_50 ),
        .\dmacr_i_reg[31]_0 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_26 ),
        .\dmacr_i_reg[31]_1 (\dmacr_i_reg[31] ),
        .err_irq_reg_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_38 ),
        .halted_reg_0(halted_reg_0),
        .halted_reg_1(halted_reg_2),
        .idle_reg_0(idle_reg_0),
        .idle_reg_1(idle_reg_2),
        .introut_reg_0(introut_reg),
        .introut_reg_1(introut_reg_0),
        .ioc_irq_reg_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_39 ),
        .ioc_irq_reg_1(\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_7 ),
        .irqdelay_wren0(irqdelay_wren0),
        .irqdelay_wren_reg_0(irqdelay_wren_reg_0),
        .irqthresh_wren0(irqthresh_wren0),
        .irqthresh_wren_reg_0(irqthresh_wren_reg_0),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .\m_axi_sg_rdata[31] (\m_axi_sg_rdata[31] ),
        .m_axis_s2mm_ftch_tvalid_new(m_axis_s2mm_ftch_tvalid_new),
        .prmry_in(s2mm_introut_i_cdc_from),
        .s2mm_dly_irq_set(s2mm_dly_irq_set),
        .s2mm_dmacr({s2mm_dmacr[31:29],s2mm_dmacr[26],s2mm_dmacr[16],s2mm_dmacr[4:3]}),
        .s2mm_error_out(s2mm_error_out),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_tailpntr_updated(s2mm_tailpntr_updated),
        .s2mm_updt_decerr_set(s2mm_updt_decerr_set),
        .s2mm_updt_interr_set(s2mm_updt_interr_set),
        .s2mm_updt_slverr_set(s2mm_updt_slverr_set),
        .scndry_vect_out({scndry_vect_out,axi2ip_wrdata[4:3]}),
        .sg_decerr_reg_0(sg_decerr_reg_0),
        .sg_decerr_reg_1(sg_decerr_reg_2),
        .sg_ftch_error0_0(sg_ftch_error0_0),
        .sg_interr_reg_0(sg_interr_reg_0),
        .sg_interr_reg_1(sg_interr_reg_2),
        .sg_slverr_reg_0(sg_slverr_reg_0),
        .sg_slverr_reg_1(sg_slverr_reg_2),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0),
        .soft_reset_re_reg(\dmacr_i_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(strm_valid_int2));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(strm_valid_int_cdc_to));
endmodule

(* ORIG_REF_NAME = "axi_dma_register" *) 
module design_1_axi_dma_0_0_axi_dma_register
   (dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    tailpntr_updated_d2,
    tailpntr_updated_d1,
    curdesc_lsb_i1,
    \dmacr_i_reg[0]_0 ,
    halted_reg_0,
    idle_reg_0,
    prmry_in,
    \dmacr_i_reg[2]_0 ,
    \dmacr_i_reg[2]_1 ,
    Q,
    \dmacr_i_reg[31]_0 ,
    soft_reset,
    \dmacr_i_reg[14]_0 ,
    dly_irq_reg_0,
    err_irq_reg_0,
    ioc_irq_reg_0,
    irqdelay_wren_reg_0,
    ch1_dly_fast_cnt0,
    ch1_delay_count0,
    ch1_disable_delay1_out,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    mm2s_desc_flush,
    ftch_stale_desc0__0,
    \dmacr_i_reg[4]_0 ,
    \dmacr_i_reg[16]_0 ,
    irqthresh_wren_reg_0,
    ch1_thresh_count1__1,
    S,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 ,
    mm2s_halted_set0,
    mm2s_cmd_wdata,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ,
    \dmacr_i_reg[31]_1 ,
    dma_interr_reg_1,
    m_axi_sg_aclk,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    sg_interr_reg_1,
    sg_slverr_reg_1,
    sg_decerr_reg_1,
    sg_ftch_error0,
    halted_reg_1,
    idle_reg_1,
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 ,
    \dmacr_i_reg[2]_2 ,
    axi2ip_wrce,
    scndry_vect_out,
    m_axi_sg_aresetn,
    mm2s_stop,
    introut_reg_0,
    introut_reg_1,
    soft_reset_d1_reg,
    s2mm_error_out,
    mm2s_updt_interr_set,
    mm2s_updt_slverr_set,
    mm2s_updt_decerr_set,
    m_axis_mm2s_ftch_tvalid_new,
    axi_dma_tstvec,
    ch1_delay_cnt_en,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    mm2s_dly_irq_set,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ,
    \ch1_sg_idle1_inferred__0/i__carry__1 ,
    packet_in_progress,
    mm2s_stop_i,
    mm2s_halt_cmplt,
    mm2s_all_idle,
    SR,
    p_0_in1_in,
    mm2s_ioc_irq_set,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ,
    E);
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output sg_interr_reg_0;
  output sg_slverr_reg_0;
  output sg_decerr_reg_0;
  output tailpntr_updated_d2;
  output tailpntr_updated_d1;
  output curdesc_lsb_i1;
  output \dmacr_i_reg[0]_0 ;
  output halted_reg_0;
  output idle_reg_0;
  output prmry_in;
  output \dmacr_i_reg[2]_0 ;
  output \dmacr_i_reg[2]_1 ;
  output [7:0]Q;
  output [7:0]\dmacr_i_reg[31]_0 ;
  output soft_reset;
  output [2:0]\dmacr_i_reg[14]_0 ;
  output dly_irq_reg_0;
  output err_irq_reg_0;
  output ioc_irq_reg_0;
  output [0:0]irqdelay_wren_reg_0;
  output ch1_dly_fast_cnt0;
  output ch1_delay_count0;
  output ch1_disable_delay1_out;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output mm2s_desc_flush;
  output ftch_stale_desc0__0;
  output [1:0]\dmacr_i_reg[4]_0 ;
  output [0:0]\dmacr_i_reg[16]_0 ;
  output [0:0]irqthresh_wren_reg_0;
  output ch1_thresh_count1__1;
  output [3:0]S;
  output [25:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 ;
  output [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 ;
  output [0:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 ;
  output mm2s_halted_set0;
  output [0:0]mm2s_cmd_wdata;
  output [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  input [0:0]\dmacr_i_reg[31]_1 ;
  input dma_interr_reg_1;
  input m_axi_sg_aclk;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input sg_interr_reg_1;
  input sg_slverr_reg_1;
  input sg_decerr_reg_1;
  input sg_ftch_error0;
  input halted_reg_1;
  input idle_reg_1;
  input \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 ;
  input \dmacr_i_reg[2]_2 ;
  input [1:0]axi2ip_wrce;
  input [28:0]scndry_vect_out;
  input m_axi_sg_aresetn;
  input mm2s_stop;
  input introut_reg_0;
  input introut_reg_1;
  input soft_reset_d1_reg;
  input s2mm_error_out;
  input mm2s_updt_interr_set;
  input mm2s_updt_slverr_set;
  input mm2s_updt_decerr_set;
  input m_axis_mm2s_ftch_tvalid_new;
  input [1:0]axi_dma_tstvec;
  input ch1_delay_cnt_en;
  input \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  input mm2s_dly_irq_set;
  input [0:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  input [0:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ;
  input [3:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ;
  input \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  input [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ;
  input [25:0]\ch1_sg_idle1_inferred__0/i__carry__1 ;
  input packet_in_progress;
  input mm2s_stop_i;
  input mm2s_halt_cmplt;
  input mm2s_all_idle;
  input [0:0]SR;
  input p_0_in1_in;
  input mm2s_ioc_irq_set;
  input [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ;
  input [0:0]E;

  wire [0:0]E;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ;
  wire [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 ;
  wire [0:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2_n_0 ;
  wire [3:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6 ;
  wire [0:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  wire [0:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [1:0]axi2ip_wrce;
  wire [1:0]axi_dma_tstvec;
  wire ch1_delay_cnt_en;
  wire ch1_delay_count0;
  wire ch1_disable_delay1_out;
  wire ch1_dly_fast_cnt0;
  wire [25:0]\ch1_sg_idle1_inferred__0/i__carry__1 ;
  wire ch1_thresh_count1__1;
  wire curdesc_lsb_i;
  wire curdesc_lsb_i1;
  wire dly_irq_i_1_n_0;
  wire dly_irq_reg_0;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i[0]_i_1_n_0 ;
  wire \dmacr_i_reg[0]_0 ;
  wire [2:0]\dmacr_i_reg[14]_0 ;
  wire [0:0]\dmacr_i_reg[16]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire \dmacr_i_reg[2]_2 ;
  wire [7:0]\dmacr_i_reg[31]_0 ;
  wire [0:0]\dmacr_i_reg[31]_1 ;
  wire [1:0]\dmacr_i_reg[4]_0 ;
  wire err_irq_i_1_n_0;
  wire err_irq_i_2_n_0;
  wire err_irq_reg_0;
  wire error_d1;
  wire error_pointer_set;
  wire ftch_stale_desc0__0;
  wire halted_reg_0;
  wire halted_reg_1;
  wire idle_reg_0;
  wire idle_reg_1;
  wire introut_i_1_n_0;
  wire introut_i_2_n_0;
  wire introut_reg_0;
  wire introut_reg_1;
  wire ioc_irq_i_1_n_0;
  wire ioc_irq_reg_0;
  wire irqdelay_wren0;
  wire irqdelay_wren_i_2_n_0;
  wire irqdelay_wren_i_3_n_0;
  wire irqdelay_wren_i_4_n_0;
  wire [0:0]irqdelay_wren_reg_0;
  wire irqthresh_wren0;
  wire irqthresh_wren_i_2_n_0;
  wire irqthresh_wren_i_3_n_0;
  wire irqthresh_wren_i_4_n_0;
  wire [0:0]irqthresh_wren_reg_0;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire mm2s_all_idle;
  wire [0:0]mm2s_cmd_wdata;
  wire mm2s_desc_flush;
  wire mm2s_dly_irq_set;
  wire mm2s_error_out;
  wire mm2s_halt_cmplt;
  wire mm2s_halted_set0;
  wire mm2s_ioc_irq_set;
  wire mm2s_irqdelay_wren;
  wire mm2s_irqthresh_wren;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire mm2s_updt_decerr_set;
  wire mm2s_updt_interr_set;
  wire mm2s_updt_slverr_set;
  wire p_0_in1_in;
  wire packet_in_progress;
  wire prmry_in;
  wire s2mm_error_out;
  wire [28:0]scndry_vect_out;
  wire sg_decerr_reg_0;
  wire sg_decerr_reg_1;
  wire sg_ftch_error;
  wire sg_ftch_error0;
  wire sg_interr_reg_0;
  wire sg_interr_reg_1;
  wire sg_slverr_reg_0;
  wire sg_slverr_reg_1;
  wire sg_updt_error;
  wire sg_updt_error0;
  wire soft_reset;
  wire soft_reset_d1_reg;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;

  FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 ),
        .Q(tailpntr_updated_d1),
        .R(1'b0));
  FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(tailpntr_updated_d1),
        .Q(tailpntr_updated_d2),
        .R(\dmacr_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 
       (.I0(\dmacr_i_reg[0]_0 ),
        .I1(m_axis_mm2s_ftch_tvalid_new),
        .I2(curdesc_lsb_i1),
        .I3(axi2ip_wrce[1]),
        .I4(halted_reg_0),
        .I5(error_pointer_set),
        .O(curdesc_lsb_i));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [4]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [4]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [5]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [5]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [6]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [6]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [7]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [7]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [8]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [8]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [9]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [9]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [10]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [10]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [11]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [11]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [12]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [12]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [13]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [13]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [14]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [14]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [15]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [15]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [16]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [16]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [17]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [17]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [18]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [18]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [19]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [19]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [20]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [20]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [21]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [21]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [22]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [22]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [23]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [23]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [24]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [24]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [25]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [25]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [0]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [0]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [1]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [1]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [2]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [2]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [3]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [3]),
        .R(\dmacr_i_reg[31]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_DESC_REG_FOR_SG.error_pointer_set_i_1 
       (.I0(sg_updt_error),
        .I1(sg_ftch_error),
        .O(curdesc_lsb_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.error_pointer_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(curdesc_lsb_i1),
        .Q(error_pointer_set),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[7]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [4]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[8]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [5]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[9]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [6]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[10]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [7]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[11]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [8]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[12]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [9]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[13]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [10]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[14]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [11]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[15]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [12]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[16]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [13]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[17]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [14]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[18]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [15]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[19]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [16]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[20]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [17]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[21]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [18]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[22]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [19]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[23]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [20]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[24]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [21]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[25]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [22]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[26]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [23]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[27]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [24]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[28]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [25]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[3]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [0]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[4]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [1]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[5]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [2]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[6]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [3]),
        .R(\dmacr_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(ch1_disable_delay1_out),
        .I1(mm2s_irqdelay_wren),
        .I2(axi_dma_tstvec[0]),
        .I3(ch1_delay_cnt_en),
        .I4(introut_reg_0),
        .I5(introut_reg_1),
        .O(ch1_dly_fast_cnt0));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 
       (.I0(dly_irq_reg_0),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(mm2s_dly_irq_set),
        .I3(\GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6 ),
        .O(ch1_disable_delay1_out));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5 
       (.I0(\dmacr_i_reg[31]_0 [4]),
        .I1(\dmacr_i_reg[31]_0 [5]),
        .I2(\dmacr_i_reg[31]_0 [6]),
        .I3(\dmacr_i_reg[31]_0 [7]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ),
        .O(\GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6 
       (.I0(\dmacr_i_reg[31]_0 [1]),
        .I1(\dmacr_i_reg[31]_0 [0]),
        .I2(\dmacr_i_reg[31]_0 [3]),
        .I3(\dmacr_i_reg[31]_0 [2]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(ch1_dly_fast_cnt0),
        .I1(ch1_delay_count0),
        .O(irqdelay_wren_reg_0));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [1]),
        .I2(\dmacr_i_reg[31]_0 [5]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [0]),
        .I4(\dmacr_i_reg[31]_0 [2]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .O(ch1_delay_count0));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [3]),
        .I1(\dmacr_i_reg[31]_0 [7]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [2]),
        .I3(\dmacr_i_reg[31]_0 [6]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ),
        .I5(\GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8A8A8AAABABAB)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 
       (.I0(Q[0]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ),
        .I2(mm2s_irqthresh_wren),
        .I3(mm2s_dly_irq_set),
        .I4(\dmacr_i_reg[14]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .O(\dmacr_i_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1 
       (.I0(mm2s_irqthresh_wren),
        .I1(mm2s_dly_irq_set),
        .I2(\dmacr_i_reg[14]_0 [1]),
        .I3(axi_dma_tstvec[1]),
        .O(irqthresh_wren_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 
       (.I0(\dmacr_i_reg[14]_0 [1]),
        .I1(mm2s_dly_irq_set),
        .I2(mm2s_irqthresh_wren),
        .O(ch1_thresh_count1__1));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \GEN_MM2S.reg1[90]_i_3 
       (.I0(\dmacr_i_reg[0]_0 ),
        .I1(packet_in_progress),
        .I2(mm2s_stop_i),
        .O(mm2s_desc_flush));
  LUT5 #(
    .INIT(32'hEEEFFFFF)) 
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1 
       (.I0(mm2s_desc_flush),
        .I1(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ),
        .I2(introut_reg_0),
        .I3(introut_reg_1),
        .I4(\dmacr_i_reg[0]_0 ),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  LUT3 #(
    .INIT(8'h47)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2 
       (.I0(\dmacr_i_reg[4]_0 [1]),
        .I1(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ),
        .I2(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ),
        .O(ftch_stale_desc0__0));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[26]_i_1 
       (.I0(\dmacr_i_reg[4]_0 [0]),
        .O(mm2s_cmd_wdata));
  LUT4 #(
    .INIT(16'hF7F0)) 
    dly_irq_i_1
       (.I0(scndry_vect_out[10]),
        .I1(p_0_in1_in),
        .I2(mm2s_dly_irq_set),
        .I3(dly_irq_reg_0),
        .O(dly_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dly_irq_i_1_n_0),
        .Q(dly_irq_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h00000000A8080000)) 
    \dmacr_i[0]_i_1 
       (.I0(\dmacr_i_reg[2]_1 ),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(axi2ip_wrce[0]),
        .I3(scndry_vect_out[0]),
        .I4(m_axi_sg_aresetn),
        .I5(mm2s_stop),
        .O(\dmacr_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \dmacr_i[0]_i_2 
       (.I0(err_irq_i_2_n_0),
        .I1(\dmacr_i_reg[2]_0 ),
        .I2(soft_reset_d1_reg),
        .I3(s2mm_error_out),
        .O(\dmacr_i_reg[2]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\dmacr_i[0]_i_1_n_0 ),
        .Q(\dmacr_i_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[9]),
        .Q(\dmacr_i_reg[14]_0 [0]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[10]),
        .Q(\dmacr_i_reg[14]_0 [1]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[11]),
        .Q(\dmacr_i_reg[14]_0 [2]),
        .R(\dmacr_i_reg[31]_1 ));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[13]),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[14]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[15]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[16]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[17]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[18]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[19]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[20]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[21]),
        .Q(\dmacr_i_reg[31]_0 [0]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[22]),
        .Q(\dmacr_i_reg[31]_0 [1]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[23]),
        .Q(\dmacr_i_reg[31]_0 [2]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[24]),
        .Q(\dmacr_i_reg[31]_0 [3]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[25]),
        .Q(\dmacr_i_reg[31]_0 [4]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[26]),
        .Q(\dmacr_i_reg[31]_0 [5]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_2 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[27]),
        .Q(\dmacr_i_reg[31]_0 [6]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[28]),
        .Q(\dmacr_i_reg[31]_0 [7]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[1]),
        .Q(\dmacr_i_reg[4]_0 [0]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[2]),
        .Q(\dmacr_i_reg[4]_0 [1]),
        .R(\dmacr_i_reg[31]_1 ));
  LUT5 #(
    .INIT(32'h777F000F)) 
    err_irq_i_1
       (.I0(scndry_vect_out[11]),
        .I1(p_0_in1_in),
        .I2(error_d1),
        .I3(err_irq_i_2_n_0),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    err_irq_i_2
       (.I0(dma_slverr_reg_0),
        .I1(dma_decerr_reg_0),
        .I2(dma_interr_reg_0),
        .I3(sg_interr_reg_0),
        .I4(sg_decerr_reg_0),
        .I5(sg_slverr_reg_0),
        .O(err_irq_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    error_d1_i_1
       (.I0(sg_slverr_reg_0),
        .I1(sg_decerr_reg_0),
        .I2(sg_interr_reg_0),
        .I3(dma_interr_reg_0),
        .I4(dma_decerr_reg_0),
        .I5(dma_slverr_reg_0),
        .O(mm2s_error_out));
  FDRE #(
    .INIT(1'b0)) 
    error_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_error_out),
        .Q(error_d1),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(halted_reg_1),
        .Q(halted_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_1
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [22]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__1 [22]),
        .I2(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [21]),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__1 [21]),
        .I4(\ch1_sg_idle1_inferred__0/i__carry__1 [23]),
        .I5(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [23]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [19]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__1 [19]),
        .I2(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [18]),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__1 [18]),
        .I4(\ch1_sg_idle1_inferred__0/i__carry__1 [20]),
        .I5(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [20]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [16]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__1 [16]),
        .I2(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [15]),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__1 [15]),
        .I4(\ch1_sg_idle1_inferred__0/i__carry__1 [17]),
        .I5(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [17]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [13]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__1 [13]),
        .I2(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [12]),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__1 [12]),
        .I4(\ch1_sg_idle1_inferred__0/i__carry__1 [14]),
        .I5(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [14]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_1
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [24]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__1 [24]),
        .I2(\ch1_sg_idle1_inferred__0/i__carry__1 [25]),
        .I3(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [25]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [10]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__1 [10]),
        .I2(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [9]),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__1 [9]),
        .I4(\ch1_sg_idle1_inferred__0/i__carry__1 [11]),
        .I5(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [11]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [7]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__1 [7]),
        .I2(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [6]),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__1 [6]),
        .I4(\ch1_sg_idle1_inferred__0/i__carry__1 [8]),
        .I5(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [4]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__1 [4]),
        .I2(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [3]),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__1 [3]),
        .I4(\ch1_sg_idle1_inferred__0/i__carry__1 [5]),
        .I5(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [1]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__1 [1]),
        .I2(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [0]),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__1 [0]),
        .I4(\ch1_sg_idle1_inferred__0/i__carry__1 [2]),
        .I5(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [2]),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(idle_reg_1),
        .Q(idle_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00A8)) 
    introut_i_1
       (.I0(introut_i_2_n_0),
        .I1(introut_reg_0),
        .I2(introut_reg_1),
        .I3(\dmacr_i_reg[2]_0 ),
        .O(introut_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    introut_i_2
       (.I0(\dmacr_i_reg[14]_0 [1]),
        .I1(dly_irq_reg_0),
        .I2(err_irq_reg_0),
        .I3(\dmacr_i_reg[14]_0 [2]),
        .I4(ioc_irq_reg_0),
        .I5(\dmacr_i_reg[14]_0 [0]),
        .O(introut_i_2_n_0));
  FDRE introut_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(prmry_in),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    ioc_irq_i_1
       (.I0(scndry_vect_out[9]),
        .I1(p_0_in1_in),
        .I2(mm2s_ioc_irq_set),
        .I3(ioc_irq_reg_0),
        .O(ioc_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ioc_irq_i_1_n_0),
        .Q(ioc_irq_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    irqdelay_wren_i_1
       (.I0(axi2ip_wrce[0]),
        .I1(irqdelay_wren_i_2_n_0),
        .I2(irqdelay_wren_i_3_n_0),
        .I3(irqdelay_wren_i_4_n_0),
        .O(irqdelay_wren0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqdelay_wren_i_2
       (.I0(\dmacr_i_reg[31]_0 [3]),
        .I1(scndry_vect_out[24]),
        .I2(scndry_vect_out[26]),
        .I3(\dmacr_i_reg[31]_0 [5]),
        .I4(scndry_vect_out[25]),
        .I5(\dmacr_i_reg[31]_0 [4]),
        .O(irqdelay_wren_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqdelay_wren_i_3
       (.I0(\dmacr_i_reg[31]_0 [0]),
        .I1(scndry_vect_out[21]),
        .I2(scndry_vect_out[22]),
        .I3(\dmacr_i_reg[31]_0 [1]),
        .I4(scndry_vect_out[23]),
        .I5(\dmacr_i_reg[31]_0 [2]),
        .O(irqdelay_wren_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irqdelay_wren_i_4
       (.I0(\dmacr_i_reg[31]_0 [7]),
        .I1(scndry_vect_out[28]),
        .I2(\dmacr_i_reg[31]_0 [6]),
        .I3(scndry_vect_out[27]),
        .O(irqdelay_wren_i_4_n_0));
  FDRE irqdelay_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqdelay_wren0),
        .Q(mm2s_irqdelay_wren),
        .R(\dmacr_i_reg[31]_1 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    irqthresh_wren_i_1
       (.I0(axi2ip_wrce[0]),
        .I1(irqthresh_wren_i_2_n_0),
        .I2(irqthresh_wren_i_3_n_0),
        .I3(irqthresh_wren_i_4_n_0),
        .O(irqthresh_wren0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqthresh_wren_i_2
       (.I0(Q[3]),
        .I1(scndry_vect_out[16]),
        .I2(scndry_vect_out[18]),
        .I3(Q[5]),
        .I4(scndry_vect_out[17]),
        .I5(Q[4]),
        .O(irqthresh_wren_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqthresh_wren_i_3
       (.I0(Q[0]),
        .I1(scndry_vect_out[13]),
        .I2(scndry_vect_out[14]),
        .I3(Q[1]),
        .I4(scndry_vect_out[15]),
        .I5(Q[2]),
        .O(irqthresh_wren_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irqthresh_wren_i_4
       (.I0(Q[7]),
        .I1(scndry_vect_out[20]),
        .I2(Q[6]),
        .I3(scndry_vect_out[19]),
        .O(irqthresh_wren_i_4_n_0));
  FDRE irqthresh_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqthresh_wren0),
        .Q(mm2s_irqthresh_wren),
        .R(\dmacr_i_reg[31]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4500)) 
    mm2s_halted_set_i_1
       (.I0(\dmacr_i_reg[0]_0 ),
        .I1(mm2s_halt_cmplt),
        .I2(mm2s_stop_i),
        .I3(mm2s_all_idle),
        .O(mm2s_halted_set0));
  FDRE #(
    .INIT(1'b0)) 
    sg_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_decerr_reg_1),
        .Q(sg_decerr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sg_ftch_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_ftch_error0),
        .Q(sg_ftch_error),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sg_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_interr_reg_1),
        .Q(sg_interr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sg_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_slverr_reg_1),
        .Q(sg_slverr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sg_updt_error_i_1
       (.I0(dma_slverr_reg_0),
        .I1(dma_decerr_reg_0),
        .I2(dma_interr_reg_0),
        .I3(mm2s_updt_interr_set),
        .I4(mm2s_updt_slverr_set),
        .I5(mm2s_updt_decerr_set),
        .O(sg_updt_error0));
  FDRE #(
    .INIT(1'b0)) 
    sg_updt_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_updt_error0),
        .Q(sg_updt_error),
        .R(\dmacr_i_reg[31]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hE)) 
    soft_reset_d1_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(soft_reset_d1_reg),
        .O(soft_reset));
endmodule

(* ORIG_REF_NAME = "axi_dma_register_s2mm" *) 
module design_1_axi_dma_0_0_axi_dma_register_s2mm
   (dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    s2mm_error_out,
    curdesc_lsb_i17_out,
    \dmacr_i_reg[0]_0 ,
    halted_reg_0,
    idle_reg_0,
    prmry_in,
    \dmacr_i_reg[2]_0 ,
    soft_reset_re0,
    \dmacr_i_reg[23]_0 ,
    \dmacr_i_reg[28]_0 ,
    \dmacr_i_reg[31]_0 ,
    s2mm_dmacr,
    Q,
    dly_irq_reg_0,
    err_irq_reg_0,
    ioc_irq_reg_0,
    s2mm_tailpntr_updated,
    irqdelay_wren_reg_0,
    ch2_dly_fast_cnt0,
    ch2_delay_count0,
    ch2_disable_delay0_out,
    \m_axi_sg_rdata[31] ,
    \dmacr_i_reg[16]_0 ,
    irqthresh_wren_reg_0,
    ch2_thresh_count1__1,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16]_0 ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 ,
    D,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ,
    \dmacr_i_reg[31]_1 ,
    dma_interr_reg_1,
    m_axi_sg_aclk,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    sg_interr_reg_1,
    sg_slverr_reg_1,
    sg_decerr_reg_1,
    irqthresh_wren0,
    irqdelay_wren0,
    sg_ftch_error0_0,
    \dmacr_i_reg[0]_1 ,
    halted_reg_1,
    idle_reg_1,
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 ,
    \dmacr_i_reg[2]_1 ,
    soft_reset_re_reg,
    soft_reset_d1,
    introut_reg_0,
    introut_reg_1,
    s2mm_updt_interr_set,
    s2mm_updt_slverr_set,
    s2mm_updt_decerr_set,
    scndry_vect_out,
    m_axis_s2mm_ftch_tvalid_new,
    axi2ip_wrce,
    axi_dma_tstvec,
    ch2_delay_cnt_en,
    s2mm_dly_irq_set,
    m_axi_sg_rdata,
    \GEN_MM2S.reg1_reg[64] ,
    \GEN_MM2S.reg1_reg[64]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ,
    \ch2_sg_idle1_inferred__0/i__carry__1 ,
    SR,
    ioc_irq_reg_1,
    s2mm_ioc_irq_set,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 );
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output sg_interr_reg_0;
  output sg_slverr_reg_0;
  output sg_decerr_reg_0;
  output s2mm_error_out;
  output curdesc_lsb_i17_out;
  output \dmacr_i_reg[0]_0 ;
  output halted_reg_0;
  output idle_reg_0;
  output prmry_in;
  output \dmacr_i_reg[2]_0 ;
  output soft_reset_re0;
  output \dmacr_i_reg[23]_0 ;
  output [10:0]\dmacr_i_reg[28]_0 ;
  output \dmacr_i_reg[31]_0 ;
  output [6:0]s2mm_dmacr;
  output [2:0]Q;
  output dly_irq_reg_0;
  output err_irq_reg_0;
  output ioc_irq_reg_0;
  output s2mm_tailpntr_updated;
  output [0:0]irqdelay_wren_reg_0;
  output ch2_dly_fast_cnt0;
  output ch2_delay_count0;
  output ch2_disable_delay0_out;
  output [0:0]\m_axi_sg_rdata[31] ;
  output [0:0]\dmacr_i_reg[16]_0 ;
  output [0:0]irqthresh_wren_reg_0;
  output ch2_thresh_count1__1;
  output [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16]_0 ;
  output [25:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 ;
  output [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 ;
  output [0:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 ;
  output [0:0]D;
  output [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  input [0:0]\dmacr_i_reg[31]_1 ;
  input dma_interr_reg_1;
  input m_axi_sg_aclk;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input sg_interr_reg_1;
  input sg_slverr_reg_1;
  input sg_decerr_reg_1;
  input irqthresh_wren0;
  input irqdelay_wren0;
  input sg_ftch_error0_0;
  input \dmacr_i_reg[0]_1 ;
  input halted_reg_1;
  input idle_reg_1;
  input \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 ;
  input \dmacr_i_reg[2]_1 ;
  input soft_reset_re_reg;
  input soft_reset_d1;
  input introut_reg_0;
  input introut_reg_1;
  input s2mm_updt_interr_set;
  input s2mm_updt_slverr_set;
  input s2mm_updt_decerr_set;
  input [27:0]scndry_vect_out;
  input m_axis_s2mm_ftch_tvalid_new;
  input [2:0]axi2ip_wrce;
  input [1:0]axi_dma_tstvec;
  input ch2_delay_cnt_en;
  input s2mm_dly_irq_set;
  input [0:0]m_axi_sg_rdata;
  input [0:0]\GEN_MM2S.reg1_reg[64] ;
  input [0:0]\GEN_MM2S.reg1_reg[64]_0 ;
  input [3:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 ;
  input \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ;
  input [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ;
  input [25:0]\ch2_sg_idle1_inferred__0/i__carry__1 ;
  input [0:0]SR;
  input ioc_irq_reg_1;
  input s2mm_ioc_irq_set;
  input [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ;

  wire [0:0]D;
  wire \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 ;
  wire \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_n_0 ;
  wire [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16]_0 ;
  wire [3:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 ;
  wire [0:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ;
  wire [3:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ;
  wire [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ;
  wire [0:0]\GEN_MM2S.reg1_reg[64] ;
  wire [0:0]\GEN_MM2S.reg1_reg[64]_0 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero__6 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]axi2ip_wrce;
  wire [1:0]axi_dma_tstvec;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire ch2_disable_delay0_out;
  wire ch2_dly_fast_cnt0;
  wire [25:0]\ch2_sg_idle1_inferred__0/i__carry__1 ;
  wire ch2_thresh_count1__1;
  wire curdesc_lsb_i;
  wire curdesc_lsb_i17_out;
  wire dly_irq_i_1_n_0;
  wire dly_irq_reg_0;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[0]_1 ;
  wire [0:0]\dmacr_i_reg[16]_0 ;
  wire \dmacr_i_reg[23]_0 ;
  wire [10:0]\dmacr_i_reg[28]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire \dmacr_i_reg[31]_0 ;
  wire [0:0]\dmacr_i_reg[31]_1 ;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_0;
  wire error_d1;
  wire halted_reg_0;
  wire halted_reg_1;
  wire idle_reg_0;
  wire idle_reg_1;
  wire introut_i_1__0_n_0;
  wire introut_i_2__0_n_0;
  wire introut_reg_0;
  wire introut_reg_1;
  wire ioc_irq_i_1_n_0;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire irqdelay_wren0;
  wire [0:0]irqdelay_wren_reg_0;
  wire irqthresh_wren0;
  wire [0:0]irqthresh_wren_reg_0;
  wire m_axi_sg_aclk;
  wire [0:0]m_axi_sg_rdata;
  wire [0:0]\m_axi_sg_rdata[31] ;
  wire m_axis_s2mm_ftch_tvalid_new;
  wire prmry_in;
  wire s2mm_dly_irq_set;
  wire [6:0]s2mm_dmacr;
  wire s2mm_error_out;
  wire s2mm_ioc_irq_set;
  wire s2mm_irqdelay_wren;
  wire s2mm_irqthresh_wren;
  wire s2mm_tailpntr_updated;
  wire s2mm_updt_decerr_set;
  wire s2mm_updt_interr_set;
  wire s2mm_updt_slverr_set;
  wire [27:0]scndry_vect_out;
  wire sg_decerr_reg_0;
  wire sg_decerr_reg_1;
  wire sg_ftch_error;
  wire sg_ftch_error0_0;
  wire sg_interr_reg_0;
  wire sg_interr_reg_1;
  wire sg_slverr_reg_0;
  wire sg_slverr_reg_1;
  wire sg_updt_error;
  wire sg_updt_error0;
  wire soft_reset_d1;
  wire soft_reset_re0;
  wire soft_reset_re_reg;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;

  FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0 ),
        .Q(tailpntr_updated_d1),
        .R(1'b0));
  FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(tailpntr_updated_d1),
        .Q(tailpntr_updated_d2),
        .R(\dmacr_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 
       (.I0(\dmacr_i_reg[0]_0 ),
        .I1(m_axis_s2mm_ftch_tvalid_new),
        .I2(curdesc_lsb_i17_out),
        .I3(axi2ip_wrce[1]),
        .I4(halted_reg_0),
        .I5(\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_n_0 ),
        .O(curdesc_lsb_i));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [4]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [4]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [5]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [5]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [6]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [6]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [7]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [7]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [8]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [8]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [9]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [9]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [10]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [10]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [11]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [11]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [12]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [12]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [13]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [13]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [14]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [14]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [15]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [15]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [16]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [16]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [17]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [17]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [18]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [18]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [19]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [19]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [20]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [20]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [21]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [21]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [22]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [22]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [23]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [23]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [24]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [24]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [25]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [25]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [0]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [0]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [1]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [1]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [2]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [2]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1 [3]),
        .Q(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [3]),
        .R(\dmacr_i_reg[31]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0 
       (.I0(sg_updt_error),
        .I1(sg_ftch_error),
        .O(curdesc_lsb_i17_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.error_pointer_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(curdesc_lsb_i),
        .D(curdesc_lsb_i17_out),
        .Q(\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_n_0 ),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[6]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [4]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[7]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [5]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[8]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [6]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[9]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [7]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[10]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [8]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[11]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [9]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[12]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [10]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[13]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [11]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[14]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [12]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[15]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [13]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[16]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [14]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[17]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [15]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[18]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [16]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[19]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [17]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[20]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [18]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[21]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [19]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[22]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [20]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[23]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [21]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[24]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [22]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[25]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [23]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[26]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [24]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[27]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [25]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[2]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [0]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[3]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [1]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[4]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [2]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[2]),
        .D(scndry_vect_out[5]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [3]),
        .R(\dmacr_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFFFF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1 
       (.I0(ch2_disable_delay0_out),
        .I1(s2mm_irqdelay_wren),
        .I2(axi_dma_tstvec[0]),
        .I3(ch2_delay_cnt_en),
        .I4(introut_reg_0),
        .I5(introut_reg_1),
        .O(ch2_dly_fast_cnt0));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 
       (.I0(dly_irq_reg_0),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(s2mm_dly_irq_set),
        .I3(\GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero__6 ),
        .O(ch2_disable_delay0_out));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5 
       (.I0(\dmacr_i_reg[28]_0 [10]),
        .I1(s2mm_dmacr[4]),
        .I2(s2mm_dmacr[5]),
        .I3(s2mm_dmacr[6]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6_n_0 ),
        .O(\GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero__6 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6 
       (.I0(\dmacr_i_reg[28]_0 [8]),
        .I1(\dmacr_i_reg[28]_0 [7]),
        .I2(\dmacr_i_reg[28]_0 [9]),
        .I3(s2mm_dmacr[3]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1 
       (.I0(ch2_dly_fast_cnt0),
        .I1(ch2_delay_count0),
        .O(irqdelay_wren_reg_0));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg [1]),
        .I2(s2mm_dmacr[4]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg [0]),
        .I4(s2mm_dmacr[3]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ),
        .O(ch2_delay_count0));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg [3]),
        .I1(s2mm_dmacr[6]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg [2]),
        .I3(s2mm_dmacr[5]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 ),
        .I5(\GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero__6 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8A8A8AAABABAB)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1 
       (.I0(s2mm_dmacr[2]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ),
        .I2(s2mm_irqthresh_wren),
        .I3(s2mm_dly_irq_set),
        .I4(Q[1]),
        .I5(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .O(\dmacr_i_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1 
       (.I0(s2mm_irqthresh_wren),
        .I1(s2mm_dly_irq_set),
        .I2(Q[1]),
        .I3(axi_dma_tstvec[1]),
        .O(irqthresh_wren_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 
       (.I0(Q[1]),
        .I1(s2mm_dly_irq_set),
        .I2(s2mm_irqthresh_wren),
        .O(ch2_thresh_count1__1));
  LUT4 #(
    .INIT(16'h02A2)) 
    \GEN_MM2S.reg1[64]_i_1 
       (.I0(m_axi_sg_rdata),
        .I1(s2mm_dmacr[1]),
        .I2(\GEN_MM2S.reg1_reg[64] ),
        .I3(\GEN_MM2S.reg1_reg[64]_0 ),
        .O(\m_axi_sg_rdata[31] ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_2 
       (.I0(tailpntr_updated_d1),
        .I1(tailpntr_updated_d2),
        .O(s2mm_tailpntr_updated));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[26]_i_1__0 
       (.I0(s2mm_dmacr[0]),
        .O(D));
  LUT4 #(
    .INIT(16'hF7F0)) 
    dly_irq_i_1
       (.I0(scndry_vect_out[9]),
        .I1(ioc_irq_reg_1),
        .I2(s2mm_dly_irq_set),
        .I3(dly_irq_reg_0),
        .O(dly_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dly_irq_i_1_n_0),
        .Q(dly_irq_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[0]_1 ),
        .Q(\dmacr_i_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[8]),
        .Q(Q[0]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[9]),
        .Q(Q[1]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[10]),
        .Q(Q[2]),
        .R(\dmacr_i_reg[31]_1 ));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[12]),
        .Q(s2mm_dmacr[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[13]),
        .Q(\dmacr_i_reg[28]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[14]),
        .Q(\dmacr_i_reg[28]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[15]),
        .Q(\dmacr_i_reg[28]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[16]),
        .Q(\dmacr_i_reg[28]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[17]),
        .Q(\dmacr_i_reg[28]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[18]),
        .Q(\dmacr_i_reg[28]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[19]),
        .Q(\dmacr_i_reg[28]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[20]),
        .Q(\dmacr_i_reg[28]_0 [7]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[21]),
        .Q(\dmacr_i_reg[28]_0 [8]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[22]),
        .Q(s2mm_dmacr[3]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[23]),
        .Q(\dmacr_i_reg[28]_0 [9]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[24]),
        .Q(\dmacr_i_reg[28]_0 [10]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[25]),
        .Q(s2mm_dmacr[4]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_1 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[26]),
        .Q(s2mm_dmacr[5]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[27]),
        .Q(s2mm_dmacr[6]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[0]),
        .Q(s2mm_dmacr[0]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(axi2ip_wrce[0]),
        .D(scndry_vect_out[1]),
        .Q(s2mm_dmacr[1]),
        .R(\dmacr_i_reg[31]_1 ));
  LUT5 #(
    .INIT(32'h77F700F0)) 
    err_irq_i_1
       (.I0(scndry_vect_out[10]),
        .I1(ioc_irq_reg_1),
        .I2(s2mm_error_out),
        .I3(error_d1),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    error_d1_i_1__0
       (.I0(dma_slverr_reg_0),
        .I1(dma_decerr_reg_0),
        .I2(dma_interr_reg_0),
        .I3(sg_interr_reg_0),
        .I4(sg_decerr_reg_0),
        .I5(sg_slverr_reg_0),
        .O(s2mm_error_out));
  FDRE #(
    .INIT(1'b0)) 
    error_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_error_out),
        .Q(error_d1),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(halted_reg_1),
        .Q(halted_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_1__0
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [22]),
        .I1(\ch2_sg_idle1_inferred__0/i__carry__1 [22]),
        .I2(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [21]),
        .I3(\ch2_sg_idle1_inferred__0/i__carry__1 [21]),
        .I4(\ch2_sg_idle1_inferred__0/i__carry__1 [23]),
        .I5(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [23]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__0
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [19]),
        .I1(\ch2_sg_idle1_inferred__0/i__carry__1 [19]),
        .I2(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [18]),
        .I3(\ch2_sg_idle1_inferred__0/i__carry__1 [18]),
        .I4(\ch2_sg_idle1_inferred__0/i__carry__1 [20]),
        .I5(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [20]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3__0
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [16]),
        .I1(\ch2_sg_idle1_inferred__0/i__carry__1 [16]),
        .I2(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [15]),
        .I3(\ch2_sg_idle1_inferred__0/i__carry__1 [15]),
        .I4(\ch2_sg_idle1_inferred__0/i__carry__1 [17]),
        .I5(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [17]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4__0
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [13]),
        .I1(\ch2_sg_idle1_inferred__0/i__carry__1 [13]),
        .I2(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [12]),
        .I3(\ch2_sg_idle1_inferred__0/i__carry__1 [12]),
        .I4(\ch2_sg_idle1_inferred__0/i__carry__1 [14]),
        .I5(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [14]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_1__0
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [24]),
        .I1(\ch2_sg_idle1_inferred__0/i__carry__1 [24]),
        .I2(\ch2_sg_idle1_inferred__0/i__carry__1 [25]),
        .I3(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [25]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [10]),
        .I1(\ch2_sg_idle1_inferred__0/i__carry__1 [10]),
        .I2(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [9]),
        .I3(\ch2_sg_idle1_inferred__0/i__carry__1 [9]),
        .I4(\ch2_sg_idle1_inferred__0/i__carry__1 [11]),
        .I5(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [11]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [7]),
        .I1(\ch2_sg_idle1_inferred__0/i__carry__1 [7]),
        .I2(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [6]),
        .I3(\ch2_sg_idle1_inferred__0/i__carry__1 [6]),
        .I4(\ch2_sg_idle1_inferred__0/i__carry__1 [8]),
        .I5(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [8]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [4]),
        .I1(\ch2_sg_idle1_inferred__0/i__carry__1 [4]),
        .I2(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [3]),
        .I3(\ch2_sg_idle1_inferred__0/i__carry__1 [3]),
        .I4(\ch2_sg_idle1_inferred__0/i__carry__1 [5]),
        .I5(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [5]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [1]),
        .I1(\ch2_sg_idle1_inferred__0/i__carry__1 [1]),
        .I2(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [0]),
        .I3(\ch2_sg_idle1_inferred__0/i__carry__1 [0]),
        .I4(\ch2_sg_idle1_inferred__0/i__carry__1 [2]),
        .I5(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [2]),
        .O(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(idle_reg_1),
        .Q(idle_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00A8)) 
    introut_i_1__0
       (.I0(introut_i_2__0_n_0),
        .I1(introut_reg_0),
        .I2(introut_reg_1),
        .I3(\dmacr_i_reg[2]_0 ),
        .O(introut_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    introut_i_2__0
       (.I0(Q[1]),
        .I1(dly_irq_reg_0),
        .I2(err_irq_reg_0),
        .I3(Q[2]),
        .I4(ioc_irq_reg_0),
        .I5(Q[0]),
        .O(introut_i_2__0_n_0));
  FDRE introut_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(introut_i_1__0_n_0),
        .Q(prmry_in),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    ioc_irq_i_1
       (.I0(scndry_vect_out[8]),
        .I1(ioc_irq_reg_1),
        .I2(s2mm_ioc_irq_set),
        .I3(ioc_irq_reg_0),
        .O(ioc_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ioc_irq_i_1_n_0),
        .Q(ioc_irq_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    irqdelay_wren_i_4__0
       (.I0(s2mm_dmacr[6]),
        .I1(scndry_vect_out[27]),
        .I2(s2mm_dmacr[5]),
        .I3(scndry_vect_out[26]),
        .O(\dmacr_i_reg[31]_0 ));
  FDRE irqdelay_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqdelay_wren0),
        .Q(s2mm_irqdelay_wren),
        .R(\dmacr_i_reg[31]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    irqthresh_wren_i_4__0
       (.I0(\dmacr_i_reg[28]_0 [6]),
        .I1(scndry_vect_out[19]),
        .I2(\dmacr_i_reg[28]_0 [5]),
        .I3(scndry_vect_out[18]),
        .O(\dmacr_i_reg[23]_0 ));
  FDRE irqthresh_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqthresh_wren0),
        .Q(s2mm_irqthresh_wren),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sg_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_decerr_reg_1),
        .Q(sg_decerr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sg_ftch_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_ftch_error0_0),
        .Q(sg_ftch_error),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sg_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_interr_reg_1),
        .Q(sg_interr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sg_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_slverr_reg_1),
        .Q(sg_slverr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sg_updt_error_i_1__0
       (.I0(dma_slverr_reg_0),
        .I1(dma_decerr_reg_0),
        .I2(dma_interr_reg_0),
        .I3(s2mm_updt_interr_set),
        .I4(s2mm_updt_slverr_set),
        .I5(s2mm_updt_decerr_set),
        .O(sg_updt_error0));
  FDRE #(
    .INIT(1'b0)) 
    sg_updt_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_updt_error0),
        .Q(sg_updt_error),
        .R(\dmacr_i_reg[31]_1 ));
  LUT3 #(
    .INIT(8'h0E)) 
    soft_reset_re_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(soft_reset_re_reg),
        .I2(soft_reset_d1),
        .O(soft_reset_re0));
endmodule

(* ORIG_REF_NAME = "axi_dma_reset" *) 
module design_1_axi_dma_0_0_axi_dma_reset
   (out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    mm2s_prmry_reset_out_n,
    mm2s_cntrl_reset_out_n,
    soft_reset_d1,
    mm2s_halt,
    s_halt0,
    m_axi_sg_aresetn,
    dm_m_axi_sg_aresetn,
    p_0_in,
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 ,
    \GEN_ASYNC_RESET.halt_i_reg_0 ,
    m_axi_sg_aclk,
    mm2s_all_idle,
    mm2s_halt_cmplt,
    m_axi_mm2s_aclk,
    soft_reset,
    soft_reset_re0,
    scndry_out,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ,
    mm2s_stop,
    s2mm_stop,
    m_axis_ftch_sts_tready_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rst2all_stop_request);
  output out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output mm2s_prmry_reset_out_n;
  output mm2s_cntrl_reset_out_n;
  output soft_reset_d1;
  output mm2s_halt;
  output s_halt0;
  output m_axi_sg_aresetn;
  output dm_m_axi_sg_aresetn;
  output p_0_in;
  output \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 ;
  output \GEN_ASYNC_RESET.halt_i_reg_0 ;
  input m_axi_sg_aclk;
  input mm2s_all_idle;
  input mm2s_halt_cmplt;
  input m_axi_mm2s_aclk;
  input soft_reset;
  input soft_reset_re0;
  input scndry_out;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ;
  input mm2s_stop;
  input s2mm_stop;
  input m_axis_ftch_sts_tready_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rst2all_stop_request;

  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 ;
  wire \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ;
  wire \GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ;
  wire \GEN_ASYNC_RESET.halt_i_reg_0 ;
  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ;
  wire assert_sftrst_d1;
  wire dm_m_axi_sg_aresetn;
  wire halt_cmplt_reg;
  wire m_axi_mm2s_aclk;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_ftch_sts_tready_reg;
  wire min_assert_sftrst;
  wire mm2s_all_idle;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire mm2s_cntrl_reset_out_n;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire mm2s_prmry_reset_out_n;
  wire mm2s_stop;
  wire n_0_3796;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire out;
  wire p_0_in;
  wire p_halt;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire resetn_i__0;
  wire s2mm_stop;
  wire s_halt;
  wire s_halt0;
  wire s_halt0_0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_re;
  wire scndry_out;
  wire scndry_resetn_i;
  wire sft_rst_dly1;
  wire sft_rst_dly10;
  wire sft_rst_dly11;
  wire sft_rst_dly12;
  wire sft_rst_dly13;
  wire sft_rst_dly14;
  wire sft_rst_dly15;
  wire sft_rst_dly16;
  wire sft_rst_dly2;
  wire sft_rst_dly3;
  wire sft_rst_dly4;
  wire sft_rst_dly5;
  wire sft_rst_dly6;
  wire sft_rst_dly7;
  wire sft_rst_dly8;
  wire sft_rst_dly9;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_rst2all_stop_request;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_re;
  wire soft_reset_re0;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_mm2s_cs[0]_i_1 
       (.I0(out),
        .O(p_0_in));
  design_1_axi_dma_0_0_cdc_sync_6 \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .prmry_in(s_halt),
        .scndry_out(p_halt));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1 
       (.I0(sft_rst_dly16),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1 
       (.I0(soft_reset_re),
        .I1(mm2s_stop),
        .O(s_halt0_0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1__0 
       (.I0(soft_reset_re),
        .I1(s2mm_stop),
        .O(s_halt0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_halt0_0),
        .Q(s_halt),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly9),
        .Q(sft_rst_dly10),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly10),
        .Q(sft_rst_dly11),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly11),
        .Q(sft_rst_dly12),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly12),
        .Q(sft_rst_dly13),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly13),
        .Q(sft_rst_dly14),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly14),
        .Q(sft_rst_dly15),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly15),
        .Q(sft_rst_dly16),
        .R(s_soft_reset_i_re));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .O(s_soft_reset_i_re));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(1'b0),
        .Q(sft_rst_dly1),
        .S(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly1),
        .Q(sft_rst_dly2),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly2),
        .Q(sft_rst_dly3),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly3),
        .Q(sft_rst_dly4),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly4),
        .Q(sft_rst_dly5),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly5),
        .Q(sft_rst_dly6),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly6),
        .Q(sft_rst_dly7),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly7),
        .Q(sft_rst_dly8),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly8),
        .Q(sft_rst_dly9),
        .R(s_soft_reset_i_re));
  design_1_axi_dma_0_0_cdc_sync_7 \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN 
       (.\GEN_ASYNC_RESET.s_soft_reset_i_reg (\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 (\GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ),
        .\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg (\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .prmry_in(halt_cmplt_reg),
        .s_soft_reset_i(s_soft_reset_i),
        .soft_reset(soft_reset));
  design_1_axi_dma_0_0_cdc_sync_8 \GEN_ASYNC_RESET.REG_RESET_OUT 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ),
        .\GEN_ASYNC_RESET.halt_i_reg (p_halt),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .prmry_in(scndry_resetn_i),
        .scndry_out(mm2s_prmry_reset_out_n));
  FDRE \GEN_ASYNC_RESET.halt_cmplt_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_halt_cmplt),
        .Q(halt_cmplt_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.halt_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ),
        .Q(mm2s_halt),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.s_soft_reset_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ),
        .Q(s_soft_reset_i),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GEN_ASYNC_RESET.scndry_resetn_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(resetn_i__0),
        .Q(scndry_resetn_i),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GEN_ASYNC_RESET.scndry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(resetn_i__0),
        .Q(out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(mm2s_halt),
        .I1(sig_rst2all_stop_request),
        .O(\GEN_ASYNC_RESET.halt_i_reg_0 ));
  LUT5 #(
    .INIT(32'h00F04040)) 
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1 
       (.I0(min_assert_sftrst),
        .I1(assert_sftrst_d1),
        .I2(scndry_out),
        .I3(\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ),
        .I4(\GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ),
        .O(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    dm_prmry_resetn_inst
       (.I0(mm2s_prmry_reset_out_n),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(mm2s_cntrl_reset_out_n));
  LUT1 #(
    .INIT(2'h1)) 
    i_3796
       (.I0(out),
        .O(n_0_3796));
  LUT2 #(
    .INIT(4'hE)) 
    m_axis_ftch_sts_tready_i_1
       (.I0(out),
        .I1(m_axis_ftch_sts_tready_reg),
        .O(m_axi_sg_aresetn));
  LUT1 #(
    .INIT(2'h2)) 
    prmry_resetn_inst
       (.I0(mm2s_prmry_reset_out_n),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  LUT3 #(
    .INIT(8'h04)) 
    resetn_i
       (.I0(s_soft_reset_i),
        .I1(scndry_out),
        .I2(min_assert_sftrst),
        .O(resetn_i__0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_i_1
       (.I0(resetn_i__0),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(dm_m_axi_sg_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_re_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(soft_reset_re0),
        .Q(soft_reset_re),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_reset" *) 
module design_1_axi_dma_0_0_axi_dma_reset_1
   (out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ,
    s2mm_prmry_reset_out_n,
    s2mm_sts_reset_out_n,
    s2mm_halt,
    \GEN_ASYNC_RESET.scndry_resetn_reg_0 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg_1 ,
    queue_sinit20_out,
    ftch_error_reg,
    m_axi_sg_rvalid_0,
    updt_data1,
    \GEN_ASYNC_RESET.scndry_resetn_reg_2 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg_3 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg_4 ,
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 ,
    \GEN_ASYNC_RESET.halt_i_reg_0 ,
    m_axi_sg_aclk,
    s2mm_all_idle,
    s2mm_halt_cmplt,
    m_axi_s2mm_aclk,
    s_halt0,
    scndry_out,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_2 ,
    soft_reset,
    \GEN_MM2S.queue_full_new_reg ,
    mm2s_desc_flush,
    s2mm_desc_flush,
    ftch_error,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    m_axis_mm2s_ftch_tvalid_new,
    queue_rden_new,
    ch1_ftch_queue_empty,
    \GEN_MM2S.queue_full_new_reg_0 ,
    ch1_ftch_pause,
    sig_rst2all_stop_request_1);
  output out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  output s2mm_prmry_reset_out_n;
  output s2mm_sts_reset_out_n;
  output s2mm_halt;
  output [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  output [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_1 ;
  output queue_sinit20_out;
  output ftch_error_reg;
  output [0:0]m_axi_sg_rvalid_0;
  output updt_data1;
  output \GEN_ASYNC_RESET.scndry_resetn_reg_2 ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg_3 ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg_4 ;
  output \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 ;
  output \GEN_ASYNC_RESET.halt_i_reg_0 ;
  input m_axi_sg_aclk;
  input s2mm_all_idle;
  input s2mm_halt_cmplt;
  input m_axi_s2mm_aclk;
  input s_halt0;
  input scndry_out;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg_2 ;
  input soft_reset;
  input \GEN_MM2S.queue_full_new_reg ;
  input mm2s_desc_flush;
  input s2mm_desc_flush;
  input ftch_error;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input m_axis_mm2s_ftch_tvalid_new;
  input queue_rden_new;
  input ch1_ftch_queue_empty;
  input [0:0]\GEN_MM2S.queue_full_new_reg_0 ;
  input ch1_ftch_pause;
  input sig_rst2all_stop_request_1;

  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg_n_0 ;
  wire \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ;
  wire \GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ;
  wire \GEN_ASYNC_RESET.halt_i_reg_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ;
  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_2 ;
  wire [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  wire [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_1 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg_2 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg_3 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg_4 ;
  wire \GEN_MM2S.queue_full_new_reg ;
  wire [0:0]\GEN_MM2S.queue_full_new_reg_0 ;
  wire assert_sftrst_d1;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ftch_error;
  wire ftch_error_reg;
  wire halt_cmplt_reg;
  wire m_axi_s2mm_aclk;
  wire m_axi_sg_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire [0:0]m_axi_sg_rvalid_0;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire min_assert_sftrst;
  wire mm2s_desc_flush;
  wire n_0_3797;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire out;
  wire p_halt;
  wire queue_rden_new;
  wire queue_sinit20_out;
  wire s2mm_all_idle;
  wire s2mm_desc_flush;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire s2mm_prmry_reset_out_n;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire s2mm_sts_reset_out_n;
  wire s_halt;
  wire s_halt0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_re;
  wire scndry_out;
  wire scndry_resetn_i;
  wire sig_rst2all_stop_request_1;
  wire soft_reset;
  wire updt_data1;

  design_1_axi_dma_0_0_cdc_sync_3 \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_in(s_halt),
        .scndry_out(p_halt));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1 
       (.I0(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg_n_0 ),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_halt0),
        .Q(s_halt),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg_n_0 ),
        .R(s_soft_reset_i_re));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .O(s_soft_reset_i_re));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(1'b0),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg_n_0 ),
        .S(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg_n_0 ),
        .R(s_soft_reset_i_re));
  design_1_axi_dma_0_0_cdc_sync_4 \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN 
       (.\GEN_ASYNC_RESET.s_soft_reset_i_reg (\GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 (\GEN_ASYNC_RESET.s_soft_reset_i_reg_2 ),
        .\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg (\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .prmry_in(halt_cmplt_reg),
        .s2mm_all_idle(s2mm_all_idle),
        .s_soft_reset_i(s_soft_reset_i),
        .soft_reset(soft_reset));
  design_1_axi_dma_0_0_cdc_sync_5 \GEN_ASYNC_RESET.REG_RESET_OUT 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ),
        .\GEN_ASYNC_RESET.halt_i_reg (p_halt),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_in(scndry_resetn_i),
        .s2mm_halt(s2mm_halt),
        .scndry_out(s2mm_prmry_reset_out_n));
  FDRE \GEN_ASYNC_RESET.halt_cmplt_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_halt_cmplt),
        .Q(halt_cmplt_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.halt_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ),
        .Q(s2mm_halt),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.s_soft_reset_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ),
        .Q(s_soft_reset_i),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GEN_ASYNC_RESET.scndry_resetn_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ),
        .Q(scndry_resetn_i),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GEN_ASYNC_RESET.scndry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ),
        .Q(out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAB)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_3 
       (.I0(ftch_error),
        .I1(out),
        .I2(\GEN_MM2S.queue_full_new_reg ),
        .O(ftch_error_reg));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1 
       (.I0(out),
        .I1(\GEN_MM2S.queue_full_new_reg ),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg_0 ));
  LUT5 #(
    .INIT(32'h00540000)) 
    \GEN_MM2S.queue_dout_valid_i_1 
       (.I0(mm2s_desc_flush),
        .I1(out),
        .I2(\GEN_MM2S.queue_full_new_reg ),
        .I3(m_axis_mm2s_ftch_tvalid_new),
        .I4(queue_rden_new),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABABFFAB)) 
    \GEN_MM2S.queue_empty_new_i_1 
       (.I0(mm2s_desc_flush),
        .I1(out),
        .I2(\GEN_MM2S.queue_full_new_reg ),
        .I3(ch1_ftch_queue_empty),
        .I4(\GEN_MM2S.queue_full_new_reg_0 ),
        .I5(queue_rden_new),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg_3 ));
  LUT6 #(
    .INIT(64'h0000000054545400)) 
    \GEN_MM2S.queue_full_new_i_1 
       (.I0(mm2s_desc_flush),
        .I1(out),
        .I2(\GEN_MM2S.queue_full_new_reg ),
        .I3(ch1_ftch_pause),
        .I4(\GEN_MM2S.queue_full_new_reg_0 ),
        .I5(queue_rden_new),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg_4 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \GEN_MM2S.reg1[90]_i_1 
       (.I0(mm2s_desc_flush),
        .I1(out),
        .I2(\GEN_MM2S.queue_full_new_reg ),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg_1 ));
  LUT5 #(
    .INIT(32'h0040F040)) 
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1 
       (.I0(min_assert_sftrst),
        .I1(assert_sftrst_d1),
        .I2(scndry_out),
        .I3(\GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ),
        .I4(\GEN_ASYNC_RESET.s_soft_reset_i_reg_2 ),
        .O(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \GEN_S2MM.reg2[90]_i_1 
       (.I0(s2mm_desc_flush),
        .I1(out),
        .I2(\GEN_MM2S.queue_full_new_reg ),
        .O(queue_sinit20_out));
  LUT2 #(
    .INIT(4'hE)) 
    \I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(s2mm_halt),
        .I1(sig_rst2all_stop_request_1),
        .O(\GEN_ASYNC_RESET.halt_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h888F)) 
    \counter[7]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(m_axi_sg_rlast),
        .I2(out),
        .I3(\GEN_MM2S.queue_full_new_reg ),
        .O(m_axi_sg_rvalid_0));
  LUT1 #(
    .INIT(2'h2)) 
    dm_prmry_resetn_inst
       (.I0(s2mm_prmry_reset_out_n),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(s2mm_sts_reset_out_n));
  LUT1 #(
    .INIT(2'h1)) 
    i_3797
       (.I0(out),
        .O(n_0_3797));
  LUT1 #(
    .INIT(2'h2)) 
    prmry_resetn_inst
       (.I0(s2mm_prmry_reset_out_n),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  LUT3 #(
    .INIT(8'h04)) 
    resetn_i
       (.I0(s_soft_reset_i),
        .I1(scndry_out),
        .I2(min_assert_sftrst),
        .O(\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \updt_desc_reg0[31]_i_1 
       (.I0(out),
        .O(updt_data1));
endmodule

(* ORIG_REF_NAME = "axi_dma_rst_module" *) 
module design_1_axi_dma_0_0_axi_dma_rst_module
   (out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    mm2s_prmry_reset_out_n,
    mm2s_cntrl_reset_out_n,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ,
    s2mm_prmry_reset_out_n,
    s2mm_sts_reset_out_n,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ,
    soft_reset_d1,
    mm2s_halt,
    s2mm_halt,
    s2mm_soft_reset_done,
    mm2s_soft_reset_done,
    m_axi_sg_aresetn,
    dm_m_axi_sg_aresetn,
    rdy_to2,
    p_0_in_0,
    SR,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg_0 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg_1 ,
    queue_sinit20_out,
    ftch_error_reg,
    m_axi_sg_rvalid_0,
    p_0_in,
    updt_data1,
    \GEN_ASYNC_RESET.scndry_resetn_reg_2 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg_3 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg_4 ,
    \GEN_ASYNC_RESET.halt_i_reg ,
    \GEN_ASYNC_RESET.halt_i_reg_0 ,
    m_axi_sg_aclk,
    mm2s_all_idle,
    mm2s_halt_cmplt,
    m_axi_mm2s_aclk,
    soft_reset,
    soft_reset_re0,
    s2mm_all_idle,
    s2mm_halt_cmplt,
    m_axi_s2mm_aclk,
    mm2s_stop,
    s2mm_stop,
    scndry_out,
    rdy,
    mm2s_desc_flush,
    s2mm_desc_flush,
    ftch_error,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    m_axis_mm2s_ftch_tvalid_new,
    queue_rden_new,
    ch1_ftch_queue_empty,
    \GEN_MM2S.queue_full_new_reg ,
    ch1_ftch_pause,
    sig_rst2all_stop_request,
    sig_rst2all_stop_request_1,
    axi_resetn,
    s_axi_lite_aclk);
  output out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output mm2s_prmry_reset_out_n;
  output mm2s_cntrl_reset_out_n;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  output s2mm_prmry_reset_out_n;
  output s2mm_sts_reset_out_n;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ;
  output soft_reset_d1;
  output mm2s_halt;
  output s2mm_halt;
  output s2mm_soft_reset_done;
  output mm2s_soft_reset_done;
  output m_axi_sg_aresetn;
  output dm_m_axi_sg_aresetn;
  output rdy_to2;
  output p_0_in_0;
  output [0:0]SR;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ;
  output [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  output [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_1 ;
  output queue_sinit20_out;
  output ftch_error_reg;
  output [0:0]m_axi_sg_rvalid_0;
  output p_0_in;
  output updt_data1;
  output \GEN_ASYNC_RESET.scndry_resetn_reg_2 ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg_3 ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg_4 ;
  output \GEN_ASYNC_RESET.halt_i_reg ;
  output \GEN_ASYNC_RESET.halt_i_reg_0 ;
  input m_axi_sg_aclk;
  input mm2s_all_idle;
  input mm2s_halt_cmplt;
  input m_axi_mm2s_aclk;
  input soft_reset;
  input soft_reset_re0;
  input s2mm_all_idle;
  input s2mm_halt_cmplt;
  input m_axi_s2mm_aclk;
  input mm2s_stop;
  input s2mm_stop;
  input scndry_out;
  input rdy;
  input mm2s_desc_flush;
  input s2mm_desc_flush;
  input ftch_error;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input m_axis_mm2s_ftch_tvalid_new;
  input queue_rden_new;
  input ch1_ftch_queue_empty;
  input [0:0]\GEN_MM2S.queue_full_new_reg ;
  input ch1_ftch_pause;
  input sig_rst2all_stop_request;
  input sig_rst2all_stop_request_1;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ;
  wire \GEN_ASYNC_RESET.halt_i_reg ;
  wire \GEN_ASYNC_RESET.halt_i_reg_0 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  wire [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_1 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg_2 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg_3 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg_4 ;
  wire [0:0]\GEN_MM2S.queue_full_new_reg ;
  wire \GEN_RESET_FOR_MM2S.RESET_I_n_11 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I_n_16 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I_n_3 ;
  wire [0:0]SR;
  wire axi_resetn;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire dm_m_axi_sg_aresetn;
  wire ftch_error;
  wire ftch_error_reg;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire [0:0]m_axi_sg_rvalid_0;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire mm2s_all_idle;
  wire mm2s_cntrl_reset_out_n;
  wire mm2s_desc_flush;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire out;
  wire p_0_in;
  wire p_0_in_0;
  wire queue_rden_new;
  wire queue_sinit20_out;
  wire rdy;
  wire rdy_to2;
  wire s2mm_all_idle;
  wire s2mm_desc_flush;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire s2mm_sts_reset_out_n;
  wire s_axi_lite_aclk;
  wire s_halt0;
  wire scndry_out;
  wire sig_rst2all_stop_request;
  wire sig_rst2all_stop_request_1;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_re0;
  wire updt_data1;

  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ASYNC_WRITE.awvalid_to2_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ),
        .O(SR));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_2 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ),
        .I1(rdy),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ASYNC_WRITE.rdy_to2_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ),
        .I1(scndry_out),
        .O(rdy_to2));
  design_1_axi_dma_0_0_axi_dma_reset \GEN_RESET_FOR_MM2S.RESET_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 (\GEN_RESET_FOR_MM2S.RESET_I_n_11 ),
        .\GEN_ASYNC_RESET.halt_i_reg_0 (\GEN_ASYNC_RESET.halt_i_reg ),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 (s2mm_soft_reset_done),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_1 (mm2s_soft_reset_done),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_ftch_sts_tready_reg(\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cntrl_reset_out_n(mm2s_cntrl_reset_out_n),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_stop(mm2s_stop),
        .out(out),
        .p_0_in(p_0_in),
        .s2mm_stop(s2mm_stop),
        .s_halt0(s_halt0),
        .scndry_out(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_RESET_FOR_S2MM.RESET_I_n_3 ),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .soft_reset(soft_reset),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_MM2S.RESET_I_n_11 ),
        .Q(mm2s_soft_reset_done),
        .R(1'b0));
  design_1_axi_dma_0_0_axi_dma_reset_1 \GEN_RESET_FOR_S2MM.RESET_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ),
        .\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 (\GEN_RESET_FOR_S2MM.RESET_I_n_16 ),
        .\GEN_ASYNC_RESET.halt_i_reg_0 (\GEN_ASYNC_RESET.halt_i_reg_0 ),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 (\GEN_RESET_FOR_S2MM.RESET_I_n_3 ),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_1 (s2mm_soft_reset_done),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_2 (mm2s_soft_reset_done),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_0 (\GEN_ASYNC_RESET.scndry_resetn_reg_0 ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_1 (\GEN_ASYNC_RESET.scndry_resetn_reg_1 ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_2 (\GEN_ASYNC_RESET.scndry_resetn_reg_2 ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_3 (\GEN_ASYNC_RESET.scndry_resetn_reg_3 ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_4 (\GEN_ASYNC_RESET.scndry_resetn_reg_4 ),
        .\GEN_MM2S.queue_full_new_reg (out),
        .\GEN_MM2S.queue_full_new_reg_0 (\GEN_MM2S.queue_full_new_reg ),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ftch_error(ftch_error),
        .ftch_error_reg(ftch_error_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_rvalid_0(m_axi_sg_rvalid_0),
        .m_axis_mm2s_ftch_tvalid_new(m_axis_mm2s_ftch_tvalid_new),
        .mm2s_desc_flush(mm2s_desc_flush),
        .out(\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .queue_rden_new(queue_rden_new),
        .queue_sinit20_out(queue_sinit20_out),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_sts_reset_out_n(s2mm_sts_reset_out_n),
        .s_halt0(s_halt0),
        .scndry_out(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ),
        .sig_rst2all_stop_request_1(sig_rst2all_stop_request_1),
        .soft_reset(soft_reset),
        .updt_data1(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_S2MM.RESET_I_n_16 ),
        .Q(s2mm_soft_reset_done),
        .R(1'b0));
  design_1_axi_dma_0_0_cdc_sync REG_HRD_RST
       (.axi_resetn(axi_resetn),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .scndry_out(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ));
  design_1_axi_dma_0_0_cdc_sync_2 REG_HRD_RST_OUT
       (.axi_resetn(axi_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    arready_i_i_1
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ),
        .O(p_0_in_0));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_cmdsts_if" *) 
module design_1_axi_dma_0_0_axi_dma_s2mm_cmdsts_if
   (s2mm_interr,
    s2mm_slverr,
    s2mm_decerr,
    sts_received_i_reg_0,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ,
    m_axis_s2mm_sts_tready,
    \GEN_ASYNC_RESET.halt_i_reg ,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 ,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1 ,
    E,
    Q,
    dma_s2mm_error,
    updt_data1,
    s2mm_interr_i,
    m_axi_sg_aclk,
    s2mm_slverr_i,
    s2mm_decerr_i,
    sts_received_i_reg_1,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2 ,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_2 ,
    s2mm_scndry_resetn,
    m_axis_s2mm_sts_tvalid_int,
    s2mm_halt,
    sts_received_d1,
    s2mm_ns0__2,
    s2mm_stop_i0_out,
    s2mm_desc_flush,
    s2mm_cs,
    s_axis_s2mm_updtptr_tvalid,
    cmd_wr_mask,
    s_axis_s2mm_cmd_tready,
    D,
    m_axis_s2mm_ftch_tvalid_new,
    s2mm_error_reg_0);
  output s2mm_interr;
  output s2mm_slverr;
  output s2mm_decerr;
  output sts_received_i_reg_0;
  output \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ;
  output \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ;
  output m_axis_s2mm_sts_tready;
  output \GEN_ASYNC_RESET.halt_i_reg ;
  output \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 ;
  output \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1 ;
  output [0:0]E;
  output [13:0]Q;
  output dma_s2mm_error;
  input updt_data1;
  input s2mm_interr_i;
  input m_axi_sg_aclk;
  input s2mm_slverr_i;
  input s2mm_decerr_i;
  input sts_received_i_reg_1;
  input \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2 ;
  input \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_2 ;
  input s2mm_scndry_resetn;
  input m_axis_s2mm_sts_tvalid_int;
  input s2mm_halt;
  input sts_received_d1;
  input s2mm_ns0__2;
  input s2mm_stop_i0_out;
  input s2mm_desc_flush;
  input [0:0]s2mm_cs;
  input s_axis_s2mm_updtptr_tvalid;
  input cmd_wr_mask;
  input s_axis_s2mm_cmd_tready;
  input [13:0]D;
  input m_axis_s2mm_ftch_tvalid_new;
  input [0:0]s2mm_error_reg_0;

  wire [13:0]D;
  wire [0:0]E;
  wire \GEN_ASYNC_RESET.halt_i_reg ;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 ;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_2 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2 ;
  wire [13:0]Q;
  wire cmd_wr_mask;
  wire dma_s2mm_error;
  wire m_axi_sg_aclk;
  wire m_axis_s2mm_ftch_tvalid_new;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire [0:0]s2mm_cs;
  wire s2mm_decerr;
  wire s2mm_decerr_i;
  wire s2mm_desc_flush;
  wire s2mm_error_i_1_n_0;
  wire [0:0]s2mm_error_reg_0;
  wire s2mm_halt;
  wire s2mm_interr;
  wire s2mm_interr_i;
  wire s2mm_ns0__2;
  wire s2mm_scndry_resetn;
  wire s2mm_slverr;
  wire s2mm_slverr_i;
  wire s2mm_stop_i0_out;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_updtptr_tvalid;
  wire sts_received_d1;
  wire sts_received_i_reg_0;
  wire sts_received_i_reg_1;
  wire sts_tready_i_1__0_n_0;
  wire updt_data1;

  LUT6 #(
    .INIT(64'h000FAAAA000CAAAA)) 
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1 
       (.I0(s2mm_ns0__2),
        .I1(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ),
        .I2(s2mm_stop_i0_out),
        .I3(s2mm_desc_flush),
        .I4(s2mm_cs),
        .I5(s_axis_s2mm_updtptr_tvalid),
        .O(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1 
       (.I0(s2mm_halt),
        .I1(sts_received_i_reg_0),
        .I2(sts_received_d1),
        .O(\GEN_ASYNC_RESET.halt_i_reg ));
  FDRE \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_2 ),
        .Q(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ),
        .R(updt_data1));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    \GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1 
       (.I0(\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ),
        .I1(sts_received_d1),
        .I2(sts_received_i_reg_0),
        .I3(s2mm_halt),
        .I4(cmd_wr_mask),
        .O(\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1 ));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(updt_data1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(updt_data1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(updt_data1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(updt_data1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(updt_data1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(updt_data1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(updt_data1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(updt_data1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(updt_data1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(updt_data1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(updt_data1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(updt_data1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(updt_data1));
  FDRE \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_decerr_i),
        .Q(s2mm_decerr),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_interr_i),
        .Q(s2mm_interr),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2 ),
        .Q(\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_slverr_i),
        .Q(s2mm_slverr),
        .R(updt_data1));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1__0 
       (.I0(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ),
        .I1(s_axis_s2mm_cmd_tready),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    s2mm_error_i_1
       (.I0(s2mm_interr),
        .I1(s2mm_decerr),
        .I2(m_axis_s2mm_ftch_tvalid_new),
        .I3(s2mm_error_reg_0),
        .I4(s2mm_slverr),
        .I5(dma_s2mm_error),
        .O(s2mm_error_i_1_n_0));
  FDRE s2mm_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_error_i_1_n_0),
        .Q(dma_s2mm_error),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    sts_received_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sts_received_i_reg_1),
        .Q(sts_received_i_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h04C4)) 
    sts_tready_i_1__0
       (.I0(sts_received_i_reg_0),
        .I1(s2mm_scndry_resetn),
        .I2(m_axis_s2mm_sts_tready),
        .I3(m_axis_s2mm_sts_tvalid_int),
        .O(sts_tready_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sts_tready_i_1__0_n_0),
        .Q(m_axis_s2mm_sts_tready),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_mngr" *) 
module design_1_axi_dma_0_0_axi_dma_s2mm_mngr
   (s2mm_sts_received,
    s2mm_stop,
    s2mm_desc_flush,
    s2mm_cs,
    s_axis_s2mm_updtptr_tvalid,
    s_axis_s2mm_updtsts_tvalid,
    s_axis_s2mm_cmd_tvalid_split,
    m_axis_s2mm_sts_tready,
    s2mm_halted_set_reg,
    s2mm_halted_clr_reg,
    queue_rden2_new,
    s_axis_s2mm_updtsts_tdata,
    E,
    updt_data_reg,
    \GEN_DESC_UPDT_QUEUE.updt_sts_reg ,
    \QUEUE_COUNT.cmnds_queued_shift_reg[0] ,
    Q,
    dma_s2mm_error,
    updt_data1,
    m_axi_sg_aclk,
    s2mm_interr_i,
    s2mm_slverr_i,
    s2mm_decerr_i,
    s2mm_dmacr,
    s2mm_halted_set0,
    s2mm_all_idle,
    s2mm_stop_i0_out,
    s2mm_desc_flush_i0,
    updt_data_reg_0,
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ,
    m_axi_sg_aresetn,
    idle_reg,
    halted_reg,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    ch2_ftch_queue_empty,
    s2mm_halt,
    m_axis_s2mm_ftch_tvalid_new,
    sts2_queue_full,
    m_axis_s2mm_sts_tvalid_int,
    s2mm_ns0__2,
    s_axis_s2mm_cmd_tready,
    ptr2_queue_full,
    cmnds_queued_shift0,
    \updt_desc_reg0_reg[31] ,
    D);
  output s2mm_sts_received;
  output s2mm_stop;
  output s2mm_desc_flush;
  output [0:0]s2mm_cs;
  output s_axis_s2mm_updtptr_tvalid;
  output s_axis_s2mm_updtsts_tvalid;
  output s_axis_s2mm_cmd_tvalid_split;
  output m_axis_s2mm_sts_tready;
  output s2mm_halted_set_reg;
  output s2mm_halted_clr_reg;
  output queue_rden2_new;
  output [19:0]s_axis_s2mm_updtsts_tdata;
  output [0:0]E;
  output [0:0]updt_data_reg;
  output [0:0]\GEN_DESC_UPDT_QUEUE.updt_sts_reg ;
  output [0:0]\QUEUE_COUNT.cmnds_queued_shift_reg[0] ;
  output [25:0]Q;
  output dma_s2mm_error;
  input updt_data1;
  input m_axi_sg_aclk;
  input s2mm_interr_i;
  input s2mm_slverr_i;
  input s2mm_decerr_i;
  input [0:0]s2mm_dmacr;
  input s2mm_halted_set0;
  input s2mm_all_idle;
  input s2mm_stop_i0_out;
  input s2mm_desc_flush_i0;
  input updt_data_reg_0;
  input \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  input m_axi_sg_aresetn;
  input idle_reg;
  input halted_reg;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input ch2_ftch_queue_empty;
  input s2mm_halt;
  input m_axis_s2mm_ftch_tvalid_new;
  input sts2_queue_full;
  input m_axis_s2mm_sts_tvalid_int;
  input s2mm_ns0__2;
  input s_axis_s2mm_cmd_tready;
  input ptr2_queue_full;
  input cmnds_queued_shift0;
  input [26:0]\updt_desc_reg0_reg[31] ;
  input [13:0]D;

  wire [13:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_DESC_UPDT_QUEUE.updt_sts_reg ;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_7 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_8 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_4 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_7 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_8 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9 ;
  wire \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire [25:0]Q;
  wire [0:0]\QUEUE_COUNT.cmnds_queued_shift_reg[0] ;
  wire ch2_ftch_queue_empty;
  wire cmd_wr_mask;
  wire cmnds_queued_shift0;
  wire count_incr;
  wire dma_s2mm_error;
  wire halted_reg;
  wire idle_reg;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_s2mm_ftch_tvalid_new;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire mm2s_scndry_resetn;
  wire ptr2_queue_full;
  wire queue_rden2_new;
  wire s2mm_all_idle;
  wire [13:0]s2mm_brcvd;
  wire [0:0]s2mm_cs;
  wire s2mm_decerr;
  wire s2mm_decerr_i;
  wire s2mm_desc_flush;
  wire s2mm_desc_flush_i0;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halted_clr_reg;
  wire s2mm_halted_set0;
  wire s2mm_halted_set_reg;
  wire s2mm_interr;
  wire s2mm_interr_i;
  wire s2mm_ns0__2;
  wire s2mm_scndry_resetn;
  wire s2mm_slverr;
  wire s2mm_slverr_i;
  wire s2mm_stop;
  wire s2mm_stop_i0_out;
  wire s2mm_sts_received;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [19:0]s_axis_s2mm_updtsts_tdata;
  wire s_axis_s2mm_updtsts_tvalid;
  wire sts2_queue_full;
  wire sts_received_d1;
  wire updt_data1;
  wire [0:0]updt_data_reg;
  wire updt_data_reg_0;
  wire [26:0]\updt_desc_reg0_reg[31] ;

  design_1_axi_dma_0_0_axi_dma_s2mm_sg_if \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF 
       (.\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_7 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 (s2mm_brcvd),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_4 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_7 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0 (s_axis_s2mm_updtsts_tdata[19]),
        .\GEN_DESC_UPDT_QUEUE.desc_update_done_reg_0 (\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_8 ),
        .\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 (s2mm_sts_received),
        .\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 (s_axis_s2mm_updtsts_tvalid),
        .\GEN_DESC_UPDT_QUEUE.updt_sts_reg_1 (\GEN_DESC_UPDT_QUEUE.updt_sts_reg ),
        .\GEN_S2MM.queue_dout2_new_reg[90] (s2mm_cs),
        .\GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9 ),
        .Q(Q),
        .\QUEUE_COUNT.cmnds_queued_shift_reg[3] (s2mm_desc_flush),
        .\QUEUE_COUNT.cmnds_queued_shift_reg[3]_0 (s_axis_s2mm_cmd_tvalid_split),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .cmd_wr_mask(cmd_wr_mask),
        .count_incr(count_incr),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_s2mm_ftch_tvalid_new(m_axis_s2mm_ftch_tvalid_new),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .ptr2_queue_full(ptr2_queue_full),
        .queue_rden2_new(queue_rden2_new),
        .s2mm_decerr(s2mm_decerr),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_interr(s2mm_interr),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_slverr(s2mm_slverr),
        .s2mm_stop_i0_out(s2mm_stop_i0_out),
        .s_axis_s2mm_updtsts_tdata(s_axis_s2mm_updtsts_tdata[18:0]),
        .sts2_queue_full(sts2_queue_full),
        .sts_received_d1(sts_received_d1),
        .updt_data1(updt_data1),
        .updt_data_reg_0(s_axis_s2mm_updtptr_tvalid),
        .updt_data_reg_1(updt_data_reg),
        .updt_data_reg_2(updt_data_reg_0),
        .\updt_desc_reg0_reg[31]_0 (\updt_desc_reg0_reg[31] [26:1]));
  design_1_axi_dma_0_0_axi_dma_s2mm_sm \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM 
       (.\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_8 ),
        .\QUEUE_COUNT.cmnds_queued_shift_reg[0]_0 (\QUEUE_COUNT.cmnds_queued_shift_reg[0] ),
        .\QUEUE_COUNT.cmnds_queued_shift_reg[3]_0 (\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_8 ),
        .cmnds_queued_shift0(cmnds_queued_shift0),
        .count_incr(count_incr),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s2mm_cs(s2mm_cs),
        .updt_data1(updt_data1));
  design_1_axi_dma_0_0_axi_dma_s2mm_cmdsts_if \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS 
       (.D(D),
        .E(E),
        .\GEN_ASYNC_RESET.halt_i_reg (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_7 ),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 (s_axis_s2mm_cmd_tvalid_split),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_8 ),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_2 (\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg ),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_4 ),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9 ),
        .\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2 (\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .Q(s2mm_brcvd),
        .cmd_wr_mask(cmd_wr_mask),
        .dma_s2mm_error(dma_s2mm_error),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_s2mm_ftch_tvalid_new(m_axis_s2mm_ftch_tvalid_new),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .s2mm_cs(s2mm_cs),
        .s2mm_decerr(s2mm_decerr),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s2mm_error_reg_0(\updt_desc_reg0_reg[31] [0]),
        .s2mm_halt(s2mm_halt),
        .s2mm_interr(s2mm_interr),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_ns0__2(s2mm_ns0__2),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_slverr(s2mm_slverr),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s2mm_stop_i0_out(s2mm_stop_i0_out),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .sts_received_d1(sts_received_d1),
        .sts_received_i_reg_0(s2mm_sts_received),
        .sts_received_i_reg_1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_7 ),
        .updt_data1(updt_data1));
  design_1_axi_dma_0_0_axi_dma_s2mm_sts_mngr \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR 
       (.halted_reg(halted_reg),
        .idle_reg(idle_reg),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halted_clr_reg_0(s2mm_halted_clr_reg),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s2mm_halted_set_reg_0(s2mm_halted_set_reg),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .updt_data1(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_desc_flush_i0),
        .Q(s2mm_desc_flush),
        .R(updt_data1));
  FDRE \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_stop_i0_out),
        .Q(s2mm_stop),
        .R(updt_data1));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_sg_if" *) 
module design_1_axi_dma_0_0_axi_dma_s2mm_sg_if
   (sts_received_d1,
    updt_data_reg_0,
    cmd_wr_mask,
    \GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ,
    queue_rden2_new,
    count_incr,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    \GEN_DESC_UPDT_QUEUE.desc_update_done_reg_0 ,
    updt_data_reg_1,
    \GEN_DESC_UPDT_QUEUE.updt_sts_reg_1 ,
    Q,
    s_axis_s2mm_updtsts_tdata,
    updt_data1,
    \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ,
    m_axi_sg_aclk,
    updt_data_reg_2,
    \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0 ,
    s2mm_dmacr,
    s2mm_stop_i0_out,
    \GEN_S2MM.queue_dout2_new_reg[90] ,
    ch2_ftch_queue_empty,
    \QUEUE_COUNT.cmnds_queued_shift_reg[3] ,
    \QUEUE_COUNT.cmnds_queued_shift_reg[3]_0 ,
    s2mm_halt,
    m_axis_s2mm_ftch_tvalid_new,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0 ,
    s2mm_scndry_resetn,
    sts2_queue_full,
    m_axis_s2mm_sts_tvalid_int,
    ptr2_queue_full,
    \updt_desc_reg0_reg[31]_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ,
    s2mm_decerr,
    s2mm_slverr,
    s2mm_interr,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 );
  output sts_received_d1;
  output updt_data_reg_0;
  output cmd_wr_mask;
  output \GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ;
  output queue_rden2_new;
  output count_incr;
  output \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0 ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output \GEN_DESC_UPDT_QUEUE.desc_update_done_reg_0 ;
  output [0:0]updt_data_reg_1;
  output [0:0]\GEN_DESC_UPDT_QUEUE.updt_sts_reg_1 ;
  output [25:0]Q;
  output [18:0]s_axis_s2mm_updtsts_tdata;
  input updt_data1;
  input \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ;
  input m_axi_sg_aclk;
  input updt_data_reg_2;
  input \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0 ;
  input [0:0]s2mm_dmacr;
  input s2mm_stop_i0_out;
  input \GEN_S2MM.queue_dout2_new_reg[90] ;
  input ch2_ftch_queue_empty;
  input \QUEUE_COUNT.cmnds_queued_shift_reg[3] ;
  input \QUEUE_COUNT.cmnds_queued_shift_reg[3]_0 ;
  input s2mm_halt;
  input m_axis_s2mm_ftch_tvalid_new;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0 ;
  input s2mm_scndry_resetn;
  input sts2_queue_full;
  input m_axis_s2mm_sts_tvalid_int;
  input ptr2_queue_full;
  input [25:0]\updt_desc_reg0_reg[31]_0 ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ;
  input s2mm_decerr;
  input s2mm_slverr;
  input s2mm_interr;
  input [13:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 ;

  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1_n_0 ;
  wire [13:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.desc_update_done_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.desc_update_done_reg_0 ;
  wire \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ;
  wire \GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ;
  wire [0:0]\GEN_DESC_UPDT_QUEUE.updt_sts_reg_1 ;
  wire \GEN_S2MM.queue_dout2_new_reg[90] ;
  wire \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_received_i_3_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_received_i_4_n_0 ;
  wire [25:0]Q;
  wire \QUEUE_COUNT.cmnds_queued_shift_reg[3] ;
  wire \QUEUE_COUNT.cmnds_queued_shift_reg[3]_0 ;
  wire ch2_ftch_queue_empty;
  wire cmd_wr_mask;
  wire count_incr;
  wire desc_update_done;
  wire m_axi_sg_aclk;
  wire m_axis_s2mm_ftch_tvalid_new;
  wire m_axis_s2mm_sts_tvalid_int;
  wire ptr2_queue_full;
  wire queue_rden2_new;
  wire s2mm_decerr;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_interr;
  wire s2mm_scndry_resetn;
  wire s2mm_slverr;
  wire s2mm_stop_i0_out;
  wire [18:0]s_axis_s2mm_updtsts_tdata;
  wire [2:0]sof_count;
  wire sof_received;
  wire sof_received_set;
  wire sts2_queue_full;
  wire sts_received_d1;
  wire sts_received_re4_out;
  wire updt_data1;
  wire updt_data_reg_0;
  wire [0:0]updt_data_reg_1;
  wire updt_data_reg_2;
  wire [25:0]\updt_desc_reg0_reg[31]_0 ;

  LUT5 #(
    .INIT(32'hFF000400)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1 
       (.I0(s2mm_halt),
        .I1(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I2(sts_received_d1),
        .I3(s2mm_scndry_resetn),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0 ),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [0]),
        .Q(s_axis_s2mm_updtsts_tdata[0]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [10]),
        .Q(s_axis_s2mm_updtsts_tdata[10]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [11]),
        .Q(s_axis_s2mm_updtsts_tdata[11]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [12]),
        .Q(s_axis_s2mm_updtsts_tdata[12]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [13]),
        .Q(s_axis_s2mm_updtsts_tdata[13]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [1]),
        .Q(s_axis_s2mm_updtsts_tdata[1]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0 ),
        .Q(s_axis_s2mm_updtsts_tdata[14]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(sof_received),
        .Q(s_axis_s2mm_updtsts_tdata[15]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(s2mm_interr),
        .Q(s_axis_s2mm_updtsts_tdata[16]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(s2mm_slverr),
        .Q(s_axis_s2mm_updtsts_tdata[17]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [2]),
        .Q(s_axis_s2mm_updtsts_tdata[2]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(s2mm_decerr),
        .Q(s_axis_s2mm_updtsts_tdata[18]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1_n_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [3]),
        .Q(s_axis_s2mm_updtsts_tdata[3]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [4]),
        .Q(s_axis_s2mm_updtsts_tdata[4]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [5]),
        .Q(s_axis_s2mm_updtsts_tdata[5]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [6]),
        .Q(s_axis_s2mm_updtsts_tdata[6]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [7]),
        .Q(s_axis_s2mm_updtsts_tdata[7]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [8]),
        .Q(s_axis_s2mm_updtsts_tdata[8]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]_0 [9]),
        .Q(s_axis_s2mm_updtsts_tdata[9]),
        .R(updt_data1));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_DESC_UPDT_QUEUE.desc_update_done_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0 ),
        .I2(sts2_queue_full),
        .O(\GEN_DESC_UPDT_QUEUE.desc_update_done_i_1_n_0 ));
  FDRE \GEN_DESC_UPDT_QUEUE.desc_update_done_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_UPDT_QUEUE.desc_update_done_i_1_n_0 ),
        .Q(desc_update_done),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .Q(sts_received_d1),
        .R(updt_data1));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hA0AA8888)) 
    \GEN_DESC_UPDT_QUEUE.updt_sts_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(sts_received_re4_out),
        .I2(sts2_queue_full),
        .I3(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0 ),
        .I4(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .O(\GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.updt_sts_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout[31]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .I1(sts2_queue_full),
        .O(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout[31]_i_1 
       (.I0(updt_data_reg_0),
        .I1(ptr2_queue_full),
        .O(updt_data_reg_1));
  LUT5 #(
    .INIT(32'h00000002)) 
    \GEN_S2MM.queue_dout2_new[90]_i_1 
       (.I0(s2mm_dmacr),
        .I1(updt_data_reg_0),
        .I2(s2mm_stop_i0_out),
        .I3(\GEN_S2MM.queue_dout2_new_reg[90] ),
        .I4(ch2_ftch_queue_empty),
        .O(queue_rden2_new));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0 ),
        .Q(cmd_wr_mask),
        .R(updt_data1));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h5565AA9A)) 
    \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1 
       (.I0(m_axis_s2mm_ftch_tvalid_new),
        .I1(s2mm_halt),
        .I2(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I3(sts_received_d1),
        .I4(sof_count[0]),
        .O(\GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5575FFEFAA8A0010)) 
    \GEN_SOF_QUEUE_MODE.sof_count[1]_i_1 
       (.I0(sof_count[0]),
        .I1(sts_received_d1),
        .I2(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I3(s2mm_halt),
        .I4(m_axis_s2mm_ftch_tvalid_new),
        .I5(sof_count[1]),
        .O(\GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hF7EF0810)) 
    \GEN_SOF_QUEUE_MODE.sof_count[2]_i_1 
       (.I0(sof_count[1]),
        .I1(sof_count[0]),
        .I2(sts_received_re4_out),
        .I3(m_axis_s2mm_ftch_tvalid_new),
        .I4(sof_count[2]),
        .O(\GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_SOF_QUEUE_MODE.sof_count[2]_i_2 
       (.I0(sts_received_d1),
        .I1(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I2(s2mm_halt),
        .O(sts_received_re4_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.sof_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0 ),
        .Q(sof_count[0]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.sof_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0 ),
        .Q(sof_count[1]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.sof_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0 ),
        .Q(sof_count[2]),
        .R(updt_data1));
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \GEN_SOF_QUEUE_MODE.sof_received_i_1 
       (.I0(sof_received_set),
        .I1(sts_received_re4_out),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0 ),
        .I3(\GEN_SOF_QUEUE_MODE.sof_received_i_3_n_0 ),
        .I4(sof_received),
        .O(\GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF001000100010)) 
    \GEN_SOF_QUEUE_MODE.sof_received_i_2 
       (.I0(\GEN_SOF_QUEUE_MODE.sof_received_i_4_n_0 ),
        .I1(sof_count[2]),
        .I2(m_axis_s2mm_ftch_tvalid_new),
        .I3(cmd_wr_mask),
        .I4(sts_received_re4_out),
        .I5(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0 ),
        .O(sof_received_set));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \GEN_SOF_QUEUE_MODE.sof_received_i_3 
       (.I0(sof_count[0]),
        .I1(sof_count[1]),
        .I2(sof_count[2]),
        .I3(s2mm_halt),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(sts_received_d1),
        .O(\GEN_SOF_QUEUE_MODE.sof_received_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_SOF_QUEUE_MODE.sof_received_i_4 
       (.I0(sof_count[1]),
        .I1(sof_count[0]),
        .O(\GEN_SOF_QUEUE_MODE.sof_received_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.sof_received_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0 ),
        .Q(sof_received),
        .R(updt_data1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAAA)) 
    \QUEUE_COUNT.cmnds_queued_shift[3]_i_2 
       (.I0(desc_update_done),
        .I1(\QUEUE_COUNT.cmnds_queued_shift_reg[3]_0 ),
        .I2(s2mm_stop_i0_out),
        .I3(\QUEUE_COUNT.cmnds_queued_shift_reg[3] ),
        .I4(\GEN_S2MM.queue_dout2_new_reg[90] ),
        .I5(updt_data_reg_0),
        .O(\GEN_DESC_UPDT_QUEUE.desc_update_done_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \QUEUE_COUNT.cmnds_queued_shift[3]_i_3 
       (.I0(updt_data_reg_0),
        .I1(\GEN_S2MM.queue_dout2_new_reg[90] ),
        .I2(\QUEUE_COUNT.cmnds_queued_shift_reg[3] ),
        .I3(s2mm_stop_i0_out),
        .I4(\QUEUE_COUNT.cmnds_queued_shift_reg[3]_0 ),
        .I5(desc_update_done),
        .O(count_incr));
  LUT6 #(
    .INIT(64'hA800A8A8A8A8A8A8)) 
    sts_received_i_i_1__0
       (.I0(s2mm_scndry_resetn),
        .I1(m_axis_s2mm_sts_tvalid_int),
        .I2(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I3(sts2_queue_full),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0 ),
        .I5(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    updt_data_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_data_reg_2),
        .Q(updt_data_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [4]),
        .Q(Q[4]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [5]),
        .Q(Q[5]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [6]),
        .Q(Q[6]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [7]),
        .Q(Q[7]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [8]),
        .Q(Q[8]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [9]),
        .Q(Q[9]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [10]),
        .Q(Q[10]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [11]),
        .Q(Q[11]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [12]),
        .Q(Q[12]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [13]),
        .Q(Q[13]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [14]),
        .Q(Q[14]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [15]),
        .Q(Q[15]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [16]),
        .Q(Q[16]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [17]),
        .Q(Q[17]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [18]),
        .Q(Q[18]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [19]),
        .Q(Q[19]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [20]),
        .Q(Q[20]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [21]),
        .Q(Q[21]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [22]),
        .Q(Q[22]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [23]),
        .Q(Q[23]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [24]),
        .Q(Q[24]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [25]),
        .Q(Q[25]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [0]),
        .Q(Q[0]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [1]),
        .Q(Q[1]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [2]),
        .Q(Q[2]),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(m_axis_s2mm_ftch_tvalid_new),
        .D(\updt_desc_reg0_reg[31]_0 [3]),
        .Q(Q[3]),
        .R(updt_data1));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_sm" *) 
module design_1_axi_dma_0_0_axi_dma_s2mm_sm
   (s2mm_cs,
    \QUEUE_COUNT.cmnds_queued_shift_reg[0]_0 ,
    updt_data1,
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_0 ,
    m_axi_sg_aclk,
    \QUEUE_COUNT.cmnds_queued_shift_reg[3]_0 ,
    count_incr,
    cmnds_queued_shift0);
  output [0:0]s2mm_cs;
  output [0:0]\QUEUE_COUNT.cmnds_queued_shift_reg[0]_0 ;
  input updt_data1;
  input \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_0 ;
  input m_axi_sg_aclk;
  input \QUEUE_COUNT.cmnds_queued_shift_reg[3]_0 ;
  input count_incr;
  input cmnds_queued_shift0;

  wire \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[3]_i_1_n_0 ;
  wire [0:0]\QUEUE_COUNT.cmnds_queued_shift_reg[0]_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift_reg[3]_0 ;
  wire [3:1]cmnds_queued_shift;
  wire cmnds_queued_shift0;
  wire count_incr;
  wire m_axi_sg_aclk;
  wire [0:0]s2mm_cs;
  wire updt_data1;

  (* FSM_ENCODED_STATES = "fetch_descriptor:01,iSTATE:10,wait_status:10,idle:00" *) 
  FDRE \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_0 ),
        .Q(s2mm_cs),
        .R(updt_data1));
  LUT5 #(
    .INIT(32'h0000EEE2)) 
    \QUEUE_COUNT.cmnds_queued_shift[0]_i_1 
       (.I0(\QUEUE_COUNT.cmnds_queued_shift_reg[0]_0 ),
        .I1(\QUEUE_COUNT.cmnds_queued_shift_reg[3]_0 ),
        .I2(count_incr),
        .I3(cmnds_queued_shift[1]),
        .I4(cmnds_queued_shift0),
        .O(\QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \QUEUE_COUNT.cmnds_queued_shift[1]_i_1 
       (.I0(cmnds_queued_shift[1]),
        .I1(\QUEUE_COUNT.cmnds_queued_shift_reg[3]_0 ),
        .I2(cmnds_queued_shift[2]),
        .I3(count_incr),
        .I4(\QUEUE_COUNT.cmnds_queued_shift_reg[0]_0 ),
        .I5(cmnds_queued_shift0),
        .O(\QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \QUEUE_COUNT.cmnds_queued_shift[2]_i_1 
       (.I0(cmnds_queued_shift[2]),
        .I1(\QUEUE_COUNT.cmnds_queued_shift_reg[3]_0 ),
        .I2(cmnds_queued_shift[3]),
        .I3(count_incr),
        .I4(cmnds_queued_shift[1]),
        .I5(cmnds_queued_shift0),
        .O(\QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000E222)) 
    \QUEUE_COUNT.cmnds_queued_shift[3]_i_1 
       (.I0(cmnds_queued_shift[3]),
        .I1(\QUEUE_COUNT.cmnds_queued_shift_reg[3]_0 ),
        .I2(cmnds_queued_shift[2]),
        .I3(count_incr),
        .I4(cmnds_queued_shift0),
        .O(\QUEUE_COUNT.cmnds_queued_shift[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ),
        .Q(\QUEUE_COUNT.cmnds_queued_shift_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0 ),
        .Q(cmnds_queued_shift[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0 ),
        .Q(cmnds_queued_shift[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[3]_i_1_n_0 ),
        .Q(cmnds_queued_shift[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_sts_mngr" *) 
module design_1_axi_dma_0_0_axi_dma_s2mm_sts_mngr
   (s2mm_halted_set_reg_0,
    s2mm_halted_clr_reg_0,
    updt_data1,
    s2mm_dmacr,
    m_axi_sg_aclk,
    s2mm_halted_set0,
    s2mm_all_idle,
    m_axi_sg_aresetn,
    idle_reg,
    halted_reg,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn);
  output s2mm_halted_set_reg_0;
  output s2mm_halted_clr_reg_0;
  input updt_data1;
  input [0:0]s2mm_dmacr;
  input m_axi_sg_aclk;
  input s2mm_halted_set0;
  input s2mm_all_idle;
  input m_axi_sg_aresetn;
  input idle_reg;
  input halted_reg;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;

  wire all_is_idle_d1;
  wire halted_reg;
  wire idle_reg;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_scndry_resetn;
  wire s2mm_all_idle;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halted_clr;
  wire s2mm_halted_clr_reg_0;
  wire s2mm_halted_set;
  wire s2mm_halted_set0;
  wire s2mm_halted_set_reg_0;
  wire s2mm_scndry_resetn;
  wire updt_data1;

  FDRE #(
    .INIT(1'b0)) 
    all_is_idle_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_all_idle),
        .Q(all_is_idle_d1),
        .R(updt_data1));
  LUT5 #(
    .INIT(32'hF4F4F4FF)) 
    halted_i_1__0
       (.I0(s2mm_halted_clr),
        .I1(halted_reg),
        .I2(s2mm_halted_set),
        .I3(mm2s_scndry_resetn),
        .I4(s2mm_scndry_resetn),
        .O(s2mm_halted_clr_reg_0));
  LUT6 #(
    .INIT(64'h4040444400004000)) 
    idle_i_1__0
       (.I0(s2mm_halted_set),
        .I1(m_axi_sg_aresetn),
        .I2(s2mm_all_idle),
        .I3(s2mm_dmacr),
        .I4(all_is_idle_d1),
        .I5(idle_reg),
        .O(s2mm_halted_set_reg_0));
  FDRE s2mm_halted_clr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(s2mm_halted_clr),
        .R(updt_data1));
  FDRE s2mm_halted_set_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_halted_set0),
        .Q(s2mm_halted_set),
        .R(updt_data1));
endmodule

(* ORIG_REF_NAME = "axi_dma_sofeof_gen" *) 
module design_1_axi_dma_0_0_axi_dma_sofeof_gen
   (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    axi_dma_tstvec,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ,
    p_0_in,
    m_axi_sg_aclk,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    ch1_disable_delay1_out,
    ch1_delay_cnt_en,
    s2mm_scndry_resetn,
    mm2s_scndry_resetn,
    E,
    mm2s_prmry_resetn);
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output [1:0]axi_dma_tstvec;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ;
  input p_0_in;
  input m_axi_sg_aclk;
  input m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  input m_axis_mm2s_tlast;
  input ch1_disable_delay1_out;
  input ch1_delay_cnt_en;
  input s2mm_scndry_resetn;
  input mm2s_scndry_resetn;
  input [0:0]E;
  input mm2s_prmry_resetn;

  wire [0:0]E;
  wire \GEN_FOR_SYNC.s_sof_generated_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire [1:0]axi_dma_tstvec;
  wire ch1_delay_cnt_en;
  wire ch1_disable_delay1_out;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_prmry_resetn;
  wire mm2s_scndry_resetn;
  wire p_0_in;
  wire p_3_in;
  wire s2mm_scndry_resetn;
  wire s_last;
  wire s_last_d1;
  wire s_last_d10;
  wire s_ready;
  wire s_sof_d1_cdc_tig;
  wire s_sof_generated;
  wire s_valid;
  wire s_valid_d1;

  LUT3 #(
    .INIT(8'h80)) 
    \GEN_FOR_SYNC.s_last_d1_i_1 
       (.I0(s_valid),
        .I1(s_ready),
        .I2(s_last),
        .O(s_last_d10));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_last_d10),
        .Q(s_last_d1),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tlast),
        .Q(s_last),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_ready_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tready),
        .Q(s_ready),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_sof_generated),
        .Q(s_sof_d1_cdc_tig),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h00000000FBAA0000)) 
    \GEN_FOR_SYNC.s_sof_generated_i_1 
       (.I0(s_sof_generated),
        .I1(s_valid_d1),
        .I2(s_sof_d1_cdc_tig),
        .I3(p_3_in),
        .I4(mm2s_prmry_resetn),
        .I5(axi_dma_tstvec[1]),
        .O(\GEN_FOR_SYNC.s_sof_generated_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_generated_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_SYNC.s_sof_generated_i_1_n_0 ),
        .Q(s_sof_generated),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_FOR_SYNC.s_valid_d1_i_1 
       (.I0(s_ready),
        .I1(s_valid),
        .O(p_3_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_3_in),
        .Q(s_valid_d1),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tvalid),
        .Q(s_valid),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h5510551055100000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(ch1_disable_delay1_out),
        .I1(axi_dma_tstvec[0]),
        .I2(ch1_delay_cnt_en),
        .I3(axi_dma_tstvec[1]),
        .I4(s2mm_scndry_resetn),
        .I5(mm2s_scndry_resetn),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA2AAA2A)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(E),
        .I1(s_valid),
        .I2(s_ready),
        .I3(s_sof_generated),
        .I4(s_sof_d1_cdc_tig),
        .I5(s_valid_d1),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h0D000000)) 
    \axi_dma_tstvec[0]_INST_0 
       (.I0(s_valid_d1),
        .I1(s_sof_d1_cdc_tig),
        .I2(s_sof_generated),
        .I3(s_ready),
        .I4(s_valid),
        .O(axi_dma_tstvec[0]));
  LUT6 #(
    .INIT(64'h40C0404000000000)) 
    \axi_dma_tstvec[1]_INST_0 
       (.I0(s_last_d1),
        .I1(s_valid),
        .I2(s_ready),
        .I3(s_sof_generated),
        .I4(s_sof_d1_cdc_tig),
        .I5(s_last),
        .O(axi_dma_tstvec[1]));
endmodule

(* ORIG_REF_NAME = "axi_dma_sofeof_gen" *) 
module design_1_axi_dma_0_0_axi_dma_sofeof_gen_0
   (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    axi_dma_tstvec,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ,
    updt_data1,
    m_axi_sg_aclk,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    ch2_disable_delay0_out,
    ch2_delay_cnt_en,
    s2mm_scndry_resetn,
    mm2s_scndry_resetn,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 ,
    s2mm_prmry_resetn);
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  output [1:0]axi_dma_tstvec;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  input updt_data1;
  input m_axi_sg_aclk;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input ch2_disable_delay0_out;
  input ch2_delay_cnt_en;
  input s2mm_scndry_resetn;
  input mm2s_scndry_resetn;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 ;
  input s2mm_prmry_resetn;

  wire \GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 ;
  wire [1:0]axi_dma_tstvec;
  wire ch2_delay_cnt_en;
  wire ch2_disable_delay0_out;
  wire m_axi_sg_aclk;
  wire mm2s_scndry_resetn;
  wire p_3_in;
  wire s2mm_prmry_resetn;
  wire s2mm_scndry_resetn;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire s_last;
  wire s_last_d1;
  wire s_last_d10;
  wire s_ready;
  wire s_sof_d1_cdc_tig;
  wire s_sof_generated;
  wire s_valid;
  wire s_valid_d1;
  wire updt_data1;

  LUT3 #(
    .INIT(8'h80)) 
    \GEN_FOR_SYNC.s_last_d1_i_1__0 
       (.I0(s_valid),
        .I1(s_ready),
        .I2(s_last),
        .O(s_last_d10));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_last_d10),
        .Q(s_last_d1),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tlast),
        .Q(s_last),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_ready_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tready),
        .Q(s_ready),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_sof_generated),
        .Q(s_sof_d1_cdc_tig),
        .R(updt_data1));
  LUT6 #(
    .INIT(64'h00000000FBAA0000)) 
    \GEN_FOR_SYNC.s_sof_generated_i_1__0 
       (.I0(s_sof_generated),
        .I1(s_valid_d1),
        .I2(s_sof_d1_cdc_tig),
        .I3(p_3_in),
        .I4(s2mm_prmry_resetn),
        .I5(axi_dma_tstvec[1]),
        .O(\GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_generated_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0 ),
        .Q(s_sof_generated),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_FOR_SYNC.s_valid_d1_i_1__0 
       (.I0(s_ready),
        .I1(s_valid),
        .O(p_3_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_3_in),
        .Q(s_valid_d1),
        .R(updt_data1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tvalid),
        .Q(s_valid),
        .R(updt_data1));
  LUT6 #(
    .INIT(64'h5510551055100000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1 
       (.I0(ch2_disable_delay0_out),
        .I1(axi_dma_tstvec[0]),
        .I2(ch2_delay_cnt_en),
        .I3(axi_dma_tstvec[1]),
        .I4(s2mm_scndry_resetn),
        .I5(mm2s_scndry_resetn),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA2AAA2A)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 ),
        .I1(s_valid),
        .I2(s_ready),
        .I3(s_sof_generated),
        .I4(s_sof_d1_cdc_tig),
        .I5(s_valid_d1),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h0D000000)) 
    \axi_dma_tstvec[2]_INST_0 
       (.I0(s_valid_d1),
        .I1(s_sof_d1_cdc_tig),
        .I2(s_sof_generated),
        .I3(s_ready),
        .I4(s_valid),
        .O(axi_dma_tstvec[0]));
  LUT6 #(
    .INIT(64'h40C0404000000000)) 
    \axi_dma_tstvec[3]_INST_0 
       (.I0(s_last_d1),
        .I1(s_valid),
        .I2(s_ready),
        .I3(s_sof_generated),
        .I4(s_sof_d1_cdc_tig),
        .I5(s_last),
        .O(axi_dma_tstvec[1]));
endmodule

(* ORIG_REF_NAME = "axi_sg" *) 
module design_1_axi_dma_0_0_axi_sg
   (\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ,
    E,
    mm2s_dly_irq_set,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ,
    s2mm_dly_irq_set,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_arlen,
    m_axi_sg_awaddr,
    \GEN_CH1_FETCH.ch1_active_i_reg ,
    mm2s_ftch_idle,
    ch1_ftch_queue_empty,
    ch1_ftch_pause,
    ch2_ftch_queue_empty,
    m_axis_mm2s_ftch_tvalid_new,
    m_axis_s2mm_ftch_tvalid_new,
    mm2s_updt_idle,
    ptr2_queue_full,
    ptr_queue_full,
    sts2_queue_full,
    sts_queue_full,
    ch1_delay_cnt_en,
    mm2s_ioc_irq_set,
    ch2_delay_cnt_en,
    s2mm_ioc_irq_set,
    D,
    Q,
    \ftch_error_addr_reg[31]_0 ,
    \GEN_S2MM.queue_dout2_new_reg[90] ,
    sg_ftch_error0,
    sg_ftch_error0_0,
    ftch_error,
    \dmacr_i_reg[24] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ,
    \dmacr_i_reg[24]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    mm2s_updt_interr_set,
    mm2s_updt_slverr_set,
    mm2s_updt_decerr_set,
    s2mm_updt_interr_set,
    s2mm_updt_slverr_set,
    s2mm_updt_decerr_set,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ,
    m_axi_sg_wdata,
    mm2s_stop_i,
    \GEN_MM2S.queue_full_new_reg ,
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ,
    cmnds_queued_shift0,
    packet_in_progress_reg,
    \GEN_MM2S.queue_dout_valid_reg ,
    \GEN_MM2S.queue_dout_new_reg[64] ,
    cmnds_queued_shift0_1,
    s2mm_stop_i0_out,
    s2mm_halted_set0,
    s2mm_all_idle,
    s2mm_ns0__2,
    s2mm_desc_flush_i0,
    \GEN_S2MM.queue_dout2_valid_reg ,
    \GEN_S2MM.queue_dout2_new_reg[64] ,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ,
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ,
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ,
    \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg ,
    \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg ,
    m_axi_sg_araddr,
    SR,
    mm2s_dmacr,
    m_axi_sg_aclk,
    s2mm_dmacr,
    m_axi_sg_aresetn,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    ch1_dly_fast_cnt0,
    ch1_delay_count0,
    ch2_dly_fast_cnt0,
    ch2_delay_count0,
    dm_m_axi_sg_aresetn,
    S,
    \ch1_sg_idle1_inferred__0/i__carry__1 ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ,
    \ch2_sg_idle1_inferred__0/i__carry__0 ,
    \ch2_sg_idle1_inferred__0/i__carry__1 ,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    \GEN_MM2S.queue_empty_new_reg ,
    \GEN_MM2S.queue_full_new_reg_0 ,
    \GEN_MM2S.queue_dout_valid_reg_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    curdesc_lsb_i1,
    scndry_vect_out,
    curdesc_lsb_i17_out,
    queue_rden2_new,
    queue_sinit20_out,
    s2mm_tailpntr_updated,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    \GEN_CH2_FETCH.ch2_ftch_idle_reg ,
    ftch_stale_desc0__0,
    m_axi_sg_rdata,
    ch1_thresh_count1__1,
    ch2_thresh_count1__1,
    mm2s_desc_flush,
    s2mm_desc_flush,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ,
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 ,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    m_axi_sg_rlast,
    m_axi_sg_arready,
    m_axi_sg_awready,
    s_axis_s2mm_updtsts_tvalid,
    s_axis_mm2s_updtsts_tvalid,
    s_axis_s2mm_updtptr_tvalid,
    s_axis_mm2s_updtptr_tvalid,
    tailpntr_updated_d2,
    tailpntr_updated_d1,
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ,
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ,
    dma_mm2s_error,
    packet_in_progress,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tvalid_split,
    s2mm_halt_cmplt,
    cmnds_queued_shift,
    s2mm_cs,
    dma_s2mm_error,
    s_axis_s2mm_cmd_tready,
    s_axis_s2mm_cmd_tvalid_split,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    m_axi_sg_bresp,
    \GEN_MM2S.reg1_reg[90] ,
    \GEN_MM2S.reg1_reg[64] ,
    queue_rden_new,
    \counter_reg[1] ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6] ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0] ,
    s_axis_s2mm_updtsts_tdata,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0] ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] );
  output \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  output [0:0]E;
  output mm2s_dly_irq_set;
  output [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  output s2mm_dly_irq_set;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [0:0]m_axi_sg_arlen;
  output [27:0]m_axi_sg_awaddr;
  output [0:0]\GEN_CH1_FETCH.ch1_active_i_reg ;
  output mm2s_ftch_idle;
  output ch1_ftch_queue_empty;
  output ch1_ftch_pause;
  output ch2_ftch_queue_empty;
  output m_axis_mm2s_ftch_tvalid_new;
  output m_axis_s2mm_ftch_tvalid_new;
  output mm2s_updt_idle;
  output ptr2_queue_full;
  output ptr_queue_full;
  output sts2_queue_full;
  output sts_queue_full;
  output ch1_delay_cnt_en;
  output mm2s_ioc_irq_set;
  output ch2_delay_cnt_en;
  output s2mm_ioc_irq_set;
  output [25:0]D;
  output [85:0]Q;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  output [72:0]\GEN_S2MM.queue_dout2_new_reg[90] ;
  output sg_ftch_error0;
  output sg_ftch_error0_0;
  output ftch_error;
  output \dmacr_i_reg[24] ;
  output [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  output \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] ;
  output [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  output \dmacr_i_reg[24]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  output \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] ;
  output [7:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output mm2s_updt_interr_set;
  output mm2s_updt_slverr_set;
  output mm2s_updt_decerr_set;
  output s2mm_updt_interr_set;
  output s2mm_updt_slverr_set;
  output s2mm_updt_decerr_set;
  output [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  output [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ;
  output [31:0]m_axi_sg_wdata;
  output mm2s_stop_i;
  output [0:0]\GEN_MM2S.queue_full_new_reg ;
  output \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  output cmnds_queued_shift0;
  output packet_in_progress_reg;
  output \GEN_MM2S.queue_dout_valid_reg ;
  output \GEN_MM2S.queue_dout_new_reg[64] ;
  output cmnds_queued_shift0_1;
  output s2mm_stop_i0_out;
  output s2mm_halted_set0;
  output s2mm_all_idle;
  output s2mm_ns0__2;
  output s2mm_desc_flush_i0;
  output \GEN_S2MM.queue_dout2_valid_reg ;
  output \GEN_S2MM.queue_dout2_new_reg[64] ;
  output \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  output \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  output \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  output \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  output \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ;
  output \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg ;
  output \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg ;
  output [25:0]m_axi_sg_araddr;
  input [0:0]SR;
  input [11:0]mm2s_dmacr;
  input m_axi_sg_aclk;
  input [11:0]s2mm_dmacr;
  input m_axi_sg_aresetn;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input ch1_dly_fast_cnt0;
  input ch1_delay_count0;
  input ch2_dly_fast_cnt0;
  input ch2_delay_count0;
  input dm_m_axi_sg_aresetn;
  input [3:0]S;
  input [3:0]\ch1_sg_idle1_inferred__0/i__carry__1 ;
  input [0:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ;
  input [3:0]\ch2_sg_idle1_inferred__0/i__carry__0 ;
  input [3:0]\ch2_sg_idle1_inferred__0/i__carry__1 ;
  input [0:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  input \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  input \GEN_MM2S.queue_empty_new_reg ;
  input \GEN_MM2S.queue_full_new_reg_0 ;
  input \GEN_MM2S.queue_dout_valid_reg_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  input curdesc_lsb_i1;
  input [25:0]scndry_vect_out;
  input curdesc_lsb_i17_out;
  input queue_rden2_new;
  input queue_sinit20_out;
  input s2mm_tailpntr_updated;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input \GEN_CH2_FETCH.ch2_ftch_idle_reg ;
  input ftch_stale_desc0__0;
  input [31:0]m_axi_sg_rdata;
  input ch1_thresh_count1__1;
  input ch2_thresh_count1__1;
  input mm2s_desc_flush;
  input s2mm_desc_flush;
  input [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  input [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 ;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input m_axi_sg_rlast;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input s_axis_s2mm_updtsts_tvalid;
  input s_axis_mm2s_updtsts_tvalid;
  input s_axis_s2mm_updtptr_tvalid;
  input s_axis_mm2s_updtptr_tvalid;
  input tailpntr_updated_d2;
  input tailpntr_updated_d1;
  input \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  input \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ;
  input dma_mm2s_error;
  input packet_in_progress;
  input s_axis_mm2s_cmd_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input s2mm_halt_cmplt;
  input [0:0]cmnds_queued_shift;
  input [0:0]s2mm_cs;
  input dma_s2mm_error;
  input s_axis_s2mm_cmd_tready;
  input s_axis_s2mm_cmd_tvalid_split;
  input dma_interr_reg;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input sg_interr_reg;
  input sg_slverr_reg;
  input sg_decerr_reg;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input sg_interr_reg_0;
  input sg_slverr_reg_0;
  input sg_decerr_reg_0;
  input [1:0]m_axi_sg_bresp;
  input [0:0]\GEN_MM2S.reg1_reg[90] ;
  input [0:0]\GEN_MM2S.reg1_reg[64] ;
  input queue_rden_new;
  input [0:0]\counter_reg[1] ;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] ;
  input [25:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ;
  input [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6] ;
  input [25:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ;
  input [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0] ;
  input [19:0]s_axis_s2mm_updtsts_tdata;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0] ;
  input [30:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] ;
  input [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  input [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ;
  input [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ;
  input [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ;

  wire [25:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_CH1_FETCH.ch1_active_i_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_idle_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_2 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_22 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  wire [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ;
  wire [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] ;
  wire [7:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ;
  wire \GEN_MM2S.queue_dout_new_reg[64] ;
  wire \GEN_MM2S.queue_dout_valid_reg ;
  wire \GEN_MM2S.queue_dout_valid_reg_0 ;
  wire \GEN_MM2S.queue_empty_new_reg ;
  wire [0:0]\GEN_MM2S.queue_full_new_reg ;
  wire \GEN_MM2S.queue_full_new_reg_0 ;
  wire [0:0]\GEN_MM2S.reg1_reg[64] ;
  wire [0:0]\GEN_MM2S.reg1_reg[90] ;
  wire \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  wire [0:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ;
  wire [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 ;
  wire [0:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  wire \GEN_QUEUE.FTCH_QUEUE_I/current_bd0 ;
  wire [25:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0] ;
  wire [30:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0] ;
  wire [25:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6] ;
  wire \GEN_S2MM.queue_dout2_new_reg[64] ;
  wire [72:0]\GEN_S2MM.queue_dout2_new_reg[90] ;
  wire \GEN_S2MM.queue_dout2_valid_reg ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ;
  wire \I_FTCH_CMDSTS_IF/ftch_decerr_i ;
  wire \I_FTCH_CMDSTS_IF/ftch_slverr_i ;
  wire \I_FTCH_PNTR_MNGR/ch1_use_crntdesc ;
  wire \I_FTCH_PNTR_MNGR/ch2_use_crntdesc ;
  wire I_SG_AXI_DATAMOVER_n_38;
  wire I_SG_AXI_DATAMOVER_n_39;
  wire I_SG_FETCH_MNGR_n_14;
  wire I_SG_FETCH_MNGR_n_15;
  wire I_SG_FETCH_MNGR_n_16;
  wire I_SG_FETCH_MNGR_n_17;
  wire I_SG_FETCH_MNGR_n_18;
  wire I_SG_FETCH_MNGR_n_19;
  wire I_SG_FETCH_MNGR_n_20;
  wire I_SG_FETCH_MNGR_n_21;
  wire I_SG_FETCH_MNGR_n_22;
  wire I_SG_FETCH_MNGR_n_23;
  wire I_SG_FETCH_MNGR_n_24;
  wire I_SG_FETCH_MNGR_n_25;
  wire I_SG_FETCH_MNGR_n_26;
  wire I_SG_FETCH_MNGR_n_27;
  wire I_SG_FETCH_MNGR_n_28;
  wire I_SG_FETCH_MNGR_n_29;
  wire I_SG_FETCH_MNGR_n_30;
  wire I_SG_FETCH_MNGR_n_31;
  wire I_SG_FETCH_MNGR_n_32;
  wire I_SG_FETCH_MNGR_n_33;
  wire I_SG_FETCH_MNGR_n_34;
  wire I_SG_FETCH_MNGR_n_35;
  wire I_SG_FETCH_MNGR_n_36;
  wire I_SG_FETCH_MNGR_n_37;
  wire I_SG_FETCH_MNGR_n_38;
  wire I_SG_FETCH_MNGR_n_39;
  wire I_SG_FETCH_QUEUE_n_246;
  wire I_SG_FETCH_QUEUE_n_247;
  wire I_SG_FETCH_QUEUE_n_248;
  wire I_SG_FETCH_QUEUE_n_249;
  wire I_SG_FETCH_QUEUE_n_250;
  wire I_SG_FETCH_QUEUE_n_251;
  wire I_SG_FETCH_QUEUE_n_252;
  wire I_SG_FETCH_QUEUE_n_253;
  wire I_SG_FETCH_QUEUE_n_254;
  wire I_SG_FETCH_QUEUE_n_255;
  wire I_SG_FETCH_QUEUE_n_256;
  wire I_SG_FETCH_QUEUE_n_257;
  wire I_SG_FETCH_QUEUE_n_258;
  wire I_SG_FETCH_QUEUE_n_259;
  wire I_SG_FETCH_QUEUE_n_260;
  wire I_SG_FETCH_QUEUE_n_261;
  wire I_SG_FETCH_QUEUE_n_262;
  wire I_SG_FETCH_QUEUE_n_263;
  wire I_SG_FETCH_QUEUE_n_264;
  wire I_SG_FETCH_QUEUE_n_265;
  wire I_SG_FETCH_QUEUE_n_266;
  wire I_SG_FETCH_QUEUE_n_267;
  wire I_SG_FETCH_QUEUE_n_268;
  wire I_SG_FETCH_QUEUE_n_269;
  wire I_SG_FETCH_QUEUE_n_270;
  wire I_SG_FETCH_QUEUE_n_271;
  wire I_SG_FETCH_QUEUE_n_272;
  wire \I_UPDT_CMDSTS_IF/updt_decerr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_interr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_slverr_i ;
  wire \I_UPDT_SG/ch2_updt_ioc_irq_set0 ;
  wire \I_UPDT_SG/service_ch111_out__0 ;
  wire \I_UPDT_SG/service_ch29_out__0 ;
  wire [31:6]L;
  wire [85:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_count0;
  wire ch1_dly_fast_cnt0;
  wire ch1_dma_decerr;
  wire ch1_dma_interr;
  wire ch1_dma_slverr;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire [3:0]\ch1_sg_idle1_inferred__0/i__carry__1 ;
  wire ch1_thresh_count1__1;
  wire ch1_updt_active;
  wire ch1_updt_curdesc_wren;
  wire ch1_updt_ioc;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire ch2_dly_fast_cnt0;
  wire ch2_dma_decerr;
  wire ch2_dma_interr;
  wire ch2_dma_slverr;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
  wire ch2_ftch_queue_empty;
  wire ch2_nxtdesc_wren;
  wire [3:0]\ch2_sg_idle1_inferred__0/i__carry__0 ;
  wire [3:0]\ch2_sg_idle1_inferred__0/i__carry__1 ;
  wire ch2_thresh_count1__1;
  wire [0:0]cmnds_queued_shift;
  wire cmnds_queued_shift0;
  wire cmnds_queued_shift0_1;
  wire [0:0]\counter_reg[1] ;
  wire curdesc_lsb_i1;
  wire curdesc_lsb_i17_out;
  wire dm_m_axi_sg_aresetn;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[24] ;
  wire \dmacr_i_reg[24]_0 ;
  wire [63:38]ftch_cmnd_data;
  wire ftch_error;
  wire [31:6]ftch_error_addr;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire ftch_error_capture;
  wire ftch_stale_desc;
  wire ftch_stale_desc0__0;
  wire m_axi_sg_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire m_axis_mm2s_tready;
  wire m_axis_s2mm_ftch_tvalid_new;
  wire m_axis_updt_sts_tready;
  wire mm2s_desc_flush;
  wire mm2s_dly_irq_set;
  wire mm2s_dma_decerr_set;
  wire mm2s_dma_interr_set;
  wire mm2s_dma_slverr_set;
  wire [11:0]mm2s_dmacr;
  wire mm2s_ftch_idle;
  wire mm2s_ioc_irq_set;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire mm2s_updt_decerr_set;
  wire mm2s_updt_idle;
  wire mm2s_updt_interr_set;
  wire mm2s_updt_slverr_set;
  wire [31:31]p_1_out;
  wire [31:6]p_2_in;
  wire packet_in_progress;
  wire packet_in_progress_reg;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire queue_rden2_new;
  wire queue_rden_new;
  wire queue_sinit20_out;
  wire s2mm_all_idle;
  wire [0:0]s2mm_cs;
  wire s2mm_desc_flush;
  wire s2mm_desc_flush_i0;
  wire s2mm_dly_irq_set;
  wire s2mm_dma_decerr_set;
  wire s2mm_dma_interr_set;
  wire s2mm_dma_slverr_set;
  wire [11:0]s2mm_dmacr;
  wire s2mm_ftch_idle;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s2mm_ioc_irq_set;
  wire s2mm_ns0__2;
  wire s2mm_scndry_resetn;
  wire s2mm_stop_i0_out;
  wire s2mm_tailpntr_updated;
  wire s2mm_updt_decerr_set;
  wire s2mm_updt_interr_set;
  wire s2mm_updt_slverr_set;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_mm2s_updtsts_tvalid;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [19:0]s_axis_s2mm_updtsts_tdata;
  wire s_axis_s2mm_updtsts_tvalid;
  wire [63:36]s_axis_updt_cmd_tdata;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid;
  wire [25:0]scndry_vect_out;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2mmap_valid3;
  wire sts2_queue_full;
  wire sts_queue_full;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;
  wire updt_done;
  wire updt_error;
  wire [31:6]updt_error_addr_1;

  design_1_axi_dma_0_0_axi_sg_updt_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR 
       (.E(ch1_updt_curdesc_wren),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg (p_1_out),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 (\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg (\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg (\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg (mm2s_updt_decerr_set),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg (mm2s_updt_interr_set),
        .\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg (\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg (mm2s_updt_slverr_set),
        .\GEN_CH2_UPDATE.ch2_active_i_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_2 ),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg (\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg (\GEN_CH2_UPDATE.ch2_dma_interr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg (\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg (s2mm_updt_decerr_set),
        .\GEN_CH2_UPDATE.ch2_updt_idle_reg (ftch_error),
        .\GEN_CH2_UPDATE.ch2_updt_interr_set_reg (s2mm_updt_interr_set),
        .\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg (\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg (s2mm_updt_slverr_set),
        .Q({s_axis_updt_cmd_tdata[63:38],s_axis_updt_cmd_tdata[36]}),
        .SR(SR),
        .ch1_dma_decerr(ch1_dma_decerr),
        .ch1_dma_interr(ch1_dma_interr),
        .ch1_dma_slverr(ch1_dma_slverr),
        .ch1_updt_active(ch1_updt_active),
        .ch1_updt_ioc(ch1_updt_ioc),
        .ch2_dma_decerr(ch2_dma_decerr),
        .ch2_dma_interr(ch2_dma_interr),
        .ch2_dma_slverr(ch2_dma_slverr),
        .ch2_updt_ioc_irq_set0(\I_UPDT_SG/ch2_updt_ioc_irq_set0 ),
        .cmnds_queued_shift(cmnds_queued_shift),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_decerr_reg_0(dma_decerr_reg_0),
        .dma_interr_reg(dma_interr_reg),
        .dma_interr_reg_0(dma_interr_reg_0),
        .dma_slverr_reg(dma_slverr_reg),
        .dma_slverr_reg_0(dma_slverr_reg_0),
        .\ftch_cs[0]_i_2 (ch1_ftch_pause),
        .ftch_error_capture(ftch_error_capture),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_dma_decerr_set(mm2s_dma_decerr_set),
        .mm2s_dma_interr_set(mm2s_dma_interr_set),
        .mm2s_dma_slverr_set(mm2s_dma_slverr_set),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .mm2s_updt_idle(mm2s_updt_idle),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_cs(s2mm_cs),
        .s2mm_dma_decerr_set(s2mm_dma_decerr_set),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dma_slverr_set(s2mm_dma_slverr_set),
        .s2mm_ftch_idle(s2mm_ftch_idle),
        .s2mm_ns0__2(s2mm_ns0__2),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid(s_axis_updt_cmd_tvalid),
        .s_axis_updt_cmd_tvalid_reg(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .service_ch111_out__0(\I_UPDT_SG/service_ch111_out__0 ),
        .service_ch29_out__0(\I_UPDT_SG/service_ch29_out__0 ),
        .\update_address_reg[31] (L),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_done(updt_done),
        .updt_done_reg(I_SG_AXI_DATAMOVER_n_38),
        .updt_error(updt_error),
        .\updt_error_addr_reg[31] (updt_error_addr_1),
        .updt_error_reg(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_22 ),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
  design_1_axi_dma_0_0_axi_sg_updt_q_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE 
       (.E(ch1_updt_curdesc_wren),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg (ftch_error),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg (ptr_queue_full),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0] (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0] (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6] (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg (ptr2_queue_full),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_2 ),
        .Q(L),
        .SR(SR),
        .ch1_dma_decerr(ch1_dma_decerr),
        .ch1_dma_interr(ch1_dma_interr),
        .ch1_dma_slverr(ch1_dma_slverr),
        .ch1_updt_active(ch1_updt_active),
        .ch1_updt_ioc(ch1_updt_ioc),
        .ch2_dma_decerr(ch2_dma_decerr),
        .ch2_dma_interr(ch2_dma_interr),
        .ch2_dma_slverr(ch2_dma_slverr),
        .ch2_updt_ioc_irq_set0(\I_UPDT_SG/ch2_updt_ioc_irq_set0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .mm2s_dma_decerr_set(mm2s_dma_decerr_set),
        .mm2s_dma_interr_set(mm2s_dma_interr_set),
        .mm2s_dma_slverr_set(mm2s_dma_slverr_set),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .s2mm_dma_decerr_set(s2mm_dma_decerr_set),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dma_slverr_set(s2mm_dma_slverr_set),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .s_axis_s2mm_updtsts_tdata(s_axis_s2mm_updtsts_tdata),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .service_ch111_out__0(\I_UPDT_SG/service_ch111_out__0 ),
        .service_ch29_out__0(\I_UPDT_SG/service_ch29_out__0 ),
        .sig_data2all_tlast_error(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error ),
        .sig_data2mmap_valid3(sig_data2mmap_valid3),
        .sts2_queue_full(sts2_queue_full),
        .sts_queue_full(sts_queue_full),
        .updt2_ioc_reg(\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ),
        .updt_done(updt_done),
        .updt_ioc_reg(\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ));
  design_1_axi_dma_0_0_axi_sg_intrpt \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT 
       (.E(E),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ),
        .\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 (\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_1 (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]_0 (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ),
        .\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_0 (\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 (\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_1 (\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4]_0 (\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 (\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ),
        .SR(SR),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_count0(ch1_delay_count0),
        .ch1_dly_fast_cnt0(ch1_dly_fast_cnt0),
        .ch1_thresh_count1__1(ch1_thresh_count1__1),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_count0(ch2_delay_count0),
        .ch2_dly_fast_cnt0(ch2_dly_fast_cnt0),
        .ch2_thresh_count1__1(ch2_thresh_count1__1),
        .\dmacr_i_reg[24] (\dmacr_i_reg[24] ),
        .\dmacr_i_reg[24]_0 (\dmacr_i_reg[24]_0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_dmacr(mm2s_dmacr[11:1]),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .s2mm_dly_irq_set(s2mm_dly_irq_set),
        .s2mm_dmacr(s2mm_dmacr[11:1]),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_scndry_resetn(s2mm_scndry_resetn));
  design_1_axi_dma_0_0_axi_sg_datamover I_SG_AXI_DATAMOVER
       (.D(ftch_cmnd_data),
        .E(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] (\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ({s_axis_updt_cmd_tdata[63:38],s_axis_updt_cmd_tdata[36]}),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (I_SG_AXI_DATAMOVER_n_38),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (I_SG_AXI_DATAMOVER_n_39),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid(s_axis_updt_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2all_tlast_error(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error ),
        .sig_data2mmap_valid3(sig_data2mmap_valid3),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
  design_1_axi_dma_0_0_axi_sg_ftch_mngr I_SG_FETCH_MNGR
       (.D({I_SG_FETCH_MNGR_n_14,I_SG_FETCH_MNGR_n_15,I_SG_FETCH_MNGR_n_16,I_SG_FETCH_MNGR_n_17,I_SG_FETCH_MNGR_n_18,I_SG_FETCH_MNGR_n_19,I_SG_FETCH_MNGR_n_20,I_SG_FETCH_MNGR_n_21,I_SG_FETCH_MNGR_n_22,I_SG_FETCH_MNGR_n_23,I_SG_FETCH_MNGR_n_24,I_SG_FETCH_MNGR_n_25,I_SG_FETCH_MNGR_n_26,I_SG_FETCH_MNGR_n_27,I_SG_FETCH_MNGR_n_28,I_SG_FETCH_MNGR_n_29,I_SG_FETCH_MNGR_n_30,I_SG_FETCH_MNGR_n_31,I_SG_FETCH_MNGR_n_32,I_SG_FETCH_MNGR_n_33,I_SG_FETCH_MNGR_n_34,I_SG_FETCH_MNGR_n_35,I_SG_FETCH_MNGR_n_36,I_SG_FETCH_MNGR_n_37,I_SG_FETCH_MNGR_n_38,I_SG_FETCH_MNGR_n_39}),
        .E(\GEN_QUEUE.FTCH_QUEUE_I/current_bd0 ),
        .\GEN_CH1_FETCH.ch1_active_i_reg (\GEN_CH1_FETCH.ch1_active_i_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg (\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg (\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg (\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ),
        .\GEN_CH2_FETCH.ch2_active_i_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_22 ),
        .\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg (\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg ),
        .\GEN_CH2_FETCH.ch2_ftch_idle_reg (ch2_ftch_queue_empty),
        .\GEN_CH2_FETCH.ch2_ftch_idle_reg_0 (\GEN_CH2_FETCH.ch2_ftch_idle_reg ),
        .\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg (\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ),
        .\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg (\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg ),
        .\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg (\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] (ftch_cmnd_data),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 (p_2_in),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 (\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ),
        .\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] (\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 ({I_SG_FETCH_QUEUE_n_246,I_SG_FETCH_QUEUE_n_247,I_SG_FETCH_QUEUE_n_248,I_SG_FETCH_QUEUE_n_249,I_SG_FETCH_QUEUE_n_250,I_SG_FETCH_QUEUE_n_251,I_SG_FETCH_QUEUE_n_252,I_SG_FETCH_QUEUE_n_253,I_SG_FETCH_QUEUE_n_254,I_SG_FETCH_QUEUE_n_255,I_SG_FETCH_QUEUE_n_256,I_SG_FETCH_QUEUE_n_257,I_SG_FETCH_QUEUE_n_258,I_SG_FETCH_QUEUE_n_259,I_SG_FETCH_QUEUE_n_260,I_SG_FETCH_QUEUE_n_261,I_SG_FETCH_QUEUE_n_262,I_SG_FETCH_QUEUE_n_263,I_SG_FETCH_QUEUE_n_264,I_SG_FETCH_QUEUE_n_265,I_SG_FETCH_QUEUE_n_266,I_SG_FETCH_QUEUE_n_267,I_SG_FETCH_QUEUE_n_268,I_SG_FETCH_QUEUE_n_269,I_SG_FETCH_QUEUE_n_270,I_SG_FETCH_QUEUE_n_271}),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg (\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 (\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg (I_SG_FETCH_QUEUE_n_272),
        .S(S),
        .SR(SR),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .\ch1_sg_idle1_inferred__0/i__carry__1 (\ch1_sg_idle1_inferred__0/i__carry__1 ),
        .ch1_use_crntdesc(\I_FTCH_PNTR_MNGR/ch1_use_crntdesc ),
        .ch2_ftch_active(ch2_ftch_active),
        .ch2_ftch_pause(ch2_ftch_pause),
        .ch2_nxtdesc_wren(ch2_nxtdesc_wren),
        .\ch2_sg_idle1_inferred__0/i__carry__0 (\ch2_sg_idle1_inferred__0/i__carry__0 ),
        .\ch2_sg_idle1_inferred__0/i__carry__1 (\ch2_sg_idle1_inferred__0/i__carry__1 ),
        .ch2_use_crntdesc(\I_FTCH_PNTR_MNGR/ch2_use_crntdesc ),
        .cmnds_queued_shift0(cmnds_queued_shift0),
        .cmnds_queued_shift0_1(cmnds_queued_shift0_1),
        .dma_mm2s_error(dma_mm2s_error),
        .dma_s2mm_error(dma_s2mm_error),
        .\dmacr_i_reg[2] (s2mm_stop_i0_out),
        .\ftch_cs_reg[0] (ch1_ftch_pause),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_done_reg(I_SG_AXI_DATAMOVER_n_39),
        .\ftch_error_addr_reg[31] (updt_error_addr_1),
        .ftch_error_capture(ftch_error_capture),
        .ftch_error_reg(ftch_error),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rresp(m_axi_sg_rresp[1]),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_ftch_idle(mm2s_ftch_idle),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .mm2s_updt_decerr_set(mm2s_updt_decerr_set),
        .mm2s_updt_interr_set(mm2s_updt_interr_set),
        .mm2s_updt_slverr_set(mm2s_updt_slverr_set),
        .queue_sinit20_out(queue_sinit20_out),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s2mm_desc_flush_i0(s2mm_desc_flush_i0),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_ftch_idle(s2mm_ftch_idle),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_tailpntr_updated(s2mm_tailpntr_updated),
        .s2mm_updt_decerr_set(s2mm_updt_decerr_set),
        .s2mm_updt_interr_set(s2mm_updt_interr_set),
        .s2mm_updt_slverr_set(s2mm_updt_slverr_set),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_ftch_cmd_tvalid_reg(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .sg_decerr_reg(sg_decerr_reg),
        .sg_decerr_reg_0(sg_decerr_reg_0),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_ftch_error0_0(sg_ftch_error0_0),
        .sg_interr_reg(sg_interr_reg),
        .sg_interr_reg_0(sg_interr_reg_0),
        .sg_slverr_reg(sg_slverr_reg),
        .sg_slverr_reg_0(sg_slverr_reg_0),
        .tailpntr_updated_d1(tailpntr_updated_d1),
        .tailpntr_updated_d2(tailpntr_updated_d2),
        .updt_error(updt_error));
  design_1_axi_dma_0_0_axi_sg_ftch_q_mngr I_SG_FETCH_QUEUE
       (.\CURRENT_BD_32.current_bd_reg[31] (ftch_cmnd_data),
        .\CURRENT_BD_32.current_bd_reg[6] (\GEN_QUEUE.FTCH_QUEUE_I/current_bd0 ),
        .D(D),
        .E(\GEN_MM2S.queue_full_new_reg ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] (p_2_in),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ({I_SG_FETCH_QUEUE_n_246,I_SG_FETCH_QUEUE_n_247,I_SG_FETCH_QUEUE_n_248,I_SG_FETCH_QUEUE_n_249,I_SG_FETCH_QUEUE_n_250,I_SG_FETCH_QUEUE_n_251,I_SG_FETCH_QUEUE_n_252,I_SG_FETCH_QUEUE_n_253,I_SG_FETCH_QUEUE_n_254,I_SG_FETCH_QUEUE_n_255,I_SG_FETCH_QUEUE_n_256,I_SG_FETCH_QUEUE_n_257,I_SG_FETCH_QUEUE_n_258,I_SG_FETCH_QUEUE_n_259,I_SG_FETCH_QUEUE_n_260,I_SG_FETCH_QUEUE_n_261,I_SG_FETCH_QUEUE_n_262,I_SG_FETCH_QUEUE_n_263,I_SG_FETCH_QUEUE_n_264,I_SG_FETCH_QUEUE_n_265,I_SG_FETCH_QUEUE_n_266,I_SG_FETCH_QUEUE_n_267,I_SG_FETCH_QUEUE_n_268,I_SG_FETCH_QUEUE_n_269,I_SG_FETCH_QUEUE_n_270,I_SG_FETCH_QUEUE_n_271}),
        .\GEN_MM2S.queue_dout_new_reg[64] (\GEN_MM2S.queue_dout_new_reg[64] ),
        .\GEN_MM2S.queue_dout_new_reg[90] (Q),
        .\GEN_MM2S.queue_dout_valid_reg (m_axis_mm2s_ftch_tvalid_new),
        .\GEN_MM2S.queue_dout_valid_reg_0 (\GEN_MM2S.queue_dout_valid_reg ),
        .\GEN_MM2S.queue_dout_valid_reg_1 (\GEN_MM2S.queue_dout_valid_reg_0 ),
        .\GEN_MM2S.queue_empty_new_reg (\GEN_MM2S.queue_empty_new_reg ),
        .\GEN_MM2S.queue_full_new_reg (ch1_ftch_pause),
        .\GEN_MM2S.queue_full_new_reg_0 (\GEN_MM2S.queue_full_new_reg_0 ),
        .\GEN_MM2S.reg1_reg[64] (\GEN_MM2S.reg1_reg[64] ),
        .\GEN_MM2S.reg1_reg[90] (\GEN_CH1_FETCH.ch1_active_i_reg ),
        .\GEN_MM2S.reg1_reg[90]_0 (\GEN_MM2S.reg1_reg[90] ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ),
        .\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] (\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 ),
        .\GEN_S2MM.queue_dout2_new_reg[64] (\GEN_S2MM.queue_dout2_new_reg[64] ),
        .\GEN_S2MM.queue_dout2_new_reg[90] (\GEN_S2MM.queue_dout2_new_reg[90] ),
        .\GEN_S2MM.queue_dout2_valid_reg (m_axis_s2mm_ftch_tvalid_new),
        .\GEN_S2MM.queue_dout2_valid_reg_0 (\GEN_S2MM.queue_dout2_valid_reg ),
        .\GEN_S2MM.queue_empty2_new_reg (ch2_ftch_queue_empty),
        .Q(ftch_error_addr),
        .SR(SR),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_use_crntdesc(\I_FTCH_PNTR_MNGR/ch1_use_crntdesc ),
        .ch2_ftch_active(ch2_ftch_active),
        .ch2_ftch_pause(ch2_ftch_pause),
        .ch2_nxtdesc_wren(ch2_nxtdesc_wren),
        .ch2_use_crntdesc(\I_FTCH_PNTR_MNGR/ch2_use_crntdesc ),
        .\counter_reg[1]_0 (\counter_reg[1] ),
        .curdesc_lsb_i1(curdesc_lsb_i1),
        .curdesc_lsb_i17_out(curdesc_lsb_i17_out),
        .\ftch_error_addr_reg[31] (\ftch_error_addr_reg[31]_0 ),
        .ftch_stale_desc(ftch_stale_desc),
        .ftch_stale_desc0__0(ftch_stale_desc0__0),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_rvalid_0(I_SG_FETCH_QUEUE_n_272),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .packet_in_progress(packet_in_progress),
        .packet_in_progress_reg(packet_in_progress_reg),
        .ptr2_queue_full(ptr2_queue_full),
        .ptr_queue_full(ptr_queue_full),
        .queue_rden2_new(queue_rden2_new),
        .queue_rden_new(queue_rden_new),
        .queue_sinit20_out(queue_sinit20_out),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_ns0__2(s2mm_ns0__2),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_stop_i0_out(s2mm_stop_i0_out),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .scndry_vect_out(scndry_vect_out));
  FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_35),
        .Q(ftch_error_addr[10]),
        .R(SR));
  FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_34),
        .Q(ftch_error_addr[11]),
        .R(SR));
  FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_33),
        .Q(ftch_error_addr[12]),
        .R(SR));
  FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_32),
        .Q(ftch_error_addr[13]),
        .R(SR));
  FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_31),
        .Q(ftch_error_addr[14]),
        .R(SR));
  FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_30),
        .Q(ftch_error_addr[15]),
        .R(SR));
  FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_29),
        .Q(ftch_error_addr[16]),
        .R(SR));
  FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_28),
        .Q(ftch_error_addr[17]),
        .R(SR));
  FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_27),
        .Q(ftch_error_addr[18]),
        .R(SR));
  FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_26),
        .Q(ftch_error_addr[19]),
        .R(SR));
  FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_25),
        .Q(ftch_error_addr[20]),
        .R(SR));
  FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_24),
        .Q(ftch_error_addr[21]),
        .R(SR));
  FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_23),
        .Q(ftch_error_addr[22]),
        .R(SR));
  FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_22),
        .Q(ftch_error_addr[23]),
        .R(SR));
  FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_21),
        .Q(ftch_error_addr[24]),
        .R(SR));
  FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_20),
        .Q(ftch_error_addr[25]),
        .R(SR));
  FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_19),
        .Q(ftch_error_addr[26]),
        .R(SR));
  FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_18),
        .Q(ftch_error_addr[27]),
        .R(SR));
  FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_17),
        .Q(ftch_error_addr[28]),
        .R(SR));
  FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_16),
        .Q(ftch_error_addr[29]),
        .R(SR));
  FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_15),
        .Q(ftch_error_addr[30]),
        .R(SR));
  FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_14),
        .Q(ftch_error_addr[31]),
        .R(SR));
  FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_39),
        .Q(ftch_error_addr[6]),
        .R(SR));
  FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_38),
        .Q(ftch_error_addr[7]),
        .R(SR));
  FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_37),
        .Q(ftch_error_addr[8]),
        .R(SR));
  FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_out),
        .D(I_SG_FETCH_MNGR_n_36),
        .Q(ftch_error_addr[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module design_1_axi_dma_0_0_axi_sg_addr_cntl
   (sig_addr2rsc_cmd_fifo_empty,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_arlen,
    sig_addr_reg_empty_reg_0,
    m_axi_sg_araddr,
    m_axi_sg_aclk,
    sm_set_error,
    sig_cmd_burst_reg,
    sig_addr_valid_reg_reg_0,
    sig_addr_valid_reg_reg_1,
    sig_mstr2addr_cmd_valid,
    m_axi_sg_arready,
    Q);
  output sig_addr2rsc_cmd_fifo_empty;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output [0:0]m_axi_sg_arlen;
  output sig_addr_reg_empty_reg_0;
  output [25:0]m_axi_sg_araddr;
  input m_axi_sg_aclk;
  input sm_set_error;
  input [0:0]sig_cmd_burst_reg;
  input sig_addr_valid_reg_reg_0;
  input sig_addr_valid_reg_reg_1;
  input sig_mstr2addr_cmd_valid;
  input m_axi_sg_arready;
  input [25:0]Q;

  wire [25:0]Q;
  wire m_axi_sg_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_addr_reg_empty_reg_0;
  wire sig_addr_valid_reg_reg_0;
  wire sig_addr_valid_reg_reg_1;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_addr_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_posted_to_axi_2_i_1_n_0;
  wire sig_push_addr_reg1_out;
  wire sm_set_error;

  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr2rsc_cmd_fifo_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_addr_valid_reg_reg_0),
        .Q(m_axi_sg_arvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sm_set_error),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_next_addr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h7)) 
    sig_cmd_reg_empty_i_1
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_addr_valid_reg_reg_1),
        .O(sig_addr_reg_empty_reg_0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(m_axi_sg_arlen),
        .I1(m_axi_sg_arready),
        .I2(sig_addr2rsc_calc_error),
        .I3(sig_addr_valid_reg_reg_1),
        .O(sig_next_addr_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_mstr2addr_cmd_valid),
        .O(sig_push_addr_reg1_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_araddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_araddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_araddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_araddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_araddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_araddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_araddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_araddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_araddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_araddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_araddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_araddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_araddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_araddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_araddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_araddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_araddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_araddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_araddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_araddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_araddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_araddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_araddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_araddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_araddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_araddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_cmd_burst_reg),
        .Q(m_axi_sg_arburst),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arlen),
        .R(sig_next_addr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_addr_valid_reg_reg_1),
        .O(sig_posted_to_axi_2_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_i_1_n_0),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_i_1_n_0),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module design_1_axi_dma_0_0_axi_sg_addr_cntl__parameterized0
   (out,
    sig_addr2wsc_cmd_fifo_empty,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_addr2mstr_cmd_ready,
    sig_push_addr_reg1_out,
    m_axi_sg_aclk,
    sig_calc2dm_calc_err,
    sig_addr_valid_reg_reg_0,
    sig_posted_to_axi_2_reg_0,
    \sig_next_addr_reg_reg[3]_0 ,
    sig_addr_valid_reg_reg_1,
    E,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_cmd_reg_empty,
    sig_cmd2mstr_cmd_valid,
    m_axi_sg_awready,
    Q);
  output out;
  output sig_addr2wsc_cmd_fifo_empty;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [27:0]m_axi_sg_awaddr;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_addr2mstr_cmd_ready;
  input sig_push_addr_reg1_out;
  input m_axi_sg_aclk;
  input sig_calc2dm_calc_err;
  input sig_addr_valid_reg_reg_0;
  input sig_posted_to_axi_2_reg_0;
  input \sig_next_addr_reg_reg[3]_0 ;
  input sig_addr_valid_reg_reg_1;
  input [0:0]E;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input sig_cmd_reg_empty;
  input sig_cmd2mstr_cmd_valid;
  input m_axi_sg_awready;
  input [26:0]Q;

  wire [0:0]E;
  wire [26:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire m_axi_sg_aclk;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire sig_addr2mstr_cmd_ready;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_addr_valid_reg_reg_0;
  wire sig_addr_valid_reg_reg_1;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_next_addr_reg0;
  wire \sig_next_addr_reg_reg[3]_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_push_addr_reg1_out;

  assign out = sig_posted_to_axi;
  LUT2 #(
    .INIT(4'h2)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 
       (.I0(sig_addr2wsc_cmd_fifo_empty),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .O(sig_addr2mstr_cmd_ready));
  LUT6 #(
    .INIT(64'hAA0AAAAA88888888)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1 
       (.I0(sig_addr_valid_reg_reg_1),
        .I1(E),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .I4(sig_cmd_reg_empty),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr2wsc_cmd_fifo_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_addr_valid_reg_reg_0),
        .Q(m_axi_sg_awvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_calc2dm_calc_err),
        .Q(sig_addr2wsc_calc_error),
        .R(sig_next_addr_reg0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[31]_i_1__0 
       (.I0(sig_addr_reg_full),
        .I1(m_axi_sg_awready),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_addr_valid_reg_reg_1),
        .O(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_awaddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_awaddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_awaddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_awaddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_awaddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_awaddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_awaddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_awaddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_awaddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_awaddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_awaddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_awaddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_awaddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_awaddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_awaddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_awaddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_awaddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_awaddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_awaddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_awaddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_awaddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[26]),
        .Q(m_axi_sg_awaddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\sig_next_addr_reg_reg[3]_0 ),
        .Q(m_axi_sg_awaddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_awaddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_awaddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_awaddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_awaddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_awaddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_awsize),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_reg_0),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_reg_0),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module design_1_axi_dma_0_0_axi_sg_cmd_status
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_updt_cmd_tready,
    sig_init_done_0,
    sig_stat2wsc_status_ready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    sig_coelsc_tag_reg0,
    sig_load_input_cmd,
    sig_btt_is_zero,
    Q,
    m_axi_sg_aclk,
    sig_init_done_reg,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_stream_rst,
    sig_init_done_reg_0,
    m_axi_sg_aresetn,
    sig_wsc2stat_status_valid,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    m_axis_updt_sts_tready,
    sig_cmd_reg_empty,
    s_axis_updt_cmd_tvalid,
    sig_addr2mstr_cmd_ready,
    E,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_updt_cmd_tready;
  output sig_init_done_0;
  output sig_stat2wsc_status_ready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output sig_coelsc_tag_reg0;
  output sig_load_input_cmd;
  output sig_btt_is_zero;
  output [27:0]Q;
  input m_axi_sg_aclk;
  input sig_init_done_reg;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_stream_rst;
  input sig_init_done_reg_0;
  input m_axi_sg_aresetn;
  input sig_wsc2stat_status_valid;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input m_axis_updt_sts_tready;
  input sig_cmd_reg_empty;
  input s_axis_updt_cmd_tvalid;
  input sig_addr2mstr_cmd_ready;
  input [0:0]E;
  input [3:0]D;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] ;
  input [26:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [27:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] ;
  wire [26:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_updt_sts_tready;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid;
  wire sig_addr2mstr_cmd_ready;
  wire sig_btt_is_zero;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_coelsc_tag_reg0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_load_input_cmd;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

  design_1_axi_dma_0_0_axi_sg_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2wsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .sig_coelsc_tag_reg0(sig_coelsc_tag_reg0),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
  design_1_axi_dma_0_0_axi_sg_fifo I_CMD_FIFO
       (.Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid(s_axis_updt_cmd_tvalid),
        .sig_addr2mstr_cmd_ready(sig_addr2mstr_cmd_ready),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module design_1_axi_dma_0_0_axi_sg_cmd_status_55
   (s_axis_ftch_cmd_tready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_rd_sts_tag_reg0,
    sig_load_input_cmd,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
    sig_btt_is_zero,
    Q,
    sig_init_reg_reg,
    m_axi_sg_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    s_axis_ftch_cmd_tvalid,
    sig_addr2rsc_cmd_fifo_empty,
    sig_cmd_reg_empty,
    sig_rsc2stat_status_valid,
    m_axis_updt_sts_tready,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_rsc2stat_status,
    sig_rsc2stat_status_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,
    D);
  output s_axis_ftch_cmd_tready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output sig_rd_sts_tag_reg0;
  output sig_load_input_cmd;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  output sig_btt_is_zero;
  output [26:0]Q;
  input sig_init_reg_reg;
  input m_axi_sg_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input s_axis_ftch_cmd_tvalid;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_cmd_reg_empty;
  input sig_rsc2stat_status_valid;
  input m_axis_updt_sts_tready;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input [0:0]sig_rsc2stat_status;
  input [1:0]sig_rsc2stat_status_0;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  input [25:0]D;

  wire [25:0]D;
  wire I_CMD_FIFO_n_2;
  wire [26:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire m_axis_updt_sts_tready;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_reg_reg;
  wire sig_load_input_cmd;
  wire sig_rd_sts_tag_reg0;
  wire [0:0]sig_rsc2stat_status;
  wire [1:0]sig_rsc2stat_status_0;
  wire sig_rsc2stat_status_valid;

  design_1_axi_dma_0_0_axi_sg_fifo__parameterized0_56 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_init_reg_reg),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .sig_init_done(sig_init_done_3),
        .sig_init_done_reg_0(I_CMD_FIFO_n_2),
        .sig_rd_sts_decerr_reg_reg(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_0(sig_rsc2stat_status_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  design_1_axi_dma_0_0_axi_sg_fifo_57 I_CMD_FIFO
       (.D(D),
        .Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_CMD_FIFO_n_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_reg_reg_0(sig_init_reg_reg),
        .sig_load_input_cmd(sig_load_input_cmd));
endmodule

(* ORIG_REF_NAME = "axi_sg_datamover" *) 
module design_1_axi_dma_0_0_axi_sg_datamover
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_arlen,
    m_axi_sg_awaddr,
    s_axis_ftch_cmd_tready,
    s_axis_updt_cmd_tready,
    sig_data2all_tlast_error,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    ftch_decerr_i,
    ftch_slverr_i,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    m_axi_sg_bready,
    s_axis_s2mm_tready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    m_axi_sg_araddr,
    dm_m_axi_sg_aresetn,
    m_axi_sg_aclk,
    m_axi_sg_aresetn,
    s_axis_ftch_cmd_tvalid,
    m_axis_updt_sts_tready,
    E,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    sig_data2mmap_valid3,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_arready,
    m_axi_sg_awready,
    s_axis_updt_cmd_tvalid,
    m_axi_sg_rresp,
    s_axis_s2mm_tlast,
    m_axi_sg_bresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] );
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [0:0]m_axi_sg_arlen;
  output [27:0]m_axi_sg_awaddr;
  output s_axis_ftch_cmd_tready;
  output s_axis_updt_cmd_tready;
  output sig_data2all_tlast_error;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output m_axi_sg_bready;
  output s_axis_s2mm_tready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output [25:0]m_axi_sg_araddr;
  input dm_m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input m_axi_sg_aresetn;
  input s_axis_ftch_cmd_tvalid;
  input m_axis_updt_sts_tready;
  input [0:0]E;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input sig_data2mmap_valid3;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input s_axis_updt_cmd_tvalid;
  input [1:0]m_axi_sg_rresp;
  input s_axis_s2mm_tlast;
  input [1:0]m_axi_sg_bresp;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  input [25:0]D;
  input [26:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;

  wire [25:0]D;
  wire [0:0]E;
  wire \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_10 ;
  wire \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_11 ;
  wire \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_12 ;
  wire \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_13 ;
  wire \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \I_CMD_STATUS/I_CMD_FIFO/sig_init_done ;
  wire \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  wire [26:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire dm_m_axi_sg_aresetn;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire m_axis_updt_sts_tready;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2all_tlast_error;
  wire sig_data2mmap_valid3;
  wire sig_stream_rst;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

  design_1_axi_dma_0_0_axi_sg_mm2s_basic_wrap \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER 
       (.D(D),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_10 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_11 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_12 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_13 ),
        .sig_init_done(\I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_2(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_axi_sg_s2mm_basic_wrap \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER 
       (.E(E),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (sig_data2all_tlast_error),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid(s_axis_updt_cmd_tvalid),
        .sig_data2mmap_valid3(sig_data2mmap_valid3),
        .sig_init_done(\I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_2(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_10 ),
        .sig_init_done_reg_0(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_11 ),
        .sig_init_done_reg_1(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_12 ),
        .sig_init_done_reg_2(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_13 ),
        .sig_push_err2wsc_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_stream_rst(sig_stream_rst),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_dma_0_0_axi_sg_fifo
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_updt_cmd_tready,
    sig_load_input_cmd,
    sig_btt_is_zero,
    Q,
    sig_init_done_reg_0,
    m_axi_sg_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_stream_rst,
    sig_cmd_reg_empty,
    s_axis_updt_cmd_tvalid,
    sig_addr2mstr_cmd_ready,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_updt_cmd_tready;
  output sig_load_input_cmd;
  output sig_btt_is_zero;
  output [27:0]Q;
  input sig_init_done_reg_0;
  input m_axi_sg_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_stream_rst;
  input sig_cmd_reg_empty;
  input s_axis_updt_cmd_tvalid;
  input sig_addr2mstr_cmd_ready;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ;
  input [26:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 ;

  wire [27:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ;
  wire [26:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_sg_aclk;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid;
  wire sig_addr2mstr_cmd_ready;
  wire sig_btt_is_zero;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_load_input_cmd;
  wire sig_stream_rst;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(1'b1),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [0]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [1]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [2]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [3]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [4]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [5]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [6]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [7]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [8]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [9]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [10]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [11]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [12]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [13]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [14]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [15]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [16]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [17]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [18]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [19]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [20]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [21]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [22]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [23]),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [24]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [25]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [26]),
        .Q(Q[27]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFBABABABABABABA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 
       (.I0(sig_init_done),
        .I1(s_axis_updt_cmd_tvalid),
        .I2(s_axis_updt_cmd_tready),
        .I3(sig_addr2mstr_cmd_ready),
        .I4(sig_cmd_reg_empty),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ),
        .Q(s_axis_updt_cmd_tready),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_is_zero_reg_i_1__0
       (.I0(Q[0]),
        .O(sig_btt_is_zero));
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_reg_empty_i_2__0
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_cmd_reg_empty),
        .O(sig_load_input_cmd));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_dma_0_0_axi_sg_fifo_57
   (s_axis_ftch_cmd_tready,
    sig_load_input_cmd,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3,
    sig_btt_is_zero,
    Q,
    sig_init_reg_reg_0,
    m_axi_sg_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    s_axis_ftch_cmd_tvalid,
    sig_addr2rsc_cmd_fifo_empty,
    sig_cmd_reg_empty,
    sig_init_done_3,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ,
    D);
  output s_axis_ftch_cmd_tready;
  output sig_load_input_cmd;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3;
  output sig_btt_is_zero;
  output [26:0]Q;
  input sig_init_reg_reg_0;
  input m_axi_sg_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input s_axis_ftch_cmd_tvalid;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_cmd_reg_empty;
  input sig_init_done_3;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ;
  input [25:0]D;

  wire [25:0]D;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ;
  wire [26:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_sg_aclk;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg_reg_0;
  wire sig_load_input_cmd;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(1'b1),
        .Q(Q[0]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[5]),
        .Q(Q[6]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[6]),
        .Q(Q[7]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[7]),
        .Q(Q[8]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[8]),
        .Q(Q[9]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[9]),
        .Q(Q[10]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[10]),
        .Q(Q[11]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[11]),
        .Q(Q[12]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[12]),
        .Q(Q[13]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[13]),
        .Q(Q[14]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[14]),
        .Q(Q[15]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[15]),
        .Q(Q[16]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[16]),
        .Q(Q[17]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[17]),
        .Q(Q[18]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[18]),
        .Q(Q[19]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[19]),
        .Q(Q[20]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[20]),
        .Q(Q[21]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[21]),
        .Q(Q[22]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[22]),
        .Q(Q[23]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[23]),
        .Q(Q[24]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[24]),
        .Q(Q[25]),
        .R(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(D[25]),
        .Q(Q[26]),
        .R(sig_init_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFBABABABABABABA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(sig_init_done_4),
        .I1(s_axis_ftch_cmd_tvalid),
        .I2(s_axis_ftch_cmd_tready),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(sig_cmd_reg_empty),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ),
        .Q(s_axis_ftch_cmd_tready),
        .R(sig_init_reg_reg_0));
  LUT6 #(
    .INIT(64'h00AAAAAA80808080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(s_axis_ftch_cmd_tready),
        .I2(s_axis_ftch_cmd_tvalid),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(sig_cmd_reg_empty),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_is_zero_reg_i_1
       (.I0(Q[0]),
        .O(sig_btt_is_zero));
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_reg_empty_i_2
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_cmd_reg_empty),
        .O(sig_load_input_cmd));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(sig_init_done_4),
        .I2(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .I3(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .O(sig_init_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__0
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(sig_init_done_3),
        .I2(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .I3(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__1
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(sig_init_done),
        .I2(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .I3(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__2
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(sig_init_done_0),
        .I2(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .I3(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__3
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(sig_init_done_1),
        .I2(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .I3(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__4
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(sig_init_done_2),
        .I2(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .I3(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done_4),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .Q(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .S(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg_0),
        .Q(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_dma_0_0_axi_sg_fifo__parameterized0
   (sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    sig_coelsc_tag_reg0,
    m_axi_sg_aclk,
    sig_init_done_reg_0,
    sig_stream_rst,
    m_axi_sg_aresetn,
    sig_wsc2stat_status_valid,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    m_axis_updt_sts_tready,
    E,
    D);
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output sig_coelsc_tag_reg0;
  input m_axi_sg_aclk;
  input sig_init_done_reg_0;
  input sig_stream_rst;
  input m_axi_sg_aresetn;
  input sig_wsc2stat_status_valid;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input m_axis_updt_sts_tready;
  input [0:0]E;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [7:4]m_axis_updt_sts_tdata;
  wire m_axis_updt_sts_tready;
  wire m_axis_updt_sts_tvalid;
  wire sig_coelsc_tag_reg0;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_wsc2stat_status_valid),
        .I2(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .O(sig_coelsc_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[0]),
        .Q(m_axis_updt_sts_tdata[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[1]),
        .Q(m_axis_updt_sts_tdata[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[2]),
        .Q(m_axis_updt_sts_tdata[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[3]),
        .Q(m_axis_updt_sts_tdata[7]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 
       (.I0(sig_init_done_0),
        .I1(m_axis_updt_sts_tvalid),
        .I2(m_axis_updt_sts_tready),
        .I3(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I4(sig_wsc2stat_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h0080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2 
       (.I0(sig_wsc2stat_status_valid),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .I3(m_axis_updt_sts_tvalid),
        .I4(m_axis_updt_sts_tready),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ),
        .Q(m_axis_updt_sts_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    updt_decerr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[5]),
        .O(updt_decerr_i));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    updt_done_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axi_sg_aresetn),
        .I2(m_axis_updt_sts_tdata[7]),
        .I3(m_axis_updt_sts_tdata[4]),
        .I4(m_axis_updt_sts_tdata[5]),
        .I5(m_axis_updt_sts_tdata[6]),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    updt_interr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[4]),
        .O(updt_interr_i));
  LUT2 #(
    .INIT(4'h8)) 
    updt_slverr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[6]),
        .O(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_dma_0_0_axi_sg_fifo__parameterized0_56
   (sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_rd_sts_tag_reg0,
    sig_init_done_reg_0,
    m_axi_sg_aclk,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_rsc2stat_status_valid,
    sig_rd_sts_decerr_reg_reg,
    m_axis_updt_sts_tready,
    sig_rsc2stat_status,
    sig_rsc2stat_status_0);
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output sig_rd_sts_tag_reg0;
  input sig_init_done_reg_0;
  input m_axi_sg_aclk;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input sig_rsc2stat_status_valid;
  input sig_rd_sts_decerr_reg_reg;
  input m_axis_updt_sts_tready;
  input [0:0]sig_rsc2stat_status;
  input [1:0]sig_rsc2stat_status_0;

  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [7:5]m_axis_ftch_sts_tdata;
  wire m_axis_ftch_sts_tvalid;
  wire m_axis_updt_sts_tready;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_rd_sts_decerr_reg_reg;
  wire sig_rd_sts_tag_reg0;
  wire [0:0]sig_rsc2stat_status;
  wire [1:0]sig_rsc2stat_status_0;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 
       (.I0(sig_rsc2stat_status_0[0]),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(m_axis_ftch_sts_tdata[5]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(sig_rsc2stat_status_0[1]),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(m_axis_ftch_sts_tdata[6]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(sig_rsc2stat_status),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(m_axis_ftch_sts_tdata[7]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[5]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[6]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[7]),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(sig_init_done),
        .I1(m_axis_ftch_sts_tvalid),
        .I2(m_axis_updt_sts_tready),
        .I3(sig_stat2rsc_status_ready),
        .I4(sig_rsc2stat_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ),
        .Q(sig_stat2rsc_status_ready),
        .R(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h0080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(sig_rd_sts_decerr_reg_reg),
        .I3(m_axis_ftch_sts_tvalid),
        .I4(m_axis_updt_sts_tready),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ),
        .Q(m_axis_ftch_sts_tvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_decerr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[5]),
        .O(ftch_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_done_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[7]),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_slverr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[6]),
        .O(ftch_slverr_i));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_stat2rsc_status_ready),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_rd_sts_decerr_reg_reg),
        .O(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_dma_0_0_axi_sg_fifo__parameterized1
   (sig_init_done_1,
    Q,
    m_axi_sg_bready,
    sig_coelsc_decerr_reg0,
    out,
    sig_coelsc_slverr_reg0,
    sig_stream_rst,
    m_axi_sg_aclk,
    sig_init_done_reg_0,
    sig_push_coelsc_reg,
    m_axi_sg_bvalid,
    sig_rd_fifo__0,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_sg_bresp);
  output sig_init_done_1;
  output [0:0]Q;
  output m_axi_sg_bready;
  output sig_coelsc_decerr_reg0;
  output [0:0]out;
  output sig_coelsc_slverr_reg0;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input sig_init_done_reg_0;
  input sig_push_coelsc_reg;
  input m_axi_sg_bvalid;
  input sig_rd_fifo__0;
  input [1:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]Q;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done_1;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_rd_fifo__0;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .Q(Q),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .sig_coelsc_decerr_reg0(sig_coelsc_decerr_reg0),
        .sig_coelsc_slverr_reg0(sig_coelsc_slverr_reg0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_1),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_dma_0_0_axi_sg_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done_2,
    sig_coelsc_interr_reg0,
    out,
    sig_rd_fifo__0,
    sig_inhibit_rdy_n,
    sig_push_coelsc_reg,
    sig_rd_fifo__0_0,
    sig_data2wsc_cmd_cmplt_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_stream_rst,
    m_axi_sg_aclk,
    sig_init_done_reg_0,
    D,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_coelsc_reg_empty,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    in);
  output FIFO_Full_reg;
  output sig_init_done_2;
  output sig_coelsc_interr_reg0;
  output [1:0]out;
  output sig_rd_fifo__0;
  output sig_inhibit_rdy_n;
  output sig_push_coelsc_reg;
  output sig_rd_fifo__0_0;
  output sig_data2wsc_cmd_cmplt_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input sig_init_done_reg_0;
  input [2:0]D;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_coelsc_reg_empty;
  input [0:0]Q;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [2:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire [0:0]Q;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire [1:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done_2;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_fifo__0;
  wire sig_rd_fifo__0_0;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  design_1_axi_dma_0_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (sig_rd_fifo__0),
        .Q(Q),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_fifo__0_0(sig_rd_fifo__0_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_2),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_cmdsts_if" *) 
module design_1_axi_dma_0_0_axi_sg_ftch_cmdsts_if
   (m_axis_updt_sts_tready,
    ftch_done,
    ftch_decerr,
    ftch_slverr,
    s_axis_ftch_cmd_tvalid,
    D,
    ftch_error_reg_0,
    s_axis_ftch_cmd_tvalid_reg_0,
    ftch_error_early,
    m_axi_sg_aresetn,
    m_axi_sg_aclk,
    SR,
    ftch_done_reg_0,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    s_axis_ftch_cmd_tvalid_reg_1,
    Q,
    s_axis_ftch_cmd_tready);
  output m_axis_updt_sts_tready;
  output ftch_done;
  output ftch_decerr;
  output ftch_slverr;
  output s_axis_ftch_cmd_tvalid;
  output [0:0]D;
  output ftch_error_reg_0;
  output [0:0]s_axis_ftch_cmd_tvalid_reg_0;
  output ftch_error_early;
  input m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input [0:0]SR;
  input ftch_done_reg_0;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input [0:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input s_axis_ftch_cmd_tvalid_reg_1;
  input [1:0]Q;
  input s_axis_ftch_cmd_tready;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_done_reg_0;
  wire ftch_error_early;
  wire ftch_error_early_i_1_n_0;
  wire ftch_error_i_1_n_0;
  wire ftch_error_reg_0;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axis_updt_sts_tready;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire [0:0]s_axis_ftch_cmd_tvalid_reg_0;
  wire s_axis_ftch_cmd_tvalid_reg_1;
  wire [1:1]sg_rresp;
  wire sg_rvalid;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1 
       (.I0(s_axis_ftch_cmd_tvalid),
        .I1(s_axis_ftch_cmd_tready),
        .O(s_axis_ftch_cmd_tvalid_reg_0));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ftch_cs[1]_i_1 
       (.I0(ftch_done),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ftch_error_reg_0),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    ftch_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_decerr_i),
        .Q(ftch_decerr),
        .R(SR));
  FDRE ftch_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_done_reg_0),
        .Q(ftch_done),
        .R(SR));
  LUT3 #(
    .INIT(8'hF8)) 
    ftch_error_early_i_1
       (.I0(sg_rresp),
        .I1(sg_rvalid),
        .I2(ftch_error_early),
        .O(ftch_error_early_i_1_n_0));
  FDRE ftch_error_early_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_error_early_i_1_n_0),
        .Q(ftch_error_early),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    ftch_error_i_1
       (.I0(ftch_decerr),
        .I1(ftch_slverr),
        .I2(ftch_error_reg_0),
        .O(ftch_error_i_1_n_0));
  FDRE ftch_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_error_i_1_n_0),
        .Q(ftch_error_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ftch_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_slverr_i),
        .Q(ftch_slverr),
        .R(SR));
  FDRE m_axis_ftch_sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axi_sg_aresetn),
        .Q(m_axis_updt_sts_tready),
        .R(1'b0));
  FDRE s_axis_ftch_cmd_tvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axis_ftch_cmd_tvalid_reg_1),
        .Q(s_axis_ftch_cmd_tvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sg_rresp_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axi_sg_rresp),
        .Q(sg_rresp),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sg_rvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axi_sg_rvalid),
        .Q(sg_rvalid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_mngr" *) 
module design_1_axi_dma_0_0_axi_sg_ftch_mngr
   (m_axis_updt_sts_tready,
    ch2_ftch_active,
    \GEN_CH1_FETCH.ch1_active_i_reg ,
    mm2s_ftch_idle,
    s2mm_ftch_idle,
    ch1_use_crntdesc,
    ch2_use_crntdesc,
    s_axis_ftch_cmd_tvalid,
    sg_ftch_error0,
    sg_ftch_error0_0,
    ftch_error_reg,
    m_axis_mm2s_tready,
    E,
    s_axis_ftch_cmd_tvalid_reg,
    D,
    ftch_error_capture,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ,
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ,
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ,
    cmnds_queued_shift0,
    mm2s_stop_i,
    cmnds_queued_shift0_1,
    \dmacr_i_reg[2] ,
    s2mm_halted_set0,
    s2mm_desc_flush_i0,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ,
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ,
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ,
    \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg ,
    \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg ,
    SR,
    mm2s_dmacr,
    m_axi_sg_aclk,
    s2mm_dmacr,
    m_axi_sg_aresetn,
    ftch_done_reg,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    S,
    \ch1_sg_idle1_inferred__0/i__carry__1 ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ,
    \ch2_sg_idle1_inferred__0/i__carry__0 ,
    \ch2_sg_idle1_inferred__0/i__carry__1 ,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    queue_sinit20_out,
    s2mm_tailpntr_updated,
    ch2_nxtdesc_wren,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    ch1_nxtdesc_wren,
    \GEN_CH2_FETCH.ch2_ftch_idle_reg ,
    \GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ,
    ch1_ftch_queue_empty,
    \GEN_CH2_FETCH.ch2_active_i_reg ,
    updt_error,
    \ftch_cs_reg[0] ,
    mm2s_desc_flush,
    s2mm_desc_flush,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ,
    ch2_ftch_pause,
    s_axis_ftch_cmd_tready,
    \ftch_error_addr_reg[31] ,
    tailpntr_updated_d2,
    tailpntr_updated_d1,
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ,
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ,
    dma_mm2s_error,
    s2mm_halt_cmplt,
    s2mm_all_idle,
    dma_s2mm_error,
    mm2s_updt_interr_set,
    sg_interr_reg,
    mm2s_updt_slverr_set,
    sg_slverr_reg,
    mm2s_updt_decerr_set,
    sg_decerr_reg,
    s2mm_updt_interr_set,
    sg_interr_reg_0,
    s2mm_updt_slverr_set,
    sg_slverr_reg_0,
    s2mm_updt_decerr_set,
    sg_decerr_reg_0,
    ftch_stale_desc,
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 );
  output m_axis_updt_sts_tready;
  output ch2_ftch_active;
  output \GEN_CH1_FETCH.ch1_active_i_reg ;
  output mm2s_ftch_idle;
  output s2mm_ftch_idle;
  output ch1_use_crntdesc;
  output ch2_use_crntdesc;
  output s_axis_ftch_cmd_tvalid;
  output sg_ftch_error0;
  output sg_ftch_error0_0;
  output ftch_error_reg;
  output m_axis_mm2s_tready;
  output [0:0]E;
  output [0:0]s_axis_ftch_cmd_tvalid_reg;
  output [25:0]D;
  output ftch_error_capture;
  output [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  output [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  output [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ;
  output \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  output cmnds_queued_shift0;
  output mm2s_stop_i;
  output cmnds_queued_shift0_1;
  output \dmacr_i_reg[2] ;
  output s2mm_halted_set0;
  output s2mm_desc_flush_i0;
  output \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  output \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  output \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  output \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ;
  output \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg ;
  output \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg ;
  input [0:0]SR;
  input [0:0]mm2s_dmacr;
  input m_axi_sg_aclk;
  input [0:0]s2mm_dmacr;
  input m_axi_sg_aresetn;
  input ftch_done_reg;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input [0:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input [3:0]S;
  input [3:0]\ch1_sg_idle1_inferred__0/i__carry__1 ;
  input [0:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ;
  input [3:0]\ch2_sg_idle1_inferred__0/i__carry__0 ;
  input [3:0]\ch2_sg_idle1_inferred__0/i__carry__1 ;
  input [0:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  input \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  input queue_sinit20_out;
  input s2mm_tailpntr_updated;
  input ch2_nxtdesc_wren;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input ch1_nxtdesc_wren;
  input \GEN_CH2_FETCH.ch2_ftch_idle_reg ;
  input \GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ;
  input ch1_ftch_queue_empty;
  input \GEN_CH2_FETCH.ch2_active_i_reg ;
  input updt_error;
  input \ftch_cs_reg[0] ;
  input mm2s_desc_flush;
  input s2mm_desc_flush;
  input \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  input ch2_ftch_pause;
  input s_axis_ftch_cmd_tready;
  input [25:0]\ftch_error_addr_reg[31] ;
  input tailpntr_updated_d2;
  input tailpntr_updated_d1;
  input \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  input \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ;
  input dma_mm2s_error;
  input s2mm_halt_cmplt;
  input s2mm_all_idle;
  input dma_s2mm_error;
  input mm2s_updt_interr_set;
  input sg_interr_reg;
  input mm2s_updt_slverr_set;
  input sg_slverr_reg;
  input mm2s_updt_decerr_set;
  input sg_decerr_reg;
  input s2mm_updt_interr_set;
  input sg_interr_reg_0;
  input s2mm_updt_slverr_set;
  input sg_slverr_reg_0;
  input s2mm_updt_decerr_set;
  input sg_decerr_reg_0;
  input ftch_stale_desc;
  input [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 ;
  input [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 ;

  wire [25:0]D;
  wire [0:0]E;
  wire \GEN_CH1_FETCH.ch1_active_i_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  wire \GEN_CH2_FETCH.ch2_active_i_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_idle_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg ;
  wire \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 ;
  wire [0:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ;
  wire [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 ;
  wire [0:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  wire I_FTCH_PNTR_MNGR_n_3;
  wire I_FTCH_PNTR_MNGR_n_4;
  wire I_FTCH_SG_n_38;
  wire [3:0]S;
  wire [0:0]SR;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire [3:0]\ch1_sg_idle1_inferred__0/i__carry__1 ;
  wire ch1_use_crntdesc;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
  wire ch2_nxtdesc_wren;
  wire [3:0]\ch2_sg_idle1_inferred__0/i__carry__0 ;
  wire [3:0]\ch2_sg_idle1_inferred__0/i__carry__1 ;
  wire ch2_use_crntdesc;
  wire cmnds_queued_shift0;
  wire cmnds_queued_shift0_1;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire \dmacr_i_reg[2] ;
  wire [1:0]ftch_cs;
  wire \ftch_cs_reg[0] ;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_done_reg;
  wire [25:0]\ftch_error_addr_reg[31] ;
  wire ftch_error_capture;
  wire ftch_error_early;
  wire ftch_error_reg;
  wire [1:1]ftch_ns;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire ftch_stale_desc;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axis_mm2s_tready;
  wire m_axis_updt_sts_tready;
  wire mm2s_desc_flush;
  wire [0:0]mm2s_dmacr;
  wire mm2s_ftch_idle;
  wire mm2s_ftch_stale_desc;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire mm2s_updt_decerr_set;
  wire mm2s_updt_interr_set;
  wire mm2s_updt_slverr_set;
  wire queue_sinit20_out;
  wire s2mm_all_idle;
  wire s2mm_desc_flush;
  wire s2mm_desc_flush_i0;
  wire [0:0]s2mm_dmacr;
  wire s2mm_ftch_idle;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s2mm_scndry_resetn;
  wire s2mm_tailpntr_updated;
  wire s2mm_updt_decerr_set;
  wire s2mm_updt_interr_set;
  wire s2mm_updt_slverr_set;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire [0:0]s_axis_ftch_cmd_tvalid_reg;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;
  wire updt_error;

  design_1_axi_dma_0_0_axi_sg_ftch_cmdsts_if I_FTCH_CMDSTS_IF
       (.D(ftch_ns),
        .Q(ftch_cs),
        .SR(SR),
        .ftch_decerr(ftch_decerr),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done(ftch_done),
        .ftch_done_reg_0(ftch_done_reg),
        .ftch_error_early(ftch_error_early),
        .ftch_error_reg_0(ftch_error_reg),
        .ftch_slverr(ftch_slverr),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_ftch_cmd_tvalid_reg_0(s_axis_ftch_cmd_tvalid_reg),
        .s_axis_ftch_cmd_tvalid_reg_1(I_FTCH_SG_n_38));
  design_1_axi_dma_0_0_axi_sg_ftch_pntr I_FTCH_PNTR_MNGR
       (.\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg (\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2_0 (\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 (I_FTCH_PNTR_MNGR_n_4),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ),
        .\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 (\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ),
        .\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 (\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 (I_FTCH_PNTR_MNGR_n_3),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ),
        .S(S),
        .SR(SR),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(ch1_sg_idle),
        .\ch1_sg_idle1_inferred__0/i__carry__1_0 (\ch1_sg_idle1_inferred__0/i__carry__1 ),
        .ch1_use_crntdesc(ch1_use_crntdesc),
        .ch2_nxtdesc_wren(ch2_nxtdesc_wren),
        .\ch2_sg_idle1_inferred__0/i__carry__0_0 (\ch2_sg_idle1_inferred__0/i__carry__0 ),
        .\ch2_sg_idle1_inferred__0/i__carry__1_0 (\ch2_sg_idle1_inferred__0/i__carry__1 ),
        .ch2_use_crntdesc(ch2_use_crntdesc),
        .\ftch_error_addr_reg[31] (\GEN_CH1_FETCH.ch1_active_i_reg ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_ftch_stale_desc(mm2s_ftch_stale_desc),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .queue_sinit20_out(queue_sinit20_out),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_tailpntr_updated(s2mm_tailpntr_updated),
        .tailpntr_updated_d1(tailpntr_updated_d1),
        .tailpntr_updated_d2(tailpntr_updated_d2));
  design_1_axi_dma_0_0_axi_sg_ftch_sm I_FTCH_SG
       (.D(ftch_ns),
        .E(E),
        .\GEN_CH1_FETCH.ch1_active_i_reg_0 (\GEN_CH1_FETCH.ch1_active_i_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 (\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 (ftch_error_capture),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_1 (\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 (\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ),
        .\GEN_CH2_FETCH.ch2_active_i_reg_0 (ch2_ftch_active),
        .\GEN_CH2_FETCH.ch2_active_i_reg_1 (\GEN_CH2_FETCH.ch2_active_i_reg ),
        .\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 (\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg ),
        .\GEN_CH2_FETCH.ch2_ftch_idle_reg_0 (\GEN_CH2_FETCH.ch2_ftch_idle_reg ),
        .\GEN_CH2_FETCH.ch2_ftch_idle_reg_1 (I_FTCH_PNTR_MNGR_n_3),
        .\GEN_CH2_FETCH.ch2_ftch_idle_reg_2 (\GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ),
        .\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0 (\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ),
        .\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 (\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg (\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 (\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg (\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ),
        .Q(ftch_cs),
        .SR(SR),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_sg_idle(ch1_sg_idle),
        .ch2_ftch_pause(ch2_ftch_pause),
        .cmnds_queued_shift0(cmnds_queued_shift0),
        .cmnds_queued_shift0_1(cmnds_queued_shift0_1),
        .dma_mm2s_error(dma_mm2s_error),
        .dma_s2mm_error(dma_s2mm_error),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .\ftch_cs_reg[0]_0 (I_FTCH_SG_n_38),
        .\ftch_cs_reg[0]_1 (ftch_error_reg),
        .\ftch_cs_reg[0]_2 (I_FTCH_PNTR_MNGR_n_4),
        .\ftch_cs_reg[0]_3 (\ftch_cs_reg[0] ),
        .ftch_decerr(ftch_decerr),
        .ftch_done(ftch_done),
        .\ftch_error_addr_reg[31]_0 (D),
        .\ftch_error_addr_reg[31]_1 (\ftch_error_addr_reg[31] ),
        .\ftch_error_addr_reg[31]_2 (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .ftch_error_early(ftch_error_early),
        .ftch_slverr(ftch_slverr),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_ftch_idle(mm2s_ftch_idle),
        .mm2s_ftch_stale_desc(mm2s_ftch_stale_desc),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .mm2s_updt_decerr_set(mm2s_updt_decerr_set),
        .mm2s_updt_interr_set(mm2s_updt_interr_set),
        .mm2s_updt_slverr_set(mm2s_updt_slverr_set),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_desc_flush(s2mm_desc_flush),
        .s2mm_desc_flush_i0(s2mm_desc_flush_i0),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_ftch_idle(s2mm_ftch_idle),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_updt_decerr_set(s2mm_updt_decerr_set),
        .s2mm_updt_interr_set(s2mm_updt_interr_set),
        .s2mm_updt_slverr_set(s2mm_updt_slverr_set),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sg_decerr_reg(sg_decerr_reg),
        .sg_decerr_reg_0(sg_decerr_reg_0),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_ftch_error0_0(sg_ftch_error0_0),
        .sg_interr_reg(sg_interr_reg),
        .sg_interr_reg_0(sg_interr_reg_0),
        .sg_slverr_reg(sg_slverr_reg),
        .sg_slverr_reg_0(sg_slverr_reg_0),
        .updt_error(updt_error));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_pntr" *) 
module design_1_axi_dma_0_0_axi_sg_ftch_pntr
   (ch1_use_crntdesc,
    ch1_sg_idle,
    ch2_use_crntdesc,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 ,
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 ,
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ,
    SR,
    mm2s_dmacr,
    m_axi_sg_aclk,
    s2mm_dmacr,
    S,
    \ch1_sg_idle1_inferred__0/i__carry__1_0 ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2_0 ,
    \ch2_sg_idle1_inferred__0/i__carry__0_0 ,
    \ch2_sg_idle1_inferred__0/i__carry__1_0 ,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ,
    queue_sinit20_out,
    s2mm_tailpntr_updated,
    ch2_nxtdesc_wren,
    ch1_nxtdesc_wren,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    mm2s_ftch_stale_desc,
    \ftch_error_addr_reg[31] ,
    tailpntr_updated_d2,
    tailpntr_updated_d1,
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 );
  output ch1_use_crntdesc;
  output ch1_sg_idle;
  output ch2_use_crntdesc;
  output \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  output \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  output [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  output [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 ;
  output [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 ;
  output \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  input [0:0]SR;
  input [0:0]mm2s_dmacr;
  input m_axi_sg_aclk;
  input [0:0]s2mm_dmacr;
  input [3:0]S;
  input [3:0]\ch1_sg_idle1_inferred__0/i__carry__1_0 ;
  input [0:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2_0 ;
  input [3:0]\ch2_sg_idle1_inferred__0/i__carry__0_0 ;
  input [3:0]\ch2_sg_idle1_inferred__0/i__carry__1_0 ;
  input [0:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ;
  input \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ;
  input queue_sinit20_out;
  input s2mm_tailpntr_updated;
  input ch2_nxtdesc_wren;
  input ch1_nxtdesc_wren;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input mm2s_ftch_stale_desc;
  input \ftch_error_addr_reg[31] ;
  input tailpntr_updated_d2;
  input tailpntr_updated_d1;
  input [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 ;
  input [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 ;

  wire \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  wire \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 ;
  wire [0:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ;
  wire \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ;
  wire \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ;
  wire [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 ;
  wire [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_1_n_0 ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  wire [0:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ;
  wire \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0 ;
  wire [3:0]S;
  wire [0:0]SR;
  wire ch1_nxtdesc_wren;
  wire ch1_run_stop_d1;
  wire ch1_sg_idle;
  wire \ch1_sg_idle1_inferred__0/i__carry__0_n_0 ;
  wire \ch1_sg_idle1_inferred__0/i__carry__0_n_1 ;
  wire \ch1_sg_idle1_inferred__0/i__carry__0_n_2 ;
  wire \ch1_sg_idle1_inferred__0/i__carry__0_n_3 ;
  wire [3:0]\ch1_sg_idle1_inferred__0/i__carry__1_0 ;
  wire \ch1_sg_idle1_inferred__0/i__carry__1_n_3 ;
  wire \ch1_sg_idle1_inferred__0/i__carry_n_0 ;
  wire \ch1_sg_idle1_inferred__0/i__carry_n_1 ;
  wire \ch1_sg_idle1_inferred__0/i__carry_n_2 ;
  wire \ch1_sg_idle1_inferred__0/i__carry_n_3 ;
  wire ch1_use_crntdesc;
  wire ch2_nxtdesc_wren;
  wire ch2_run_stop_d1;
  wire ch2_sg_idle1;
  wire [3:0]\ch2_sg_idle1_inferred__0/i__carry__0_0 ;
  wire \ch2_sg_idle1_inferred__0/i__carry__0_n_0 ;
  wire \ch2_sg_idle1_inferred__0/i__carry__0_n_1 ;
  wire \ch2_sg_idle1_inferred__0/i__carry__0_n_2 ;
  wire \ch2_sg_idle1_inferred__0/i__carry__0_n_3 ;
  wire [3:0]\ch2_sg_idle1_inferred__0/i__carry__1_0 ;
  wire \ch2_sg_idle1_inferred__0/i__carry_n_0 ;
  wire \ch2_sg_idle1_inferred__0/i__carry_n_1 ;
  wire \ch2_sg_idle1_inferred__0/i__carry_n_2 ;
  wire \ch2_sg_idle1_inferred__0/i__carry_n_3 ;
  wire ch2_use_crntdesc;
  wire \ftch_error_addr_reg[31] ;
  wire m_axi_sg_aclk;
  wire [0:0]mm2s_dmacr;
  wire mm2s_ftch_stale_desc;
  wire mm2s_scndry_resetn;
  wire queue_sinit20_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_scndry_resetn;
  wire s2mm_tailpntr_updated;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;
  wire [3:0]\NLW_ch1_sg_idle1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_ch1_sg_idle1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_ch1_sg_idle1_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ch1_sg_idle1_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ch2_sg_idle1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_ch2_sg_idle1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_ch2_sg_idle1_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ch2_sg_idle1_inferred__0/i__carry__1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 
       (.I0(ch1_use_crntdesc),
        .I1(ch1_nxtdesc_wren),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [4]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [5]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [6]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [7]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [8]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [9]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [10]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [11]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [12]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [13]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [14]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [15]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [16]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [17]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [18]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [19]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [20]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [21]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [22]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [23]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [24]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [25]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [0]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [1]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [2]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_2 [3]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_dmacr),
        .Q(ch1_run_stop_d1),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0FF8088)) 
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 
       (.I0(\ch1_sg_idle1_inferred__0/i__carry__1_n_3 ),
        .I1(ch1_nxtdesc_wren),
        .I2(tailpntr_updated_d2),
        .I3(tailpntr_updated_d1),
        .I4(ch1_sg_idle),
        .O(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ));
  FDRE \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ),
        .Q(ch1_sg_idle),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5400540054545400)) 
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(ch1_use_crntdesc),
        .I4(mm2s_dmacr),
        .I5(ch1_run_stop_d1),
        .O(\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ),
        .Q(ch1_use_crntdesc),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1 
       (.I0(ch2_use_crntdesc),
        .I1(ch2_nxtdesc_wren),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [4]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [5]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [6]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [7]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [8]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [9]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [10]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [11]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [12]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [13]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [14]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [15]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [16]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [17]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [18]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [19]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [20]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [21]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [22]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [23]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [24]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [25]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [0]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [1]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [2]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1 [3]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_run_stop_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(ch2_run_stop_d1),
        .R(SR));
  LUT6 #(
    .INIT(64'hDDFFDDFDDDFDDDFD)) 
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_1 
       (.I0(s2mm_dmacr),
        .I1(queue_sinit20_out),
        .I2(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ),
        .I3(s2mm_tailpntr_updated),
        .I4(ch2_nxtdesc_wren),
        .I5(ch2_sg_idle1),
        .O(\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_1_n_0 ));
  FDRE \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5400540054545400)) 
    \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1 
       (.I0(ch2_nxtdesc_wren),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(ch2_use_crntdesc),
        .I4(s2mm_dmacr),
        .I5(ch2_run_stop_d1),
        .O(\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0 ),
        .Q(ch2_use_crntdesc),
        .R(1'b0));
  CARRY4 \ch1_sg_idle1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\ch1_sg_idle1_inferred__0/i__carry_n_0 ,\ch1_sg_idle1_inferred__0/i__carry_n_1 ,\ch1_sg_idle1_inferred__0/i__carry_n_2 ,\ch1_sg_idle1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch1_sg_idle1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(S));
  CARRY4 \ch1_sg_idle1_inferred__0/i__carry__0 
       (.CI(\ch1_sg_idle1_inferred__0/i__carry_n_0 ),
        .CO({\ch1_sg_idle1_inferred__0/i__carry__0_n_0 ,\ch1_sg_idle1_inferred__0/i__carry__0_n_1 ,\ch1_sg_idle1_inferred__0/i__carry__0_n_2 ,\ch1_sg_idle1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch1_sg_idle1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\ch1_sg_idle1_inferred__0/i__carry__1_0 ));
  CARRY4 \ch1_sg_idle1_inferred__0/i__carry__1 
       (.CI(\ch1_sg_idle1_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_ch1_sg_idle1_inferred__0/i__carry__1_CO_UNCONNECTED [3:1],\ch1_sg_idle1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch1_sg_idle1_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2_0 }));
  CARRY4 \ch2_sg_idle1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\ch2_sg_idle1_inferred__0/i__carry_n_0 ,\ch2_sg_idle1_inferred__0/i__carry_n_1 ,\ch2_sg_idle1_inferred__0/i__carry_n_2 ,\ch2_sg_idle1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch2_sg_idle1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\ch2_sg_idle1_inferred__0/i__carry__0_0 ));
  CARRY4 \ch2_sg_idle1_inferred__0/i__carry__0 
       (.CI(\ch2_sg_idle1_inferred__0/i__carry_n_0 ),
        .CO({\ch2_sg_idle1_inferred__0/i__carry__0_n_0 ,\ch2_sg_idle1_inferred__0/i__carry__0_n_1 ,\ch2_sg_idle1_inferred__0/i__carry__0_n_2 ,\ch2_sg_idle1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch2_sg_idle1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\ch2_sg_idle1_inferred__0/i__carry__1_0 ));
  CARRY4 \ch2_sg_idle1_inferred__0/i__carry__1 
       (.CI(\ch2_sg_idle1_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_ch2_sg_idle1_inferred__0/i__carry__1_CO_UNCONNECTED [3:1],ch2_sg_idle1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch2_sg_idle1_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 }));
  LUT2 #(
    .INIT(4'h1)) 
    \ftch_cs[0]_i_6 
       (.I0(ch1_sg_idle),
        .I1(mm2s_ftch_stale_desc),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[10]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [4]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [4]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[11]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [5]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [5]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[12]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [6]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [6]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[13]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [7]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [7]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[14]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [8]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [8]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[15]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [9]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [9]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[16]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [10]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [10]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[17]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [11]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [11]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[18]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [12]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [12]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[19]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [13]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [13]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[20]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [14]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [14]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[21]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [15]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [15]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[22]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [16]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [16]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[23]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [17]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [17]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[24]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [18]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [18]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[25]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [19]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [19]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[26]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [20]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [20]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[27]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [21]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [21]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[28]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [22]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [22]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[29]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [23]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [23]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[30]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [24]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [24]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[31]_i_2__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [25]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [25]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[6]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [0]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [0]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[7]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [1]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [1]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[8]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [2]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [2]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[9]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [3]),
        .I1(\ftch_error_addr_reg[31] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0 [3]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [3]));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_q_mngr" *) 
module design_1_axi_dma_0_0_axi_sg_ftch_q_mngr
   (ch1_nxtdesc_wren,
    ch2_nxtdesc_wren,
    ch1_ftch_queue_empty,
    \GEN_MM2S.queue_full_new_reg ,
    \GEN_S2MM.queue_empty2_new_reg ,
    ch2_ftch_pause,
    \GEN_MM2S.queue_dout_valid_reg ,
    \GEN_S2MM.queue_dout2_valid_reg ,
    ftch_stale_desc,
    D,
    \GEN_MM2S.queue_dout_new_reg[90] ,
    \ftch_error_addr_reg[31] ,
    \GEN_S2MM.queue_dout2_new_reg[90] ,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ,
    m_axi_sg_rvalid_0,
    E,
    packet_in_progress_reg,
    \GEN_MM2S.queue_dout_valid_reg_0 ,
    \GEN_MM2S.queue_dout_new_reg[64] ,
    s2mm_ns0__2,
    \GEN_S2MM.queue_dout2_valid_reg_0 ,
    \GEN_S2MM.queue_dout2_new_reg[64] ,
    SR,
    m_axi_sg_aclk,
    \GEN_MM2S.queue_empty_new_reg ,
    \GEN_MM2S.queue_full_new_reg_0 ,
    \GEN_MM2S.queue_dout_valid_reg_1 ,
    Q,
    curdesc_lsb_i1,
    scndry_vect_out,
    mm2s_dmacr,
    curdesc_lsb_i17_out,
    s2mm_dmacr,
    queue_rden2_new,
    queue_sinit20_out,
    ftch_stale_desc0__0,
    m_axi_sg_rdata,
    m_axi_sg_aresetn,
    m_axi_sg_rvalid,
    m_axis_mm2s_tready,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,
    ch1_use_crntdesc,
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ,
    ch2_use_crntdesc,
    \GEN_MM2S.reg1_reg[90] ,
    ch2_ftch_active,
    packet_in_progress,
    mm2s_scndry_resetn,
    s_axis_mm2s_updtptr_tvalid,
    ptr_queue_full,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tvalid_split,
    s_axis_s2mm_updtptr_tvalid,
    s2mm_stop_i0_out,
    s2mm_scndry_resetn,
    ptr2_queue_full,
    s_axis_s2mm_cmd_tready,
    s_axis_s2mm_cmd_tvalid_split,
    \CURRENT_BD_32.current_bd_reg[6] ,
    \CURRENT_BD_32.current_bd_reg[31] ,
    \GEN_MM2S.reg1_reg[90]_0 ,
    \GEN_MM2S.reg1_reg[64] ,
    queue_rden_new,
    \counter_reg[1]_0 );
  output ch1_nxtdesc_wren;
  output ch2_nxtdesc_wren;
  output ch1_ftch_queue_empty;
  output \GEN_MM2S.queue_full_new_reg ;
  output \GEN_S2MM.queue_empty2_new_reg ;
  output ch2_ftch_pause;
  output \GEN_MM2S.queue_dout_valid_reg ;
  output \GEN_S2MM.queue_dout2_valid_reg ;
  output ftch_stale_desc;
  output [25:0]D;
  output [85:0]\GEN_MM2S.queue_dout_new_reg[90] ;
  output [25:0]\ftch_error_addr_reg[31] ;
  output [72:0]\GEN_S2MM.queue_dout2_new_reg[90] ;
  output [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  output [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  output m_axi_sg_rvalid_0;
  output [0:0]E;
  output packet_in_progress_reg;
  output \GEN_MM2S.queue_dout_valid_reg_0 ;
  output \GEN_MM2S.queue_dout_new_reg[64] ;
  output s2mm_ns0__2;
  output \GEN_S2MM.queue_dout2_valid_reg_0 ;
  output \GEN_S2MM.queue_dout2_new_reg[64] ;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input \GEN_MM2S.queue_empty_new_reg ;
  input \GEN_MM2S.queue_full_new_reg_0 ;
  input \GEN_MM2S.queue_dout_valid_reg_1 ;
  input [25:0]Q;
  input curdesc_lsb_i1;
  input [25:0]scndry_vect_out;
  input [0:0]mm2s_dmacr;
  input curdesc_lsb_i17_out;
  input [0:0]s2mm_dmacr;
  input queue_rden2_new;
  input queue_sinit20_out;
  input ftch_stale_desc0__0;
  input [31:0]m_axi_sg_rdata;
  input m_axi_sg_aresetn;
  input m_axi_sg_rvalid;
  input m_axis_mm2s_tready;
  input [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  input ch1_use_crntdesc;
  input [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ;
  input ch2_use_crntdesc;
  input \GEN_MM2S.reg1_reg[90] ;
  input ch2_ftch_active;
  input packet_in_progress;
  input mm2s_scndry_resetn;
  input s_axis_mm2s_updtptr_tvalid;
  input ptr_queue_full;
  input s_axis_mm2s_cmd_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input s_axis_s2mm_updtptr_tvalid;
  input s2mm_stop_i0_out;
  input s2mm_scndry_resetn;
  input ptr2_queue_full;
  input s_axis_s2mm_cmd_tready;
  input s_axis_s2mm_cmd_tvalid_split;
  input [0:0]\CURRENT_BD_32.current_bd_reg[6] ;
  input [25:0]\CURRENT_BD_32.current_bd_reg[31] ;
  input [0:0]\GEN_MM2S.reg1_reg[90]_0 ;
  input [0:0]\GEN_MM2S.reg1_reg[64] ;
  input queue_rden_new;
  input [0:0]\counter_reg[1]_0 ;

  wire [25:0]\CURRENT_BD_32.current_bd_reg[31] ;
  wire [0:0]\CURRENT_BD_32.current_bd_reg[6] ;
  wire [25:0]D;
  wire [0:0]E;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  wire \GEN_MM2S.queue_dout_new_reg[64] ;
  wire [85:0]\GEN_MM2S.queue_dout_new_reg[90] ;
  wire \GEN_MM2S.queue_dout_valid_reg ;
  wire \GEN_MM2S.queue_dout_valid_reg_0 ;
  wire \GEN_MM2S.queue_dout_valid_reg_1 ;
  wire \GEN_MM2S.queue_empty_new_reg ;
  wire \GEN_MM2S.queue_full_new_reg ;
  wire \GEN_MM2S.queue_full_new_reg_0 ;
  wire [0:0]\GEN_MM2S.reg1_reg[64] ;
  wire \GEN_MM2S.reg1_reg[90] ;
  wire [0:0]\GEN_MM2S.reg1_reg[90]_0 ;
  wire \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0 ;
  wire \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1_n_0 ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  wire [25:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] ;
  wire \GEN_S2MM.queue_dout2_new_reg[64] ;
  wire [72:0]\GEN_S2MM.queue_dout2_new_reg[90] ;
  wire \GEN_S2MM.queue_dout2_valid_reg ;
  wire \GEN_S2MM.queue_dout2_valid_reg_0 ;
  wire \GEN_S2MM.queue_empty2_new_reg ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1_n_0 ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_use_crntdesc;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
  wire ch2_nxtdesc_wren;
  wire ch2_use_crntdesc;
  wire [0:0]\counter_reg[1]_0 ;
  wire \counter_reg_n_0_[0] ;
  wire \counter_reg_n_0_[3] ;
  wire \counter_reg_n_0_[4] ;
  wire \counter_reg_n_0_[5] ;
  wire \counter_reg_n_0_[6] ;
  wire curdesc_lsb_i1;
  wire curdesc_lsb_i17_out;
  wire [59:0]data_concat;
  wire [25:0]\ftch_error_addr_reg[31] ;
  wire ftch_stale_desc;
  wire ftch_stale_desc0__0;
  wire lsbnxtdesc_tready;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_rvalid_0;
  wire m_axis_mm2s_tready;
  wire [0:0]mm2s_dmacr;
  wire mm2s_scndry_resetn;
  wire \nxtdesc_int_reg_n_0_[10] ;
  wire \nxtdesc_int_reg_n_0_[11] ;
  wire \nxtdesc_int_reg_n_0_[12] ;
  wire \nxtdesc_int_reg_n_0_[13] ;
  wire \nxtdesc_int_reg_n_0_[14] ;
  wire \nxtdesc_int_reg_n_0_[15] ;
  wire \nxtdesc_int_reg_n_0_[16] ;
  wire \nxtdesc_int_reg_n_0_[17] ;
  wire \nxtdesc_int_reg_n_0_[18] ;
  wire \nxtdesc_int_reg_n_0_[19] ;
  wire \nxtdesc_int_reg_n_0_[20] ;
  wire \nxtdesc_int_reg_n_0_[21] ;
  wire \nxtdesc_int_reg_n_0_[22] ;
  wire \nxtdesc_int_reg_n_0_[23] ;
  wire \nxtdesc_int_reg_n_0_[24] ;
  wire \nxtdesc_int_reg_n_0_[25] ;
  wire \nxtdesc_int_reg_n_0_[26] ;
  wire \nxtdesc_int_reg_n_0_[27] ;
  wire \nxtdesc_int_reg_n_0_[28] ;
  wire \nxtdesc_int_reg_n_0_[29] ;
  wire \nxtdesc_int_reg_n_0_[30] ;
  wire \nxtdesc_int_reg_n_0_[31] ;
  wire \nxtdesc_int_reg_n_0_[6] ;
  wire \nxtdesc_int_reg_n_0_[7] ;
  wire \nxtdesc_int_reg_n_0_[8] ;
  wire \nxtdesc_int_reg_n_0_[9] ;
  wire p_0_in6_in;
  wire p_0_in7_in;
  wire p_1_in;
  wire packet_in_progress;
  wire packet_in_progress_reg;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire queue_rden2_new;
  wire queue_rden_new;
  wire queue_sinit20_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_ns0__2;
  wire s2mm_scndry_resetn;
  wire s2mm_stop_i0_out;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [25:0]scndry_vect_out;

  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[0]),
        .Q(data_concat[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[1]),
        .Q(data_concat[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[2]),
        .Q(data_concat[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[3]),
        .Q(data_concat[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[4]),
        .Q(data_concat[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[5]),
        .Q(data_concat[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[6]),
        .Q(data_concat[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[7]),
        .Q(data_concat[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[8]),
        .Q(data_concat[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[9]),
        .Q(data_concat[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[10]),
        .Q(data_concat[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[11]),
        .Q(data_concat[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[12]),
        .Q(data_concat[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[13]),
        .Q(data_concat[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[14]),
        .Q(data_concat[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[15]),
        .Q(data_concat[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[16]),
        .Q(data_concat[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[17]),
        .Q(data_concat[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[18]),
        .Q(data_concat[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[19]),
        .Q(data_concat[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[20]),
        .Q(data_concat[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[21]),
        .Q(data_concat[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[22]),
        .Q(data_concat[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[23]),
        .Q(data_concat[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[24]),
        .Q(data_concat[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[25]),
        .Q(data_concat[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[26]),
        .Q(data_concat[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[6] ),
        .D(m_axi_sg_rdata[27]),
        .Q(data_concat[59]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 
       (.I0(p_0_in7_in),
        .I1(m_axi_sg_rvalid),
        .I2(\GEN_MM2S.reg1_reg[90] ),
        .O(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0 ));
  FDRE \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0 ),
        .Q(ch1_nxtdesc_wren),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1 
       (.I0(p_0_in7_in),
        .I1(m_axi_sg_rvalid),
        .I2(ch2_ftch_active),
        .O(\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1_n_0 ));
  FDRE \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1_n_0 ),
        .Q(ch2_nxtdesc_wren),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [4]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[10] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [5]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[11] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [6]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[12] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [7]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[13] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [8]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[14] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [9]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[15] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [10]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[16] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [11]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[17] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [12]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[18] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [13]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[19] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [14]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[20] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [15]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[21] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [16]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[22] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [17]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[23] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [18]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[24] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [19]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[25] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [20]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[26] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [21]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[27] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [22]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[28] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [23]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[29] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [24]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[30] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_2 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [25]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[31] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [0]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[6] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [1]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[7] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [2]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[8] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [3]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[9] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [4]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[10] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [5]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[11] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [6]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[12] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [7]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[13] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [8]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[14] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [9]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[15] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [10]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[16] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [11]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[17] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [12]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[18] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [13]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[19] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [14]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[20] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [15]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[21] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [16]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[22] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [17]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[23] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [18]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[24] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [19]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[25] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [20]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[26] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [21]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[27] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [22]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[28] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [23]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[29] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [24]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[30] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_2 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [25]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[31] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [0]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[6] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [1]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[7] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [2]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[8] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] [3]),
        .I1(ch2_use_crntdesc),
        .I2(ch2_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[9] ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [3]));
  design_1_axi_dma_0_0_axi_sg_ftch_queue \GEN_QUEUE.FTCH_QUEUE_I 
       (.\CURRENT_BD_32.current_bd_reg[31]_0 (\CURRENT_BD_32.current_bd_reg[31] ),
        .\CURRENT_BD_32.current_bd_reg[6]_0 (\CURRENT_BD_32.current_bd_reg[6] ),
        .D(D),
        .E(E),
        .\GEN_MM2S.queue_dout_new_reg[64]_0 (\GEN_MM2S.queue_dout_new_reg[64] ),
        .\GEN_MM2S.queue_dout_new_reg[90]_0 (\GEN_MM2S.queue_dout_new_reg[90] ),
        .\GEN_MM2S.queue_dout_valid_reg_0 (\GEN_MM2S.queue_dout_valid_reg ),
        .\GEN_MM2S.queue_dout_valid_reg_1 (\GEN_MM2S.queue_dout_valid_reg_0 ),
        .\GEN_MM2S.queue_dout_valid_reg_2 (\GEN_MM2S.queue_dout_valid_reg_1 ),
        .\GEN_MM2S.queue_empty_new_reg_0 (\GEN_MM2S.queue_empty_new_reg ),
        .\GEN_MM2S.queue_full_new_reg_0 (\GEN_MM2S.queue_full_new_reg ),
        .\GEN_MM2S.queue_full_new_reg_1 (\GEN_MM2S.queue_full_new_reg_0 ),
        .\GEN_MM2S.reg1_reg[64]_0 ({\GEN_MM2S.reg1_reg[64] ,data_concat}),
        .\GEN_MM2S.reg1_reg[90]_0 (\GEN_MM2S.reg1_reg[90] ),
        .\GEN_MM2S.reg1_reg[90]_1 ({p_0_in6_in,p_0_in7_in,\counter_reg_n_0_[0] }),
        .\GEN_MM2S.reg1_reg[90]_2 (\GEN_MM2S.reg1_reg[90]_0 ),
        .\GEN_S2MM.queue_dout2_new_reg[64]_0 (\GEN_S2MM.queue_dout2_new_reg[64] ),
        .\GEN_S2MM.queue_dout2_new_reg[90]_0 (\GEN_S2MM.queue_dout2_new_reg[90] ),
        .\GEN_S2MM.queue_dout2_valid_reg_0 (\GEN_S2MM.queue_dout2_valid_reg ),
        .\GEN_S2MM.queue_dout2_valid_reg_1 (\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .\GEN_S2MM.queue_empty2_new_reg_0 (\GEN_S2MM.queue_empty2_new_reg ),
        .\GEN_S2MM.queue_full2_new_reg_0 (ch2_ftch_pause),
        .Q(Q),
        .SR(SR),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch2_ftch_active(ch2_ftch_active),
        .curdesc_lsb_i1(curdesc_lsb_i1),
        .curdesc_lsb_i17_out(curdesc_lsb_i17_out),
        .\ftch_error_addr_reg[31] (\ftch_error_addr_reg[31] ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_rvalid_0(m_axi_sg_rvalid_0),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .packet_in_progress(packet_in_progress),
        .packet_in_progress_reg(packet_in_progress_reg),
        .ptr2_queue_full(ptr2_queue_full),
        .ptr_queue_full(ptr_queue_full),
        .queue_rden2_new(queue_rden2_new),
        .queue_rden_new(queue_rden_new),
        .queue_sinit20_out(queue_sinit20_out),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_ns0__2(s2mm_ns0__2),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_stop_i0_out(s2mm_stop_i0_out),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .scndry_vect_out(scndry_vect_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 
       (.I0(ftch_stale_desc0__0),
        .I1(m_axi_sg_rdata[31]),
        .I2(m_axi_sg_aresetn),
        .I3(p_0_in6_in),
        .I4(m_axi_sg_rvalid),
        .I5(m_axis_mm2s_tready),
        .O(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1_n_0 ));
  FDRE \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1_n_0 ),
        .Q(ftch_stale_desc),
        .R(1'b0));
  FDSE \counter_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(1'b0),
        .Q(\counter_reg_n_0_[0] ),
        .S(\counter_reg[1]_0 ));
  FDRE \counter_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[0] ),
        .Q(p_0_in7_in),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(p_0_in7_in),
        .Q(p_1_in),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(p_1_in),
        .Q(\counter_reg_n_0_[3] ),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[3] ),
        .Q(\counter_reg_n_0_[4] ),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[4] ),
        .Q(\counter_reg_n_0_[5] ),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[5] ),
        .Q(\counter_reg_n_0_[6] ),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[6] ),
        .Q(p_0_in6_in),
        .R(\counter_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[0]),
        .Q(data_concat[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[10]),
        .Q(data_concat[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[11]),
        .Q(data_concat[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[12]),
        .Q(data_concat[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[13]),
        .Q(data_concat[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[14]),
        .Q(data_concat[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[15]),
        .Q(data_concat[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[16]),
        .Q(data_concat[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[17]),
        .Q(data_concat[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[18]),
        .Q(data_concat[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[19]),
        .Q(data_concat[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[1]),
        .Q(data_concat[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[20]),
        .Q(data_concat[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[21]),
        .Q(data_concat[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[22]),
        .Q(data_concat[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[23]),
        .Q(data_concat[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[24]),
        .Q(data_concat[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[25]),
        .Q(data_concat[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[26]),
        .Q(data_concat[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[27]),
        .Q(data_concat[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[28]),
        .Q(data_concat[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[29]),
        .Q(data_concat[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[2]),
        .Q(data_concat[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[30]),
        .Q(data_concat[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[31]),
        .Q(data_concat[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[3]),
        .Q(data_concat[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[4]),
        .Q(data_concat[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[5]),
        .Q(data_concat[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[6]),
        .Q(data_concat[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[7]),
        .Q(data_concat[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[8]),
        .Q(data_concat[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[9]),
        .Q(data_concat[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \nxtdesc_int[31]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(\counter_reg_n_0_[0] ),
        .O(lsbnxtdesc_tready));
  FDRE \nxtdesc_int_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[10]),
        .Q(\nxtdesc_int_reg_n_0_[10] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[11]),
        .Q(\nxtdesc_int_reg_n_0_[11] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[12]),
        .Q(\nxtdesc_int_reg_n_0_[12] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[13]),
        .Q(\nxtdesc_int_reg_n_0_[13] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[14]),
        .Q(\nxtdesc_int_reg_n_0_[14] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[15]),
        .Q(\nxtdesc_int_reg_n_0_[15] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[16]),
        .Q(\nxtdesc_int_reg_n_0_[16] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[17]),
        .Q(\nxtdesc_int_reg_n_0_[17] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[18]),
        .Q(\nxtdesc_int_reg_n_0_[18] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[19]),
        .Q(\nxtdesc_int_reg_n_0_[19] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[20]),
        .Q(\nxtdesc_int_reg_n_0_[20] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[21]),
        .Q(\nxtdesc_int_reg_n_0_[21] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[22]),
        .Q(\nxtdesc_int_reg_n_0_[22] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[23]),
        .Q(\nxtdesc_int_reg_n_0_[23] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[24]),
        .Q(\nxtdesc_int_reg_n_0_[24] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[25]),
        .Q(\nxtdesc_int_reg_n_0_[25] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[26]),
        .Q(\nxtdesc_int_reg_n_0_[26] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[27]),
        .Q(\nxtdesc_int_reg_n_0_[27] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[28]),
        .Q(\nxtdesc_int_reg_n_0_[28] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[29]),
        .Q(\nxtdesc_int_reg_n_0_[29] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[30]),
        .Q(\nxtdesc_int_reg_n_0_[30] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[31]),
        .Q(\nxtdesc_int_reg_n_0_[31] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[6]),
        .Q(\nxtdesc_int_reg_n_0_[6] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[7]),
        .Q(\nxtdesc_int_reg_n_0_[7] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[8]),
        .Q(\nxtdesc_int_reg_n_0_[8] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[9]),
        .Q(\nxtdesc_int_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_queue" *) 
module design_1_axi_dma_0_0_axi_sg_ftch_queue
   (ch1_ftch_queue_empty,
    \GEN_MM2S.queue_full_new_reg_0 ,
    \GEN_S2MM.queue_empty2_new_reg_0 ,
    \GEN_S2MM.queue_full2_new_reg_0 ,
    \GEN_MM2S.queue_dout_valid_reg_0 ,
    \GEN_S2MM.queue_dout2_valid_reg_0 ,
    D,
    \GEN_MM2S.queue_dout_new_reg[90]_0 ,
    \ftch_error_addr_reg[31] ,
    \GEN_S2MM.queue_dout2_new_reg[90]_0 ,
    m_axi_sg_rvalid_0,
    E,
    packet_in_progress_reg,
    \GEN_MM2S.queue_dout_valid_reg_1 ,
    \GEN_MM2S.queue_dout_new_reg[64]_0 ,
    s2mm_ns0__2,
    \GEN_S2MM.queue_dout2_valid_reg_1 ,
    \GEN_S2MM.queue_dout2_new_reg[64]_0 ,
    \GEN_MM2S.queue_empty_new_reg_0 ,
    m_axi_sg_aclk,
    \GEN_MM2S.queue_full_new_reg_1 ,
    \GEN_MM2S.queue_dout_valid_reg_2 ,
    Q,
    curdesc_lsb_i1,
    scndry_vect_out,
    mm2s_dmacr,
    curdesc_lsb_i17_out,
    s2mm_dmacr,
    queue_rden2_new,
    queue_sinit20_out,
    m_axi_sg_rvalid,
    \GEN_MM2S.reg1_reg[90]_0 ,
    \GEN_MM2S.reg1_reg[90]_1 ,
    ch2_ftch_active,
    packet_in_progress,
    mm2s_scndry_resetn,
    s_axis_mm2s_updtptr_tvalid,
    ptr_queue_full,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tvalid_split,
    s_axis_s2mm_updtptr_tvalid,
    s2mm_stop_i0_out,
    s2mm_scndry_resetn,
    ptr2_queue_full,
    s_axis_s2mm_cmd_tready,
    s_axis_s2mm_cmd_tvalid_split,
    SR,
    \CURRENT_BD_32.current_bd_reg[6]_0 ,
    \CURRENT_BD_32.current_bd_reg[31]_0 ,
    \GEN_MM2S.reg1_reg[90]_2 ,
    \GEN_MM2S.reg1_reg[64]_0 ,
    queue_rden_new);
  output ch1_ftch_queue_empty;
  output \GEN_MM2S.queue_full_new_reg_0 ;
  output \GEN_S2MM.queue_empty2_new_reg_0 ;
  output \GEN_S2MM.queue_full2_new_reg_0 ;
  output \GEN_MM2S.queue_dout_valid_reg_0 ;
  output \GEN_S2MM.queue_dout2_valid_reg_0 ;
  output [25:0]D;
  output [85:0]\GEN_MM2S.queue_dout_new_reg[90]_0 ;
  output [25:0]\ftch_error_addr_reg[31] ;
  output [72:0]\GEN_S2MM.queue_dout2_new_reg[90]_0 ;
  output m_axi_sg_rvalid_0;
  output [0:0]E;
  output packet_in_progress_reg;
  output \GEN_MM2S.queue_dout_valid_reg_1 ;
  output \GEN_MM2S.queue_dout_new_reg[64]_0 ;
  output s2mm_ns0__2;
  output \GEN_S2MM.queue_dout2_valid_reg_1 ;
  output \GEN_S2MM.queue_dout2_new_reg[64]_0 ;
  input \GEN_MM2S.queue_empty_new_reg_0 ;
  input m_axi_sg_aclk;
  input \GEN_MM2S.queue_full_new_reg_1 ;
  input \GEN_MM2S.queue_dout_valid_reg_2 ;
  input [25:0]Q;
  input curdesc_lsb_i1;
  input [25:0]scndry_vect_out;
  input [0:0]mm2s_dmacr;
  input curdesc_lsb_i17_out;
  input [0:0]s2mm_dmacr;
  input queue_rden2_new;
  input queue_sinit20_out;
  input m_axi_sg_rvalid;
  input \GEN_MM2S.reg1_reg[90]_0 ;
  input [2:0]\GEN_MM2S.reg1_reg[90]_1 ;
  input ch2_ftch_active;
  input packet_in_progress;
  input mm2s_scndry_resetn;
  input s_axis_mm2s_updtptr_tvalid;
  input ptr_queue_full;
  input s_axis_mm2s_cmd_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input s_axis_s2mm_updtptr_tvalid;
  input s2mm_stop_i0_out;
  input s2mm_scndry_resetn;
  input ptr2_queue_full;
  input s_axis_s2mm_cmd_tready;
  input s_axis_s2mm_cmd_tvalid_split;
  input [0:0]SR;
  input [0:0]\CURRENT_BD_32.current_bd_reg[6]_0 ;
  input [25:0]\CURRENT_BD_32.current_bd_reg[31]_0 ;
  input [0:0]\GEN_MM2S.reg1_reg[90]_2 ;
  input [60:0]\GEN_MM2S.reg1_reg[64]_0 ;
  input queue_rden_new;

  wire [25:0]\CURRENT_BD_32.current_bd_reg[31]_0 ;
  wire [0:0]\CURRENT_BD_32.current_bd_reg[6]_0 ;
  wire [25:0]D;
  wire [0:0]E;
  wire \GEN_MM2S.queue_dout_new_reg[64]_0 ;
  wire [85:0]\GEN_MM2S.queue_dout_new_reg[90]_0 ;
  wire \GEN_MM2S.queue_dout_valid_reg_0 ;
  wire \GEN_MM2S.queue_dout_valid_reg_1 ;
  wire \GEN_MM2S.queue_dout_valid_reg_2 ;
  wire \GEN_MM2S.queue_empty_new_reg_0 ;
  wire \GEN_MM2S.queue_full_new_reg_0 ;
  wire \GEN_MM2S.queue_full_new_reg_1 ;
  wire [60:0]\GEN_MM2S.reg1_reg[64]_0 ;
  wire \GEN_MM2S.reg1_reg[90]_0 ;
  wire [2:0]\GEN_MM2S.reg1_reg[90]_1 ;
  wire [0:0]\GEN_MM2S.reg1_reg[90]_2 ;
  wire \GEN_S2MM.queue_dout2_new_reg[64]_0 ;
  wire [72:0]\GEN_S2MM.queue_dout2_new_reg[90]_0 ;
  wire \GEN_S2MM.queue_dout2_valid_i_1_n_0 ;
  wire \GEN_S2MM.queue_dout2_valid_reg_0 ;
  wire \GEN_S2MM.queue_dout2_valid_reg_1 ;
  wire \GEN_S2MM.queue_empty2_new_i_1_n_0 ;
  wire \GEN_S2MM.queue_empty2_new_reg_0 ;
  wire \GEN_S2MM.queue_full2_new_i_1_n_0 ;
  wire \GEN_S2MM.queue_full2_new_reg_0 ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire ch1_ftch_queue_empty;
  wire ch2_ftch_active;
  wire curdesc_lsb_i1;
  wire curdesc_lsb_i17_out;
  wire [31:6]current_bd;
  wire [25:0]\ftch_error_addr_reg[31] ;
  wire m_axi_sg_aclk;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_rvalid_0;
  wire [59:59]m_axis_mm2s_ftch_tdata_new;
  wire [0:0]mm2s_dmacr;
  wire mm2s_scndry_resetn;
  wire packet_in_progress;
  wire packet_in_progress_reg;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire queue_rden2_new;
  wire queue_rden_new;
  wire queue_sinit20_out;
  wire queue_wren2_new;
  wire [90:0]reg1;
  wire [90:0]reg2;
  wire [0:0]s2mm_dmacr;
  wire s2mm_ns0__2;
  wire s2mm_scndry_resetn;
  wire s2mm_stop_i0_out;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [25:0]scndry_vect_out;

  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [4]),
        .Q(current_bd[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [5]),
        .Q(current_bd[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [6]),
        .Q(current_bd[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [7]),
        .Q(current_bd[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [8]),
        .Q(current_bd[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [9]),
        .Q(current_bd[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [10]),
        .Q(current_bd[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [11]),
        .Q(current_bd[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [12]),
        .Q(current_bd[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [13]),
        .Q(current_bd[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [14]),
        .Q(current_bd[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [15]),
        .Q(current_bd[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [16]),
        .Q(current_bd[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [17]),
        .Q(current_bd[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [18]),
        .Q(current_bd[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [19]),
        .Q(current_bd[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [20]),
        .Q(current_bd[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [21]),
        .Q(current_bd[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [22]),
        .Q(current_bd[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [23]),
        .Q(current_bd[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [24]),
        .Q(current_bd[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [25]),
        .Q(current_bd[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [0]),
        .Q(current_bd[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [1]),
        .Q(current_bd[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [2]),
        .Q(current_bd[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[6]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_0 [3]),
        .Q(current_bd[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_3__0 
       (.I0(\GEN_S2MM.queue_empty2_new_reg_0 ),
        .I1(s2mm_dmacr),
        .I2(s_axis_s2mm_updtptr_tvalid),
        .I3(s2mm_stop_i0_out),
        .O(s2mm_ns0__2));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1 
       (.I0(Q[4]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[4]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [64]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1__0 
       (.I0(Q[4]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[4]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [51]),
        .O(\ftch_error_addr_reg[31] [4]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1 
       (.I0(Q[5]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[5]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [65]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1__0 
       (.I0(Q[5]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[5]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [52]),
        .O(\ftch_error_addr_reg[31] [5]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1 
       (.I0(Q[6]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[6]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [66]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1__0 
       (.I0(Q[6]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[6]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [53]),
        .O(\ftch_error_addr_reg[31] [6]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1 
       (.I0(Q[7]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[7]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [67]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1__0 
       (.I0(Q[7]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[7]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [54]),
        .O(\ftch_error_addr_reg[31] [7]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1 
       (.I0(Q[8]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[8]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [68]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1__0 
       (.I0(Q[8]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[8]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [55]),
        .O(\ftch_error_addr_reg[31] [8]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1 
       (.I0(Q[9]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[9]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [69]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1__0 
       (.I0(Q[9]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[9]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [56]),
        .O(\ftch_error_addr_reg[31] [9]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1 
       (.I0(Q[10]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[10]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [70]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1__0 
       (.I0(Q[10]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[10]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [57]),
        .O(\ftch_error_addr_reg[31] [10]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1 
       (.I0(Q[11]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[11]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [71]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1__0 
       (.I0(Q[11]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[11]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [58]),
        .O(\ftch_error_addr_reg[31] [11]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1 
       (.I0(Q[12]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[12]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [72]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1__0 
       (.I0(Q[12]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[12]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [59]),
        .O(\ftch_error_addr_reg[31] [12]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1 
       (.I0(Q[13]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[13]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [73]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1__0 
       (.I0(Q[13]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[13]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [60]),
        .O(\ftch_error_addr_reg[31] [13]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1 
       (.I0(Q[14]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[14]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [74]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1__0 
       (.I0(Q[14]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[14]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [61]),
        .O(\ftch_error_addr_reg[31] [14]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1 
       (.I0(Q[15]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[15]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [75]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1__0 
       (.I0(Q[15]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[15]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [62]),
        .O(\ftch_error_addr_reg[31] [15]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1 
       (.I0(Q[16]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[16]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [76]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1__0 
       (.I0(Q[16]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[16]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [63]),
        .O(\ftch_error_addr_reg[31] [16]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1 
       (.I0(Q[17]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[17]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [77]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1__0 
       (.I0(Q[17]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[17]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [64]),
        .O(\ftch_error_addr_reg[31] [17]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1 
       (.I0(Q[18]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[18]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [78]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1__0 
       (.I0(Q[18]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[18]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [65]),
        .O(\ftch_error_addr_reg[31] [18]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1 
       (.I0(Q[19]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[19]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [79]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1__0 
       (.I0(Q[19]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[19]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [66]),
        .O(\ftch_error_addr_reg[31] [19]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1 
       (.I0(Q[20]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[20]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [80]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1__0 
       (.I0(Q[20]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[20]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [67]),
        .O(\ftch_error_addr_reg[31] [20]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1 
       (.I0(Q[21]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[21]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [81]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1__0 
       (.I0(Q[21]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[21]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [68]),
        .O(\ftch_error_addr_reg[31] [21]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1 
       (.I0(Q[22]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[22]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [82]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1__0 
       (.I0(Q[22]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[22]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [69]),
        .O(\ftch_error_addr_reg[31] [22]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1 
       (.I0(Q[23]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[23]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [83]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1__0 
       (.I0(Q[23]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[23]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [70]),
        .O(\ftch_error_addr_reg[31] [23]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1 
       (.I0(Q[24]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[24]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [84]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1__0 
       (.I0(Q[24]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[24]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [71]),
        .O(\ftch_error_addr_reg[31] [24]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2 
       (.I0(Q[25]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[25]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [85]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2__0 
       (.I0(Q[25]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[25]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [72]),
        .O(\ftch_error_addr_reg[31] [25]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1 
       (.I0(Q[0]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[0]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [60]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1__0 
       (.I0(Q[0]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[0]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [47]),
        .O(\ftch_error_addr_reg[31] [0]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1 
       (.I0(Q[1]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[1]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [61]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1__0 
       (.I0(Q[1]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[1]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [48]),
        .O(\ftch_error_addr_reg[31] [1]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1 
       (.I0(Q[2]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[2]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [62]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1__0 
       (.I0(Q[2]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[2]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [49]),
        .O(\ftch_error_addr_reg[31] [2]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1 
       (.I0(Q[3]),
        .I1(curdesc_lsb_i1),
        .I2(scndry_vect_out[3]),
        .I3(mm2s_dmacr),
        .I4(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I5(\GEN_MM2S.queue_dout_new_reg[90]_0 [63]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1__0 
       (.I0(Q[3]),
        .I1(curdesc_lsb_i17_out),
        .I2(scndry_vect_out[3]),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [50]),
        .O(\ftch_error_addr_reg[31] [3]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [46]),
        .I1(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I2(s_axis_s2mm_cmd_tready),
        .I3(s_axis_s2mm_cmd_tvalid_split),
        .O(\GEN_S2MM.queue_dout2_new_reg[64]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[0]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [0]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[10]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [10]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[11]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [11]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[12]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [12]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[13]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [13]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[14]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [14]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[15]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [15]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[16]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [16]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[17]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [17]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[18]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [18]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[19]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [19]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[1]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [1]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[20]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [20]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[21]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [21]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[22]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [22]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[23]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [23]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[24]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [24]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[25]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [25]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[26]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [26]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[27]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [27]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[28]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [28]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[29]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [29]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[2]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [2]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[30]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [30]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[31]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [31]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[32]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [32]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[33]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [33]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[34]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [34]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[35]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [35]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[36]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [36]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[37]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [37]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[38]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [38]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[39]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [39]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[3]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [3]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[40]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [40]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[41]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [41]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[42]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [42]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[43]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [43]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[44]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [44]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[45]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [45]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[46]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [46]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[47]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [47]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[48]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [48]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[49]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [49]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[4]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [4]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[50]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [50]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[51]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [51]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[52]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [52]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[53]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [53]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[54]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [54]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[55]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [55]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[56]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [56]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[57]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [57]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[58]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [58]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[59]),
        .Q(m_axis_mm2s_ftch_tdata_new),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[5]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [5]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[64]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [59]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[65]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [60]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[66]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [61]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[67]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [62]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[68]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [63]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[69]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [64]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[6]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [6]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[70]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [65]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[71]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [66]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[72]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [67]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[73]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [68]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[74]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [69]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[75]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [70]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[76]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [71]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[77]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [72]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[78]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [73]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[79]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [74]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[7]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [7]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[80]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [75]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[81]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [76]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[82]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [77]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[83]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [78]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[84]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [79]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[85]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [80]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[86]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [81]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[87]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [82]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[88]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [83]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[89]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [84]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[8]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [8]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[90]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [85]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden_new),
        .D(reg1[9]),
        .Q(\GEN_MM2S.queue_dout_new_reg[90]_0 [9]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S.queue_dout_valid_reg_2 ),
        .Q(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_empty_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S.queue_empty_new_reg_0 ),
        .Q(ch1_ftch_queue_empty),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_full_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S.queue_full_new_reg_1 ),
        .Q(\GEN_MM2S.queue_full_new_reg_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \GEN_MM2S.reg1[90]_i_2 
       (.I0(\GEN_MM2S.queue_full_new_reg_0 ),
        .I1(\GEN_MM2S.reg1_reg[90]_0 ),
        .I2(m_axi_sg_rvalid),
        .I3(\GEN_MM2S.reg1_reg[90]_1 [2]),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [0]),
        .Q(reg1[0]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [10]),
        .Q(reg1[10]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [11]),
        .Q(reg1[11]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [12]),
        .Q(reg1[12]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [13]),
        .Q(reg1[13]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [14]),
        .Q(reg1[14]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [15]),
        .Q(reg1[15]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [16]),
        .Q(reg1[16]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [17]),
        .Q(reg1[17]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [18]),
        .Q(reg1[18]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [19]),
        .Q(reg1[19]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [1]),
        .Q(reg1[1]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [20]),
        .Q(reg1[20]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [21]),
        .Q(reg1[21]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [22]),
        .Q(reg1[22]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [23]),
        .Q(reg1[23]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [24]),
        .Q(reg1[24]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [25]),
        .Q(reg1[25]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [26]),
        .Q(reg1[26]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [27]),
        .Q(reg1[27]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [28]),
        .Q(reg1[28]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [29]),
        .Q(reg1[29]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [2]),
        .Q(reg1[2]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [30]),
        .Q(reg1[30]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [31]),
        .Q(reg1[31]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [32]),
        .Q(reg1[32]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [33]),
        .Q(reg1[33]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [34]),
        .Q(reg1[34]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [35]),
        .Q(reg1[35]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [36]),
        .Q(reg1[36]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [37]),
        .Q(reg1[37]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [38]),
        .Q(reg1[38]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [39]),
        .Q(reg1[39]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [3]),
        .Q(reg1[3]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [40]),
        .Q(reg1[40]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [41]),
        .Q(reg1[41]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [42]),
        .Q(reg1[42]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [43]),
        .Q(reg1[43]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [44]),
        .Q(reg1[44]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [45]),
        .Q(reg1[45]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [46]),
        .Q(reg1[46]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [47]),
        .Q(reg1[47]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [48]),
        .Q(reg1[48]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [49]),
        .Q(reg1[49]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [4]),
        .Q(reg1[4]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [50]),
        .Q(reg1[50]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [51]),
        .Q(reg1[51]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [52]),
        .Q(reg1[52]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [53]),
        .Q(reg1[53]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [54]),
        .Q(reg1[54]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [55]),
        .Q(reg1[55]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [56]),
        .Q(reg1[56]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [57]),
        .Q(reg1[57]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [58]),
        .Q(reg1[58]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [59]),
        .Q(reg1[59]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [5]),
        .Q(reg1[5]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [60]),
        .Q(reg1[64]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[6]),
        .Q(reg1[65]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[7]),
        .Q(reg1[66]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[8]),
        .Q(reg1[67]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[9]),
        .Q(reg1[68]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[10]),
        .Q(reg1[69]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [6]),
        .Q(reg1[6]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[11]),
        .Q(reg1[70]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[12]),
        .Q(reg1[71]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[13]),
        .Q(reg1[72]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[14]),
        .Q(reg1[73]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[15]),
        .Q(reg1[74]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[16]),
        .Q(reg1[75]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[17]),
        .Q(reg1[76]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[18]),
        .Q(reg1[77]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[19]),
        .Q(reg1[78]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[20]),
        .Q(reg1[79]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [7]),
        .Q(reg1[7]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[21]),
        .Q(reg1[80]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[22]),
        .Q(reg1[81]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[23]),
        .Q(reg1[82]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[24]),
        .Q(reg1[83]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[25]),
        .Q(reg1[84]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[26]),
        .Q(reg1[85]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[27]),
        .Q(reg1[86]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[28]),
        .Q(reg1[87]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[29]),
        .Q(reg1[88]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[30]),
        .Q(reg1[89]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [8]),
        .Q(reg1[8]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(current_bd[31]),
        .Q(reg1[90]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.reg1_reg[64]_0 [9]),
        .Q(reg1[9]),
        .R(\GEN_MM2S.reg1_reg[90]_2 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[90]_0 [59]),
        .I1(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I2(s_axis_mm2s_cmd_tready),
        .I3(s_axis_mm2s_cmd_tvalid_split),
        .O(\GEN_MM2S.queue_dout_new_reg[64]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[0]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [0]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[10]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [10]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[11]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [11]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[12]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [12]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[13]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [13]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[14]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [14]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[15]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [15]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[16]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [16]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[17]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [17]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[18]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [18]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[19]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [19]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[1]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [1]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[20]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [20]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[21]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [21]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[22]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [22]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[23]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [23]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[24]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [24]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[25]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [25]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[26]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [26]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[27]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [27]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[28]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [28]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[29]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [29]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[2]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [2]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[30]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [30]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[31]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [31]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[32]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [32]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[33]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [33]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[34]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [34]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[35]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [35]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[36]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [36]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[37]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [37]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[38]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [38]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[39]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [39]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[3]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [3]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[40]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [40]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[41]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [41]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[42]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [42]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[43]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [43]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[44]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [44]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[45]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [45]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[4]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [4]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[5]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [5]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[64]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [46]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[65]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [47]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[66]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [48]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[67]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [49]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[68]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [50]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[69]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [51]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[6]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [6]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[70]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [52]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[71]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [53]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[72]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [54]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[73]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [55]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[74]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [56]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[75]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [57]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[76]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [58]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[77]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [59]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[78]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [60]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[79]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [61]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[7]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [7]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[80]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [62]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[81]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [63]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[82]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [64]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[83]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [65]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[84]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [66]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[85]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [67]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[86]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [68]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[87]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [69]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[88]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [70]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[89]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [71]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[8]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [8]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[90]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [72]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_rden2_new),
        .D(reg2[9]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [9]),
        .R(queue_sinit20_out));
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_S2MM.queue_dout2_valid_i_1 
       (.I0(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I1(queue_rden2_new),
        .I2(queue_sinit20_out),
        .O(\GEN_S2MM.queue_dout2_valid_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM.queue_dout2_valid_i_1_n_0 ),
        .Q(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFFF2)) 
    \GEN_S2MM.queue_empty2_new_i_1 
       (.I0(\GEN_S2MM.queue_empty2_new_reg_0 ),
        .I1(queue_wren2_new),
        .I2(queue_sinit20_out),
        .I3(queue_rden2_new),
        .O(\GEN_S2MM.queue_empty2_new_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_empty2_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM.queue_empty2_new_i_1_n_0 ),
        .Q(\GEN_S2MM.queue_empty2_new_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \GEN_S2MM.queue_full2_new_i_1 
       (.I0(\GEN_S2MM.queue_full2_new_reg_0 ),
        .I1(queue_wren2_new),
        .I2(queue_sinit20_out),
        .I3(queue_rden2_new),
        .O(\GEN_S2MM.queue_full2_new_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_full2_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM.queue_full2_new_i_1_n_0 ),
        .Q(\GEN_S2MM.queue_full2_new_reg_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \GEN_S2MM.reg2[90]_i_2 
       (.I0(\GEN_S2MM.queue_full2_new_reg_0 ),
        .I1(ch2_ftch_active),
        .I2(m_axi_sg_rvalid),
        .I3(\GEN_MM2S.reg1_reg[90]_1 [2]),
        .O(queue_wren2_new));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [0]),
        .Q(reg2[0]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [10]),
        .Q(reg2[10]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [11]),
        .Q(reg2[11]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [12]),
        .Q(reg2[12]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [13]),
        .Q(reg2[13]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [14]),
        .Q(reg2[14]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [15]),
        .Q(reg2[15]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [16]),
        .Q(reg2[16]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [17]),
        .Q(reg2[17]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [18]),
        .Q(reg2[18]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [19]),
        .Q(reg2[19]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [1]),
        .Q(reg2[1]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [20]),
        .Q(reg2[20]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [21]),
        .Q(reg2[21]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [22]),
        .Q(reg2[22]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [23]),
        .Q(reg2[23]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [24]),
        .Q(reg2[24]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [25]),
        .Q(reg2[25]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [26]),
        .Q(reg2[26]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [27]),
        .Q(reg2[27]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [28]),
        .Q(reg2[28]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [29]),
        .Q(reg2[29]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [2]),
        .Q(reg2[2]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [30]),
        .Q(reg2[30]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [31]),
        .Q(reg2[31]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [32]),
        .Q(reg2[32]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [33]),
        .Q(reg2[33]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [34]),
        .Q(reg2[34]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [35]),
        .Q(reg2[35]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [36]),
        .Q(reg2[36]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [37]),
        .Q(reg2[37]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [38]),
        .Q(reg2[38]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [39]),
        .Q(reg2[39]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [3]),
        .Q(reg2[3]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [40]),
        .Q(reg2[40]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [41]),
        .Q(reg2[41]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [42]),
        .Q(reg2[42]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [43]),
        .Q(reg2[43]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [44]),
        .Q(reg2[44]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [45]),
        .Q(reg2[45]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [4]),
        .Q(reg2[4]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [5]),
        .Q(reg2[5]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [60]),
        .Q(reg2[64]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[6]),
        .Q(reg2[65]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[7]),
        .Q(reg2[66]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[8]),
        .Q(reg2[67]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[9]),
        .Q(reg2[68]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[10]),
        .Q(reg2[69]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [6]),
        .Q(reg2[6]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[11]),
        .Q(reg2[70]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[12]),
        .Q(reg2[71]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[13]),
        .Q(reg2[72]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[14]),
        .Q(reg2[73]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[15]),
        .Q(reg2[74]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[16]),
        .Q(reg2[75]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[17]),
        .Q(reg2[76]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[18]),
        .Q(reg2[77]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[19]),
        .Q(reg2[78]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[20]),
        .Q(reg2[79]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [7]),
        .Q(reg2[7]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[21]),
        .Q(reg2[80]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[22]),
        .Q(reg2[81]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[23]),
        .Q(reg2[82]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[24]),
        .Q(reg2[83]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[25]),
        .Q(reg2[84]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[26]),
        .Q(reg2[85]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[27]),
        .Q(reg2[86]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[28]),
        .Q(reg2[87]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[29]),
        .Q(reg2[88]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[30]),
        .Q(reg2[89]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [8]),
        .Q(reg2[8]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(current_bd[31]),
        .Q(reg2[90]),
        .R(queue_sinit20_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [9]),
        .Q(reg2[9]),
        .R(queue_sinit20_out));
  LUT6 #(
    .INIT(64'hAAACAAAFAAACAAAC)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4 
       (.I0(m_axi_sg_rvalid),
        .I1(\GEN_MM2S.reg1_reg[90]_0 ),
        .I2(\GEN_MM2S.reg1_reg[90]_1 [1]),
        .I3(\GEN_MM2S.reg1_reg[90]_1 [0]),
        .I4(\GEN_S2MM.queue_full2_new_reg_0 ),
        .I5(ch2_ftch_active),
        .O(m_axi_sg_rvalid_0));
  LUT5 #(
    .INIT(32'h00A0E0A0)) 
    packet_in_progress_i_1
       (.I0(packet_in_progress),
        .I1(m_axis_mm2s_ftch_tdata_new),
        .I2(mm2s_scndry_resetn),
        .I3(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I4(\GEN_MM2S.queue_dout_new_reg[90]_0 [58]),
        .O(packet_in_progress_reg));
  LUT4 #(
    .INIT(16'hC808)) 
    updt_data_i_1
       (.I0(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I1(mm2s_scndry_resetn),
        .I2(s_axis_mm2s_updtptr_tvalid),
        .I3(ptr_queue_full),
        .O(\GEN_MM2S.queue_dout_valid_reg_1 ));
  LUT4 #(
    .INIT(16'hC808)) 
    updt_data_i_1__0
       (.I0(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .I1(s2mm_scndry_resetn),
        .I2(s_axis_s2mm_updtptr_tvalid),
        .I3(ptr2_queue_full),
        .O(\GEN_S2MM.queue_dout2_valid_reg_1 ));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_sm" *) 
module design_1_axi_dma_0_0_axi_sg_ftch_sm
   (\GEN_CH2_FETCH.ch2_active_i_reg_0 ,
    \GEN_CH1_FETCH.ch1_active_i_reg_0 ,
    mm2s_ftch_idle,
    s2mm_ftch_idle,
    sg_ftch_error0,
    sg_ftch_error0_0,
    Q,
    mm2s_ftch_stale_desc,
    m_axis_mm2s_tready,
    E,
    \ftch_error_addr_reg[31]_0 ,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ,
    \ftch_cs_reg[0]_0 ,
    cmnds_queued_shift0,
    mm2s_stop_i,
    cmnds_queued_shift0_1,
    \dmacr_i_reg[2] ,
    s2mm_halted_set0,
    s2mm_desc_flush_i0,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_1 ,
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ,
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0 ,
    \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ,
    \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 ,
    m_axi_sg_aclk,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    \GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ,
    \GEN_CH2_FETCH.ch2_ftch_idle_reg_1 ,
    \GEN_CH2_FETCH.ch2_ftch_idle_reg_2 ,
    ch1_ftch_queue_empty,
    ch1_sg_idle,
    D,
    ftch_done,
    \ftch_cs_reg[0]_1 ,
    \GEN_CH2_FETCH.ch2_active_i_reg_1 ,
    \ftch_cs_reg[0]_2 ,
    updt_error,
    \ftch_cs_reg[0]_3 ,
    mm2s_desc_flush,
    mm2s_dmacr,
    s2mm_desc_flush,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ,
    s2mm_dmacr,
    ch2_ftch_pause,
    \ftch_error_addr_reg[31]_1 ,
    s_axis_ftch_cmd_tready,
    s_axis_ftch_cmd_tvalid,
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ,
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ,
    dma_mm2s_error,
    ftch_error_early,
    s2mm_halt_cmplt,
    s2mm_all_idle,
    dma_s2mm_error,
    mm2s_updt_interr_set,
    sg_interr_reg,
    mm2s_updt_slverr_set,
    sg_slverr_reg,
    mm2s_updt_decerr_set,
    sg_decerr_reg,
    s2mm_updt_interr_set,
    sg_interr_reg_0,
    s2mm_updt_slverr_set,
    sg_slverr_reg_0,
    s2mm_updt_decerr_set,
    sg_decerr_reg_0,
    SR,
    \ftch_error_addr_reg[31]_2 ,
    ftch_stale_desc,
    ftch_slverr,
    ftch_decerr);
  output \GEN_CH2_FETCH.ch2_active_i_reg_0 ;
  output \GEN_CH1_FETCH.ch1_active_i_reg_0 ;
  output mm2s_ftch_idle;
  output s2mm_ftch_idle;
  output sg_ftch_error0;
  output sg_ftch_error0_0;
  output [1:0]Q;
  output mm2s_ftch_stale_desc;
  output m_axis_mm2s_tready;
  output [0:0]E;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  output \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ;
  output \ftch_cs_reg[0]_0 ;
  output cmnds_queued_shift0;
  output mm2s_stop_i;
  output cmnds_queued_shift0_1;
  output \dmacr_i_reg[2] ;
  output s2mm_halted_set0;
  output s2mm_desc_flush_i0;
  output \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_1 ;
  output \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ;
  output \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ;
  output \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0 ;
  output \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ;
  output \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 ;
  input m_axi_sg_aclk;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input \GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ;
  input \GEN_CH2_FETCH.ch2_ftch_idle_reg_1 ;
  input \GEN_CH2_FETCH.ch2_ftch_idle_reg_2 ;
  input ch1_ftch_queue_empty;
  input ch1_sg_idle;
  input [0:0]D;
  input ftch_done;
  input \ftch_cs_reg[0]_1 ;
  input \GEN_CH2_FETCH.ch2_active_i_reg_1 ;
  input \ftch_cs_reg[0]_2 ;
  input updt_error;
  input \ftch_cs_reg[0]_3 ;
  input mm2s_desc_flush;
  input [0:0]mm2s_dmacr;
  input s2mm_desc_flush;
  input \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  input [0:0]s2mm_dmacr;
  input ch2_ftch_pause;
  input [25:0]\ftch_error_addr_reg[31]_1 ;
  input s_axis_ftch_cmd_tready;
  input s_axis_ftch_cmd_tvalid;
  input \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  input \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ;
  input dma_mm2s_error;
  input ftch_error_early;
  input s2mm_halt_cmplt;
  input s2mm_all_idle;
  input dma_s2mm_error;
  input mm2s_updt_interr_set;
  input sg_interr_reg;
  input mm2s_updt_slverr_set;
  input sg_slverr_reg;
  input mm2s_updt_decerr_set;
  input sg_decerr_reg;
  input s2mm_updt_interr_set;
  input sg_interr_reg_0;
  input s2mm_updt_slverr_set;
  input sg_slverr_reg_0;
  input s2mm_updt_decerr_set;
  input sg_decerr_reg_0;
  input [0:0]SR;
  input [25:0]\ftch_error_addr_reg[31]_2 ;
  input ftch_stale_desc;
  input ftch_slverr;
  input ftch_decerr;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_active_i_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_i_4_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_i_5_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_1 ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ;
  wire \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0 ;
  wire \GEN_CH2_FETCH.ch2_active_i_i_1_n_0 ;
  wire \GEN_CH2_FETCH.ch2_active_i_i_4_n_0 ;
  wire \GEN_CH2_FETCH.ch2_active_i_i_5_n_0 ;
  wire \GEN_CH2_FETCH.ch2_active_i_i_6_n_0 ;
  wire \GEN_CH2_FETCH.ch2_active_i_reg_0 ;
  wire \GEN_CH2_FETCH.ch2_active_i_reg_1 ;
  wire \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_idle_reg_1 ;
  wire \GEN_CH2_FETCH.ch2_ftch_idle_reg_2 ;
  wire \GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1_n_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ch1_ftch_queue_empty;
  wire ch1_ftch_sm_idle__4;
  wire ch1_sg_idle;
  wire ch2_active_set;
  wire ch2_ftch_pause;
  wire ch2_ftch_sm_idle__5;
  wire cmnds_queued_shift0;
  wire cmnds_queued_shift0_1;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire \dmacr_i_reg[2] ;
  wire ftch_cmnd_wr;
  wire \ftch_cs[0]_i_2_n_0 ;
  wire \ftch_cs[0]_i_3_n_0 ;
  wire \ftch_cs_reg[0]_0 ;
  wire \ftch_cs_reg[0]_1 ;
  wire \ftch_cs_reg[0]_2 ;
  wire \ftch_cs_reg[0]_3 ;
  wire ftch_decerr;
  wire ftch_done;
  wire [31:6]ftch_error_addr_1;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire [25:0]\ftch_error_addr_reg[31]_1 ;
  wire [25:0]\ftch_error_addr_reg[31]_2 ;
  wire ftch_error_early;
  wire [0:0]ftch_ns;
  wire ftch_slverr;
  wire ftch_stale_desc;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_tready;
  wire mm2s_desc_flush;
  wire [0:0]mm2s_dmacr;
  wire mm2s_error;
  wire mm2s_ftch_decerr_set;
  wire mm2s_ftch_idle;
  wire mm2s_ftch_interr_set;
  wire mm2s_ftch_slverr_set;
  wire mm2s_ftch_stale_desc;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire mm2s_updt_decerr_set;
  wire mm2s_updt_interr_set;
  wire mm2s_updt_slverr_set;
  wire s2mm_all_idle;
  wire s2mm_desc_flush;
  wire s2mm_desc_flush_i0;
  wire [0:0]s2mm_dmacr;
  wire s2mm_error;
  wire s2mm_ftch_decerr_set;
  wire s2mm_ftch_idle;
  wire s2mm_ftch_interr_set;
  wire s2mm_ftch_slverr_set;
  wire s2mm_ftch_stale_desc;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s2mm_scndry_resetn;
  wire s2mm_updt_decerr_set;
  wire s2mm_updt_interr_set;
  wire s2mm_updt_slverr_set;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire service_ch113_out__5;
  wire service_ch212_out__5;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire updt_error;

  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h02020200)) 
    \CURRENT_BD_32.current_bd[31]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\ftch_cs_reg[0]_1 ),
        .I3(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I4(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 
       (.I0(ftch_stale_desc),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I2(mm2s_ftch_stale_desc),
        .O(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ),
        .Q(mm2s_ftch_stale_desc),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000EEEEE000)) 
    \GEN_CH1_FETCH.ch1_active_i_i_1 
       (.I0(mm2s_scndry_resetn),
        .I1(s2mm_scndry_resetn),
        .I2(service_ch113_out__5),
        .I3(\GEN_CH2_FETCH.ch2_active_i_i_4_n_0 ),
        .I4(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I5(ch2_active_set),
        .O(\GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.ch1_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ),
        .Q(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 
       (.I0(ftch_decerr),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I2(mm2s_ftch_decerr_set),
        .O(\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ),
        .Q(mm2s_ftch_decerr_set),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAEAAA)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_1 
       (.I0(mm2s_ftch_interr_set),
        .I1(ch1_ftch_queue_empty),
        .I2(ch1_ftch_sm_idle__4),
        .I3(ch1_sg_idle),
        .I4(mm2s_ftch_idle),
        .I5(\GEN_CH2_FETCH.ch2_ftch_idle_reg_2 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0FFFFFFC0EBEBEB)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_2 
       (.I0(\GEN_CH1_FETCH.ch1_ftch_idle_i_4_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ftch_cs_reg[0]_2 ),
        .I4(\GEN_CH2_FETCH.ch2_active_i_reg_1 ),
        .I5(\GEN_CH1_FETCH.ch1_ftch_idle_i_5_n_0 ),
        .O(ch1_ftch_sm_idle__4));
  LUT5 #(
    .INIT(32'h20000000)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_4 
       (.I0(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I1(\ftch_cs_reg[0]_1 ),
        .I2(Q[1]),
        .I3(ftch_done),
        .I4(service_ch212_out__5),
        .O(\GEN_CH1_FETCH.ch1_ftch_idle_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_5 
       (.I0(\ftch_cs_reg[0]_1 ),
        .I1(Q[1]),
        .I2(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_idle_i_5_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ),
        .Q(mm2s_ftch_idle),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 
       (.I0(mm2s_ftch_stale_desc),
        .I1(ftch_done),
        .I2(\ftch_cs_reg[0]_1 ),
        .I3(mm2s_ftch_interr_set),
        .O(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ),
        .Q(mm2s_ftch_interr_set),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(ftch_slverr),
        .I2(mm2s_ftch_slverr_set),
        .O(\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ),
        .Q(mm2s_ftch_slverr_set),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1 
       (.I0(ftch_stale_desc),
        .I1(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I2(s2mm_ftch_stale_desc),
        .O(\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0 ),
        .Q(s2mm_ftch_stale_desc),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000EEE0EEE0EEE0)) 
    \GEN_CH2_FETCH.ch2_active_i_i_1 
       (.I0(mm2s_scndry_resetn),
        .I1(s2mm_scndry_resetn),
        .I2(ch2_active_set),
        .I3(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I4(service_ch113_out__5),
        .I5(\GEN_CH2_FETCH.ch2_active_i_i_4_n_0 ),
        .O(\GEN_CH2_FETCH.ch2_active_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA22202222)) 
    \GEN_CH2_FETCH.ch2_active_i_i_2 
       (.I0(\GEN_CH2_FETCH.ch2_active_i_i_5_n_0 ),
        .I1(Q[1]),
        .I2(ch1_sg_idle),
        .I3(mm2s_ftch_stale_desc),
        .I4(\GEN_CH2_FETCH.ch2_active_i_reg_1 ),
        .I5(\GEN_CH2_FETCH.ch2_active_i_i_6_n_0 ),
        .O(ch2_active_set));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_CH2_FETCH.ch2_active_i_i_3 
       (.I0(mm2s_dmacr),
        .I1(mm2s_desc_flush),
        .I2(\ftch_cs_reg[0]_3 ),
        .I3(updt_error),
        .I4(mm2s_ftch_stale_desc),
        .I5(ch1_sg_idle),
        .O(service_ch113_out__5));
  LUT5 #(
    .INIT(32'h000000D5)) 
    \GEN_CH2_FETCH.ch2_active_i_i_4 
       (.I0(Q[1]),
        .I1(ftch_done),
        .I2(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I3(Q[0]),
        .I4(\ftch_cs_reg[0]_1 ),
        .O(\GEN_CH2_FETCH.ch2_active_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_CH2_FETCH.ch2_active_i_i_5 
       (.I0(service_ch212_out__5),
        .I1(Q[0]),
        .I2(\ftch_cs_reg[0]_1 ),
        .O(\GEN_CH2_FETCH.ch2_active_i_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_CH2_FETCH.ch2_active_i_i_6 
       (.I0(ftch_done),
        .I1(Q[1]),
        .I2(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .O(\GEN_CH2_FETCH.ch2_active_i_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH2_FETCH.ch2_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.ch2_active_i_i_1_n_0 ),
        .Q(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1 
       (.I0(ftch_decerr),
        .I1(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I2(s2mm_ftch_decerr_set),
        .O(\GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0 ),
        .Q(s2mm_ftch_decerr_set),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAEAAA)) 
    \GEN_CH2_FETCH.ch2_ftch_idle_i_1 
       (.I0(s2mm_ftch_interr_set),
        .I1(\GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ),
        .I2(ch2_ftch_sm_idle__5),
        .I3(\GEN_CH2_FETCH.ch2_ftch_idle_reg_1 ),
        .I4(s2mm_ftch_idle),
        .I5(\GEN_CH2_FETCH.ch2_ftch_idle_reg_2 ),
        .O(\GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFF110155)) 
    \GEN_CH2_FETCH.ch2_ftch_idle_i_2 
       (.I0(service_ch212_out__5),
        .I1(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I2(\ftch_cs_reg[0]_1 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ch2_ftch_sm_idle__5));
  FDRE \GEN_CH2_FETCH.ch2_ftch_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0 ),
        .Q(s2mm_ftch_idle),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1 
       (.I0(ftch_done),
        .I1(\ftch_cs_reg[0]_1 ),
        .I2(s2mm_ftch_stale_desc),
        .I3(s2mm_ftch_interr_set),
        .O(\GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1_n_0 ),
        .Q(s2mm_ftch_interr_set),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1 
       (.I0(ftch_slverr),
        .I1(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I2(s2mm_ftch_slverr_set),
        .O(\GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0 ),
        .Q(s2mm_ftch_slverr_set),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_1 
       (.I0(s2mm_error),
        .I1(\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ),
        .I2(\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ),
        .I3(mm2s_error),
        .O(mm2s_stop_i));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_2 
       (.I0(dma_s2mm_error),
        .I1(s2mm_ftch_stale_desc),
        .I2(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I3(ftch_error_early),
        .I4(updt_error),
        .I5(\ftch_cs_reg[0]_1 ),
        .O(s2mm_error));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_3 
       (.I0(dma_mm2s_error),
        .I1(mm2s_ftch_stale_desc),
        .I2(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I3(ftch_error_early),
        .I4(updt_error),
        .I5(\ftch_cs_reg[0]_1 ),
        .O(mm2s_error));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_decerr_i_1 
       (.I0(mm2s_ftch_decerr_set),
        .I1(mm2s_updt_decerr_set),
        .I2(sg_decerr_reg),
        .O(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_interr_i_1 
       (.I0(mm2s_ftch_interr_set),
        .I1(mm2s_updt_interr_set),
        .I2(sg_interr_reg),
        .O(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_slverr_i_1 
       (.I0(mm2s_ftch_slverr_set),
        .I1(mm2s_updt_slverr_set),
        .I2(sg_slverr_reg),
        .O(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1 
       (.I0(\dmacr_i_reg[2] ),
        .I1(s2mm_dmacr),
        .O(s2mm_desc_flush_i0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_i_1 
       (.I0(mm2s_error),
        .I1(\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ),
        .I2(\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ),
        .I3(s2mm_error),
        .O(\dmacr_i_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_decerr_i_1 
       (.I0(s2mm_ftch_decerr_set),
        .I1(s2mm_updt_decerr_set),
        .I2(sg_decerr_reg_0),
        .O(\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_interr_i_1 
       (.I0(s2mm_ftch_interr_set),
        .I1(s2mm_updt_interr_set),
        .I2(sg_interr_reg_0),
        .O(\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_slverr_i_1 
       (.I0(s2mm_ftch_slverr_set),
        .I1(s2mm_updt_slverr_set),
        .I2(sg_slverr_reg_0),
        .O(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3 
       (.I0(mm2s_desc_flush),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I2(s2mm_desc_flush),
        .I3(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I4(ftch_cmnd_wr),
        .I5(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ),
        .O(m_axis_mm2s_tready));
  LUT2 #(
    .INIT(4'hB)) 
    \QUEUE_COUNT.cmnds_queued_shift[2]_i_2 
       (.I0(mm2s_stop_i),
        .I1(mm2s_scndry_resetn),
        .O(cmnds_queued_shift0));
  LUT2 #(
    .INIT(4'hB)) 
    \QUEUE_COUNT.cmnds_queued_shift[3]_i_4 
       (.I0(\dmacr_i_reg[2] ),
        .I1(s2mm_scndry_resetn),
        .O(cmnds_queued_shift0_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCB380)) 
    \ftch_cs[0]_i_1 
       (.I0(ftch_done),
        .I1(Q[1]),
        .I2(\ftch_cs[0]_i_2_n_0 ),
        .I3(\ftch_cs[0]_i_3_n_0 ),
        .I4(Q[0]),
        .I5(\ftch_cs_reg[0]_1 ),
        .O(ftch_ns));
  LUT6 #(
    .INIT(64'hABAAABAAABAA0000)) 
    \ftch_cs[0]_i_2 
       (.I0(service_ch212_out__5),
        .I1(ch1_sg_idle),
        .I2(mm2s_ftch_stale_desc),
        .I3(\GEN_CH2_FETCH.ch2_active_i_reg_1 ),
        .I4(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I5(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .O(\ftch_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    \ftch_cs[0]_i_3 
       (.I0(service_ch212_out__5),
        .I1(\ftch_cs_reg[0]_2 ),
        .I2(updt_error),
        .I3(\ftch_cs_reg[0]_3 ),
        .I4(mm2s_desc_flush),
        .I5(mm2s_dmacr),
        .O(\ftch_cs[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ftch_cs[0]_i_4 
       (.I0(s2mm_dmacr),
        .I1(s2mm_desc_flush),
        .I2(updt_error),
        .I3(ch2_ftch_pause),
        .I4(s2mm_ftch_stale_desc),
        .I5(\GEN_CH2_FETCH.ch2_ftch_idle_reg_1 ),
        .O(service_ch212_out__5));
  FDRE \ftch_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_ns),
        .Q(Q[0]),
        .R(SR));
  FDRE \ftch_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[10]_i_1 
       (.I0(ftch_error_addr_1[10]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [4]),
        .O(\ftch_error_addr_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[11]_i_1 
       (.I0(ftch_error_addr_1[11]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [5]),
        .O(\ftch_error_addr_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[12]_i_1 
       (.I0(ftch_error_addr_1[12]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [6]),
        .O(\ftch_error_addr_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[13]_i_1 
       (.I0(ftch_error_addr_1[13]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [7]),
        .O(\ftch_error_addr_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[14]_i_1 
       (.I0(ftch_error_addr_1[14]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [8]),
        .O(\ftch_error_addr_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[15]_i_1 
       (.I0(ftch_error_addr_1[15]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [9]),
        .O(\ftch_error_addr_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[16]_i_1 
       (.I0(ftch_error_addr_1[16]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [10]),
        .O(\ftch_error_addr_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[17]_i_1 
       (.I0(ftch_error_addr_1[17]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [11]),
        .O(\ftch_error_addr_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[18]_i_1 
       (.I0(ftch_error_addr_1[18]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [12]),
        .O(\ftch_error_addr_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[19]_i_1 
       (.I0(ftch_error_addr_1[19]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [13]),
        .O(\ftch_error_addr_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[20]_i_1 
       (.I0(ftch_error_addr_1[20]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [14]),
        .O(\ftch_error_addr_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[21]_i_1 
       (.I0(ftch_error_addr_1[21]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [15]),
        .O(\ftch_error_addr_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[22]_i_1 
       (.I0(ftch_error_addr_1[22]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [16]),
        .O(\ftch_error_addr_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[23]_i_1 
       (.I0(ftch_error_addr_1[23]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [17]),
        .O(\ftch_error_addr_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[24]_i_1 
       (.I0(ftch_error_addr_1[24]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [18]),
        .O(\ftch_error_addr_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[25]_i_1 
       (.I0(ftch_error_addr_1[25]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [19]),
        .O(\ftch_error_addr_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[26]_i_1 
       (.I0(ftch_error_addr_1[26]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [20]),
        .O(\ftch_error_addr_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[27]_i_1 
       (.I0(ftch_error_addr_1[27]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [21]),
        .O(\ftch_error_addr_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[28]_i_1 
       (.I0(ftch_error_addr_1[28]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [22]),
        .O(\ftch_error_addr_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[29]_i_1 
       (.I0(ftch_error_addr_1[29]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [23]),
        .O(\ftch_error_addr_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[30]_i_1 
       (.I0(ftch_error_addr_1[30]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [24]),
        .O(\ftch_error_addr_reg[31]_0 [24]));
  LUT3 #(
    .INIT(8'h10)) 
    \ftch_error_addr[31]_i_1 
       (.I0(\ftch_cs_reg[0]_1 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(ftch_cmnd_wr));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[31]_i_2 
       (.I0(ftch_error_addr_1[31]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [25]),
        .O(\ftch_error_addr_reg[31]_0 [25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ftch_error_addr[31]_i_3 
       (.I0(mm2s_ftch_interr_set),
        .I1(s2mm_ftch_decerr_set),
        .I2(s2mm_ftch_slverr_set),
        .I3(s2mm_ftch_interr_set),
        .I4(mm2s_ftch_slverr_set),
        .I5(mm2s_ftch_decerr_set),
        .O(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[6]_i_1 
       (.I0(ftch_error_addr_1[6]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [0]),
        .O(\ftch_error_addr_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[7]_i_1 
       (.I0(ftch_error_addr_1[7]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [1]),
        .O(\ftch_error_addr_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[8]_i_1 
       (.I0(ftch_error_addr_1[8]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [2]),
        .O(\ftch_error_addr_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[9]_i_1 
       (.I0(ftch_error_addr_1[9]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 [3]),
        .O(\ftch_error_addr_reg[31]_0 [3]));
  FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [4]),
        .Q(ftch_error_addr_1[10]),
        .R(SR));
  FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [5]),
        .Q(ftch_error_addr_1[11]),
        .R(SR));
  FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [6]),
        .Q(ftch_error_addr_1[12]),
        .R(SR));
  FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [7]),
        .Q(ftch_error_addr_1[13]),
        .R(SR));
  FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [8]),
        .Q(ftch_error_addr_1[14]),
        .R(SR));
  FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [9]),
        .Q(ftch_error_addr_1[15]),
        .R(SR));
  FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [10]),
        .Q(ftch_error_addr_1[16]),
        .R(SR));
  FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [11]),
        .Q(ftch_error_addr_1[17]),
        .R(SR));
  FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [12]),
        .Q(ftch_error_addr_1[18]),
        .R(SR));
  FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [13]),
        .Q(ftch_error_addr_1[19]),
        .R(SR));
  FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [14]),
        .Q(ftch_error_addr_1[20]),
        .R(SR));
  FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [15]),
        .Q(ftch_error_addr_1[21]),
        .R(SR));
  FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [16]),
        .Q(ftch_error_addr_1[22]),
        .R(SR));
  FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [17]),
        .Q(ftch_error_addr_1[23]),
        .R(SR));
  FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [18]),
        .Q(ftch_error_addr_1[24]),
        .R(SR));
  FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [19]),
        .Q(ftch_error_addr_1[25]),
        .R(SR));
  FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [20]),
        .Q(ftch_error_addr_1[26]),
        .R(SR));
  FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [21]),
        .Q(ftch_error_addr_1[27]),
        .R(SR));
  FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [22]),
        .Q(ftch_error_addr_1[28]),
        .R(SR));
  FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [23]),
        .Q(ftch_error_addr_1[29]),
        .R(SR));
  FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [24]),
        .Q(ftch_error_addr_1[30]),
        .R(SR));
  FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [25]),
        .Q(ftch_error_addr_1[31]),
        .R(SR));
  FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [0]),
        .Q(ftch_error_addr_1[6]),
        .R(SR));
  FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [1]),
        .Q(ftch_error_addr_1[7]),
        .R(SR));
  FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [2]),
        .Q(ftch_error_addr_1[8]),
        .R(SR));
  FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_2 [3]),
        .Q(ftch_error_addr_1[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4500)) 
    s2mm_halted_set_i_1
       (.I0(s2mm_dmacr),
        .I1(s2mm_halt_cmplt),
        .I2(\dmacr_i_reg[2] ),
        .I3(s2mm_all_idle),
        .O(s2mm_halted_set0));
  LUT5 #(
    .INIT(32'h02FF0202)) 
    s_axis_ftch_cmd_tvalid_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\ftch_cs_reg[0]_1 ),
        .I3(s_axis_ftch_cmd_tready),
        .I4(s_axis_ftch_cmd_tvalid),
        .O(\ftch_cs_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_ftch_error_i_1
       (.I0(mm2s_ftch_decerr_set),
        .I1(mm2s_ftch_slverr_set),
        .I2(mm2s_ftch_interr_set),
        .O(sg_ftch_error0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_ftch_error_i_1__0
       (.I0(s2mm_ftch_decerr_set),
        .I1(s2mm_ftch_slverr_set),
        .I2(s2mm_ftch_interr_set),
        .O(sg_ftch_error0_0));
endmodule

(* ORIG_REF_NAME = "axi_sg_intrpt" *) 
module design_1_axi_dma_0_0_axi_sg_intrpt
   (E,
    mm2s_dly_irq_set,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ,
    s2mm_dly_irq_set,
    ch1_delay_cnt_en,
    mm2s_ioc_irq_set,
    ch2_delay_cnt_en,
    s2mm_ioc_irq_set,
    \dmacr_i_reg[24] ,
    Q,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]_0 ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ,
    \dmacr_i_reg[24]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4]_0 ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ,
    ch1_dly_fast_cnt0,
    m_axi_sg_aclk,
    ch1_delay_count0,
    ch2_dly_fast_cnt0,
    ch2_delay_count0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    ch1_thresh_count1__1,
    s2mm_scndry_resetn,
    mm2s_scndry_resetn,
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 ,
    ch2_thresh_count1__1,
    \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_0 ,
    mm2s_dmacr,
    s2mm_dmacr,
    SR,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_1 ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_1 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 );
  output [0:0]E;
  output mm2s_dly_irq_set;
  output [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ;
  output s2mm_dly_irq_set;
  output ch1_delay_cnt_en;
  output mm2s_ioc_irq_set;
  output ch2_delay_cnt_en;
  output s2mm_ioc_irq_set;
  output \dmacr_i_reg[24] ;
  output [7:0]Q;
  output \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]_0 ;
  output [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ;
  output \dmacr_i_reg[24]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;
  output \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ;
  input ch1_dly_fast_cnt0;
  input m_axi_sg_aclk;
  input ch1_delay_count0;
  input ch2_dly_fast_cnt0;
  input ch2_delay_count0;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input ch1_thresh_count1__1;
  input s2mm_scndry_resetn;
  input mm2s_scndry_resetn;
  input \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 ;
  input ch2_thresh_count1__1;
  input \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_0 ;
  input [10:0]mm2s_dmacr;
  input [10:0]s2mm_dmacr;
  input [0:0]SR;
  input [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ;
  input [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_1 ;
  input [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ;
  input [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_1 ;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ;

  wire [0:0]E;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_1 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_5_n_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_1 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4]_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_count0;
  wire [6:0]ch1_dly_fast_cnt;
  wire ch1_dly_fast_cnt0;
  wire ch1_dly_fast_incr;
  wire ch1_thresh_count1__1;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire [6:0]ch2_dly_fast_cnt;
  wire ch2_dly_fast_cnt0;
  wire ch2_dly_fast_incr;
  wire ch2_thresh_count1__1;
  wire \dmacr_i_reg[24] ;
  wire \dmacr_i_reg[24]_0 ;
  wire m_axi_sg_aclk;
  wire mm2s_dly_irq_set;
  wire [10:0]mm2s_dmacr;
  wire mm2s_ioc_irq_set;
  wire mm2s_scndry_resetn;
  wire [7:0]plusOp;
  wire [7:0]plusOp__0;
  wire s2mm_dly_irq_set;
  wire [10:0]s2mm_dmacr;
  wire s2mm_ioc_irq_set;
  wire s2mm_scndry_resetn;

  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .O(ch1_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .O(ch1_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .O(ch1_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .O(ch1_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch1_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .R(ch1_dly_fast_cnt0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .R(ch1_dly_fast_cnt0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .S(ch1_dly_fast_cnt0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .S(ch1_dly_fast_cnt0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[4]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .S(ch1_dly_fast_cnt0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[5]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .S(ch1_dly_fast_cnt0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .S(ch1_dly_fast_cnt0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ),
        .O(ch1_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_incr),
        .Q(E),
        .R(ch1_dly_fast_cnt0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .I1(Q[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(mm2s_dmacr[7]),
        .I1(Q[0]),
        .I2(mm2s_dmacr[8]),
        .I3(Q[1]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ),
        .O(\dmacr_i_reg[24] ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(Q[4]),
        .I1(mm2s_dmacr[10]),
        .I2(Q[3]),
        .I3(mm2s_dmacr[9]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_delay_count0),
        .Q(mm2s_dly_irq_set),
        .R(ch1_dly_fast_cnt0));
  LUT6 #(
    .INIT(64'h4440000000000000)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1 
       (.I0(ch1_thresh_count1__1),
        .I1(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0 ),
        .I2(s2mm_scndry_resetn),
        .I3(mm2s_scndry_resetn),
        .I4(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 ),
        .I5(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ),
        .Q(mm2s_ioc_irq_set),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEB0041)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]_0 ),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I3(ch1_thresh_count1__1),
        .I4(mm2s_dmacr[0]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAB00005401)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]_0 ),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I4(ch1_thresh_count1__1),
        .I5(mm2s_dmacr[1]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEB0041)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]_0 ),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .I3(ch1_thresh_count1__1),
        .I4(mm2s_dmacr[2]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 
       (.I0(mm2s_dmacr[3]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]_0 ),
        .I2(ch1_thresh_count1__1),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 
       (.I0(mm2s_dmacr[4]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]_0 ),
        .I2(ch1_thresh_count1__1),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 
       (.I0(mm2s_dmacr[5]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]_0 ),
        .I2(ch1_thresh_count1__1),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8A8AB)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 
       (.I0(mm2s_dmacr[6]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]_0 ),
        .I2(ch1_thresh_count1__1),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [7]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [7]),
        .I4(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_1 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .O(ch2_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .O(ch2_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .O(ch2_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .O(ch2_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch2_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .R(ch2_dly_fast_cnt0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .R(ch2_dly_fast_cnt0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .S(ch2_dly_fast_cnt0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .S(ch2_dly_fast_cnt0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .S(ch2_dly_fast_cnt0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[5]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .S(ch2_dly_fast_cnt0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[6]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .S(ch2_dly_fast_cnt0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .O(ch2_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_incr),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .R(ch2_dly_fast_cnt0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ),
        .Q(ch2_delay_cnt_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .O(plusOp__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .D(plusOp__0[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .D(plusOp__0[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .D(plusOp__0[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .D(plusOp__0[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .D(plusOp__0[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .D(plusOp__0[5]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .D(plusOp__0[6]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .D(plusOp__0[7]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 
       (.I0(s2mm_dmacr[7]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I2(s2mm_dmacr[8]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ),
        .O(\dmacr_i_reg[24]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I1(s2mm_dmacr[10]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I3(s2mm_dmacr[9]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_delay_count0),
        .Q(s2mm_dly_irq_set),
        .R(ch2_dly_fast_cnt0));
  LUT6 #(
    .INIT(64'h4440000000000000)) 
    \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1 
       (.I0(ch2_thresh_count1__1),
        .I1(\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2_n_0 ),
        .I2(s2mm_scndry_resetn),
        .I3(mm2s_scndry_resetn),
        .I4(\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_0 ),
        .I5(\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3_n_0 ),
        .O(\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [5]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0 ),
        .Q(s2mm_ioc_irq_set),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEB0041)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4]_0 ),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [1]),
        .I3(ch2_thresh_count1__1),
        .I4(s2mm_dmacr[0]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAB00005401)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4]_0 ),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [2]),
        .I4(ch2_thresh_count1__1),
        .I5(s2mm_dmacr[1]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEB0041)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4]_0 ),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [3]),
        .I3(ch2_thresh_count1__1),
        .I4(s2mm_dmacr[2]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1 
       (.I0(s2mm_dmacr[3]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4]_0 ),
        .I2(ch2_thresh_count1__1),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1 
       (.I0(s2mm_dmacr[4]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4]_0 ),
        .I2(ch2_thresh_count1__1),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1 
       (.I0(s2mm_dmacr[5]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4]_0 ),
        .I2(ch2_thresh_count1__1),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_5_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [6]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8A8AB)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2 
       (.I0(s2mm_dmacr[6]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4]_0 ),
        .I2(ch2_thresh_count1__1),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_5_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [6]),
        .I5(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [7]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [5]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [7]),
        .I4(\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2_n_0 ),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_5 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_1 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_mm2s_basic_wrap" *) 
module design_1_axi_dma_0_0_axi_sg_mm2s_basic_wrap
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_stream_rst,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_arlen,
    s_axis_ftch_cmd_tready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3,
    m_axi_sg_araddr,
    dm_m_axi_sg_aresetn,
    m_axi_sg_aclk,
    s_axis_ftch_cmd_tvalid,
    m_axis_updt_sts_tready,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_arready,
    m_axi_sg_rresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,
    D);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_stream_rst;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [0:0]m_axi_sg_arlen;
  output s_axis_ftch_cmd_tready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3;
  output [25:0]m_axi_sg_araddr;
  input dm_m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input s_axis_ftch_cmd_tvalid;
  input m_axis_updt_sts_tready;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input m_axi_sg_arready;
  input [1:0]m_axi_sg_rresp;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  input [25:0]D;

  wire [25:0]D;
  wire I_ADDR_CNTL_n_4;
  wire I_MSTR_SCC_n_3;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire dm_m_axi_sg_aresetn;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axis_updt_sts_tready;
  wire [31:6]p_1_in;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire [31:6]sig_cmd_addr_reg;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_load_input_cmd;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_burst;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire [7:7]sig_rsc2stat_status;
  wire [6:5]sig_rsc2stat_status_0;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire sm_set_error;

  design_1_axi_dma_0_0_axi_sg_addr_cntl I_ADDR_CNTL
       (.Q(sig_cmd_addr_reg),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_addr_reg_empty_reg_0(I_ADDR_CNTL_n_4),
        .sig_addr_valid_reg_reg_0(I_MSTR_SCC_n_3),
        .sig_addr_valid_reg_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sm_set_error(sm_set_error));
  design_1_axi_dma_0_0_axi_sg_cmd_status_55 I_CMD_STATUS
       (.D(D),
        .Q({p_1_in,sig_next_burst}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_reg_reg(sig_stream_rst),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_0(sig_rsc2stat_status_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  design_1_axi_dma_0_0_axi_sg_scc I_MSTR_SCC
       (.Q({p_1_in,sig_next_burst}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_btt_is_zero(sig_btt_is_zero),
        .\sig_cmd_addr_reg_reg[31]_0 (sig_cmd_addr_reg),
        .\sig_cmd_addr_reg_reg[6]_0 (I_ADDR_CNTL_n_4),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sm_set_error(sm_set_error),
        .sm_set_error_reg_0(I_MSTR_SCC_n_3),
        .sm_set_error_reg_1(sig_stream_rst));
  design_1_axi_dma_0_0_axi_sg_rddata_cntl I_RD_DATA_CNTL
       (.m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_rlast_del_reg_0(sig_stream_rst),
        .sig_coelsc_okay_reg_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_okay(sig_data2rsc_okay),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_0(sig_rsc2stat_status_0[5]));
  design_1_axi_dma_0_0_axi_sg_rd_status_cntl I_RD_STATUS_CNTLR
       (.m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_okay(sig_data2rsc_okay),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_0(sig_rsc2stat_status_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  design_1_axi_dma_0_0_axi_sg_reset I_RESET
       (.dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_sg_rd_status_cntl" *) 
module design_1_axi_dma_0_0_axi_sg_rd_status_cntl
   (sig_rsc2stat_status_0,
    sig_rsc2stat_status,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_tag_reg0,
    sig_push_rd_sts_reg,
    sig_rd_sts_decerr_reg0,
    m_axi_sg_aclk,
    sig_data2rsc_valid,
    sig_data2rsc_okay,
    sig_data2rsc_decerr,
    sig_data2rsc_slverr);
  output [1:0]sig_rsc2stat_status_0;
  output [0:0]sig_rsc2stat_status;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input sig_rd_sts_tag_reg0;
  input sig_push_rd_sts_reg;
  input sig_rd_sts_decerr_reg0;
  input m_axi_sg_aclk;
  input sig_data2rsc_valid;
  input sig_data2rsc_okay;
  input sig_data2rsc_decerr;
  input sig_data2rsc_slverr;

  wire m_axi_sg_aclk;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg0__0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire [0:0]sig_rsc2stat_status;
  wire [1:0]sig_rsc2stat_status_0;
  wire sig_rsc2stat_status_valid;

  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rsc2stat_status_0[0]),
        .R(sig_rd_sts_tag_reg0));
  LUT5 #(
    .INIT(32'h00000002)) 
    sig_rd_sts_okay_reg0
       (.I0(sig_data2rsc_okay),
        .I1(sig_data2rsc_decerr),
        .I2(sig_rsc2stat_status_0[0]),
        .I3(sig_rsc2stat_status_0[1]),
        .I4(sig_data2rsc_slverr),
        .O(sig_rd_sts_okay_reg0__0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_okay_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_okay_reg0__0),
        .Q(sig_rsc2stat_status),
        .S(sig_rd_sts_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_data2rsc_valid),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_rd_sts_tag_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_rsc2stat_status_0[1]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rsc2stat_status_0[1]),
        .R(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "axi_sg_rddata_cntl" *) 
module design_1_axi_dma_0_0_axi_sg_rddata_cntl
   (m_axi_sg_rready,
    sig_data2rsc_valid,
    sig_data2rsc_okay,
    sig_data2rsc_decerr,
    sig_data2rsc_slverr,
    sig_push_rd_sts_reg,
    sig_rd_sts_decerr_reg0,
    mm2s_rlast_del_reg_0,
    m_axi_sg_aclk,
    sig_rsc2data_ready,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rresp,
    sig_coelsc_okay_reg_reg_0,
    sig_rsc2stat_status_0);
  output m_axi_sg_rready;
  output sig_data2rsc_valid;
  output sig_data2rsc_okay;
  output sig_data2rsc_decerr;
  output sig_data2rsc_slverr;
  output sig_push_rd_sts_reg;
  output sig_rd_sts_decerr_reg0;
  input mm2s_rlast_del_reg_0;
  input m_axi_sg_aclk;
  input sig_rsc2data_ready;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input [1:0]m_axi_sg_rresp;
  input sig_coelsc_okay_reg_reg_0;
  input [0:0]sig_rsc2stat_status_0;

  wire m_axi_sg_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire mm2s_rlast_del_i_1_n_0;
  wire mm2s_rlast_del_reg_0;
  wire sig_coelsc_decerr_reg_i_1_n_0;
  wire sig_coelsc_okay_reg_i_1_n_0;
  wire sig_coelsc_okay_reg_reg_0;
  wire sig_coelsc_slverr_reg_i_1_n_0;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rsc2data_ready;
  wire [0:0]sig_rsc2stat_status_0;

  LUT2 #(
    .INIT(4'h8)) 
    mm2s_rlast_del_i_1
       (.I0(m_axi_sg_rlast),
        .I1(m_axi_sg_rvalid),
        .O(mm2s_rlast_del_i_1_n_0));
  FDRE mm2s_rlast_del_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_rlast_del_i_1_n_0),
        .Q(sig_data2rsc_valid),
        .R(mm2s_rlast_del_reg_0));
  FDRE mm2s_rready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(m_axi_sg_rready),
        .R(mm2s_rlast_del_reg_0));
  LUT6 #(
    .INIT(64'hEAAA000000000000)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[0]),
        .I3(m_axi_sg_rresp[1]),
        .I4(sig_coelsc_okay_reg_reg_0),
        .I5(sig_rsc2data_ready),
        .O(sig_coelsc_decerr_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_coelsc_decerr_reg_i_1_n_0),
        .Q(sig_data2rsc_decerr),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2EFFFFFF)) 
    sig_coelsc_okay_reg_i_1
       (.I0(sig_data2rsc_okay),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(sig_coelsc_okay_reg_reg_0),
        .I4(sig_rsc2data_ready),
        .O(sig_coelsc_okay_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_okay_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_coelsc_okay_reg_i_1_n_0),
        .Q(sig_data2rsc_okay),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAEA000000000000)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(m_axi_sg_rresp[0]),
        .I4(sig_coelsc_okay_reg_reg_0),
        .I5(sig_rsc2data_ready),
        .O(sig_coelsc_slverr_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_coelsc_slverr_reg_i_1_n_0),
        .Q(sig_data2rsc_slverr),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_decerr_reg_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_3
       (.I0(sig_data2rsc_decerr),
        .I1(sig_rsc2stat_status_0),
        .O(sig_rd_sts_decerr_reg0));
endmodule

(* ORIG_REF_NAME = "axi_sg_reset" *) 
module design_1_axi_dma_0_0_axi_sg_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    dm_m_axi_sg_aresetn,
    m_axi_sg_aclk);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  input dm_m_axi_sg_aresetn;
  input m_axi_sg_aclk;

  wire dm_m_axi_sg_aresetn;
  wire m_axi_sg_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    mm2s_rready_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dm_m_axi_sg_aresetn),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_s2mm_basic_wrap" *) 
module design_1_axi_dma_0_0_axi_sg_s2mm_basic_wrap
   (m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    sig_init_done,
    s_axis_updt_cmd_tready,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    m_axi_sg_bready,
    s_axis_s2mm_tready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    m_axi_sg_aclk,
    sig_stream_rst,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    m_axi_sg_aresetn,
    sig_push_err2wsc_reg,
    E,
    m_axis_updt_sts_tready,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    sig_data2mmap_valid3,
    m_axi_sg_awready,
    s_axis_updt_cmd_tvalid,
    s_axis_s2mm_tlast,
    m_axi_sg_bresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] );
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [27:0]m_axi_sg_awaddr;
  output sig_init_done;
  output s_axis_updt_cmd_tready;
  output sig_init_done_0;
  output sig_init_done_1;
  output sig_init_done_2;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output m_axi_sg_bready;
  output s_axis_s2mm_tready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  input m_axi_sg_aclk;
  input sig_stream_rst;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input sig_init_done_reg_1;
  input sig_init_done_reg_2;
  input m_axi_sg_aresetn;
  input sig_push_err2wsc_reg;
  input [0:0]E;
  input m_axis_updt_sts_tready;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input sig_data2mmap_valid3;
  input m_axi_sg_awready;
  input s_axis_updt_cmd_tvalid;
  input s_axis_s2mm_tlast;
  input [1:0]m_axi_sg_bresp;
  input [26:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;

  wire [0:0]E;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire I_ADDR_CNTL_n_32;
  wire I_CMD_STATUS_n_12;
  wire I_CMD_STATUS_n_13;
  wire I_CMD_STATUS_n_14;
  wire I_CMD_STATUS_n_15;
  wire I_CMD_STATUS_n_16;
  wire I_CMD_STATUS_n_17;
  wire I_CMD_STATUS_n_18;
  wire I_CMD_STATUS_n_19;
  wire I_CMD_STATUS_n_20;
  wire I_CMD_STATUS_n_21;
  wire I_CMD_STATUS_n_22;
  wire I_CMD_STATUS_n_23;
  wire I_CMD_STATUS_n_24;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_MSTR_SCC_n_10;
  wire I_MSTR_SCC_n_11;
  wire I_MSTR_SCC_n_12;
  wire I_MSTR_SCC_n_13;
  wire I_MSTR_SCC_n_14;
  wire I_MSTR_SCC_n_15;
  wire I_MSTR_SCC_n_16;
  wire I_MSTR_SCC_n_17;
  wire I_MSTR_SCC_n_18;
  wire I_MSTR_SCC_n_19;
  wire I_MSTR_SCC_n_2;
  wire I_MSTR_SCC_n_20;
  wire I_MSTR_SCC_n_21;
  wire I_MSTR_SCC_n_22;
  wire I_MSTR_SCC_n_23;
  wire I_MSTR_SCC_n_24;
  wire I_MSTR_SCC_n_25;
  wire I_MSTR_SCC_n_26;
  wire I_MSTR_SCC_n_27;
  wire I_MSTR_SCC_n_28;
  wire I_MSTR_SCC_n_29;
  wire I_MSTR_SCC_n_3;
  wire I_MSTR_SCC_n_30;
  wire I_MSTR_SCC_n_31;
  wire I_MSTR_SCC_n_32;
  wire I_MSTR_SCC_n_4;
  wire I_MSTR_SCC_n_6;
  wire I_MSTR_SCC_n_7;
  wire I_MSTR_SCC_n_8;
  wire I_MSTR_SCC_n_9;
  wire I_WR_DATA_CNTL_n_10;
  wire I_WR_DATA_CNTL_n_6;
  wire I_WR_STATUS_CNTLR_n_11;
  wire I_WR_STATUS_CNTLR_n_4;
  wire [26:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire m_axis_updt_sts_tready;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2mstr_cmd_ready;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_coelsc_okay_reg;
  wire sig_coelsc_tag_reg0;
  wire sig_data2mmap_valid3;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire [0:0]sig_dbeat_cntr;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_load_input_cmd;
  wire sig_mstr2data_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_push_err2wsc_reg;
  wire sig_push_to_wsc;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire [6:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

  design_1_axi_dma_0_0_axi_sg_addr_cntl__parameterized0 I_ADDR_CNTL
       (.E(E),
        .Q({I_MSTR_SCC_n_6,I_MSTR_SCC_n_7,I_MSTR_SCC_n_8,I_MSTR_SCC_n_9,I_MSTR_SCC_n_10,I_MSTR_SCC_n_11,I_MSTR_SCC_n_12,I_MSTR_SCC_n_13,I_MSTR_SCC_n_14,I_MSTR_SCC_n_15,I_MSTR_SCC_n_16,I_MSTR_SCC_n_17,I_MSTR_SCC_n_18,I_MSTR_SCC_n_19,I_MSTR_SCC_n_20,I_MSTR_SCC_n_21,I_MSTR_SCC_n_22,I_MSTR_SCC_n_23,I_MSTR_SCC_n_24,I_MSTR_SCC_n_25,I_MSTR_SCC_n_26,I_MSTR_SCC_n_27,I_MSTR_SCC_n_28,I_MSTR_SCC_n_29,I_MSTR_SCC_n_30,I_MSTR_SCC_n_31,I_MSTR_SCC_n_32}),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2mstr_cmd_ready(sig_addr2mstr_cmd_ready),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_addr_valid_reg_reg_0(I_MSTR_SCC_n_4),
        .sig_addr_valid_reg_reg_1(sig_push_err2wsc_reg),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_ADDR_CNTL_n_32),
        .\sig_next_addr_reg_reg[3]_0 (I_MSTR_SCC_n_2),
        .sig_posted_to_axi_2_reg_0(I_MSTR_SCC_n_3),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  design_1_axi_dma_0_0_axi_sg_cmd_status I_CMD_STATUS
       (.D({sig_coelsc_okay_reg,sig_wsc2stat_status}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (sig_push_err2wsc_reg),
        .Q({I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] (E),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (I_ADDR_CNTL_n_32),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid(s_axis_updt_cmd_tvalid),
        .sig_addr2mstr_cmd_ready(sig_addr2mstr_cmd_ready),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_coelsc_tag_reg0(sig_coelsc_tag_reg0),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg(sig_init_done_reg),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
  design_1_axi_dma_0_0_axi_sg_scc_wr I_MSTR_SCC
       (.Q({I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39}),
        .SR(I_WR_DATA_CNTL_n_6),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2addr_valid1_reg_0(I_MSTR_SCC_n_3),
        .\sig_cmd_addr_reg_reg[31]_0 ({I_MSTR_SCC_n_6,I_MSTR_SCC_n_7,I_MSTR_SCC_n_8,I_MSTR_SCC_n_9,I_MSTR_SCC_n_10,I_MSTR_SCC_n_11,I_MSTR_SCC_n_12,I_MSTR_SCC_n_13,I_MSTR_SCC_n_14,I_MSTR_SCC_n_15,I_MSTR_SCC_n_16,I_MSTR_SCC_n_17,I_MSTR_SCC_n_18,I_MSTR_SCC_n_19,I_MSTR_SCC_n_20,I_MSTR_SCC_n_21,I_MSTR_SCC_n_22,I_MSTR_SCC_n_23,I_MSTR_SCC_n_24,I_MSTR_SCC_n_25,I_MSTR_SCC_n_26,I_MSTR_SCC_n_27,I_MSTR_SCC_n_28,I_MSTR_SCC_n_29,I_MSTR_SCC_n_30,I_MSTR_SCC_n_31,I_MSTR_SCC_n_32}),
        .\sig_cmd_addr_reg_reg[3]_0 (I_MSTR_SCC_n_2),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_push_err2wsc_reg),
        .sig_posted_to_axi_2_reg_0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .sig_stream_rst(sig_stream_rst),
        .sm_set_error_reg_0(I_MSTR_SCC_n_4));
  design_1_axi_dma_0_0_axi_sg_wrdata_cntl I_WR_DATA_CNTL
       (.D(I_WR_STATUS_CNTLR_n_11),
        .\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 (I_WR_STATUS_CNTLR_n_4),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .Q(sig_dbeat_cntr),
        .SR(I_WR_DATA_CNTL_n_6),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .out(sig_addr2data_addr_posted),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_data2mmap_valid3(sig_data2mmap_valid3),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_dqual_reg_empty_reg_0(I_WR_DATA_CNTL_n_10),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_push_err2wsc_reg_0(sig_push_err2wsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ));
  design_1_axi_dma_0_0_axi_sg_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({sig_coelsc_okay_reg,sig_wsc2stat_status}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .FIFO_Full_reg(I_WR_STATUS_CNTLR_n_4),
        .Q(sig_dbeat_cntr),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_coelsc_tag_reg0(sig_coelsc_tag_reg0),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .\sig_dbeat_cntr_reg[0] (I_WR_STATUS_CNTLR_n_11),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_reg(sig_init_done_reg_1),
        .sig_init_done_reg_0(sig_init_done_reg_2),
        .sig_next_calc_error_reg_reg(I_WR_DATA_CNTL_n_10),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_sg_scc" *) 
module design_1_axi_dma_0_0_axi_sg_scc
   (sig_cmd_reg_empty,
    sig_mstr2addr_cmd_valid,
    sig_cmd_burst_reg,
    sm_set_error_reg_0,
    sm_set_error,
    \sig_cmd_addr_reg_reg[31]_0 ,
    \sig_cmd_addr_reg_reg[6]_0 ,
    sig_load_input_cmd,
    m_axi_sg_aclk,
    sig_btt_is_zero,
    Q,
    sm_set_error_reg_1);
  output sig_cmd_reg_empty;
  output sig_mstr2addr_cmd_valid;
  output [0:0]sig_cmd_burst_reg;
  output sm_set_error_reg_0;
  output sm_set_error;
  output [25:0]\sig_cmd_addr_reg_reg[31]_0 ;
  input \sig_cmd_addr_reg_reg[6]_0 ;
  input sig_load_input_cmd;
  input m_axi_sg_aclk;
  input sig_btt_is_zero;
  input [26:0]Q;
  input sm_set_error_reg_1;

  wire [26:0]Q;
  wire m_axi_sg_aclk;
  wire sig_btt_is_zero;
  wire sig_btt_is_zero_reg;
  wire [25:0]\sig_cmd_addr_reg_reg[31]_0 ;
  wire \sig_cmd_addr_reg_reg[6]_0 ;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_load_input_cmd;
  wire sig_mstr2addr_cmd_valid;
  wire sm_set_error;
  wire sm_set_error_i_1_n_0;
  wire sm_set_error_reg_0;
  wire sm_set_error_reg_1;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(sm_set_error),
        .O(sm_set_error_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_is_zero_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_btt_is_zero),
        .Q(sig_btt_is_zero_reg),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE sig_cmd2addr_valid1_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b1),
        .Q(sig_mstr2addr_cmd_valid),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[5]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [4]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[6]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [5]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[7]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [6]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[8]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [7]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[9]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [8]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[10]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [9]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[11]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [10]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[12]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [11]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[13]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [12]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[14]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [13]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[15]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [14]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[16]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [15]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[17]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [16]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[18]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [17]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[19]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [18]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[20]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [19]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[21]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [20]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[22]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [21]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[23]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [22]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[24]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [23]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[25]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [24]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[26]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [25]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[1]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [0]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[2]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [1]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[3]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [2]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[4]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [3]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[0]),
        .Q(sig_cmd_burst_reg),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(sig_cmd_reg_empty),
        .S(\sig_cmd_addr_reg_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sm_set_error_i_1
       (.I0(sig_btt_is_zero_reg),
        .I1(sm_set_error),
        .O(sm_set_error_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_set_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sm_set_error_i_1_n_0),
        .Q(sm_set_error),
        .R(sm_set_error_reg_1));
endmodule

(* ORIG_REF_NAME = "axi_sg_scc_wr" *) 
module design_1_axi_dma_0_0_axi_sg_scc_wr
   (sig_cmd_reg_empty,
    sig_mstr2data_cmd_valid,
    \sig_cmd_addr_reg_reg[3]_0 ,
    sig_cmd2addr_valid1_reg_0,
    sm_set_error_reg_0,
    sig_calc2dm_calc_err,
    \sig_cmd_addr_reg_reg[31]_0 ,
    SR,
    sig_load_input_cmd,
    m_axi_sg_aclk,
    sig_btt_is_zero,
    Q,
    sig_posted_to_axi_2_reg,
    sig_posted_to_axi_2_reg_0,
    sig_addr2wsc_cmd_fifo_empty,
    sig_stream_rst);
  output sig_cmd_reg_empty;
  output sig_mstr2data_cmd_valid;
  output \sig_cmd_addr_reg_reg[3]_0 ;
  output sig_cmd2addr_valid1_reg_0;
  output sm_set_error_reg_0;
  output sig_calc2dm_calc_err;
  output [26:0]\sig_cmd_addr_reg_reg[31]_0 ;
  input [0:0]SR;
  input sig_load_input_cmd;
  input m_axi_sg_aclk;
  input sig_btt_is_zero;
  input [27:0]Q;
  input sig_posted_to_axi_2_reg;
  input sig_posted_to_axi_2_reg_0;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_stream_rst;

  wire [27:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_btt_is_zero_reg_reg_n_0;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2addr_valid1_reg_0;
  wire [26:0]\sig_cmd_addr_reg_reg[31]_0 ;
  wire \sig_cmd_addr_reg_reg[3]_0 ;
  wire sig_cmd_reg_empty;
  wire sig_load_input_cmd;
  wire sig_mstr2data_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_stream_rst;
  wire sm_set_error_i_1_n_0;
  wire sm_set_error_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__0
       (.I0(sig_calc2dm_calc_err),
        .O(sm_set_error_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_is_zero_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_btt_is_zero),
        .Q(sig_btt_is_zero_reg_reg_n_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid1_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b1),
        .Q(sig_mstr2data_cmd_valid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[6]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[7]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[8]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[9]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[10]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[11]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[12]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[13]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[14]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[15]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[16]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[17]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[18]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[19]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[20]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[21]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[22]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[23]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[24]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[25]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[26]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[27]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[0]),
        .Q(\sig_cmd_addr_reg_reg[3]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[1]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[2]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[3]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[4]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[5]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [4]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(sig_cmd_reg_empty),
        .S(SR));
  LUT4 #(
    .INIT(16'h0800)) 
    sig_posted_to_axi_2_i_1__0
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_posted_to_axi_2_reg),
        .I2(sig_posted_to_axi_2_reg_0),
        .I3(sig_addr2wsc_cmd_fifo_empty),
        .O(sig_cmd2addr_valid1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sm_set_error_i_1
       (.I0(sig_btt_is_zero_reg_reg_n_0),
        .I1(sig_calc2dm_calc_err),
        .O(sm_set_error_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_set_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sm_set_error_i_1_n_0),
        .Q(sig_calc2dm_calc_err),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_cmdsts_if" *) 
module design_1_axi_dma_0_0_axi_sg_updt_cmdsts_if
   (updt_decerr,
    updt_interr,
    updt_slverr,
    s_axis_updt_cmd_tvalid,
    updt_done_reg_0,
    ch1_updt_ioc_irq_set0,
    s_axis_updt_cmd_tvalid_reg_0,
    updt_done_reg_1,
    updt_error_reg_0,
    updt_error_reg_1,
    SR,
    updt_decerr_i,
    m_axi_sg_aclk,
    updt_interr_i,
    updt_slverr_i,
    s_axis_updt_cmd_tvalid_reg_1,
    updt_done_reg_2,
    ch1_updt_ioc,
    s_axis_updt_cmd_tready,
    \GEN_CH1_UPDATE.ch1_active_i_i_2 ,
    \ftch_cs[0]_i_2 ,
    mm2s_dmacr,
    mm2s_stop_i);
  output updt_decerr;
  output updt_interr;
  output updt_slverr;
  output s_axis_updt_cmd_tvalid;
  output updt_done_reg_0;
  output ch1_updt_ioc_irq_set0;
  output [0:0]s_axis_updt_cmd_tvalid_reg_0;
  output updt_done_reg_1;
  output updt_error_reg_0;
  output updt_error_reg_1;
  input [0:0]SR;
  input updt_decerr_i;
  input m_axi_sg_aclk;
  input updt_interr_i;
  input updt_slverr_i;
  input s_axis_updt_cmd_tvalid_reg_1;
  input updt_done_reg_2;
  input ch1_updt_ioc;
  input s_axis_updt_cmd_tready;
  input \GEN_CH1_UPDATE.ch1_active_i_i_2 ;
  input \ftch_cs[0]_i_2 ;
  input [0:0]mm2s_dmacr;
  input mm2s_stop_i;

  wire \GEN_CH1_UPDATE.ch1_active_i_i_2 ;
  wire [0:0]SR;
  wire ch1_updt_ioc;
  wire ch1_updt_ioc_irq_set0;
  wire \ftch_cs[0]_i_2 ;
  wire m_axi_sg_aclk;
  wire [0:0]mm2s_dmacr;
  wire mm2s_stop_i;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid;
  wire [0:0]s_axis_updt_cmd_tvalid_reg_0;
  wire s_axis_updt_cmd_tvalid_reg_1;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done_reg_0;
  wire updt_done_reg_1;
  wire updt_done_reg_2;
  wire updt_error_i_1_n_0;
  wire updt_error_reg_0;
  wire updt_error_reg_1;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_3 
       (.I0(updt_done_reg_0),
        .I1(\GEN_CH1_UPDATE.ch1_active_i_i_2 ),
        .O(updt_done_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1 
       (.I0(updt_done_reg_0),
        .I1(ch1_updt_ioc),
        .O(ch1_updt_ioc_irq_set0));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0 
       (.I0(s_axis_updt_cmd_tvalid),
        .I1(s_axis_updt_cmd_tready),
        .O(s_axis_updt_cmd_tvalid_reg_0));
  LUT4 #(
    .INIT(16'h0010)) 
    \ftch_cs[0]_i_5 
       (.I0(updt_error_reg_1),
        .I1(\ftch_cs[0]_i_2 ),
        .I2(mm2s_dmacr),
        .I3(mm2s_stop_i),
        .O(updt_error_reg_0));
  FDRE s_axis_updt_cmd_tvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axis_updt_cmd_tvalid_reg_1),
        .Q(s_axis_updt_cmd_tvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    updt_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_decerr_i),
        .Q(updt_decerr),
        .R(SR));
  FDRE updt_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_done_reg_2),
        .Q(updt_done_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    updt_error_i_1
       (.I0(updt_slverr),
        .I1(updt_interr),
        .I2(updt_decerr),
        .I3(updt_error_reg_1),
        .O(updt_error_i_1_n_0));
  FDRE updt_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_error_i_1_n_0),
        .Q(updt_error_reg_1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    updt_interr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_interr_i),
        .Q(updt_interr),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    updt_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_slverr_i),
        .Q(updt_slverr),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_mngr" *) 
module design_1_axi_dma_0_0_axi_sg_updt_mngr
   (\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ,
    \GEN_CH2_UPDATE.ch2_active_i_reg ,
    ch1_updt_active,
    mm2s_updt_idle,
    s_axis_updt_cmd_tvalid,
    updt_done,
    updt_error,
    s_axis_updt_cmd_tvalid_reg,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ,
    mm2s_dma_decerr_set,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ,
    mm2s_dma_slverr_set,
    mm2s_dma_interr_set,
    s2mm_dma_decerr_set,
    s2mm_dma_slverr_set,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ,
    s2mm_dma_interr_set,
    updt_error_reg,
    s2mm_all_idle,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ,
    Q,
    \updt_error_addr_reg[31] ,
    SR,
    m_axi_sg_aclk,
    ch2_updt_ioc_irq_set0,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    updt_done_reg,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    service_ch29_out__0,
    m_axi_sg_aresetn,
    service_ch111_out__0,
    E,
    ch1_updt_ioc,
    s_axis_updt_cmd_tready,
    ftch_error_capture,
    \ftch_cs[0]_i_2 ,
    mm2s_dmacr,
    mm2s_stop_i,
    \GEN_CH2_UPDATE.ch2_updt_idle_reg ,
    cmnds_queued_shift,
    s2mm_cs,
    s2mm_ftch_idle,
    s2mm_ns0__2,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    \update_address_reg[31] ,
    ch1_dma_interr,
    ch1_dma_slverr,
    ch1_dma_decerr,
    ch2_dma_interr,
    ch2_dma_slverr,
    ch2_dma_decerr);
  output \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  output \GEN_CH2_UPDATE.ch2_active_i_reg ;
  output ch1_updt_active;
  output mm2s_updt_idle;
  output s_axis_updt_cmd_tvalid;
  output updt_done;
  output updt_error;
  output [0:0]s_axis_updt_cmd_tvalid_reg;
  output [0:0]\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  output mm2s_dma_decerr_set;
  output \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  output mm2s_dma_slverr_set;
  output mm2s_dma_interr_set;
  output s2mm_dma_decerr_set;
  output s2mm_dma_slverr_set;
  output \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ;
  output s2mm_dma_interr_set;
  output updt_error_reg;
  output s2mm_all_idle;
  output \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  output [26:0]Q;
  output [25:0]\updt_error_addr_reg[31] ;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input ch2_updt_ioc_irq_set0;
  input updt_decerr_i;
  input updt_interr_i;
  input updt_slverr_i;
  input updt_done_reg;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input service_ch29_out__0;
  input m_axi_sg_aresetn;
  input service_ch111_out__0;
  input [0:0]E;
  input ch1_updt_ioc;
  input s_axis_updt_cmd_tready;
  input ftch_error_capture;
  input \ftch_cs[0]_i_2 ;
  input [0:0]mm2s_dmacr;
  input mm2s_stop_i;
  input \GEN_CH2_UPDATE.ch2_updt_idle_reg ;
  input [0:0]cmnds_queued_shift;
  input [0:0]s2mm_cs;
  input s2mm_ftch_idle;
  input s2mm_ns0__2;
  input dma_interr_reg;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input [25:0]\update_address_reg[31] ;
  input ch1_dma_interr;
  input ch1_dma_slverr;
  input ch1_dma_decerr;
  input ch2_dma_interr;
  input ch2_dma_slverr;
  input ch2_dma_decerr;

  wire [0:0]E;
  wire [0:0]\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_active_i_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_idle_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ;
  wire I_UPDT_CMDSTS_IF_n_7;
  wire I_UPDT_SG_n_18;
  wire [26:0]Q;
  wire [0:0]SR;
  wire ch1_dma_decerr;
  wire ch1_dma_interr;
  wire ch1_dma_slverr;
  wire ch1_updt_active;
  wire ch1_updt_ioc;
  wire ch1_updt_ioc_irq_set0;
  wire ch2_dma_decerr;
  wire ch2_dma_interr;
  wire ch2_dma_slverr;
  wire ch2_updt_ioc_irq_set0;
  wire [0:0]cmnds_queued_shift;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \ftch_cs[0]_i_2 ;
  wire ftch_error_capture;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_dma_decerr_set;
  wire mm2s_dma_interr_set;
  wire mm2s_dma_slverr_set;
  wire [0:0]mm2s_dmacr;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire mm2s_updt_idle;
  wire s2mm_all_idle;
  wire [0:0]s2mm_cs;
  wire s2mm_dma_decerr_set;
  wire s2mm_dma_interr_set;
  wire s2mm_dma_slverr_set;
  wire s2mm_ftch_idle;
  wire s2mm_ns0__2;
  wire s2mm_scndry_resetn;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid;
  wire [0:0]s_axis_updt_cmd_tvalid_reg;
  wire service_ch111_out__0;
  wire service_ch29_out__0;
  wire [25:0]\update_address_reg[31] ;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_done_reg;
  wire updt_error;
  wire [25:0]\updt_error_addr_reg[31] ;
  wire updt_error_reg;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

  design_1_axi_dma_0_0_axi_sg_updt_cmdsts_if I_UPDT_CMDSTS_IF
       (.\GEN_CH1_UPDATE.ch1_active_i_i_2 (\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .SR(SR),
        .ch1_updt_ioc(ch1_updt_ioc),
        .ch1_updt_ioc_irq_set0(ch1_updt_ioc_irq_set0),
        .\ftch_cs[0]_i_2 (\ftch_cs[0]_i_2 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_stop_i(mm2s_stop_i),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid(s_axis_updt_cmd_tvalid),
        .s_axis_updt_cmd_tvalid_reg_0(s_axis_updt_cmd_tvalid_reg),
        .s_axis_updt_cmd_tvalid_reg_1(I_UPDT_SG_n_18),
        .updt_decerr(updt_decerr),
        .updt_decerr_i(updt_decerr_i),
        .updt_done_reg_0(updt_done),
        .updt_done_reg_1(I_UPDT_CMDSTS_IF_n_7),
        .updt_done_reg_2(updt_done_reg),
        .updt_error_reg_0(updt_error_reg),
        .updt_error_reg_1(updt_error),
        .updt_interr(updt_interr),
        .updt_interr_i(updt_interr_i),
        .updt_slverr(updt_slverr),
        .updt_slverr_i(updt_slverr_i));
  design_1_axi_dma_0_0_axi_sg_updt_sm I_UPDT_SG
       (.E(E),
        .\GEN_CH1_UPDATE.ch1_active_i_reg_0 (ch1_updt_active),
        .\GEN_CH1_UPDATE.ch1_active_i_reg_1 (I_UPDT_CMDSTS_IF_n_7),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 (\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 (mm2s_dma_decerr_set),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_2 (\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 (mm2s_dma_interr_set),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_1 (\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 (mm2s_dma_slverr_set),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_1 (\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_active_i_reg_0 (\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 (s2mm_dma_decerr_set),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 (\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 (s2mm_dma_interr_set),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1 (\GEN_CH2_UPDATE.ch2_dma_interr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 (s2mm_dma_slverr_set),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 (\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 (\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_idle_reg_0 (\GEN_CH2_UPDATE.ch2_updt_idle_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 (\GEN_CH2_UPDATE.ch2_updt_interr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0 (\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 (\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ),
        .Q(Q),
        .SR(SR),
        .ch1_dma_decerr(ch1_dma_decerr),
        .ch1_dma_interr(ch1_dma_interr),
        .ch1_dma_slverr(ch1_dma_slverr),
        .ch1_updt_ioc_irq_set0(ch1_updt_ioc_irq_set0),
        .ch2_dma_decerr(ch2_dma_decerr),
        .ch2_dma_interr(ch2_dma_interr),
        .ch2_dma_slverr(ch2_dma_slverr),
        .ch2_updt_ioc_irq_set0(ch2_updt_ioc_irq_set0),
        .cmnds_queued_shift(cmnds_queued_shift),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_decerr_reg_0(dma_decerr_reg_0),
        .dma_interr_reg(dma_interr_reg),
        .dma_interr_reg_0(dma_interr_reg_0),
        .dma_slverr_reg(dma_slverr_reg),
        .dma_slverr_reg_0(dma_slverr_reg_0),
        .ftch_error_capture(ftch_error_capture),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_updt_idle(mm2s_updt_idle),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_cs(s2mm_cs),
        .s2mm_ftch_idle(s2mm_ftch_idle),
        .s2mm_ns0__2(s2mm_ns0__2),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid(s_axis_updt_cmd_tvalid),
        .service_ch111_out__0(service_ch111_out__0),
        .service_ch29_out__0(service_ch29_out__0),
        .\update_address_reg[31]_0 (\update_address_reg[31] ),
        .\updt_cs_reg[0]_0 (I_UPDT_SG_n_18),
        .\updt_cs_reg[1]_0 (updt_done),
        .updt_decerr(updt_decerr),
        .\updt_error_addr_reg[31]_0 (\updt_error_addr_reg[31] ),
        .\updt_error_addr_reg[6]_0 (updt_error),
        .updt_interr(updt_interr),
        .updt_slverr(updt_slverr));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_q_mngr" *) 
module design_1_axi_dma_0_0_axi_sg_updt_q_mngr
   (E,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg ,
    sts2_queue_full,
    sts_queue_full,
    ch1_updt_ioc,
    ch1_dma_interr,
    ch1_dma_slverr,
    ch1_dma_decerr,
    ch2_dma_interr,
    ch2_dma_slverr,
    ch2_dma_decerr,
    service_ch111_out__0,
    service_ch29_out__0,
    ch2_updt_ioc_irq_set0,
    sig_data2mmap_valid3,
    s_axis_s2mm_tlast,
    m_axi_sg_wdata,
    Q,
    SR,
    m_axi_sg_aclk,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ,
    ch1_updt_active,
    updt_ioc_reg,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    mm2s_dma_interr_set,
    mm2s_dma_slverr_set,
    mm2s_dma_decerr_set,
    updt2_ioc_reg,
    s2mm_dma_interr_set,
    s2mm_dma_slverr_set,
    s2mm_dma_decerr_set,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg ,
    updt_done,
    s_axis_s2mm_tready,
    sig_data2all_tlast_error,
    s_axis_s2mm_updtsts_tvalid,
    s_axis_mm2s_updtsts_tvalid,
    s_axis_s2mm_updtptr_tvalid,
    m_axi_sg_aresetn,
    s_axis_mm2s_updtptr_tvalid,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6] ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0] ,
    s_axis_s2mm_updtsts_tdata,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0] ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] );
  output [0:0]E;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg ;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg ;
  output sts2_queue_full;
  output sts_queue_full;
  output ch1_updt_ioc;
  output ch1_dma_interr;
  output ch1_dma_slverr;
  output ch1_dma_decerr;
  output ch2_dma_interr;
  output ch2_dma_slverr;
  output ch2_dma_decerr;
  output service_ch111_out__0;
  output service_ch29_out__0;
  output ch2_updt_ioc_irq_set0;
  output sig_data2mmap_valid3;
  output s_axis_s2mm_tlast;
  output [31:0]m_axi_sg_wdata;
  output [25:0]Q;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ;
  input ch1_updt_active;
  input updt_ioc_reg;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input mm2s_dma_interr_set;
  input mm2s_dma_slverr_set;
  input mm2s_dma_decerr_set;
  input updt2_ioc_reg;
  input s2mm_dma_interr_set;
  input s2mm_dma_slverr_set;
  input s2mm_dma_decerr_set;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  input updt_done;
  input s_axis_s2mm_tready;
  input sig_data2all_tlast_error;
  input s_axis_s2mm_updtsts_tvalid;
  input s_axis_mm2s_updtsts_tvalid;
  input s_axis_s2mm_updtptr_tvalid;
  input m_axi_sg_aresetn;
  input s_axis_mm2s_updtptr_tvalid;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] ;
  input [25:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ;
  input [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6] ;
  input [25:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ;
  input [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0] ;
  input [19:0]s_axis_s2mm_updtsts_tdata;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0] ;
  input [30:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] ;

  wire [0:0]E;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  wire [25:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0] ;
  wire [30:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0] ;
  wire [25:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire ch1_dma_decerr;
  wire ch1_dma_interr;
  wire ch1_dma_slverr;
  wire ch1_updt_active;
  wire ch1_updt_ioc;
  wire ch2_dma_decerr;
  wire ch2_dma_interr;
  wire ch2_dma_slverr;
  wire ch2_updt_ioc_irq_set0;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_wdata;
  wire mm2s_dma_decerr_set;
  wire mm2s_dma_interr_set;
  wire mm2s_dma_slverr_set;
  wire mm2s_scndry_resetn;
  wire s2mm_dma_decerr_set;
  wire s2mm_dma_interr_set;
  wire s2mm_dma_slverr_set;
  wire s2mm_scndry_resetn;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_mm2s_updtsts_tvalid;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [19:0]s_axis_s2mm_updtsts_tdata;
  wire s_axis_s2mm_updtsts_tvalid;
  wire service_ch111_out__0;
  wire service_ch29_out__0;
  wire sig_data2all_tlast_error;
  wire sig_data2mmap_valid3;
  wire sts2_queue_full;
  wire sts_queue_full;
  wire updt2_ioc_reg;
  wire updt_done;
  wire updt_ioc_reg;

  design_1_axi_dma_0_0_axi_sg_updt_queue \GEN_QUEUE.I_UPDT_DESC_QUEUE 
       (.E(E),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg (\GEN_CH1_UPDATE.ch1_updt_idle_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ),
        .Q(Q),
        .SR(SR),
        .ch1_dma_decerr(ch1_dma_decerr),
        .ch1_dma_interr(ch1_dma_interr),
        .ch1_dma_slverr(ch1_dma_slverr),
        .ch1_updt_active(ch1_updt_active),
        .ch1_updt_ioc(ch1_updt_ioc),
        .ch2_dma_decerr(ch2_dma_decerr),
        .ch2_dma_interr(ch2_dma_interr),
        .ch2_dma_slverr(ch2_dma_slverr),
        .ch2_updt_ioc_irq_set0(ch2_updt_ioc_irq_set0),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .mm2s_dma_decerr_set(mm2s_dma_decerr_set),
        .mm2s_dma_interr_set(mm2s_dma_interr_set),
        .mm2s_dma_slverr_set(mm2s_dma_slverr_set),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .s2mm_dma_decerr_set(s2mm_dma_decerr_set),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dma_slverr_set(s2mm_dma_slverr_set),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_mm2s_updtsts_tvalid(s_axis_mm2s_updtsts_tvalid),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .s_axis_s2mm_updtsts_tdata(s_axis_s2mm_updtsts_tdata),
        .s_axis_s2mm_updtsts_tvalid(s_axis_s2mm_updtsts_tvalid),
        .service_ch111_out__0(service_ch111_out__0),
        .service_ch29_out__0(service_ch29_out__0),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_data2mmap_valid3(sig_data2mmap_valid3),
        .sts2_queue_full(sts2_queue_full),
        .sts_queue_full(sts_queue_full),
        .updt2_ioc_reg_0(updt2_ioc_reg),
        .updt_done(updt_done),
        .updt_ioc_reg_0(updt_ioc_reg));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_queue" *) 
module design_1_axi_dma_0_0_axi_sg_updt_queue
   (E,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg_0 ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ,
    sts2_queue_full,
    sts_queue_full,
    ch1_updt_ioc,
    ch1_dma_interr,
    ch1_dma_slverr,
    ch1_dma_decerr,
    ch2_dma_interr,
    ch2_dma_slverr,
    ch2_dma_decerr,
    service_ch111_out__0,
    service_ch29_out__0,
    ch2_updt_ioc_irq_set0,
    sig_data2mmap_valid3,
    s_axis_s2mm_tlast,
    m_axi_sg_wdata,
    Q,
    SR,
    m_axi_sg_aclk,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ,
    ch1_updt_active,
    updt_ioc_reg_0,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    mm2s_dma_interr_set,
    mm2s_dma_slverr_set,
    mm2s_dma_decerr_set,
    updt2_ioc_reg_0,
    s2mm_dma_interr_set,
    s2mm_dma_slverr_set,
    s2mm_dma_decerr_set,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg ,
    updt_done,
    s_axis_s2mm_tready,
    sig_data2all_tlast_error,
    s_axis_s2mm_updtsts_tvalid,
    s_axis_mm2s_updtsts_tvalid,
    s_axis_s2mm_updtptr_tvalid,
    m_axi_sg_aresetn,
    s_axis_mm2s_updtptr_tvalid,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ,
    s_axis_s2mm_updtsts_tdata,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 );
  output [0:0]E;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg_0 ;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ;
  output sts2_queue_full;
  output sts_queue_full;
  output ch1_updt_ioc;
  output ch1_dma_interr;
  output ch1_dma_slverr;
  output ch1_dma_decerr;
  output ch2_dma_interr;
  output ch2_dma_slverr;
  output ch2_dma_decerr;
  output service_ch111_out__0;
  output service_ch29_out__0;
  output ch2_updt_ioc_irq_set0;
  output sig_data2mmap_valid3;
  output s_axis_s2mm_tlast;
  output [31:0]m_axi_sg_wdata;
  output [25:0]Q;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ;
  input ch1_updt_active;
  input updt_ioc_reg_0;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input mm2s_dma_interr_set;
  input mm2s_dma_slverr_set;
  input mm2s_dma_decerr_set;
  input updt2_ioc_reg_0;
  input s2mm_dma_interr_set;
  input s2mm_dma_slverr_set;
  input s2mm_dma_decerr_set;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  input updt_done;
  input s_axis_s2mm_tready;
  input sig_data2all_tlast_error;
  input s_axis_s2mm_updtsts_tvalid;
  input s_axis_mm2s_updtsts_tvalid;
  input s_axis_s2mm_updtptr_tvalid;
  input m_axi_sg_aresetn;
  input s_axis_mm2s_updtptr_tvalid;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ;
  input [25:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ;
  input [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ;
  input [25:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 ;
  input [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ;
  input [19:0]s_axis_s2mm_updtsts_tdata;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ;
  input [30:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_pntr_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_pntr_cs[1]_i_2_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[0] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[10] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[11] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[12] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[13] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[14] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[15] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[16] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[17] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[18] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[19] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[1] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[20] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[21] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[22] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[23] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[24] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[25] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[28] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[29] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[2] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[30] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[31] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[3] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[4] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[5] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[6] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[7] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[8] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[9] ;
  wire [25:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ;
  wire [30:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0 ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_empty_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[0] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[10] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[11] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[12] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[13] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[1] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[26] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[27] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[28] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[29] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[2] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[30] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[31] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[3] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[4] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[5] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[6] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[7] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[8] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[9] ;
  wire [25:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire ch1_dma_decerr;
  wire ch1_dma_interr;
  wire ch1_dma_slverr;
  wire ch1_updt_active;
  wire ch1_updt_ioc;
  wire ch2_dma_decerr;
  wire ch2_dma_interr;
  wire ch2_dma_slverr;
  wire ch2_updt_ioc;
  wire ch2_updt_ioc_irq_set0;
  wire dma2_decerr_i_1_n_0;
  wire dma2_interr_i_1_n_0;
  wire dma2_slverr_i_1_n_0;
  wire dma_decerr_i_1_n_0;
  wire dma_interr_i_1_n_0;
  wire dma_slverr_i_1_n_0;
  wire follower_empty_mm2s;
  wire follower_empty_s2mm;
  wire follower_full_mm2s;
  wire follower_full_s2mm;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_wdata;
  wire mm2s_dma_decerr_set;
  wire mm2s_dma_interr_set;
  wire mm2s_dma_slverr_set;
  wire mm2s_scndry_resetn;
  wire p_0_in;
  wire [1:0]pntr_cs;
  wire [1:0]pntr_ns;
  wire [31:6]ptr2_queue_dout;
  wire ptr2_queue_empty;
  wire [31:6]ptr_queue_dout;
  wire [31:6]ptr_queue_dout_int;
  wire ptr_queue_empty;
  wire ptr_queue_empty_int__1;
  wire s2mm_dma_decerr_set;
  wire s2mm_dma_interr_set;
  wire s2mm_dma_slverr_set;
  wire s2mm_scndry_resetn;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_mm2s_updtsts_tvalid;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [19:0]s_axis_s2mm_updtsts_tdata;
  wire s_axis_s2mm_updtsts_tvalid;
  wire service_ch111_out__0;
  wire service_ch29_out__0;
  wire sig_data2all_tlast_error;
  wire sig_data2mmap_valid3;
  wire [31:0]sts2_queue_dout;
  wire sts2_queue_empty;
  wire sts2_queue_full;
  wire sts2_rden;
  wire [32:0]sts_queue_dout;
  wire sts_queue_empty;
  wire sts_queue_full;
  wire sts_rden;
  wire updt2_ioc_i_1_n_0;
  wire updt2_ioc_reg_0;
  wire updt_active_d1;
  wire updt_active_d2;
  wire updt_curdesc0;
  wire updt_done;
  wire updt_ioc_i_1_n_0;
  wire updt_ioc_reg_0;
  wire write_curdesc_lsb_sm;
  wire writing_status;
  wire writing_status_d1;
  wire writing_status_re_ch1;
  wire writing_status_re_ch2;

  LUT4 #(
    .INIT(16'h00F8)) 
    \FSM_sequential_pntr_cs[0]_i_1 
       (.I0(ptr_queue_empty_int__1),
        .I1(pntr_cs[0]),
        .I2(\FSM_sequential_pntr_cs[0]_i_3_n_0 ),
        .I3(pntr_cs[1]),
        .O(pntr_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \FSM_sequential_pntr_cs[0]_i_2 
       (.I0(ptr_queue_empty),
        .I1(ch1_updt_active),
        .I2(ptr2_queue_empty),
        .I3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .O(ptr_queue_empty_int__1));
  LUT5 #(
    .INIT(32'h02020F02)) 
    \FSM_sequential_pntr_cs[0]_i_3 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I1(updt_active_d2),
        .I2(pntr_cs[0]),
        .I3(ch1_updt_active),
        .I4(updt_active_d1),
        .O(\FSM_sequential_pntr_cs[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFFF0070)) 
    \FSM_sequential_pntr_cs[1]_i_1 
       (.I0(\FSM_sequential_pntr_cs[1]_i_2_n_0 ),
        .I1(s_axis_s2mm_tready),
        .I2(pntr_cs[1]),
        .I3(pntr_cs[0]),
        .I4(write_curdesc_lsb_sm),
        .O(pntr_ns[1]));
  LUT6 #(
    .INIT(64'hEECCE000A000A000)) 
    \FSM_sequential_pntr_cs[1]_i_2 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[31] ),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[31] ),
        .I2(follower_full_mm2s),
        .I3(ch1_updt_active),
        .I4(follower_full_s2mm),
        .I5(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .O(\FSM_sequential_pntr_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000004044440040)) 
    \FSM_sequential_pntr_cs[1]_i_4 
       (.I0(pntr_cs[1]),
        .I1(pntr_cs[0]),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I3(ptr2_queue_empty),
        .I4(ch1_updt_active),
        .I5(ptr_queue_empty),
        .O(write_curdesc_lsb_sm));
  (* FSM_ENCODED_STATES = "read_curdesc_lsb:01,write_status:10,idle:00" *) 
  FDRE \FSM_sequential_pntr_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(pntr_ns[0]),
        .Q(pntr_cs[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "read_curdesc_lsb:01,write_status:10,idle:00" *) 
  FDRE \FSM_sequential_pntr_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(pntr_ns[1]),
        .Q(pntr_cs[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_3 
       (.I0(\GEN_CH1_UPDATE.ch1_updt_idle_reg ),
        .I1(follower_empty_mm2s),
        .I2(ptr_queue_empty),
        .O(service_ch111_out__0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_3 
       (.I0(\GEN_CH1_UPDATE.ch1_updt_idle_reg ),
        .I1(follower_empty_s2mm),
        .I2(ptr2_queue_empty),
        .O(service_ch29_out__0));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_2 
       (.I0(ch2_updt_ioc),
        .I1(updt_done),
        .O(ch2_updt_ioc_irq_set0));
  LUT6 #(
    .INIT(64'hFF8F8F8F8F8F8F8F)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 
       (.I0(follower_empty_mm2s),
        .I1(sts_queue_empty),
        .I2(m_axi_sg_aresetn),
        .I3(ch1_updt_active),
        .I4(follower_full_mm2s),
        .I5(s_axis_s2mm_tready),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1_n_0 ),
        .Q(follower_empty_mm2s),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00F02020F0F02020)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 
       (.I0(follower_empty_mm2s),
        .I1(sts_queue_empty),
        .I2(m_axi_sg_aresetn),
        .I3(ch1_updt_active),
        .I4(follower_full_mm2s),
        .I5(s_axis_s2mm_tready),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_n_0 ),
        .Q(follower_full_mm2s),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s[32]_i_1 
       (.I0(follower_empty_mm2s),
        .I1(sts_queue_empty),
        .O(sts_rden));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[0]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[10]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[11]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[12]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[13]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[14]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[15]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[16]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[17]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[18]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[19]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[1]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[20]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[21]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[22]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[23]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[24]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[25]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[28]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[29]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[2]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[30]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[31]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[32]),
        .Q(p_0_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[3]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[4]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[5]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[6]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[7]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[8]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[9]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [4]),
        .Q(ptr_queue_dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [5]),
        .Q(ptr_queue_dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [6]),
        .Q(ptr_queue_dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [7]),
        .Q(ptr_queue_dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [8]),
        .Q(ptr_queue_dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [9]),
        .Q(ptr_queue_dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [10]),
        .Q(ptr_queue_dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [11]),
        .Q(ptr_queue_dout[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [12]),
        .Q(ptr_queue_dout[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [13]),
        .Q(ptr_queue_dout[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [14]),
        .Q(ptr_queue_dout[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [15]),
        .Q(ptr_queue_dout[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [16]),
        .Q(ptr_queue_dout[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [17]),
        .Q(ptr_queue_dout[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [18]),
        .Q(ptr_queue_dout[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [19]),
        .Q(ptr_queue_dout[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [20]),
        .Q(ptr_queue_dout[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [21]),
        .Q(ptr_queue_dout[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [22]),
        .Q(ptr_queue_dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [23]),
        .Q(ptr_queue_dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [24]),
        .Q(ptr_queue_dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [25]),
        .Q(ptr_queue_dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [0]),
        .Q(ptr_queue_dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [1]),
        .Q(ptr_queue_dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [2]),
        .Q(ptr_queue_dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 [3]),
        .Q(ptr_queue_dout[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFFFBF0FBF0FBF0F)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .I1(s_axis_mm2s_updtptr_tvalid),
        .I2(m_axi_sg_aresetn),
        .I3(ptr_queue_empty),
        .I4(ch1_updt_active),
        .I5(write_curdesc_lsb_sm),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1_n_0 ),
        .Q(ptr_queue_empty),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .I1(s_axis_mm2s_updtptr_tvalid),
        .I2(m_axi_sg_aresetn),
        .I3(ptr_queue_empty),
        .I4(ch1_updt_active),
        .I5(write_curdesc_lsb_sm),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [0]),
        .Q(sts_queue_dout[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [10]),
        .Q(sts_queue_dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [11]),
        .Q(sts_queue_dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [12]),
        .Q(sts_queue_dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [13]),
        .Q(sts_queue_dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [14]),
        .Q(sts_queue_dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [15]),
        .Q(sts_queue_dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [16]),
        .Q(sts_queue_dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [17]),
        .Q(sts_queue_dout[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [18]),
        .Q(sts_queue_dout[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [19]),
        .Q(sts_queue_dout[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [1]),
        .Q(sts_queue_dout[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [20]),
        .Q(sts_queue_dout[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [21]),
        .Q(sts_queue_dout[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [22]),
        .Q(sts_queue_dout[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [23]),
        .Q(sts_queue_dout[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [24]),
        .Q(sts_queue_dout[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [25]),
        .Q(sts_queue_dout[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [26]),
        .Q(sts_queue_dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [27]),
        .Q(sts_queue_dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [2]),
        .Q(sts_queue_dout[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [28]),
        .Q(sts_queue_dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [29]),
        .Q(sts_queue_dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [30]),
        .Q(sts_queue_dout[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [3]),
        .Q(sts_queue_dout[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [4]),
        .Q(sts_queue_dout[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [5]),
        .Q(sts_queue_dout[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [6]),
        .Q(sts_queue_dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [7]),
        .Q(sts_queue_dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [8]),
        .Q(sts_queue_dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [9]),
        .Q(sts_queue_dout[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBBFBBBFFFFF000F)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 
       (.I0(sts_queue_full),
        .I1(s_axis_mm2s_updtsts_tvalid),
        .I2(mm2s_scndry_resetn),
        .I3(s2mm_scndry_resetn),
        .I4(follower_empty_mm2s),
        .I5(sts_queue_empty),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1_n_0 ),
        .Q(sts_queue_empty),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEE0EEE00000EEE0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 
       (.I0(sts_queue_full),
        .I1(s_axis_mm2s_updtsts_tvalid),
        .I2(mm2s_scndry_resetn),
        .I3(s2mm_scndry_resetn),
        .I4(follower_empty_mm2s),
        .I5(sts_queue_empty),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0 ),
        .Q(sts_queue_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_updt_active),
        .Q(updt_active_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[0]),
        .Q(sts2_queue_dout[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[10]),
        .Q(sts2_queue_dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[11]),
        .Q(sts2_queue_dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[12]),
        .Q(sts2_queue_dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[13]),
        .Q(sts2_queue_dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[1]),
        .Q(sts2_queue_dout[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[14]),
        .Q(sts2_queue_dout[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[15]),
        .Q(sts2_queue_dout[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[16]),
        .Q(sts2_queue_dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[17]),
        .Q(sts2_queue_dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[2]),
        .Q(sts2_queue_dout[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[18]),
        .Q(sts2_queue_dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[19]),
        .Q(sts2_queue_dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[3]),
        .Q(sts2_queue_dout[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[4]),
        .Q(sts2_queue_dout[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[5]),
        .Q(sts2_queue_dout[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[6]),
        .Q(sts2_queue_dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[7]),
        .Q(sts2_queue_dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[8]),
        .Q(sts2_queue_dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]_0 ),
        .D(s_axis_s2mm_updtsts_tdata[9]),
        .Q(sts2_queue_dout[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBBFBBBFFFFF000F)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_empty_i_1 
       (.I0(sts2_queue_full),
        .I1(s_axis_s2mm_updtsts_tvalid),
        .I2(mm2s_scndry_resetn),
        .I3(s2mm_scndry_resetn),
        .I4(follower_empty_s2mm),
        .I5(sts2_queue_empty),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_empty_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_empty_i_1_n_0 ),
        .Q(sts2_queue_empty),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEE0EEE00000EEE0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_i_1 
       (.I0(sts2_queue_full),
        .I1(s_axis_s2mm_updtsts_tvalid),
        .I2(mm2s_scndry_resetn),
        .I3(s2mm_scndry_resetn),
        .I4(follower_empty_s2mm),
        .I5(sts2_queue_empty),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_i_1_n_0 ),
        .Q(sts2_queue_full),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF8F8F8F8F8F8F8F)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1 
       (.I0(follower_empty_s2mm),
        .I1(sts2_queue_empty),
        .I2(m_axi_sg_aresetn),
        .I3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I4(follower_full_s2mm),
        .I5(s_axis_s2mm_tready),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1_n_0 ),
        .Q(follower_empty_s2mm),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00F02020F0F02020)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1 
       (.I0(follower_empty_s2mm),
        .I1(sts2_queue_empty),
        .I2(m_axi_sg_aresetn),
        .I3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I4(follower_full_s2mm),
        .I5(s_axis_s2mm_tready),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1_n_0 ),
        .Q(follower_full_s2mm),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm[31]_i_1 
       (.I0(follower_empty_s2mm),
        .I1(sts2_queue_empty),
        .O(sts2_rden));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[0]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[10]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[11]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[12]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[13]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[1]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[26]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[27]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[28]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[29]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[2]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[30]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[31]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[3]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[4]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[5]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[6]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[7]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[8]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(sts2_queue_dout[9]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [4]),
        .Q(ptr2_queue_dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [5]),
        .Q(ptr2_queue_dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [6]),
        .Q(ptr2_queue_dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [7]),
        .Q(ptr2_queue_dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [8]),
        .Q(ptr2_queue_dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [9]),
        .Q(ptr2_queue_dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [10]),
        .Q(ptr2_queue_dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [11]),
        .Q(ptr2_queue_dout[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [12]),
        .Q(ptr2_queue_dout[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [13]),
        .Q(ptr2_queue_dout[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [14]),
        .Q(ptr2_queue_dout[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [15]),
        .Q(ptr2_queue_dout[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [16]),
        .Q(ptr2_queue_dout[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [17]),
        .Q(ptr2_queue_dout[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [18]),
        .Q(ptr2_queue_dout[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [19]),
        .Q(ptr2_queue_dout[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [20]),
        .Q(ptr2_queue_dout[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [21]),
        .Q(ptr2_queue_dout[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [22]),
        .Q(ptr2_queue_dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [23]),
        .Q(ptr2_queue_dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [24]),
        .Q(ptr2_queue_dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [25]),
        .Q(ptr2_queue_dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [0]),
        .Q(ptr2_queue_dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [1]),
        .Q(ptr2_queue_dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [2]),
        .Q(ptr2_queue_dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]_0 ),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0 [3]),
        .Q(ptr2_queue_dout[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFBFBFBFFF0F0F0F)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg_0 ),
        .I1(s_axis_s2mm_updtptr_tvalid),
        .I2(m_axi_sg_aresetn),
        .I3(write_curdesc_lsb_sm),
        .I4(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I5(ptr2_queue_empty),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1_n_0 ),
        .Q(ptr2_queue_empty),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0E0E0E000E0E0E0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg_0 ),
        .I1(s_axis_s2mm_updtptr_tvalid),
        .I2(m_axi_sg_aresetn),
        .I3(write_curdesc_lsb_sm),
        .I4(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I5(ptr2_queue_empty),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .Q(updt_active_d2),
        .R(SR));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    dma2_decerr_i_1
       (.I0(s2mm_dma_decerr_set),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(ch2_dma_decerr),
        .I4(writing_status_re_ch2),
        .I5(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[30] ),
        .O(dma2_decerr_i_1_n_0));
  FDRE dma2_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma2_decerr_i_1_n_0),
        .Q(ch2_dma_decerr),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    dma2_interr_i_1
       (.I0(s2mm_dma_interr_set),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(ch2_dma_interr),
        .I4(writing_status_re_ch2),
        .I5(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[28] ),
        .O(dma2_interr_i_1_n_0));
  FDRE dma2_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma2_interr_i_1_n_0),
        .Q(ch2_dma_interr),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    dma2_slverr_i_1
       (.I0(s2mm_dma_slverr_set),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(ch2_dma_slverr),
        .I4(writing_status_re_ch2),
        .I5(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[29] ),
        .O(dma2_slverr_i_1_n_0));
  FDRE dma2_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma2_slverr_i_1_n_0),
        .Q(ch2_dma_slverr),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    dma_decerr_i_1
       (.I0(mm2s_dma_decerr_set),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(ch1_dma_decerr),
        .I4(writing_status_re_ch1),
        .I5(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[30] ),
        .O(dma_decerr_i_1_n_0));
  FDRE dma_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_decerr_i_1_n_0),
        .Q(ch1_dma_decerr),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    dma_interr_i_1
       (.I0(mm2s_dma_interr_set),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(ch1_dma_interr),
        .I4(writing_status_re_ch1),
        .I5(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[28] ),
        .O(dma_interr_i_1_n_0));
  FDRE dma_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_interr_i_1_n_0),
        .Q(ch1_dma_interr),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    dma_slverr_i_1
       (.I0(mm2s_dma_slverr_set),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(ch1_dma_slverr),
        .I4(writing_status_re_ch1),
        .I5(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[29] ),
        .O(dma_slverr_i_1_n_0));
  FDRE dma_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_slverr_i_1_n_0),
        .Q(ch1_dma_slverr),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[0]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[0] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[0] ),
        .O(m_axi_sg_wdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[10]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[10] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[10] ),
        .O(m_axi_sg_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[11]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[11] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[11] ),
        .O(m_axi_sg_wdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[12]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[12] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[12] ),
        .O(m_axi_sg_wdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[13]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[13] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[13] ),
        .O(m_axi_sg_wdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[14]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[14] ),
        .I1(ch1_updt_active),
        .O(m_axi_sg_wdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[15]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[15] ),
        .I1(ch1_updt_active),
        .O(m_axi_sg_wdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[16]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[16] ),
        .I1(ch1_updt_active),
        .O(m_axi_sg_wdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[17]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[17] ),
        .I1(ch1_updt_active),
        .O(m_axi_sg_wdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[18]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[18] ),
        .I1(ch1_updt_active),
        .O(m_axi_sg_wdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[19]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[19] ),
        .I1(ch1_updt_active),
        .O(m_axi_sg_wdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[1]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[1] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[1] ),
        .O(m_axi_sg_wdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[20]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[20] ),
        .I1(ch1_updt_active),
        .O(m_axi_sg_wdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[21]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[21] ),
        .I1(ch1_updt_active),
        .O(m_axi_sg_wdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[22]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[22] ),
        .I1(ch1_updt_active),
        .O(m_axi_sg_wdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[23]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[23] ),
        .I1(ch1_updt_active),
        .O(m_axi_sg_wdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[24]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[24] ),
        .I1(ch1_updt_active),
        .O(m_axi_sg_wdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[25]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[25] ),
        .I1(ch1_updt_active),
        .O(m_axi_sg_wdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_sg_wdata[26]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[26] ),
        .I1(ch1_updt_active),
        .O(m_axi_sg_wdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_sg_wdata[27]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[27] ),
        .I1(ch1_updt_active),
        .O(m_axi_sg_wdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[28]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[28] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[28] ),
        .O(m_axi_sg_wdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[29]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[29] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[29] ),
        .O(m_axi_sg_wdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[2]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[2] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[2] ),
        .O(m_axi_sg_wdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[30]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[30] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[30] ),
        .O(m_axi_sg_wdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[31]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[31] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[31] ),
        .O(m_axi_sg_wdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[3]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[3] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[3] ),
        .O(m_axi_sg_wdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[4]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[4] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[4] ),
        .O(m_axi_sg_wdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[5]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[5] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[5] ),
        .O(m_axi_sg_wdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[6]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[6] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[6] ),
        .O(m_axi_sg_wdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[7]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[7] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[7] ),
        .O(m_axi_sg_wdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[8]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[8] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[8] ),
        .O(m_axi_sg_wdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[9]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[9] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[9] ),
        .O(m_axi_sg_wdata[9]));
  LUT5 #(
    .INIT(32'hEFEAEAEA)) 
    m_axi_sg_wvalid_INST_0_i_1
       (.I0(sig_data2all_tlast_error),
        .I1(follower_full_mm2s),
        .I2(ch1_updt_active),
        .I3(follower_full_s2mm),
        .I4(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .O(sig_data2mmap_valid3));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    sig_data2wsc_cmd_cmplt_i_2
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[31] ),
        .I1(ch1_updt_active),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[31] ),
        .I3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .O(s_axis_s2mm_tlast));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    updt2_ioc_i_1
       (.I0(updt2_ioc_reg_0),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(ch2_updt_ioc),
        .I4(writing_status_re_ch2),
        .I5(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[26] ),
        .O(updt2_ioc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    updt2_ioc_i_2
       (.I0(pntr_cs[0]),
        .I1(pntr_cs[1]),
        .I2(writing_status_d1),
        .I3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .O(writing_status_re_ch2));
  FDRE updt2_ioc_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt2_ioc_i_1_n_0),
        .Q(ch2_updt_ioc),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[10]_i_1 
       (.I0(ptr2_queue_dout[10]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[10]),
        .O(ptr_queue_dout_int[10]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[11]_i_1 
       (.I0(ptr2_queue_dout[11]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[11]),
        .O(ptr_queue_dout_int[11]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[12]_i_1 
       (.I0(ptr2_queue_dout[12]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[12]),
        .O(ptr_queue_dout_int[12]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[13]_i_1 
       (.I0(ptr2_queue_dout[13]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[13]),
        .O(ptr_queue_dout_int[13]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[14]_i_1 
       (.I0(ptr2_queue_dout[14]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[14]),
        .O(ptr_queue_dout_int[14]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[15]_i_1 
       (.I0(ptr2_queue_dout[15]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[15]),
        .O(ptr_queue_dout_int[15]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[16]_i_1 
       (.I0(ptr2_queue_dout[16]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[16]),
        .O(ptr_queue_dout_int[16]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[17]_i_1 
       (.I0(ptr2_queue_dout[17]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[17]),
        .O(ptr_queue_dout_int[17]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[18]_i_1 
       (.I0(ptr2_queue_dout[18]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[18]),
        .O(ptr_queue_dout_int[18]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[19]_i_1 
       (.I0(ptr2_queue_dout[19]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[19]),
        .O(ptr_queue_dout_int[19]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[20]_i_1 
       (.I0(ptr2_queue_dout[20]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[20]),
        .O(ptr_queue_dout_int[20]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[21]_i_1 
       (.I0(ptr2_queue_dout[21]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[21]),
        .O(ptr_queue_dout_int[21]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[22]_i_1 
       (.I0(ptr2_queue_dout[22]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[22]),
        .O(ptr_queue_dout_int[22]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[23]_i_1 
       (.I0(ptr2_queue_dout[23]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[23]),
        .O(ptr_queue_dout_int[23]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[24]_i_1 
       (.I0(ptr2_queue_dout[24]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[24]),
        .O(ptr_queue_dout_int[24]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[25]_i_1 
       (.I0(ptr2_queue_dout[25]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[25]),
        .O(ptr_queue_dout_int[25]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[26]_i_1 
       (.I0(ptr2_queue_dout[26]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[26]),
        .O(ptr_queue_dout_int[26]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[27]_i_1 
       (.I0(ptr2_queue_dout[27]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[27]),
        .O(ptr_queue_dout_int[27]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[28]_i_1 
       (.I0(ptr2_queue_dout[28]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[28]),
        .O(ptr_queue_dout_int[28]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[29]_i_1 
       (.I0(ptr2_queue_dout[29]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[29]),
        .O(ptr_queue_dout_int[29]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[30]_i_1 
       (.I0(ptr2_queue_dout[30]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[30]),
        .O(ptr_queue_dout_int[30]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[31]_i_1 
       (.I0(ptr2_queue_dout[31]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[31]),
        .O(ptr_queue_dout_int[31]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[6]_i_1 
       (.I0(ptr2_queue_dout[6]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[6]),
        .O(ptr_queue_dout_int[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[7]_i_1 
       (.I0(ptr2_queue_dout[7]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[7]),
        .O(ptr_queue_dout_int[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[8]_i_1 
       (.I0(ptr2_queue_dout[8]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[8]),
        .O(ptr_queue_dout_int[8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[9]_i_1 
       (.I0(ptr2_queue_dout[9]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[9]),
        .O(ptr_queue_dout_int[9]));
  FDRE \updt_curdesc_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[10]),
        .Q(Q[4]),
        .R(SR));
  FDRE \updt_curdesc_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[11]),
        .Q(Q[5]),
        .R(SR));
  FDRE \updt_curdesc_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[12]),
        .Q(Q[6]),
        .R(SR));
  FDRE \updt_curdesc_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[13]),
        .Q(Q[7]),
        .R(SR));
  FDRE \updt_curdesc_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[14]),
        .Q(Q[8]),
        .R(SR));
  FDRE \updt_curdesc_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[15]),
        .Q(Q[9]),
        .R(SR));
  FDRE \updt_curdesc_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[16]),
        .Q(Q[10]),
        .R(SR));
  FDRE \updt_curdesc_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[17]),
        .Q(Q[11]),
        .R(SR));
  FDRE \updt_curdesc_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[18]),
        .Q(Q[12]),
        .R(SR));
  FDRE \updt_curdesc_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[19]),
        .Q(Q[13]),
        .R(SR));
  FDRE \updt_curdesc_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[20]),
        .Q(Q[14]),
        .R(SR));
  FDRE \updt_curdesc_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[21]),
        .Q(Q[15]),
        .R(SR));
  FDRE \updt_curdesc_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[22]),
        .Q(Q[16]),
        .R(SR));
  FDRE \updt_curdesc_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[23]),
        .Q(Q[17]),
        .R(SR));
  FDRE \updt_curdesc_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[24]),
        .Q(Q[18]),
        .R(SR));
  FDRE \updt_curdesc_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[25]),
        .Q(Q[19]),
        .R(SR));
  FDRE \updt_curdesc_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[26]),
        .Q(Q[20]),
        .R(SR));
  FDRE \updt_curdesc_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[27]),
        .Q(Q[21]),
        .R(SR));
  FDRE \updt_curdesc_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[28]),
        .Q(Q[22]),
        .R(SR));
  FDRE \updt_curdesc_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[29]),
        .Q(Q[23]),
        .R(SR));
  FDRE \updt_curdesc_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[30]),
        .Q(Q[24]),
        .R(SR));
  FDRE \updt_curdesc_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[31]),
        .Q(Q[25]),
        .R(SR));
  FDRE \updt_curdesc_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[6]),
        .Q(Q[0]),
        .R(SR));
  FDRE \updt_curdesc_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[7]),
        .Q(Q[1]),
        .R(SR));
  FDRE \updt_curdesc_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[8]),
        .Q(Q[2]),
        .R(SR));
  FDRE \updt_curdesc_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout_int[9]),
        .Q(Q[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000002030300020)) 
    updt_curdesc_wren_i_1
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I1(pntr_cs[1]),
        .I2(pntr_cs[0]),
        .I3(ptr2_queue_empty),
        .I4(ch1_updt_active),
        .I5(ptr_queue_empty),
        .O(updt_curdesc0));
  FDRE updt_curdesc_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_curdesc0),
        .Q(E),
        .R(SR));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    updt_ioc_i_1
       (.I0(updt_ioc_reg_0),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(ch1_updt_ioc),
        .I4(writing_status_re_ch1),
        .I5(p_0_in),
        .O(updt_ioc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    updt_ioc_i_2
       (.I0(pntr_cs[0]),
        .I1(pntr_cs[1]),
        .I2(writing_status_d1),
        .I3(ch1_updt_active),
        .O(writing_status_re_ch1));
  FDRE updt_ioc_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_ioc_i_1_n_0),
        .Q(ch1_updt_ioc),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    writing_status_d1_i_1
       (.I0(pntr_cs[1]),
        .I1(pntr_cs[0]),
        .O(writing_status));
  FDRE #(
    .INIT(1'b0)) 
    writing_status_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(writing_status),
        .Q(writing_status_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_sm" *) 
module design_1_axi_dma_0_0_axi_sg_updt_sm
   (\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_active_i_reg_0 ,
    \GEN_CH1_UPDATE.ch1_active_i_reg_0 ,
    mm2s_updt_idle,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ,
    \updt_cs_reg[0]_0 ,
    s2mm_all_idle,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_1 ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_1 ,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_2 ,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1 ,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 ,
    Q,
    \updt_error_addr_reg[31]_0 ,
    SR,
    ch1_updt_ioc_irq_set0,
    m_axi_sg_aclk,
    ch2_updt_ioc_irq_set0,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    \updt_cs_reg[1]_0 ,
    service_ch29_out__0,
    m_axi_sg_aresetn,
    \updt_error_addr_reg[6]_0 ,
    service_ch111_out__0,
    E,
    \GEN_CH1_UPDATE.ch1_active_i_reg_1 ,
    ftch_error_capture,
    \GEN_CH2_UPDATE.ch2_updt_idle_reg_0 ,
    s_axis_updt_cmd_tready,
    s_axis_updt_cmd_tvalid,
    cmnds_queued_shift,
    s2mm_cs,
    s2mm_ftch_idle,
    s2mm_ns0__2,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    \update_address_reg[31]_0 ,
    updt_interr,
    updt_slverr,
    updt_decerr,
    ch1_dma_interr,
    ch1_dma_slverr,
    ch1_dma_decerr,
    ch2_dma_interr,
    ch2_dma_slverr,
    ch2_dma_decerr);
  output \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_active_i_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_active_i_reg_0 ;
  output mm2s_updt_idle;
  output [0:0]\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ;
  output \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ;
  output \updt_cs_reg[0]_0 ;
  output s2mm_all_idle;
  output \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_1 ;
  output \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_1 ;
  output \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_2 ;
  output \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1 ;
  output \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 ;
  output \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 ;
  output [26:0]Q;
  output [25:0]\updt_error_addr_reg[31]_0 ;
  input [0:0]SR;
  input ch1_updt_ioc_irq_set0;
  input m_axi_sg_aclk;
  input ch2_updt_ioc_irq_set0;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input \updt_cs_reg[1]_0 ;
  input service_ch29_out__0;
  input m_axi_sg_aresetn;
  input \updt_error_addr_reg[6]_0 ;
  input service_ch111_out__0;
  input [0:0]E;
  input \GEN_CH1_UPDATE.ch1_active_i_reg_1 ;
  input ftch_error_capture;
  input \GEN_CH2_UPDATE.ch2_updt_idle_reg_0 ;
  input s_axis_updt_cmd_tready;
  input s_axis_updt_cmd_tvalid;
  input [0:0]cmnds_queued_shift;
  input [0:0]s2mm_cs;
  input s2mm_ftch_idle;
  input s2mm_ns0__2;
  input dma_interr_reg;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input [25:0]\update_address_reg[31]_0 ;
  input updt_interr;
  input updt_slverr;
  input updt_decerr;
  input ch1_dma_interr;
  input ch1_dma_slverr;
  input ch1_dma_decerr;
  input ch2_dma_interr;
  input ch2_dma_slverr;
  input ch2_dma_decerr;

  wire [0:0]E;
  wire \GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_active_i_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_active_i_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1_n_0 ;
  wire [0:0]\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_2 ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_active_i_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_active_i_i_2_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_active_i_i_4_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_active_i_i_5_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_active_i_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1 ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 ;
  wire \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_idle_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ;
  wire [26:0]Q;
  wire [0:0]SR;
  wire ch1_active_set;
  wire ch1_dma_decerr;
  wire ch1_dma_interr;
  wire ch1_dma_slverr;
  wire ch1_updt_ioc_irq_set0;
  wire ch1_updt_sm_idle__5;
  wire ch2_dma_decerr;
  wire ch2_dma_interr;
  wire ch2_dma_slverr;
  wire ch2_updt_ioc_irq_set0;
  wire ch2_updt_sm_idle__5;
  wire [0:0]cmnds_queued_shift;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \ftch_error_addr[31]_i_4_n_0 ;
  wire \ftch_error_addr[31]_i_5_n_0 ;
  wire ftch_error_capture;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_scndry_resetn;
  wire mm2s_updt_idle;
  wire s2mm_all_idle;
  wire [0:0]s2mm_cs;
  wire s2mm_ftch_idle;
  wire s2mm_ns0__2;
  wire s2mm_scndry_resetn;
  wire s2mm_updt_idle;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid;
  wire service_ch111_out__0;
  wire service_ch29_out__0;
  wire [25:0]\update_address_reg[31]_0 ;
  wire updt_cmnd_wr;
  wire [2:0]updt_cs;
  wire \updt_cs[0]_i_2_n_0 ;
  wire \updt_cs[0]_i_3_n_0 ;
  wire \updt_cs_reg[0]_0 ;
  wire \updt_cs_reg[1]_0 ;
  wire updt_decerr;
  wire [25:0]\updt_error_addr_reg[31]_0 ;
  wire \updt_error_addr_reg[6]_0 ;
  wire updt_interr;
  wire [2:0]updt_ns;
  wire updt_slverr;

  LUT5 #(
    .INIT(32'h00001000)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_2__0 
       (.I0(cmnds_queued_shift),
        .I1(s2mm_cs),
        .I2(s2mm_updt_idle),
        .I3(s2mm_ftch_idle),
        .I4(s2mm_ns0__2),
        .O(s2mm_all_idle));
  LUT5 #(
    .INIT(32'h00FCA8A8)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_1 
       (.I0(ch1_active_set),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(\updt_cs_reg[1]_0 ),
        .I4(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000008000000000C)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_2 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg_1 ),
        .I1(service_ch111_out__0),
        .I2(updt_cs[2]),
        .I3(updt_cs[1]),
        .I4(\updt_error_addr_reg[6]_0 ),
        .I5(updt_cs[0]),
        .O(ch1_active_set));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_UPDATE.ch1_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 
       (.I0(\updt_cs_reg[1]_0 ),
        .I1(ch1_dma_decerr),
        .I2(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 
       (.I0(\updt_cs_reg[1]_0 ),
        .I1(ch1_dma_interr),
        .I2(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_dma_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 
       (.I0(\updt_cs_reg[1]_0 ),
        .I1(ch1_dma_slverr),
        .I2(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I1(updt_decerr),
        .I2(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFF0EFFFFFFFF)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_1 
       (.I0(mm2s_updt_idle),
        .I1(ch1_updt_sm_idle__5),
        .I2(service_ch111_out__0),
        .I3(\updt_error_addr_reg[6]_0 ),
        .I4(\GEN_CH2_UPDATE.ch2_updt_idle_reg_0 ),
        .I5(m_axi_sg_aresetn),
        .O(\GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h111111110109010D)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_2 
       (.I0(updt_cs[0]),
        .I1(updt_cs[1]),
        .I2(service_ch111_out__0),
        .I3(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I4(\updt_error_addr_reg[6]_0 ),
        .I5(updt_cs[2]),
        .O(ch1_updt_sm_idle__5));
  FDRE \GEN_CH1_UPDATE.ch1_updt_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ),
        .Q(mm2s_updt_idle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I1(updt_interr),
        .I2(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ),
        .R(SR));
  FDRE \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_updt_ioc_irq_set0),
        .Q(\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I1(updt_slverr),
        .I2(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000FF00C800C800)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_active_i_i_2_n_0 ),
        .I1(service_ch29_out__0),
        .I2(\GEN_CH2_UPDATE.ch2_active_i_i_4_n_0 ),
        .I3(m_axi_sg_aresetn),
        .I4(\updt_cs_reg[1]_0 ),
        .I5(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_active_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_2 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I2(\updt_cs_reg[1]_0 ),
        .I3(\updt_error_addr_reg[6]_0 ),
        .I4(\GEN_CH2_UPDATE.ch2_active_i_i_5_n_0 ),
        .O(\GEN_CH2_UPDATE.ch2_active_i_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_4 
       (.I0(updt_cs[0]),
        .I1(\updt_error_addr_reg[6]_0 ),
        .I2(updt_cs[1]),
        .I3(updt_cs[2]),
        .I4(service_ch111_out__0),
        .O(\GEN_CH2_UPDATE.ch2_active_i_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_5 
       (.I0(updt_cs[2]),
        .I1(updt_cs[1]),
        .I2(updt_cs[0]),
        .O(\GEN_CH2_UPDATE.ch2_active_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH2_UPDATE.ch2_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_active_i_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1 
       (.I0(\updt_cs_reg[1]_0 ),
        .I1(ch2_dma_decerr),
        .I2(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_dma_interr_set_i_1 
       (.I0(\updt_cs_reg[1]_0 ),
        .I1(ch2_dma_interr),
        .I2(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_dma_interr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_dma_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_dma_interr_set_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1 
       (.I0(\updt_cs_reg[1]_0 ),
        .I1(ch2_dma_slverr),
        .I2(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1 
       (.I0(updt_decerr),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I2(\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFF0EFFFFFFFF)) 
    \GEN_CH2_UPDATE.ch2_updt_idle_i_1 
       (.I0(s2mm_updt_idle),
        .I1(ch2_updt_sm_idle__5),
        .I2(service_ch29_out__0),
        .I3(\updt_error_addr_reg[6]_0 ),
        .I4(\GEN_CH2_UPDATE.ch2_updt_idle_reg_0 ),
        .I5(m_axi_sg_aresetn),
        .O(\GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h111111110109010D)) 
    \GEN_CH2_UPDATE.ch2_updt_idle_i_2 
       (.I0(updt_cs[0]),
        .I1(updt_cs[1]),
        .I2(service_ch29_out__0),
        .I3(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I4(\updt_error_addr_reg[6]_0 ),
        .I5(updt_cs[2]),
        .O(ch2_updt_sm_idle__5));
  FDRE \GEN_CH2_UPDATE.ch2_updt_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0 ),
        .Q(s2mm_updt_idle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I1(updt_interr),
        .I2(\GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_updt_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ),
        .R(SR));
  FDRE \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_updt_ioc_irq_set0),
        .Q(\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1 
       (.I0(updt_slverr),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I2(\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_decerr_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ),
        .I1(dma_decerr_reg),
        .O(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_interr_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .I1(dma_interr_reg),
        .O(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_slverr_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .I1(dma_slverr_reg),
        .O(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_decerr_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ),
        .I1(dma_decerr_reg_0),
        .O(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_interr_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ),
        .I1(dma_interr_reg_0),
        .O(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_slverr_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ),
        .I1(dma_slverr_reg_0),
        .O(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ftch_error_addr[31]_i_1__0 
       (.I0(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ),
        .I1(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ),
        .I2(ftch_error_capture),
        .I3(\ftch_error_addr[31]_i_4_n_0 ),
        .I4(\ftch_error_addr[31]_i_5_n_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ftch_error_addr[31]_i_4 
       (.I0(\GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ),
        .I1(\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ),
        .I2(\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ),
        .I3(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ),
        .O(\ftch_error_addr[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ftch_error_addr[31]_i_5 
       (.I0(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .I1(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .I2(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ),
        .I3(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ),
        .I4(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ),
        .I5(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ),
        .O(\ftch_error_addr[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100010)) 
    s_axis_updt_cmd_tvalid_i_1
       (.I0(updt_cs[0]),
        .I1(\updt_error_addr_reg[6]_0 ),
        .I2(updt_cs[1]),
        .I3(updt_cs[2]),
        .I4(s_axis_updt_cmd_tready),
        .I5(s_axis_updt_cmd_tvalid),
        .O(\updt_cs_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [5]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [6]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [7]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [8]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [9]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [10]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [11]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [12]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [13]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [14]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [15]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [16]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [17]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [18]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [19]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [20]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [21]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [22]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [23]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [24]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [25]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(1'b1),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\update_address_reg[31]_0 [3]),
        .Q(Q[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'h5555555511000100)) 
    \updt_cs[0]_i_1 
       (.I0(updt_cs[2]),
        .I1(\updt_error_addr_reg[6]_0 ),
        .I2(updt_cs[0]),
        .I3(updt_cs[1]),
        .I4(\updt_cs[0]_i_2_n_0 ),
        .I5(\updt_cs[0]_i_3_n_0 ),
        .O(updt_ns[0]));
  LUT5 #(
    .INIT(32'hFFD555D5)) 
    \updt_cs[0]_i_2 
       (.I0(\updt_cs_reg[1]_0 ),
        .I1(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I2(service_ch29_out__0),
        .I3(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I4(service_ch111_out__0),
        .O(\updt_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022227772)) 
    \updt_cs[0]_i_3 
       (.I0(updt_cs[0]),
        .I1(E),
        .I2(service_ch111_out__0),
        .I3(service_ch29_out__0),
        .I4(\updt_error_addr_reg[6]_0 ),
        .I5(updt_cs[1]),
        .O(\updt_cs[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0150115001001100)) 
    \updt_cs[1]_i_1 
       (.I0(updt_cs[2]),
        .I1(\updt_error_addr_reg[6]_0 ),
        .I2(updt_cs[0]),
        .I3(updt_cs[1]),
        .I4(\updt_cs_reg[1]_0 ),
        .I5(E),
        .O(updt_ns[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h03A2)) 
    \updt_cs[2]_i_1 
       (.I0(\updt_error_addr_reg[6]_0 ),
        .I1(updt_cs[0]),
        .I2(updt_cs[1]),
        .I3(updt_cs[2]),
        .O(updt_ns[2]));
  FDRE \updt_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_ns[0]),
        .Q(updt_cs[0]),
        .R(SR));
  FDRE \updt_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_ns[1]),
        .Q(updt_cs[1]),
        .R(SR));
  FDRE \updt_cs_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_ns[2]),
        .Q(updt_cs[2]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0004)) 
    \updt_error_addr[31]_i_1 
       (.I0(updt_cs[2]),
        .I1(updt_cs[1]),
        .I2(\updt_error_addr_reg[6]_0 ),
        .I3(updt_cs[0]),
        .O(updt_cmnd_wr));
  FDRE \updt_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[5]),
        .Q(\updt_error_addr_reg[31]_0 [4]),
        .R(SR));
  FDRE \updt_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[6]),
        .Q(\updt_error_addr_reg[31]_0 [5]),
        .R(SR));
  FDRE \updt_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[7]),
        .Q(\updt_error_addr_reg[31]_0 [6]),
        .R(SR));
  FDRE \updt_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[8]),
        .Q(\updt_error_addr_reg[31]_0 [7]),
        .R(SR));
  FDRE \updt_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[9]),
        .Q(\updt_error_addr_reg[31]_0 [8]),
        .R(SR));
  FDRE \updt_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[10]),
        .Q(\updt_error_addr_reg[31]_0 [9]),
        .R(SR));
  FDRE \updt_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[11]),
        .Q(\updt_error_addr_reg[31]_0 [10]),
        .R(SR));
  FDRE \updt_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[12]),
        .Q(\updt_error_addr_reg[31]_0 [11]),
        .R(SR));
  FDRE \updt_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[13]),
        .Q(\updt_error_addr_reg[31]_0 [12]),
        .R(SR));
  FDRE \updt_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[14]),
        .Q(\updt_error_addr_reg[31]_0 [13]),
        .R(SR));
  FDRE \updt_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[15]),
        .Q(\updt_error_addr_reg[31]_0 [14]),
        .R(SR));
  FDRE \updt_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[16]),
        .Q(\updt_error_addr_reg[31]_0 [15]),
        .R(SR));
  FDRE \updt_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[17]),
        .Q(\updt_error_addr_reg[31]_0 [16]),
        .R(SR));
  FDRE \updt_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[18]),
        .Q(\updt_error_addr_reg[31]_0 [17]),
        .R(SR));
  FDRE \updt_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[19]),
        .Q(\updt_error_addr_reg[31]_0 [18]),
        .R(SR));
  FDRE \updt_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[20]),
        .Q(\updt_error_addr_reg[31]_0 [19]),
        .R(SR));
  FDRE \updt_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[21]),
        .Q(\updt_error_addr_reg[31]_0 [20]),
        .R(SR));
  FDRE \updt_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[22]),
        .Q(\updt_error_addr_reg[31]_0 [21]),
        .R(SR));
  FDRE \updt_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[23]),
        .Q(\updt_error_addr_reg[31]_0 [22]),
        .R(SR));
  FDRE \updt_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[24]),
        .Q(\updt_error_addr_reg[31]_0 [23]),
        .R(SR));
  FDRE \updt_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[25]),
        .Q(\updt_error_addr_reg[31]_0 [24]),
        .R(SR));
  FDRE \updt_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[26]),
        .Q(\updt_error_addr_reg[31]_0 [25]),
        .R(SR));
  FDRE \updt_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[1]),
        .Q(\updt_error_addr_reg[31]_0 [0]),
        .R(SR));
  FDRE \updt_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[2]),
        .Q(\updt_error_addr_reg[31]_0 [1]),
        .R(SR));
  FDRE \updt_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[3]),
        .Q(\updt_error_addr_reg[31]_0 [2]),
        .R(SR));
  FDRE \updt_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(Q[4]),
        .Q(\updt_error_addr_reg[31]_0 [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_wr_status_cntl" *) 
module design_1_axi_dma_0_0_axi_sg_wr_status_cntl
   (D,
    FIFO_Full_reg,
    sig_wsc2stat_status_valid,
    sig_init_done_1,
    sig_init_done_2,
    E,
    m_axi_sg_bready,
    sig_inhibit_rdy_n,
    \sig_dbeat_cntr_reg[0] ,
    sig_data2mstr_cmd_ready,
    sig_coelsc_tag_reg0,
    m_axi_sg_aclk,
    sig_stream_rst,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_stat2wsc_status_ready,
    m_axi_sg_bvalid,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    Q,
    sig_next_calc_error_reg_reg,
    m_axi_sg_bresp,
    in);
  output [3:0]D;
  output FIFO_Full_reg;
  output sig_wsc2stat_status_valid;
  output sig_init_done_1;
  output sig_init_done_2;
  output [0:0]E;
  output m_axi_sg_bready;
  output sig_inhibit_rdy_n;
  output [0:0]\sig_dbeat_cntr_reg[0] ;
  output sig_data2mstr_cmd_ready;
  input sig_coelsc_tag_reg0;
  input m_axi_sg_aclk;
  input sig_stream_rst;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input sig_stat2wsc_status_ready;
  input m_axi_sg_bvalid;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [0:0]Q;
  input sig_next_calc_error_reg_reg;
  input [1:0]m_axi_sg_bresp;
  input [2:0]in;

  wire [3:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9 ;
  wire [0:0]Q;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_coelsc_slverr_reg0;
  wire sig_coelsc_tag_reg0;
  wire sig_data2mstr_cmd_ready;
  wire [0:0]\sig_dbeat_cntr_reg[0] ;
  wire [2:0]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_next_calc_error_reg_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_fifo__0;
  wire sig_rd_fifo__0_0;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire [2:0]sig_wdc_statcnt;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire \sig_wdc_statcnt[1]_i_1_n_0 ;
  wire \sig_wdc_statcnt[2]_i_1_n_0 ;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire [1:1]sig_wresp_sfifo_out;
  wire sig_wsc2stat_status_valid;

  design_1_axi_dma_0_0_axi_sg_fifo__parameterized2 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D(D[2:0]),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (sig_wresp_sfifo_out),
        .Q(sig_rd_empty),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out({sig_dcntl_sfifo_out[2],sig_dcntl_sfifo_out[0]}),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9 ),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_fifo__0(sig_rd_fifo__0_0),
        .sig_rd_fifo__0_0(sig_rd_fifo__0),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(D[1]),
        .R(sig_coelsc_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(D[0]),
        .R(sig_coelsc_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .Q(D[3]),
        .S(sig_coelsc_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9 ),
        .Q(sig_coelsc_reg_empty),
        .S(sig_coelsc_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(sig_coelsc_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(D[2]),
        .R(sig_coelsc_tag_reg0));
  design_1_axi_dma_0_0_axi_sg_fifo__parameterized1 I_WRESP_STATUS_FIFO
       (.D(D[2:1]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (sig_dcntl_sfifo_out[2]),
        .Q(sig_rd_empty),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(sig_wresp_sfifo_out),
        .sig_coelsc_decerr_reg0(sig_coelsc_decerr_reg0),
        .sig_coelsc_slverr_reg0(sig_coelsc_slverr_reg0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_stream_rst(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .O(E));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(Q),
        .O(\sig_dbeat_cntr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h2202)) 
    sig_dqual_reg_full_i_2
       (.I0(sig_next_calc_error_reg_reg),
        .I1(sig_wdc_status_going_full),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_stat2wsc_status_ready),
        .O(sig_data2mstr_cmd_ready));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hF04F0EF0)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt[2]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wr_fifo),
        .I3(sig_rd_fifo__0_0),
        .I4(sig_wdc_statcnt[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hBD42FD40)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(sig_rd_fifo__0_0),
        .I1(sig_wr_fifo),
        .I2(sig_wdc_statcnt[0]),
        .I3(sig_wdc_statcnt[1]),
        .I4(sig_wdc_statcnt[2]),
        .O(\sig_wdc_statcnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hBFFD0000)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_rd_fifo__0_0),
        .I1(sig_wr_fifo),
        .I2(sig_wdc_statcnt[0]),
        .I3(sig_wdc_statcnt[1]),
        .I4(sig_wdc_statcnt[2]),
        .O(\sig_wdc_statcnt[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[1]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[2]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[2]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt[0]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_sg_wrdata_cntl" *) 
module design_1_axi_dma_0_0_axi_sg_wrdata_cntl
   (sig_push_to_wsc,
    in,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ,
    sig_push_addr_reg1_out,
    SR,
    sig_wr_fifo,
    sig_tlast_err_stop,
    Q,
    sig_dqual_reg_empty_reg_0,
    s_axis_s2mm_tready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    sig_data2mstr_cmd_ready,
    m_axi_sg_aclk,
    sig_calc2dm_calc_err,
    sig_stream_rst,
    sig_addr2wsc_cmd_fifo_empty,
    sig_mstr2data_cmd_valid,
    sig_push_err2wsc_reg_0,
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ,
    sig_inhibit_rdy_n,
    m_axi_sg_wready,
    sig_data2mmap_valid3,
    out,
    s_axis_s2mm_tlast,
    D);
  output sig_push_to_wsc;
  output [2:0]in;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  output sig_push_addr_reg1_out;
  output [0:0]SR;
  output sig_wr_fifo;
  output sig_tlast_err_stop;
  output [0:0]Q;
  output sig_dqual_reg_empty_reg_0;
  output s_axis_s2mm_tready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  input sig_data2mstr_cmd_ready;
  input m_axi_sg_aclk;
  input sig_calc2dm_calc_err;
  input sig_stream_rst;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_mstr2data_cmd_valid;
  input sig_push_err2wsc_reg_0;
  input \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;
  input sig_inhibit_rdy_n;
  input m_axi_sg_wready;
  input sig_data2mmap_valid3;
  input out;
  input s_axis_s2mm_tlast;
  input [0:0]D;

  wire [0:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wlast_INST_0_i_2_n_0;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire m_axi_sg_wvalid_INST_0_i_3_n_0;
  wire out;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire sig_addr_posted_cntr_eq_0__1;
  wire sig_calc2dm_calc_err;
  wire sig_clr_dqual_reg;
  wire sig_data2mmap_valid3;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_last_err_i_1_n_0;
  wire [7:1]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[1]_i_1_n_0 ;
  wire \sig_dbeat_cntr[2]_i_1_n_0 ;
  wire \sig_dbeat_cntr[3]_i_1_n_0 ;
  wire \sig_dbeat_cntr[4]_i_1_n_0 ;
  wire \sig_dbeat_cntr[5]_i_1_n_0 ;
  wire \sig_dbeat_cntr[6]_i_1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire sig_dbeat_cntr_eq_0__6;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_good_mmap_dbeat9_out__0;
  wire sig_inhibit_rdy_n;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1_n_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_push_addr_reg1_out;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_err2wsc_reg_0;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc0;
  wire sig_push_to_wsc_i_2_n_0;
  wire sig_set_push2wsc__0;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \FSM_sequential_pntr_cs[1]_i_3 
       (.I0(sig_addr_posted_cntr_eq_0__1),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I2(m_axi_sg_wready),
        .I3(sig_next_calc_error_reg),
        .I4(sig_dqual_reg_full),
        .I5(m_axi_sg_wvalid_INST_0_i_3_n_0),
        .O(s_axis_s2mm_tready));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_push_to_wsc),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I4(sig_tlast_err_stop),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ),
        .Q(sig_tlast_err_stop),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_last_err_i_1_n_0),
        .Q(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \INFERRED_GEN.data_reg[2][6]_srl3_i_1 
       (.I0(sig_tlast_err_stop),
        .I1(sig_push_to_wsc),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ),
        .I3(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_sg_wlast_INST_0
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_eq_0__6),
        .O(m_axi_sg_wlast));
  LUT5 #(
    .INIT(32'h00010000)) 
    m_axi_sg_wlast_INST_0_i_1
       (.I0(sig_dbeat_cntr[1]),
        .I1(Q),
        .I2(sig_dbeat_cntr[6]),
        .I3(sig_dbeat_cntr[7]),
        .I4(m_axi_sg_wlast_INST_0_i_2_n_0),
        .O(sig_dbeat_cntr_eq_0__6));
  LUT4 #(
    .INIT(16'h0001)) 
    m_axi_sg_wlast_INST_0_i_2
       (.I0(sig_dbeat_cntr[3]),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[4]),
        .O(m_axi_sg_wlast_INST_0_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000020)) 
    m_axi_sg_wvalid_INST_0
       (.I0(sig_data2mmap_valid3),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_addr_posted_cntr_eq_0__1),
        .I4(m_axi_sg_wvalid_INST_0_i_3_n_0),
        .O(m_axi_sg_wvalid));
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_sg_wvalid_INST_0_i_2
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .O(sig_addr_posted_cntr_eq_0__1));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    m_axi_sg_wvalid_INST_0_i_3
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .O(m_axi_sg_wvalid_INST_0_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hD9996664)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(out),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hCCC2BCCC)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hAAA8EAAA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    sig_cmd_reg_empty_i_1__0
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(sig_push_err2wsc_reg_0),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_next_calc_error_reg),
        .Q(in[2]),
        .R(sig_push_to_wsc0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFFEC)) 
    sig_data2wsc_cmd_cmplt_i_1__0
       (.I0(sig_good_mmap_dbeat9_out__0),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(s_axis_s2mm_tlast),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .O(sig_data2wsc_cmd_cmplt0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(in[0]),
        .R(sig_push_to_wsc0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFFFF2A80)) 
    sig_data2wsc_last_err_i_1
       (.I0(sig_good_mmap_dbeat9_out__0),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(sig_dbeat_cntr_eq_0__6),
        .I3(s_axis_s2mm_tlast),
        .I4(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .O(sig_data2wsc_last_err_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_last_err_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_last_err_i_1_n_0),
        .Q(in[1]),
        .R(sig_push_to_wsc0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[1]),
        .I2(Q),
        .O(\sig_dbeat_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(Q),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[1]),
        .I3(Q),
        .I4(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[1]),
        .I2(Q),
        .I3(sig_dbeat_cntr[3]),
        .I4(sig_data2mstr_cmd_ready),
        .I5(sig_dbeat_cntr[4]),
        .O(\sig_dbeat_cntr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0E01)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .I1(sig_dbeat_cntr[4]),
        .I2(sig_data2mstr_cmd_ready),
        .I3(sig_dbeat_cntr[5]),
        .O(\sig_dbeat_cntr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h00FE0001)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(sig_dbeat_cntr[4]),
        .I1(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_data2mstr_cmd_ready),
        .I4(sig_dbeat_cntr[6]),
        .O(\sig_dbeat_cntr[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_dbeat_cntr_eq_0__6),
        .I1(sig_good_mmap_dbeat9_out__0),
        .I2(sig_data2mstr_cmd_ready),
        .O(\sig_dbeat_cntr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_dbeat_cntr[5]),
        .I1(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[6]),
        .I4(sig_data2mstr_cmd_ready),
        .I5(sig_dbeat_cntr[7]),
        .O(\sig_dbeat_cntr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \sig_dbeat_cntr[7]_i_3__1 
       (.I0(sig_data2mmap_valid3),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_addr_posted_cntr_eq_0__1),
        .I4(m_axi_sg_wvalid_INST_0_i_3_n_0),
        .I5(m_axi_sg_wready),
        .O(sig_good_mmap_dbeat9_out__0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[1]),
        .I2(Q),
        .I3(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(D),
        .Q(Q),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[1]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[2]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[3]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[4]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[5]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[6]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\sig_dbeat_cntr[7]_i_2_n_0 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_clr_dqual_reg));
  LUT6 #(
    .INIT(64'h00000080FFFFFFFF)) 
    sig_dqual_reg_full_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_eq_0__6),
        .I2(sig_good_mmap_dbeat9_out__0),
        .I3(sig_next_calc_error_reg),
        .I4(sig_data2mstr_cmd_ready),
        .I5(sig_push_err2wsc_reg_0),
        .O(sig_clr_dqual_reg));
  LUT6 #(
    .INIT(64'h0008080808080808)) 
    sig_dqual_reg_full_i_3
       (.I0(sig_dqual_reg_empty),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_next_calc_error_reg),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(sig_addr_posted_cntr[2]),
        .O(sig_dqual_reg_empty_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_data2mstr_cmd_ready),
        .Q(sig_dqual_reg_full),
        .R(sig_clr_dqual_reg));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_eq_0__6),
        .I2(sig_good_mmap_dbeat9_out__0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_push_err2wsc_reg_0),
        .I2(sig_data2mstr_cmd_ready),
        .O(sig_ld_new_cmd_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_next_addr_reg[31]_i_2__0 
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(sig_mstr2data_cmd_valid),
        .O(sig_push_addr_reg1_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_calc2dm_calc_err),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_push_err2wsc_i_1
       (.I0(sig_push_err2wsc_reg_0),
        .I1(sig_push_err2wsc),
        .I2(sig_next_calc_error_reg),
        .I3(sig_ld_new_cmd_reg),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h1000FFFF)) 
    sig_push_to_wsc_i_1
       (.I0(sig_set_push2wsc__0),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_push_to_wsc),
        .I4(sig_push_err2wsc_reg_0),
        .O(sig_push_to_wsc0));
  LUT4 #(
    .INIT(16'h00EA)) 
    sig_push_to_wsc_i_2
       (.I0(sig_push_err2wsc),
        .I1(sig_dbeat_cntr_eq_0__6),
        .I2(sig_good_mmap_dbeat9_out__0),
        .I3(sig_tlast_err_stop),
        .O(sig_push_to_wsc_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    sig_push_to_wsc_i_3
       (.I0(sig_good_mmap_dbeat9_out__0),
        .I1(sig_dbeat_cntr_eq_0__6),
        .I2(sig_push_err2wsc),
        .O(sig_set_push2wsc__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_push_to_wsc_i_2_n_0),
        .Q(sig_push_to_wsc),
        .R(sig_push_to_wsc0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync
   (scndry_out,
    axi_resetn,
    m_axi_sg_aclk);
  output scndry_out;
  input axi_resetn;
  input m_axi_sg_aclk;

  wire axi_resetn;
  wire m_axi_sg_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync_2
   (scndry_out,
    axi_resetn,
    s_axi_lite_aclk);
  output scndry_out;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire axi_resetn;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync_3
   (scndry_out,
    prmry_in,
    m_axi_s2mm_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_s2mm_aclk;

  wire m_axi_s2mm_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync_4
   (\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ,
    s_soft_reset_i,
    s2mm_all_idle,
    soft_reset,
    prmry_in,
    m_axi_sg_aclk);
  output \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg ;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  input s_soft_reset_i;
  input s2mm_all_idle;
  input soft_reset;
  input prmry_in;
  input m_axi_sg_aclk;

  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg ;
  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  wire \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  wire m_axi_sg_aclk;
  wire prmry_in;
  wire s2mm_all_idle;
  wire s_halt_cmplt;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire soft_reset;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_halt_cmplt),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF70707070707070)) 
    \GEN_ASYNC_RESET.s_soft_reset_i_i_1__0 
       (.I0(\GEN_ASYNC_RESET.s_soft_reset_i_reg ),
        .I1(\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ),
        .I2(s_soft_reset_i),
        .I3(s_halt_cmplt),
        .I4(s2mm_all_idle),
        .I5(soft_reset),
        .O(\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync_47
   (mm2s_introut,
    prmry_in,
    s_axi_lite_aclk);
  output mm2s_introut;
  input prmry_in;
  input s_axi_lite_aclk;

  wire mm2s_introut;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(mm2s_introut),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync_48
   (s2mm_introut,
    prmry_in,
    s_axi_lite_aclk);
  output s2mm_introut;
  input prmry_in;
  input s_axi_lite_aclk;

  wire prmry_in;
  wire s2mm_introut;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s2mm_introut),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync_49
   (scndry_out,
    prmry_in,
    m_axi_sg_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_sg_aclk;

  wire m_axi_sg_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync_5
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    scndry_out,
    s2mm_halt,
    \GEN_ASYNC_RESET.halt_i_reg ,
    prmry_in,
    m_axi_s2mm_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output scndry_out;
  input s2mm_halt;
  input \GEN_ASYNC_RESET.halt_i_reg ;
  input prmry_in;
  input m_axi_s2mm_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_RESET.halt_i_reg ;
  wire m_axi_s2mm_aclk;
  wire prmry_in;
  wire s2mm_halt;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA8)) 
    \GEN_ASYNC_RESET.halt_i_i_1__0 
       (.I0(scndry_out),
        .I1(s2mm_halt),
        .I2(\GEN_ASYNC_RESET.halt_i_reg ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync_50
   (\GEN_ASYNC_WRITE.rdy_to2_reg ,
    scndry_out,
    s_axi_lite_wready,
    \GEN_ASYNC_WRITE.bvalid_i_reg ,
    out,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    prmry_in,
    s_axi_lite_aclk);
  output \GEN_ASYNC_WRITE.rdy_to2_reg ;
  output scndry_out;
  output s_axi_lite_wready;
  input \GEN_ASYNC_WRITE.bvalid_i_reg ;
  input out;
  input s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GEN_ASYNC_WRITE.bvalid_i_reg ;
  wire \GEN_ASYNC_WRITE.rdy_to2_reg ;
  wire out;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire s_axi_lite_wready;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h0020F020)) 
    \GEN_ASYNC_WRITE.bvalid_i_i_1 
       (.I0(\GEN_ASYNC_WRITE.bvalid_i_reg ),
        .I1(scndry_out),
        .I2(out),
        .I3(s_axi_lite_bvalid),
        .I4(s_axi_lite_bready),
        .O(\GEN_ASYNC_WRITE.rdy_to2_reg ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_lite_wready_INST_0
       (.I0(\GEN_ASYNC_WRITE.bvalid_i_reg ),
        .I1(scndry_out),
        .O(s_axi_lite_wready));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync_51
   (\GEN_ASYNC_WRITE.rdy_back_reg ,
    scndry_out,
    rdy_back,
    \GEN_ASYNC_WRITE.ip_addr_cap_reg ,
    prmry_in,
    m_axi_sg_aclk);
  output \GEN_ASYNC_WRITE.rdy_back_reg ;
  output scndry_out;
  input rdy_back;
  input \GEN_ASYNC_WRITE.ip_addr_cap_reg ;
  input prmry_in;
  input m_axi_sg_aclk;

  wire \GEN_ASYNC_WRITE.ip_addr_cap_reg ;
  wire \GEN_ASYNC_WRITE.rdy_back_reg ;
  wire m_axi_sg_aclk;
  wire prmry_in;
  wire rdy_back;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_i_1 
       (.I0(rdy_back),
        .I1(scndry_out),
        .I2(\GEN_ASYNC_WRITE.ip_addr_cap_reg ),
        .O(\GEN_ASYNC_WRITE.rdy_back_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync_52
   (scndry_out,
    prmry_in,
    m_axi_sg_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_sg_aclk;

  wire m_axi_sg_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync_6
   (scndry_out,
    prmry_in,
    m_axi_mm2s_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_mm2s_aclk;

  wire m_axi_mm2s_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync_7
   (\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ,
    s_soft_reset_i,
    mm2s_all_idle,
    soft_reset,
    prmry_in,
    m_axi_sg_aclk);
  output \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg ;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  input s_soft_reset_i;
  input mm2s_all_idle;
  input soft_reset;
  input prmry_in;
  input m_axi_sg_aclk;

  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg ;
  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  wire \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  wire m_axi_sg_aclk;
  wire mm2s_all_idle;
  wire prmry_in;
  wire s_halt_cmplt;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire soft_reset;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_halt_cmplt),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF70707070707070)) 
    \GEN_ASYNC_RESET.s_soft_reset_i_i_1 
       (.I0(\GEN_ASYNC_RESET.s_soft_reset_i_reg ),
        .I1(\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ),
        .I2(s_soft_reset_i),
        .I3(s_halt_cmplt),
        .I4(mm2s_all_idle),
        .I5(soft_reset),
        .O(\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync_8
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    scndry_out,
    mm2s_halt,
    \GEN_ASYNC_RESET.halt_i_reg ,
    prmry_in,
    m_axi_mm2s_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output scndry_out;
  input mm2s_halt;
  input \GEN_ASYNC_RESET.halt_i_reg ;
  input prmry_in;
  input m_axi_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_RESET.halt_i_reg ;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA8)) 
    \GEN_ASYNC_RESET.halt_i_i_1 
       (.I0(scndry_out),
        .I1(mm2s_halt),
        .I2(\GEN_ASYNC_RESET.halt_i_reg ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync__parameterized0
   (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ,
    s_axi_lite_awaddr,
    m_axi_sg_aclk);
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ;
  input \GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ;
  input [4:0]s_axi_lite_awaddr;
  input m_axi_sg_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ;
  wire [6:2]awaddr_d1_cdc_tig;
  wire m_axi_sg_aclk;
  wire [4:0]s_axi_lite_awaddr;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(awaddr_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(awaddr_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(awaddr_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(awaddr_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[4]),
        .Q(awaddr_d1_cdc_tig[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[0]_i_1 
       (.I0(awaddr_d1_cdc_tig[3]),
        .I1(awaddr_d1_cdc_tig[6]),
        .I2(awaddr_d1_cdc_tig[2]),
        .I3(awaddr_d1_cdc_tig[5]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ),
        .I5(awaddr_d1_cdc_tig[4]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[12]_i_1 
       (.I0(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ),
        .I1(awaddr_d1_cdc_tig[2]),
        .I2(awaddr_d1_cdc_tig[3]),
        .I3(awaddr_d1_cdc_tig[6]),
        .I4(awaddr_d1_cdc_tig[4]),
        .I5(awaddr_d1_cdc_tig[5]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[13]_i_1 
       (.I0(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ),
        .I1(awaddr_d1_cdc_tig[2]),
        .I2(awaddr_d1_cdc_tig[3]),
        .I3(awaddr_d1_cdc_tig[6]),
        .I4(awaddr_d1_cdc_tig[4]),
        .I5(awaddr_d1_cdc_tig[5]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_1 
       (.I0(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ),
        .I1(awaddr_d1_cdc_tig[2]),
        .I2(awaddr_d1_cdc_tig[4]),
        .I3(awaddr_d1_cdc_tig[5]),
        .I4(awaddr_d1_cdc_tig[6]),
        .I5(awaddr_d1_cdc_tig[3]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_1 
       (.I0(awaddr_d1_cdc_tig[3]),
        .I1(awaddr_d1_cdc_tig[6]),
        .I2(awaddr_d1_cdc_tig[4]),
        .I3(awaddr_d1_cdc_tig[2]),
        .I4(awaddr_d1_cdc_tig[5]),
        .I5(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[1]_i_1 
       (.I0(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ),
        .I1(awaddr_d1_cdc_tig[2]),
        .I2(awaddr_d1_cdc_tig[3]),
        .I3(awaddr_d1_cdc_tig[6]),
        .I4(awaddr_d1_cdc_tig[4]),
        .I5(awaddr_d1_cdc_tig[5]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[2]_i_1 
       (.I0(awaddr_d1_cdc_tig[6]),
        .I1(awaddr_d1_cdc_tig[3]),
        .I2(awaddr_d1_cdc_tig[2]),
        .I3(awaddr_d1_cdc_tig[5]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ),
        .I5(awaddr_d1_cdc_tig[4]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[4]_i_1 
       (.I0(awaddr_d1_cdc_tig[3]),
        .I1(awaddr_d1_cdc_tig[6]),
        .I2(awaddr_d1_cdc_tig[2]),
        .I3(awaddr_d1_cdc_tig[5]),
        .I4(awaddr_d1_cdc_tig[4]),
        .I5(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync__parameterized1
   (\dmacr_i_reg[0] ,
    scndry_vect_out,
    irqthresh_wren0,
    irqdelay_wren0,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[12] ,
    \dmacr_i_reg[2] ,
    \dmacr_i_reg[2]_0 ,
    \dmacr_i_reg[0]_0 ,
    \dmacr_i_reg[0]_1 ,
    irqdelay_wren_reg,
    m_axi_sg_aresetn,
    s2mm_stop,
    irqthresh_wren_reg,
    irqdelay_wren_reg_0,
    s2mm_dmacr,
    irqdelay_wren_reg_1,
    axi2ip_wrce,
    \dmacr_i_reg[16] ,
    \dmacr_i_reg[16]_0 ,
    \dmacr_i_reg[2]_1 ,
    \dmacr_i_reg[2]_2 ,
    mm2s_soft_reset_done,
    s2mm_soft_reset_done,
    s_axi_lite_wdata,
    m_axi_sg_aclk);
  output \dmacr_i_reg[0] ;
  output [28:0]scndry_vect_out;
  output irqthresh_wren0;
  output irqdelay_wren0;
  output [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ;
  output [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12] ;
  output \dmacr_i_reg[2] ;
  output \dmacr_i_reg[2]_0 ;
  input \dmacr_i_reg[0]_0 ;
  input \dmacr_i_reg[0]_1 ;
  input irqdelay_wren_reg;
  input m_axi_sg_aresetn;
  input s2mm_stop;
  input irqthresh_wren_reg;
  input [8:0]irqdelay_wren_reg_0;
  input [2:0]s2mm_dmacr;
  input irqdelay_wren_reg_1;
  input [0:0]axi2ip_wrce;
  input \dmacr_i_reg[16] ;
  input \dmacr_i_reg[16]_0 ;
  input \dmacr_i_reg[2]_1 ;
  input \dmacr_i_reg[2]_2 ;
  input mm2s_soft_reset_done;
  input s2mm_soft_reset_done;
  input [29:0]s_axi_lite_wdata;
  input m_axi_sg_aclk;

  wire [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ;
  wire [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12] ;
  wire [0:0]axi2ip_wrce;
  wire [2:2]axi2ip_wrdata;
  wire \dmacr_i[23]_i_2_n_0 ;
  wire \dmacr_i[23]_i_3_n_0 ;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[0]_1 ;
  wire \dmacr_i_reg[16] ;
  wire \dmacr_i_reg[16]_0 ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire \dmacr_i_reg[2]_2 ;
  wire irqdelay_wren0;
  wire irqdelay_wren_i_2__0_n_0;
  wire irqdelay_wren_i_3__0_n_0;
  wire irqdelay_wren_reg;
  wire [8:0]irqdelay_wren_reg_0;
  wire irqdelay_wren_reg_1;
  wire irqthresh_wren0;
  wire irqthresh_wren_i_2__0_n_0;
  wire irqthresh_wren_i_3__0_n_0;
  wire irqthresh_wren_reg;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_soft_reset_done;
  wire [2:0]s2mm_dmacr;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire [29:0]s_axi_lite_wdata;
  wire [28:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(scndry_vect_out[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(scndry_vect_out[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(scndry_vect_out[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(scndry_vect_out[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(scndry_vect_out[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(scndry_vect_out[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(scndry_vect_out[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(scndry_vect_out[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(scndry_vect_out[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(scndry_vect_out[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(scndry_vect_out[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(scndry_vect_out[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(scndry_vect_out[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(scndry_vect_out[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(scndry_vect_out[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(scndry_vect_out[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(scndry_vect_out[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(axi2ip_wrdata),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(scndry_vect_out[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(scndry_vect_out[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000A8080000)) 
    \dmacr_i[0]_i_1__0 
       (.I0(\dmacr_i_reg[0]_0 ),
        .I1(\dmacr_i_reg[0]_1 ),
        .I2(irqdelay_wren_reg),
        .I3(scndry_vect_out[0]),
        .I4(m_axi_sg_aresetn),
        .I5(s2mm_stop),
        .O(\dmacr_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h444F)) 
    \dmacr_i[23]_i_1 
       (.I0(\dmacr_i[23]_i_2_n_0 ),
        .I1(axi2ip_wrce),
        .I2(\dmacr_i_reg[16] ),
        .I3(\dmacr_i_reg[16]_0 ),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h444F)) 
    \dmacr_i[23]_i_1__0 
       (.I0(\dmacr_i[23]_i_2_n_0 ),
        .I1(irqdelay_wren_reg),
        .I2(\dmacr_i_reg[16] ),
        .I3(\dmacr_i_reg[16]_0 ),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dmacr_i[23]_i_2 
       (.I0(scndry_vect_out[14]),
        .I1(scndry_vect_out[17]),
        .I2(scndry_vect_out[15]),
        .I3(scndry_vect_out[18]),
        .I4(\dmacr_i[23]_i_3_n_0 ),
        .O(\dmacr_i[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dmacr_i[23]_i_3 
       (.I0(scndry_vect_out[16]),
        .I1(scndry_vect_out[13]),
        .I2(scndry_vect_out[20]),
        .I3(scndry_vect_out[19]),
        .O(\dmacr_i[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FEFAFEFAFEFA)) 
    \dmacr_i[2]_i_1 
       (.I0(\dmacr_i_reg[2]_1 ),
        .I1(axi2ip_wrce),
        .I2(\dmacr_i_reg[2]_2 ),
        .I3(axi2ip_wrdata),
        .I4(mm2s_soft_reset_done),
        .I5(s2mm_soft_reset_done),
        .O(\dmacr_i_reg[2] ));
  LUT6 #(
    .INIT(64'h0000FEFAFEFAFEFA)) 
    \dmacr_i[2]_i_1__0 
       (.I0(\dmacr_i_reg[2]_2 ),
        .I1(irqdelay_wren_reg),
        .I2(\dmacr_i_reg[2]_1 ),
        .I3(axi2ip_wrdata),
        .I4(mm2s_soft_reset_done),
        .I5(s2mm_soft_reset_done),
        .O(\dmacr_i_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    irqdelay_wren_i_1__0
       (.I0(irqdelay_wren_reg),
        .I1(irqdelay_wren_i_2__0_n_0),
        .I2(irqdelay_wren_i_3__0_n_0),
        .I3(irqdelay_wren_reg_1),
        .O(irqdelay_wren0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqdelay_wren_i_2__0
       (.I0(scndry_vect_out[25]),
        .I1(irqdelay_wren_reg_0[8]),
        .I2(scndry_vect_out[26]),
        .I3(s2mm_dmacr[2]),
        .I4(irqdelay_wren_reg_0[7]),
        .I5(scndry_vect_out[24]),
        .O(irqdelay_wren_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqdelay_wren_i_3__0
       (.I0(scndry_vect_out[23]),
        .I1(s2mm_dmacr[1]),
        .I2(scndry_vect_out[22]),
        .I3(irqdelay_wren_reg_0[6]),
        .I4(irqdelay_wren_reg_0[5]),
        .I5(scndry_vect_out[21]),
        .O(irqdelay_wren_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hA8AA)) 
    irqthresh_wren_i_1__0
       (.I0(irqdelay_wren_reg),
        .I1(irqthresh_wren_i_2__0_n_0),
        .I2(irqthresh_wren_i_3__0_n_0),
        .I3(irqthresh_wren_reg),
        .O(irqthresh_wren0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqthresh_wren_i_2__0
       (.I0(scndry_vect_out[17]),
        .I1(irqdelay_wren_reg_0[3]),
        .I2(scndry_vect_out[18]),
        .I3(irqdelay_wren_reg_0[4]),
        .I4(irqdelay_wren_reg_0[2]),
        .I5(scndry_vect_out[16]),
        .O(irqthresh_wren_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqthresh_wren_i_3__0
       (.I0(scndry_vect_out[15]),
        .I1(irqdelay_wren_reg_0[1]),
        .I2(scndry_vect_out[14]),
        .I3(irqdelay_wren_reg_0[0]),
        .I4(s2mm_dmacr[0]),
        .I5(scndry_vect_out[13]),
        .O(irqthresh_wren_i_3__0_n_0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync__parameterized2
   (scndry_vect_out,
    s_axi_lite_araddr,
    m_axi_sg_aclk);
  output [9:0]scndry_vect_out;
  input [9:0]s_axi_lite_araddr;
  input m_axi_sg_aclk;

  wire m_axi_sg_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d1_cdc_to_4;
  wire s_level_out_bus_d1_cdc_to_5;
  wire s_level_out_bus_d1_cdc_to_6;
  wire s_level_out_bus_d1_cdc_to_7;
  wire s_level_out_bus_d1_cdc_to_8;
  wire s_level_out_bus_d1_cdc_to_9;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d2_4;
  wire s_level_out_bus_d2_5;
  wire s_level_out_bus_d2_6;
  wire s_level_out_bus_d2_7;
  wire s_level_out_bus_d2_8;
  wire s_level_out_bus_d2_9;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_3;
  wire s_level_out_bus_d3_4;
  wire s_level_out_bus_d3_5;
  wire s_level_out_bus_d3_6;
  wire s_level_out_bus_d3_7;
  wire s_level_out_bus_d3_8;
  wire s_level_out_bus_d3_9;
  wire [9:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_4),
        .Q(s_level_out_bus_d2_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_5),
        .Q(s_level_out_bus_d2_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_6),
        .Q(s_level_out_bus_d2_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_7),
        .Q(s_level_out_bus_d2_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_8),
        .Q(s_level_out_bus_d2_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_9),
        .Q(s_level_out_bus_d2_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_4),
        .Q(s_level_out_bus_d3_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_5),
        .Q(s_level_out_bus_d3_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_6),
        .Q(s_level_out_bus_d3_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_7),
        .Q(s_level_out_bus_d3_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_8),
        .Q(s_level_out_bus_d3_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_9),
        .Q(s_level_out_bus_d3_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_4),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_5),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_6),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_7),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_8),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_9),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(s_level_out_bus_d1_cdc_to_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(s_level_out_bus_d1_cdc_to_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[6]),
        .Q(s_level_out_bus_d1_cdc_to_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[7]),
        .Q(s_level_out_bus_d1_cdc_to_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[8]),
        .Q(s_level_out_bus_d1_cdc_to_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[9]),
        .Q(s_level_out_bus_d1_cdc_to_9),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync__parameterized3
   (E,
    scndry_out,
    ip_arvalid_d3,
    s_axi_lite_arready,
    m_axi_sg_aclk);
  output [0:0]E;
  output scndry_out;
  input ip_arvalid_d3;
  input s_axi_lite_arready;
  input m_axi_sg_aclk;

  wire [0:0]E;
  wire ip_arvalid_d3;
  wire m_axi_sg_aclk;
  wire s_axi_lite_arready;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ASYNC_READ.rvalid_i_1 
       (.I0(scndry_out),
        .I1(ip_arvalid_d3),
        .O(E));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_dma_0_0_cdc_sync__parameterized4
   (scndry_vect_out,
    Q,
    s_axi_lite_aclk);
  output [31:0]scndry_vect_out;
  input [31:0]Q;
  input s_axi_lite_aclk;

  wire [31:0]Q;
  wire s_axi_lite_aclk;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_10;
  wire s_level_out_bus_d1_cdc_to_11;
  wire s_level_out_bus_d1_cdc_to_12;
  wire s_level_out_bus_d1_cdc_to_13;
  wire s_level_out_bus_d1_cdc_to_14;
  wire s_level_out_bus_d1_cdc_to_15;
  wire s_level_out_bus_d1_cdc_to_16;
  wire s_level_out_bus_d1_cdc_to_17;
  wire s_level_out_bus_d1_cdc_to_18;
  wire s_level_out_bus_d1_cdc_to_19;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_20;
  wire s_level_out_bus_d1_cdc_to_21;
  wire s_level_out_bus_d1_cdc_to_22;
  wire s_level_out_bus_d1_cdc_to_23;
  wire s_level_out_bus_d1_cdc_to_24;
  wire s_level_out_bus_d1_cdc_to_25;
  wire s_level_out_bus_d1_cdc_to_26;
  wire s_level_out_bus_d1_cdc_to_27;
  wire s_level_out_bus_d1_cdc_to_28;
  wire s_level_out_bus_d1_cdc_to_29;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d1_cdc_to_30;
  wire s_level_out_bus_d1_cdc_to_31;
  wire s_level_out_bus_d1_cdc_to_4;
  wire s_level_out_bus_d1_cdc_to_5;
  wire s_level_out_bus_d1_cdc_to_6;
  wire s_level_out_bus_d1_cdc_to_7;
  wire s_level_out_bus_d1_cdc_to_8;
  wire s_level_out_bus_d1_cdc_to_9;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_10;
  wire s_level_out_bus_d2_11;
  wire s_level_out_bus_d2_12;
  wire s_level_out_bus_d2_13;
  wire s_level_out_bus_d2_14;
  wire s_level_out_bus_d2_15;
  wire s_level_out_bus_d2_16;
  wire s_level_out_bus_d2_17;
  wire s_level_out_bus_d2_18;
  wire s_level_out_bus_d2_19;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_20;
  wire s_level_out_bus_d2_21;
  wire s_level_out_bus_d2_22;
  wire s_level_out_bus_d2_23;
  wire s_level_out_bus_d2_24;
  wire s_level_out_bus_d2_25;
  wire s_level_out_bus_d2_26;
  wire s_level_out_bus_d2_27;
  wire s_level_out_bus_d2_28;
  wire s_level_out_bus_d2_29;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d2_30;
  wire s_level_out_bus_d2_31;
  wire s_level_out_bus_d2_4;
  wire s_level_out_bus_d2_5;
  wire s_level_out_bus_d2_6;
  wire s_level_out_bus_d2_7;
  wire s_level_out_bus_d2_8;
  wire s_level_out_bus_d2_9;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_10;
  wire s_level_out_bus_d3_11;
  wire s_level_out_bus_d3_12;
  wire s_level_out_bus_d3_13;
  wire s_level_out_bus_d3_14;
  wire s_level_out_bus_d3_15;
  wire s_level_out_bus_d3_16;
  wire s_level_out_bus_d3_17;
  wire s_level_out_bus_d3_18;
  wire s_level_out_bus_d3_19;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_20;
  wire s_level_out_bus_d3_21;
  wire s_level_out_bus_d3_22;
  wire s_level_out_bus_d3_23;
  wire s_level_out_bus_d3_24;
  wire s_level_out_bus_d3_25;
  wire s_level_out_bus_d3_26;
  wire s_level_out_bus_d3_27;
  wire s_level_out_bus_d3_28;
  wire s_level_out_bus_d3_29;
  wire s_level_out_bus_d3_3;
  wire s_level_out_bus_d3_30;
  wire s_level_out_bus_d3_31;
  wire s_level_out_bus_d3_4;
  wire s_level_out_bus_d3_5;
  wire s_level_out_bus_d3_6;
  wire s_level_out_bus_d3_7;
  wire s_level_out_bus_d3_8;
  wire s_level_out_bus_d3_9;
  wire [31:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_10),
        .Q(s_level_out_bus_d2_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_11),
        .Q(s_level_out_bus_d2_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_12),
        .Q(s_level_out_bus_d2_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_13),
        .Q(s_level_out_bus_d2_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_14),
        .Q(s_level_out_bus_d2_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_15),
        .Q(s_level_out_bus_d2_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_16),
        .Q(s_level_out_bus_d2_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_17),
        .Q(s_level_out_bus_d2_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_18),
        .Q(s_level_out_bus_d2_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_19),
        .Q(s_level_out_bus_d2_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_20),
        .Q(s_level_out_bus_d2_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_21),
        .Q(s_level_out_bus_d2_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_22),
        .Q(s_level_out_bus_d2_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_23),
        .Q(s_level_out_bus_d2_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_24),
        .Q(s_level_out_bus_d2_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_25),
        .Q(s_level_out_bus_d2_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_26),
        .Q(s_level_out_bus_d2_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_27),
        .Q(s_level_out_bus_d2_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_28),
        .Q(s_level_out_bus_d2_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_29),
        .Q(s_level_out_bus_d2_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_30),
        .Q(s_level_out_bus_d2_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_31),
        .Q(s_level_out_bus_d2_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_4),
        .Q(s_level_out_bus_d2_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_5),
        .Q(s_level_out_bus_d2_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_6),
        .Q(s_level_out_bus_d2_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_7),
        .Q(s_level_out_bus_d2_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_8),
        .Q(s_level_out_bus_d2_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_9),
        .Q(s_level_out_bus_d2_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_10),
        .Q(s_level_out_bus_d3_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_11),
        .Q(s_level_out_bus_d3_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_12),
        .Q(s_level_out_bus_d3_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_13),
        .Q(s_level_out_bus_d3_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_14),
        .Q(s_level_out_bus_d3_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_15),
        .Q(s_level_out_bus_d3_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_16),
        .Q(s_level_out_bus_d3_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_17),
        .Q(s_level_out_bus_d3_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_18),
        .Q(s_level_out_bus_d3_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_19),
        .Q(s_level_out_bus_d3_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_20),
        .Q(s_level_out_bus_d3_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_21),
        .Q(s_level_out_bus_d3_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_22),
        .Q(s_level_out_bus_d3_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_23),
        .Q(s_level_out_bus_d3_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_24),
        .Q(s_level_out_bus_d3_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_25),
        .Q(s_level_out_bus_d3_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_26),
        .Q(s_level_out_bus_d3_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_27),
        .Q(s_level_out_bus_d3_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_28),
        .Q(s_level_out_bus_d3_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_29),
        .Q(s_level_out_bus_d3_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_30),
        .Q(s_level_out_bus_d3_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_31),
        .Q(s_level_out_bus_d3_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_4),
        .Q(s_level_out_bus_d3_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_5),
        .Q(s_level_out_bus_d3_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_6),
        .Q(s_level_out_bus_d3_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_7),
        .Q(s_level_out_bus_d3_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_8),
        .Q(s_level_out_bus_d3_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_9),
        .Q(s_level_out_bus_d3_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_10),
        .Q(scndry_vect_out[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_11),
        .Q(scndry_vect_out[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_12),
        .Q(scndry_vect_out[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_13),
        .Q(scndry_vect_out[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_14),
        .Q(scndry_vect_out[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_15),
        .Q(scndry_vect_out[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_16),
        .Q(scndry_vect_out[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_17),
        .Q(scndry_vect_out[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_18),
        .Q(scndry_vect_out[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_19),
        .Q(scndry_vect_out[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_20),
        .Q(scndry_vect_out[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_21),
        .Q(scndry_vect_out[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_22),
        .Q(scndry_vect_out[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_23),
        .Q(scndry_vect_out[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_24),
        .Q(scndry_vect_out[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_25),
        .Q(scndry_vect_out[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_26),
        .Q(scndry_vect_out[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_27),
        .Q(scndry_vect_out[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_28),
        .Q(scndry_vect_out[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_29),
        .Q(scndry_vect_out[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_30),
        .Q(scndry_vect_out[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_31),
        .Q(scndry_vect_out[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_4),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_5),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_6),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_7),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_8),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_9),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(s_level_out_bus_d1_cdc_to_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(s_level_out_bus_d1_cdc_to_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(s_level_out_bus_d1_cdc_to_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(s_level_out_bus_d1_cdc_to_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(s_level_out_bus_d1_cdc_to_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(s_level_out_bus_d1_cdc_to_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(s_level_out_bus_d1_cdc_to_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(s_level_out_bus_d1_cdc_to_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(s_level_out_bus_d1_cdc_to_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(s_level_out_bus_d1_cdc_to_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(s_level_out_bus_d1_cdc_to_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(s_level_out_bus_d1_cdc_to_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(s_level_out_bus_d1_cdc_to_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(s_level_out_bus_d1_cdc_to_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(s_level_out_bus_d1_cdc_to_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(s_level_out_bus_d1_cdc_to_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(s_level_out_bus_d1_cdc_to_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(s_level_out_bus_d1_cdc_to_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(s_level_out_bus_d1_cdc_to_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(s_level_out_bus_d1_cdc_to_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(s_level_out_bus_d1_cdc_to_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(s_level_out_bus_d1_cdc_to_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(s_level_out_bus_d1_cdc_to_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(s_level_out_bus_d1_cdc_to_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(s_level_out_bus_d1_cdc_to_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(s_level_out_bus_d1_cdc_to_9),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f
   (sig_next_calc_error_reg_reg,
    sig_dqual_reg_empty_reg,
    sig_s_ready_out_reg,
    \sig_dbeat_cntr_reg[6] ,
    E,
    sig_ld_new_cmd_reg_reg,
    fifo_full_p1,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_addr_chan_rdy0,
    sig_stop_wvalid,
    sig_last_dbeat_reg,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_dqual_reg_empty,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    out,
    sig_dbeat_cntr_eq_0,
    sig_ld_new_cmd_reg,
    FIFO_Full_reg,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    \sig_dbeat_cntr_reg[7] ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg_0,
    sig_stat2wsc_status_ready,
    wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_dqual_reg_empty_reg_3,
    sig_last_mmap_dbeat_reg,
    addr2data_addr_posted,
    sig_addr_posted_cntr,
    sig_s_ready_dup_i_2__2,
    sig_last_dbeat_reg_2,
    sig_last_dbeat_reg_3,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output sig_next_calc_error_reg_reg;
  output sig_dqual_reg_empty_reg;
  output sig_s_ready_out_reg;
  output [6:0]\sig_dbeat_cntr_reg[6] ;
  output [0:0]E;
  output sig_ld_new_cmd_reg_reg;
  output fifo_full_p1;
  output [1:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  output sig_addr_chan_rdy0;
  output sig_stop_wvalid;
  output sig_last_dbeat_reg;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_dqual_reg_empty;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input [3:0]out;
  input sig_dbeat_cntr_eq_0;
  input sig_ld_new_cmd_reg;
  input FIFO_Full_reg;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input \sig_dbeat_cntr_reg[7] ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_stat2wsc_status_ready;
  input wsc2stat_status_valid;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_dqual_reg_empty_reg_3;
  input sig_last_mmap_dbeat_reg;
  input addr2data_addr_posted;
  input [2:0]sig_addr_posted_cntr;
  input sig_s_ready_dup_i_2__2;
  input sig_last_dbeat_reg_2;
  input sig_last_dbeat_reg_3;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [7:0]Q;
  wire addr2data_addr_posted;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [3:0]out;
  wire sig_addr_chan_rdy0;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_addr_posted_cntr_max;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_dbeat_cntr_eq_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [6:0]\sig_dbeat_cntr_reg[6] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_empty_reg_3;
  wire sig_dqual_reg_full;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_dbeat_reg_2;
  wire sig_last_dbeat_reg_3;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_4_n_0;
  wire sig_next_calc_error_reg_i_7_n_0;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_s_ready_dup_i_2__2;
  wire sig_s_ready_dup_i_5__0_n_0;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stop_wvalid;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h08020200)) 
    FIFO_Full_i_1__9
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_rd_empty),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I4(FIFO_Full_reg),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hAA6A5595AA6AAA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__8 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I1(sig_mstr2data_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(sig_rd_empty),
        .I5(sig_dqual_reg_empty_reg),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__9 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .I1(sig_rd_empty),
        .I2(sig_dqual_reg_empty_reg),
        .I3(FIFO_Full_reg),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h7078F1F0)) 
    \INFERRED_GEN.cnt_i[2]_i_1__9 
       (.I0(FIFO_Full_reg),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I2(sig_rd_empty),
        .I3(sig_dqual_reg_empty_reg),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_dbeat_cntr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sig_dqual_reg_empty_reg),
        .I3(out[0]),
        .O(\sig_dbeat_cntr_reg[6] [0]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \sig_dbeat_cntr[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sig_dqual_reg_empty_reg),
        .I4(out[1]),
        .O(\sig_dbeat_cntr_reg[6] [1]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \sig_dbeat_cntr[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(sig_dqual_reg_empty_reg),
        .I5(out[2]),
        .O(\sig_dbeat_cntr_reg[6] [2]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \sig_dbeat_cntr[4]_i_1__1 
       (.I0(Q[4]),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(Q[3]),
        .I3(sig_dqual_reg_empty_reg),
        .I4(out[3]),
        .O(\sig_dbeat_cntr_reg[6] [3]));
  LUT5 #(
    .INIT(32'h55540001)) 
    \sig_dbeat_cntr[5]_i_1__1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(Q[4]),
        .I2(\sig_dbeat_cntr_reg[5] ),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\sig_dbeat_cntr_reg[6] [4]));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \sig_dbeat_cntr[6]_i_1__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\sig_dbeat_cntr_reg[5] ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\sig_dbeat_cntr_reg[6] [5]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \sig_dbeat_cntr[7]_i_1__1 
       (.I0(sig_dbeat_cntr_eq_0),
        .I1(sig_s_ready_out_reg),
        .I2(sig_dqual_reg_empty_reg),
        .O(E));
  LUT4 #(
    .INIT(16'h5401)) 
    \sig_dbeat_cntr[7]_i_2__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(Q[6]),
        .I2(\sig_dbeat_cntr_reg[7] ),
        .I3(Q[7]),
        .O(\sig_dbeat_cntr_reg[6] [6]));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    sig_last_dbeat_i_1
       (.I0(sig_last_dbeat_reg_2),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_s_ready_out_reg),
        .I3(sig_last_dbeat_reg_3),
        .I4(sig_last_dbeat_i_4_n_0),
        .I5(sig_dqual_reg_empty_reg_0),
        .O(sig_last_dbeat_reg));
  LUT6 #(
    .INIT(64'hFFFFD5D5DDD5D5D5)) 
    sig_last_dbeat_i_4
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_next_calc_error_reg_i_4_n_0),
        .I2(sig_dqual_reg_empty),
        .I3(sig_last_dbeat_reg_0),
        .I4(sig_s_ready_out_reg),
        .I5(sig_last_dbeat_reg_1),
        .O(sig_last_dbeat_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sig_ld_new_cmd_reg_i_1__1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_dqual_reg_empty_reg),
        .O(sig_ld_new_cmd_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h0010FFFF)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg_reg_0),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_next_calc_error_reg_reg));
  LUT5 #(
    .INIT(32'hA8888888)) 
    sig_next_calc_error_reg_i_2
       (.I0(sig_next_calc_error_reg_i_4_n_0),
        .I1(sig_dqual_reg_empty),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty_reg_0),
        .I4(sig_s_ready_out_reg),
        .O(sig_dqual_reg_empty_reg));
  LUT6 #(
    .INIT(64'h000000000000000B)) 
    sig_next_calc_error_reg_i_4
       (.I0(sig_stat2wsc_status_ready),
        .I1(wsc2stat_status_valid),
        .I2(sig_wdc_status_going_full),
        .I3(sig_rd_empty),
        .I4(sig_next_calc_error_reg),
        .I5(sig_addr_posted_cntr_max),
        .O(sig_next_calc_error_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000044400000)) 
    sig_next_calc_error_reg_i_5
       (.I0(sig_addr_chan_rdy0),
        .I1(sig_dqual_reg_empty_reg_1),
        .I2(sig_dqual_reg_empty_reg_2),
        .I3(sig_dqual_reg_empty_reg_3),
        .I4(sig_next_calc_error_reg_i_7_n_0),
        .I5(sig_stop_wvalid),
        .O(sig_s_ready_out_reg));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_calc_error_reg_i_6
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(sig_addr_posted_cntr_max));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_next_calc_error_reg_i_7
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .O(sig_next_calc_error_reg_i_7_n_0));
  LUT5 #(
    .INIT(32'hF888F8F8)) 
    sig_s_ready_dup_i_3__0
       (.I0(sig_dqual_reg_empty_reg_3),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(sig_s_ready_dup_i_2__2),
        .I3(sig_next_calc_error_reg),
        .I4(sig_s_ready_dup_i_5__0_n_0),
        .O(sig_stop_wvalid));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h0002000F)) 
    sig_s_ready_dup_i_4__0
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(sig_addr_chan_rdy0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_s_ready_dup_i_5__0
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .O(sig_s_ready_dup_i_5__0_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f_10
   (sig_halt_reg_reg,
    fifo_full_p1,
    Q,
    sig_data2addr_stop_req,
    FIFO_Full_reg,
    FIFO_Full_reg_0,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output sig_halt_reg_reg;
  output fifo_full_p1;
  output [1:0]Q;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg;
  input FIFO_Full_reg_0;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_rd_empty;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h0451510000000000)) 
    FIFO_Full_i_1__8
       (.I0(sig_rd_empty),
        .I1(FIFO_Full_reg),
        .I2(sig_data2addr_stop_req),
        .I3(FIFO_Full_reg_0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__7 
       (.I0(sig_halt_reg_reg),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__8 
       (.I0(Q[0]),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(sig_halt_reg_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7F7F7F80018080)) 
    \INFERRED_GEN.cnt_i[2]_i_1__8 
       (.I0(FIFO_Full_reg_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_data2addr_stop_req),
        .I4(FIFO_Full_reg),
        .I5(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h04)) 
    \sig_next_addr_reg[31]_i_2__2 
       (.I0(sig_data2addr_stop_req),
        .I1(FIFO_Full_reg),
        .I2(sig_rd_empty),
        .O(sig_halt_reg_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f_11
   (fifo_full_p1,
    Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_sm_pop_cmd_fifo,
    sig_mstr2dre_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    out,
    sig_scatter2drc_cmd_ready,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ,
    sig_need_cmd_flush,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_sm_pop_cmd_fifo;
  input sig_mstr2dre_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input [0:0]out;
  input sig_scatter2drc_cmd_ready;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  input sig_need_cmd_flush;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0 ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i[1]_i_2__1_n_0 ;
  wire \INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_pop_cmd_fifo;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h10410000)) 
    FIFO_Full_i_1__7
       (.I0(Q[2]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008B00)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_1 
       (.I0(Q[2]),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] [0]),
        .I2(out),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] [1]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] [2]),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0 ),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00F0000040400000)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2 
       (.I0(Q[2]),
        .I1(sig_scatter2drc_cmd_ready),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 ),
        .I3(sig_need_cmd_flush),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] [0]),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] [1]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB4B44BB4B4B4B4B4)) 
    \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(Q[2]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(Q[0]),
        .I3(sig_mstr2dre_cmd_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hDFFFFF20200000DF)) 
    \INFERRED_GEN.cnt_i[1]_i_1__7 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(sig_mstr2dre_cmd_valid),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i[1]_i_2__1_n_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.cnt_i[1]_i_2__1 
       (.I0(Q[2]),
        .I1(sig_sm_pop_cmd_fifo),
        .O(\INFERRED_GEN.cnt_i[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'hCC1CCECC)) 
    \INFERRED_GEN.cnt_i[2]_i_1__7 
       (.I0(sig_sm_pop_cmd_fifo),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  LUT3 #(
    .INIT(8'hDF)) 
    \INFERRED_GEN.cnt_i[2]_i_2__1 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(sig_mstr2dre_cmd_valid),
        .O(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f_30
   (sig_next_sequential_reg_reg,
    Q,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_mm2s_rlast_0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    fifo_full_p1,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[7] ,
    \sig_dbeat_cntr_reg[5] ,
    sig_last_dbeat_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_mm2s_rlast,
    sig_last_dbeat_reg_0,
    out,
    sig_last_dbeat_reg_1,
    FIFO_Full_reg,
    sig_ld_new_cmd_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    \sig_next_tag_reg[0]_i_3_0 ,
    \sig_next_tag_reg[0]_i_3_1 ,
    \sig_next_tag_reg[0]_i_3_2 ,
    full,
    sig_dqual_reg_empty_reg_0,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    \sig_next_tag_reg[0]_i_3_3 ,
    SS,
    m_axi_mm2s_aclk);
  output sig_next_sequential_reg_reg;
  output [1:0]Q;
  output [6:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output m_axi_mm2s_rlast_0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output fifo_full_p1;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_mstr2data_cmd_valid;
  input [7:0]\sig_dbeat_cntr_reg[7] ;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_last_dbeat_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_mm2s_rlast;
  input sig_last_dbeat_reg_0;
  input [0:0]out;
  input sig_last_dbeat_reg_1;
  input FIFO_Full_reg;
  input sig_ld_new_cmd_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input \sig_next_tag_reg[0]_i_3_0 ;
  input \sig_next_tag_reg[0]_i_3_1 ;
  input \sig_next_tag_reg[0]_i_3_2 ;
  input full;
  input sig_dqual_reg_empty_reg_0;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input \sig_next_tag_reg[0]_i_3_3 ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire [6:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i[0]_i_1__9_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [2:1]addr_i_p1;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [0:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire \sig_next_tag_reg[0]_i_3_0 ;
  wire \sig_next_tag_reg[0]_i_3_1 ;
  wire \sig_next_tag_reg[0]_i_3_2 ;
  wire \sig_next_tag_reg[0]_i_3_3 ;
  wire \sig_next_tag_reg[0]_i_4_n_0 ;
  wire \sig_next_tag_reg[0]_i_5_n_0 ;
  wire \sig_next_tag_reg[0]_i_6_n_0 ;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h80009200)) 
    FIFO_Full_i_1__3
       (.I0(Q[0]),
        .I1(sig_next_sequential_reg_reg),
        .I2(FIFO_Full_reg),
        .I3(Q[1]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__9 
       (.I0(sig_next_sequential_reg_reg),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(Q[0]),
        .O(\INFERRED_GEN.cnt_i[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(Q[0]),
        .I1(sig_mstr2data_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(sig_next_sequential_reg_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(sig_rd_empty),
        .I1(Q[1]),
        .I2(FIFO_Full_reg),
        .I3(sig_next_sequential_reg_reg),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[0]_i_1__9_n_0 ),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[1]_i_1__1 
       (.I0(sig_next_sequential_reg_reg),
        .I1(\sig_dbeat_cntr_reg[7] [1]),
        .I2(\sig_dbeat_cntr_reg[7] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \sig_dbeat_cntr[2]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[7] [0]),
        .I1(\sig_dbeat_cntr_reg[7] [1]),
        .I2(\sig_dbeat_cntr_reg[7] [2]),
        .I3(sig_next_sequential_reg_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \sig_dbeat_cntr[3]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[7] [1]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7] [2]),
        .I3(\sig_dbeat_cntr_reg[7] [3]),
        .I4(sig_next_sequential_reg_reg),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \sig_dbeat_cntr[4]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[7] [1]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7] [3]),
        .I3(\sig_dbeat_cntr_reg[7] [2]),
        .I4(\sig_dbeat_cntr_reg[7] [4]),
        .I5(sig_next_sequential_reg_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \sig_dbeat_cntr[5]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[5] ),
        .I1(\sig_dbeat_cntr_reg[7] [4]),
        .I2(\sig_dbeat_cntr_reg[7] [5]),
        .I3(sig_next_sequential_reg_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h55450010)) 
    \sig_dbeat_cntr[6]_i_1__1 
       (.I0(sig_next_sequential_reg_reg),
        .I1(\sig_dbeat_cntr_reg[7] [4]),
        .I2(\sig_dbeat_cntr_reg[5] ),
        .I3(\sig_dbeat_cntr_reg[7] [5]),
        .I4(\sig_dbeat_cntr_reg[7] [6]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_dbeat_cntr[7]_i_1__0 
       (.I0(sig_next_sequential_reg_reg),
        .I1(sig_last_dbeat_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h5555545500000100)) 
    \sig_dbeat_cntr[7]_i_2__1 
       (.I0(sig_next_sequential_reg_reg),
        .I1(\sig_dbeat_cntr_reg[7] [6]),
        .I2(\sig_dbeat_cntr_reg[7] [5]),
        .I3(\sig_dbeat_cntr_reg[5] ),
        .I4(\sig_dbeat_cntr_reg[7] [4]),
        .I5(\sig_dbeat_cntr_reg[7] [7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    sig_first_dbeat_i_1__0
       (.I0(sig_next_sequential_reg_reg),
        .I1(sig_last_dbeat_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'h15BF000004AE0000)) 
    sig_last_dbeat_i_1__0
       (.I0(sig_next_sequential_reg_reg),
        .I1(sig_last_dbeat_reg),
        .I2(sig_last_dbeat_reg_0),
        .I3(out),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_last_dbeat_reg_1),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_next_sequential_reg_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_tag_reg[0]_i_1 
       (.I0(sig_next_sequential_reg_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(m_axi_mm2s_rlast_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \sig_next_tag_reg[0]_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(sig_next_sequential_reg),
        .I2(sig_last_dbeat_reg_1),
        .I3(sig_dqual_reg_empty),
        .I4(\sig_next_tag_reg[0]_i_4_n_0 ),
        .O(sig_next_sequential_reg_reg));
  LUT4 #(
    .INIT(16'h00D0)) 
    \sig_next_tag_reg[0]_i_3 
       (.I0(full),
        .I1(sig_dqual_reg_empty_reg_0),
        .I2(m_axi_mm2s_rvalid),
        .I3(\sig_next_tag_reg[0]_i_5_n_0 ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    \sig_next_tag_reg[0]_i_4 
       (.I0(\sig_next_tag_reg[0]_i_6_n_0 ),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_rd_empty),
        .I3(sig_rsc2stat_status_valid),
        .I4(sig_stat2rsc_status_ready),
        .O(\sig_next_tag_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF01FFFF)) 
    \sig_next_tag_reg[0]_i_5 
       (.I0(\sig_next_tag_reg[0]_i_3_2 ),
        .I1(\sig_next_tag_reg[0]_i_3_1 ),
        .I2(\sig_next_tag_reg[0]_i_3_0 ),
        .I3(sig_dqual_reg_empty_reg),
        .I4(sig_dqual_reg_full),
        .I5(\sig_next_tag_reg[0]_i_3_3 ),
        .O(\sig_next_tag_reg[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \sig_next_tag_reg[0]_i_6 
       (.I0(\sig_next_tag_reg[0]_i_3_0 ),
        .I1(\sig_next_tag_reg[0]_i_3_1 ),
        .I2(\sig_next_tag_reg[0]_i_3_2 ),
        .O(\sig_next_tag_reg[0]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f_36
   (\INFERRED_GEN.cnt_i_reg[2]_0 ,
    fifo_full_p1,
    Q,
    sig_halt_reg_reg,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_mstr2addr_cmd_valid,
    SS,
    m_axi_mm2s_aclk);
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output fifo_full_p1;
  output [1:0]Q;
  output sig_halt_reg_reg;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input FIFO_Full_reg;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_mstr2addr_cmd_valid;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_rd_empty;
  wire sig_sf_allow_addr_req;

  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h80008208)) 
    FIFO_Full_i_1__4
       (.I0(Q[1]),
        .I1(FIFO_Full_reg),
        .I2(sig_halt_reg_reg),
        .I3(Q[0]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h69666666)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(sig_halt_reg_reg),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(sig_mstr2addr_cmd_valid),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA69AA6A6A6A6A6A6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(Q[1]),
        .I1(sig_halt_reg_reg),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I5(sig_mstr2addr_cmd_valid),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h060A0A3A)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(sig_rd_empty),
        .I1(Q[0]),
        .I2(sig_halt_reg_reg),
        .I3(FIFO_Full_reg),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \sig_next_addr_reg[31]_i_2__1 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_sf_allow_addr_req),
        .I2(sig_addr_reg_empty),
        .I3(sig_rd_empty),
        .O(sig_halt_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    sig_posted_to_axi_2_i_1__1
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty),
        .I2(sig_sf_allow_addr_req),
        .I3(sig_data2addr_stop_req),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f_38
   (fifo_full_p1,
    Q,
    FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    lsig_ld_cmd,
    SS,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [0:0]Q;
  output FIFO_Full_reg;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input lsig_ld_cmd;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg_n_0_[0] ;
  wire \INFERRED_GEN.cnt_i_reg_n_0_[1] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire sig_mstr2sf_cmd_valid;

  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h02202000)) 
    FIFO_Full_i_1__2
       (.I0(\INFERRED_GEN.cnt_i_reg_n_0_[1] ),
        .I1(Q),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg_n_0_[0] ),
        .I4(FIFO_Full_reg),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(\INFERRED_GEN.cnt_i_reg_n_0_[0] ),
        .I1(sig_mstr2sf_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(lsig_ld_cmd),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(\INFERRED_GEN.cnt_i_reg_n_0_[0] ),
        .I1(sig_mstr2sf_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(lsig_ld_cmd),
        .I5(\INFERRED_GEN.cnt_i_reg_n_0_[1] ),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h7780FF01)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(FIFO_Full_reg),
        .I1(\INFERRED_GEN.cnt_i_reg_n_0_[0] ),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I3(Q),
        .I4(\INFERRED_GEN.cnt_i_reg_n_0_[1] ),
        .O(addr_i_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(sig_mstr2sf_cmd_valid),
        .O(FIFO_Full_reg));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg_n_0_[0] ),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg_n_0_[1] ),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f_53
   (fifo_full_p1,
    Q,
    sig_push_coelsc_reg,
    sig_wr_fifo,
    m_axi_sg_bvalid,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_rd_fifo__0,
    sig_stream_rst,
    m_axi_sg_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_push_coelsc_reg;
  input sig_wr_fifo;
  input m_axi_sg_bvalid;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_rd_fifo__0;
  input sig_stream_rst;
  input m_axi_sg_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bvalid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_rd_fifo__0;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h04411000)) 
    FIFO_Full_i_1
       (.I0(Q[2]),
        .I1(sig_push_coelsc_reg),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hB4BBBBBB4B444444)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[2]),
        .I1(sig_push_coelsc_reg),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(sig_inhibit_rdy_n),
        .I4(m_axi_sg_bvalid),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[0]),
        .I1(m_axi_sg_bvalid),
        .I2(sig_inhibit_rdy_n),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(sig_rd_fifo__0),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h7F7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(Q[1]),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(sig_push_coelsc_reg),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f_54
   (fifo_full_p1,
    Q,
    sig_rd_fifo__0_0,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_wr_fifo,
    D,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_stream_rst,
    m_axi_sg_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output sig_rd_fifo__0_0;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_wr_fifo;
  input [0:0]D;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_stream_rst;
  input m_axi_sg_aclk;

  wire [0:0]D;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [2:0]Q;
  wire [2:1]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_sg_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_rd_fifo__0_0;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h04411000)) 
    FIFO_Full_i_1__0
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT4 #(
    .INIT(16'hE718)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I3(Q[1]),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[2]),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(sig_rd_fifo__0_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(Q[1]),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0
   (fifo_full_p1,
    \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ,
    Q,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    mm2s_halt,
    m_axis_mm2s_ftch_tvalid_new,
    p_0_in,
    m_axi_sg_aclk);
  output fifo_full_p1;
  output \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ;
  output [3:0]Q;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[4]_0 ;
  input mm2s_halt;
  input m_axis_mm2s_ftch_tvalid_new;
  input p_0_in;
  input m_axi_sg_aclk;

  wire FIFO_Full_i_2_n_0;
  wire FIFO_Full_i_3_n_0;
  wire \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ;
  wire \INFERRED_GEN.cnt_i[4]_i_2_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire \INFERRED_GEN.cnt_i_reg_n_0_[4] ;
  wire [3:0]Q;
  wire [4:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire mm2s_halt;
  wire p_0_in;

  LUT6 #(
    .INIT(64'h2002020000000080)) 
    FIFO_Full_i_1__1
       (.I0(FIFO_Full_i_2_n_0),
        .I1(\INFERRED_GEN.cnt_i_reg_n_0_[4] ),
        .I2(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .I3(Q[2]),
        .I4(FIFO_Full_i_3_n_0),
        .I5(Q[3]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h2828282828812828)) 
    FIFO_Full_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(m_axis_mm2s_ftch_tvalid_new),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I5(mm2s_halt),
        .O(FIFO_Full_i_2_n_0));
  LUT6 #(
    .INIT(64'h88888F8800000E00)) 
    FIFO_Full_i_3
       (.I0(Q[0]),
        .I1(m_axis_mm2s_ftch_tvalid_new),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I4(mm2s_halt),
        .I5(Q[1]),
        .O(FIFO_Full_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(mm2s_halt),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(m_axis_mm2s_ftch_tvalid_new),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h77777E7788888188)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(m_axis_mm2s_ftch_tvalid_new),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I4(mm2s_halt),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(Q[1]),
        .I1(m_axis_mm2s_ftch_tvalid_new),
        .I2(Q[0]),
        .I3(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hFFFE7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(m_axis_mm2s_ftch_tvalid_new),
        .I3(Q[1]),
        .I4(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I2(mm2s_halt),
        .O(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ));
  LUT6 #(
    .INIT(64'h77777E7788888188)) 
    \INFERRED_GEN.cnt_i[4]_i_1 
       (.I0(Q[3]),
        .I1(\INFERRED_GEN.cnt_i[4]_i_2_n_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I4(mm2s_halt),
        .I5(\INFERRED_GEN.cnt_i_reg_n_0_[4] ),
        .O(addr_i_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hFF80FE00)) 
    \INFERRED_GEN.cnt_i[4]_i_2 
       (.I0(Q[1]),
        .I1(m_axis_mm2s_ftch_tvalid_new),
        .I2(Q[0]),
        .I3(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .I4(Q[2]),
        .O(\INFERRED_GEN.cnt_i[4]_i_2_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(p_0_in));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(p_0_in));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(p_0_in));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(p_0_in));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(\INFERRED_GEN.cnt_i_reg_n_0_[4] ),
        .S(p_0_in));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output sig_wr_fifo;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bvalid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0004411000000000)) 
    FIFO_Full_i_1__5
       (.I0(Q[3]),
        .I1(sig_push_coelsc_reg),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(Q[3]),
        .I1(sig_push_coelsc_reg),
        .I2(m_axi_s2mm_bvalid),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(Q[0]),
        .I1(m_axi_s2mm_bvalid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(sig_inhibit_rdy_n),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_push_coelsc_reg),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7FFF7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[2]),
        .I4(sig_push_coelsc_reg),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][1]_srl6_i_1 
       (.I0(m_axi_s2mm_bvalid),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1_9
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    Q,
    fifo_full_p1,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_wr_fifo,
    out,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    \INFERRED_GEN.cnt_i_reg[1]_2 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [3:0]Q;
  output fifo_full_p1;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_wr_fifo;
  input [0:0]out;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input \INFERRED_GEN.cnt_i_reg[1]_2 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0004411000000000)) 
    FIFO_Full_i_1__6
       (.I0(Q[3]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h4500BAFFBAFF4500)) 
    \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(Q[3]),
        .I1(out),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(sig_coelsc_reg_empty),
        .I4(sig_wr_fifo),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(Q[0]),
        .I1(sig_data2wsc_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \INFERRED_GEN.cnt_i[1]_i_2__3 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[3]),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7FFF7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[2]),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f
   (sel,
    sig_coelsc_decerr_reg0,
    out,
    sig_coelsc_slverr_reg0,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    m_axi_sg_bvalid,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_sg_bresp,
    addr,
    m_axi_sg_aclk);
  output sel;
  output sig_coelsc_decerr_reg0;
  output [0:0]out;
  output sig_coelsc_slverr_reg0;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input m_axi_sg_bvalid;
  input [1:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_sg_bresp;
  input [0:1]addr;
  input m_axi_sg_aclk;

  wire [1:0]D;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:1]addr;
  wire m_axi_sg_aclk;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire sel;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire sig_inhibit_rdy_n;
  wire [0:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(D[0]),
        .I1(sig_wresp_sfifo_out),
        .I2(out),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .O(sig_coelsc_decerr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(D[1]),
        .I1(out),
        .I2(sig_wresp_sfifo_out),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .O(sig_coelsc_slverr_reg0));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][0]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_sg_aclk),
        .D(m_axi_sg_bresp[1]),
        .Q(out));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][1]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_sg_aclk),
        .D(m_axi_sg_bresp[0]),
        .Q(sig_wresp_sfifo_out));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[2][1]_srl3_i_1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(m_axi_sg_bvalid),
        .O(sel));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized0
   (sig_coelsc_interr_reg0,
    out,
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_push_coelsc_reg,
    sig_data2wsc_cmd_cmplt_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    D,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_inhibit_rdy_n,
    Q,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    sig_wr_fifo,
    in,
    m_axi_sg_aclk);
  output sig_coelsc_interr_reg0;
  output [1:0]out;
  output [0:0]\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_push_coelsc_reg;
  output sig_data2wsc_cmd_cmplt_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [2:0]D;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_inhibit_rdy_n;
  input [2:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input sig_wr_fifo;
  input [2:0]in;
  input m_axi_sg_aclk;

  wire [2:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [2:0]Q;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire [1:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h0E0F0000)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(sig_dcntl_sfifo_out),
        .I1(out[1]),
        .I2(Q[2]),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I4(sig_coelsc_reg_empty),
        .O(sig_push_coelsc_reg));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(sig_dcntl_sfifo_out),
        .I1(out[1]),
        .I2(D[0]),
        .O(sig_coelsc_interr_reg0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1 
       (.I0(sig_dcntl_sfifo_out),
        .I1(out[1]),
        .I2(D[0]),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .I4(D[1]),
        .I5(D[2]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(out[0]),
        .O(sig_data2wsc_cmd_cmplt_reg));
  LUT6 #(
    .INIT(64'h55655555AA9AAAAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .I1(sig_tlast_err_stop),
        .I2(sig_push_to_wsc),
        .I3(\INFERRED_GEN.cnt_i_reg[0] ),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h0000AAA2)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I2(out[1]),
        .I3(sig_dcntl_sfifo_out),
        .I4(Q[2]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][4]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_sg_aclk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][5]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_sg_aclk),
        .D(in[1]),
        .Q(sig_dcntl_sfifo_out));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][6]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_sg_aclk),
        .D(in[0]),
        .Q(out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized1
   (out,
    m_axis_mm2s_ftch_tvalid_new,
    Q,
    \updt_desc_reg2_reg[25] ,
    m_axi_sg_aclk);
  output [25:0]out;
  input m_axis_mm2s_ftch_tvalid_new;
  input [25:0]Q;
  input [3:0]\updt_desc_reg2_reg[25] ;
  input m_axi_sg_aclk;

  wire [25:0]Q;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire [25:0]out;
  wire [3:0]\updt_desc_reg2_reg[25] ;

  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][10]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][11]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][12]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][13]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][14]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][15]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][16]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][17]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][18]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][19]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][20]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][21]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][22]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][23]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][24]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][25]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[0]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][9]_srl16 
       (.A0(\updt_desc_reg2_reg[25] [0]),
        .A1(\updt_desc_reg2_reg[25] [1]),
        .A2(\updt_desc_reg2_reg[25] [2]),
        .A3(\updt_desc_reg2_reg[25] [3]),
        .CE(m_axis_mm2s_ftch_tvalid_new),
        .CLK(m_axi_sg_aclk),
        .D(Q[16]),
        .Q(out[16]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized2
   (p_0_in,
    out,
    sig_cmd2addr_valid_reg,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    in,
    Q,
    m_axi_s2mm_aclk);
  output p_0_in;
  output [40:0]out;
  output sig_cmd2addr_valid_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_calc_error_reg_reg;
  input sig_calc_error_reg_reg_0;
  input [38:0]in;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire [1:0]Q;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [40:0]out;
  wire p_0_in;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_reg;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[37]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1__1 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_calc_error_reg_reg),
        .I2(sig_calc_error_reg_reg_0),
        .O(sig_cmd2addr_valid_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2addr_valid_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[38]),
        .Q(out[40]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__2
       (.I0(out[40]),
        .O(p_0_in));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized2_37
   (sig_calc_error_reg_reg,
    out,
    FIFO_Full_reg,
    sig_calc_error_reg_reg_0,
    sig_calc_error_reg_reg_1,
    sig_mstr2addr_cmd_valid,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_calc_error_reg_reg;
  output [36:0]out;
  output FIFO_Full_reg;
  input sig_calc_error_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input sig_mstr2addr_cmd_valid;
  input [34:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [34:0]in;
  wire m_axi_mm2s_aclk;
  wire [36:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(sig_calc_error_reg_reg_0),
        .I1(sig_calc_error_reg_reg_1),
        .I2(sig_mstr2addr_cmd_valid),
        .O(FIFO_Full_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[36]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__1
       (.I0(out[36]),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized3
   (FIFO_Full_reg,
    D,
    out,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[0] ,
    Q,
    in,
    sig_next_calc_error_reg_reg_1,
    m_axi_mm2s_aclk);
  output FIFO_Full_reg;
  output [0:0]D;
  output [69:0]out;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input sig_mstr2data_cmd_valid;
  input \sig_dbeat_cntr_reg[0] ;
  input [0:0]Q;
  input [69:0]in;
  input [1:0]sig_next_calc_error_reg_reg_1;
  input m_axi_mm2s_aclk;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire [0:0]Q;
  wire [69:0]in;
  wire m_axi_mm2s_aclk;
  wire [69:0]out;
  wire \sig_dbeat_cntr_reg[0] ;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [1:0]sig_next_calc_error_reg_reg_1;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[62]),
        .Q(out[62]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[69]),
        .Q(out[69]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[68]),
        .Q(out[68]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[67]),
        .Q(out[67]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[66]),
        .Q(out[66]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][68]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][69]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][70]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][78]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[65]),
        .Q(out[65]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][87]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][87]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][87]_srl4_i_1 
       (.I0(sig_next_calc_error_reg_reg),
        .I1(sig_next_calc_error_reg_reg_0),
        .I2(sig_mstr2data_cmd_valid),
        .O(FIFO_Full_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[64]),
        .Q(out[64]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[63]),
        .Q(out[63]));
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__0 
       (.I0(out[1]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(Q),
        .O(D));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized5
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    wsc2stat_status,
    out,
    sel,
    m_axi_s2mm_bresp,
    addr,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]wsc2stat_status;
  input [0:0]out;
  input sel;
  input [1:0]m_axi_s2mm_bresp;
  input [0:2]addr;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:2]addr;
  wire m_axi_s2mm_aclk;
  wire [1:0]m_axi_s2mm_bresp;
  wire [0:0]out;
  wire sel;
  wire [1:0]sig_wresp_sfifo_out;
  wire [1:0]wsc2stat_status;

  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(wsc2stat_status[0]),
        .I1(sig_wresp_sfifo_out[0]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(out),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(wsc2stat_status[1]),
        .I1(sig_wresp_sfifo_out[1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(out),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized6
   (D,
    sig_wr_fifo,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    out,
    p_0_in,
    E,
    sig_coelsc_interr_reg0,
    \INFERRED_GEN.cnt_i_reg[3] ,
    Q,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    sig_data2wsc_valid,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ,
    wsc2stat_status,
    in,
    m_axi_s2mm_aclk);
  output [2:0]D;
  output sig_wr_fifo;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [16:0]out;
  output p_0_in;
  output [0:0]E;
  output sig_coelsc_interr_reg0;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  input [3:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input [3:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input sig_data2wsc_valid;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ;
  input [0:0]wsc2stat_status;
  input [16:0]in;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [3:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_0_in;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_wr_fifo;
  wire [0:0]wsc2stat_status;

  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(wsc2stat_status),
        .I1(out[0]),
        .O(sig_coelsc_interr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h2300)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2 
       (.I0(out[0]),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [3]),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I3(sig_coelsc_reg_empty),
        .O(\INFERRED_GEN.cnt_i_reg[3] ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3 
       (.I0(out[1]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    \INFERRED_GEN.cnt_i[1]_i_2__2 
       (.I0(sig_coelsc_reg_empty),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I2(out[0]),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [3]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][10]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][11]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][12]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][13]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][14]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][15]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][16]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][16]_srl6_i_1 
       (.I0(sig_data2wsc_valid),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][3]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][7]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][8]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][9]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  LUT6 #(
    .INIT(64'hDD2022DDDD2222DD)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(sig_wr_fifo),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hDF20F20D)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_wr_fifo),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6666666666466662)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(sig_wr_fifo),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF2000FFBA0045)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(Q[0]),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .I2(sig_wr_fifo),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized7
   (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    out,
    sig_sm_ld_dre_cmd_reg,
    D,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    sig_sm_ld_dre_cmd_ns,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ,
    lsig_cmd_fetch_pause,
    sig_sm_ld_dre_cmd,
    sig_need_cmd_flush,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2dre_cmd_valid,
    \INFERRED_GEN.data_reg[3][1]_srl4_0 ,
    \INFERRED_GEN.data_reg[3][1]_srl4_1 ,
    sig_cmd_full,
    Q,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_1 ,
    sig_scatter2drc_cmd_ready,
    in,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [14:0]out;
  output sig_sm_ld_dre_cmd_reg;
  output [0:0]D;
  output [1:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output sig_sm_ld_dre_cmd_ns;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ;
  input lsig_cmd_fetch_pause;
  input sig_sm_ld_dre_cmd;
  input sig_need_cmd_flush;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2dre_cmd_valid;
  input \INFERRED_GEN.data_reg[3][1]_srl4_0 ;
  input \INFERRED_GEN.data_reg[3][1]_srl4_1 ;
  input sig_cmd_full;
  input [1:0]Q;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_1 ;
  input sig_scatter2drc_cmd_ready;
  input [15:0]in;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_1 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire [1:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \INFERRED_GEN.data_reg[3][1]_srl4_0 ;
  wire \INFERRED_GEN.data_reg[3][1]_srl4_1 ;
  wire [1:0]Q;
  wire [15:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [14:0]out;
  wire sig_btt_eq_0_i_7_n_0;
  wire sig_btt_eq_0_i_8_n_0;
  wire [23:23]sig_cmd_fifo_data_out;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h00F200FFFFF200FF)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .I1(sig_cmd_fifo_data_out),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [2]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_1 [2]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_1 [0]),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_1 [1]),
        .O(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg [0]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_1 [2]),
        .I1(sig_cmd_fifo_data_out),
        .O(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h000F000F0000EA00)) 
    \FSM_sequential_sig_cmdcntl_sm_state[2]_i_1 
       (.I0(sig_cmd_fifo_data_out),
        .I1(sig_need_cmd_flush),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_1 [1]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_1 [0]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [2]),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_1 [2]),
        .O(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg [1]));
  LUT5 #(
    .INIT(32'hAABA0000)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2 
       (.I0(lsig_cmd_fetch_pause),
        .I1(out[14]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_need_cmd_flush),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0 
       (.I0(sig_mstr2dre_cmd_valid),
        .I1(\INFERRED_GEN.data_reg[3][1]_srl4_0 ),
        .I2(\INFERRED_GEN.data_reg[3][1]_srl4_1 ),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(sig_cmd_fifo_data_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [0]),
        .A1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    sig_btt_eq_0_i_3
       (.I0(sig_btt_eq_0_i_7_n_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(sig_sm_ld_dre_cmd),
        .I4(sig_cmd_full),
        .I5(sig_btt_eq_0_i_8_n_0),
        .O(sig_sm_ld_dre_cmd_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_btt_eq_0_i_7
       (.I0(out[10]),
        .I1(out[11]),
        .I2(out[8]),
        .I3(out[9]),
        .I4(out[13]),
        .I5(out[12]),
        .O(sig_btt_eq_0_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_btt_eq_0_i_8
       (.I0(out[4]),
        .I1(out[5]),
        .I2(out[2]),
        .I3(out[3]),
        .I4(out[7]),
        .I5(out[6]),
        .O(sig_btt_eq_0_i_8_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    \sig_next_strt_offset[1]_i_1 
       (.I0(out[1]),
        .I1(Q[1]),
        .I2(out[0]),
        .I3(Q[0]),
        .O(D));
  LUT4 #(
    .INIT(16'h0888)) 
    sig_sm_ld_dre_cmd_i_1
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .I1(sig_scatter2drc_cmd_ready),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_1 [1]),
        .I3(sig_need_cmd_flush),
        .O(sig_sm_ld_dre_cmd_ns));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    sig_sm_pop_cmd_fifo_i_2
       (.I0(sig_cmd_fifo_data_out),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_1 [2]),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_1 [0]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 [2]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_dma_0_0_dynshreg_f__parameterized8
   (sel,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    \sig_dbeat_cntr_reg[0] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_mstr2data_cmd_valid,
    sig_next_sequential_reg_reg,
    sig_next_sequential_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_first_dbeat_reg,
    sig_first_dbeat_reg_0,
    \sig_dbeat_cntr_reg[0]_0 ,
    sig_first_dbeat_reg_1,
    Q,
    sig_single_dbeat_reg,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    m_axi_s2mm_aclk);
  output sel;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [11:0]out;
  output [0:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]\sig_dbeat_cntr_reg[0] ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  input sig_mstr2data_cmd_valid;
  input sig_next_sequential_reg_reg;
  input sig_next_sequential_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_first_dbeat_reg;
  input sig_first_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[0]_0 ;
  input sig_first_dbeat_reg_1;
  input [0:0]Q;
  input sig_single_dbeat_reg;
  input [12:0]sig_next_calc_error_reg_reg;
  input [1:0]sig_next_calc_error_reg_reg_0;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire [11:0]out;
  wire sel;
  wire [9:9]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire [0:0]\sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[0]_0 ;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_mstr2data_cmd_valid;
  wire [12:0]sig_next_calc_error_reg_reg;
  wire [1:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_sequential_reg_reg;
  wire sig_next_sequential_reg_reg_0;
  wire sig_single_dbeat_i_2_n_0;
  wire sig_single_dbeat_reg;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[12]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[11]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[10]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][72]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[9]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][73]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[8]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][74]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[7]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][75]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[6]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][76]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[5]),
        .Q(sig_cmd_fifo_data_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][77]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][78]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][79]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][80]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][80]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][81]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][81]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][81]_srl4_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_sequential_reg_reg),
        .I2(sig_next_sequential_reg_reg_0),
        .O(sel));
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__1 
       (.I0(sig_cmd_fifo_data_out),
        .I1(\sig_dbeat_cntr_reg[0]_0 ),
        .I2(Q),
        .O(\sig_dbeat_cntr_reg[0] ));
  LUT6 #(
    .INIT(64'h888800A08888A0A0)) 
    sig_first_dbeat_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_single_dbeat_i_2_n_0),
        .I2(sig_first_dbeat_reg),
        .I3(sig_first_dbeat_reg_0),
        .I4(\sig_dbeat_cntr_reg[0]_0 ),
        .I5(sig_first_dbeat_reg_1),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_last_dbeat_i_2__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(out[5]),
        .I2(sig_cmd_fifo_data_out),
        .I3(out[6]),
        .I4(out[7]),
        .I5(out[8]),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_next_strt_strb_reg[15]_i_1 
       (.I0(out[4]),
        .O(D));
  LUT6 #(
    .INIT(64'h404C4C4C40404040)) 
    sig_single_dbeat_i_1
       (.I0(sig_single_dbeat_i_2_n_0),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(\sig_dbeat_cntr_reg[0]_0 ),
        .I3(sig_first_dbeat_reg_1),
        .I4(sig_first_dbeat_reg_0),
        .I5(sig_single_dbeat_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_single_dbeat_i_2
       (.I0(out[8]),
        .I1(out[7]),
        .I2(out[6]),
        .I3(sig_cmd_fifo_data_out),
        .I4(out[5]),
        .O(sig_single_dbeat_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f
   (Q,
    m_axi_sg_bready,
    sig_coelsc_decerr_reg0,
    out,
    sig_coelsc_slverr_reg0,
    sig_stream_rst,
    m_axi_sg_aclk,
    sig_push_coelsc_reg,
    m_axi_sg_bvalid,
    sig_inhibit_rdy_n,
    sig_rd_fifo__0,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_sg_bresp);
  output [0:0]Q;
  output m_axi_sg_bready;
  output sig_coelsc_decerr_reg0;
  output [0:0]out;
  output sig_coelsc_slverr_reg0;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input sig_push_coelsc_reg;
  input m_axi_sg_bvalid;
  input sig_inhibit_rdy_n;
  input sig_rd_fifo__0;
  input [1:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]Q;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_rd_fifo__0;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .Q(Q),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .sig_coelsc_decerr_reg0(sig_coelsc_decerr_reg0),
        .sig_coelsc_slverr_reg0(sig_coelsc_slverr_reg0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized0
   (FIFO_Full_reg,
    sig_coelsc_interr_reg0,
    out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_push_coelsc_reg,
    sig_rd_fifo__0_0,
    sig_data2wsc_cmd_cmplt_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_stream_rst,
    m_axi_sg_aclk,
    D,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_inhibit_rdy_n,
    sig_coelsc_reg_empty,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    in);
  output FIFO_Full_reg;
  output sig_coelsc_interr_reg0;
  output [1:0]out;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_push_coelsc_reg;
  output sig_rd_fifo__0_0;
  output sig_data2wsc_cmd_cmplt_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input [2:0]D;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_inhibit_rdy_n;
  input sig_coelsc_reg_empty;
  input [0:0]Q;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [2:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]Q;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire [1:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_fifo__0_0;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .Q(Q),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_fifo__0_0(sig_rd_fifo__0_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized1
   (queue_rden_new,
    mm2s_ns0__2,
    sts_received_re,
    write_cmnd_cmb,
    updt_data_reg,
    out,
    p_0_in,
    m_axi_sg_aclk,
    mm2s_cs,
    \FSM_sequential_mm2s_cs_reg[0] ,
    ch1_ftch_queue_empty,
    mm2s_dmacr,
    \GEN_MM2S.queue_dout_new_reg[90] ,
    mm2s_stop_i,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \INFERRED_GEN.cnt_i_reg[4] ,
    mm2s_halt,
    m_axis_mm2s_ftch_tvalid_new,
    \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ,
    s_axis_mm2s_cmd_tvalid_split,
    mm2s_ns10_out,
    Q);
  output queue_rden_new;
  output mm2s_ns0__2;
  output sts_received_re;
  output write_cmnd_cmb;
  output updt_data_reg;
  output [25:0]out;
  input p_0_in;
  input m_axi_sg_aclk;
  input [0:0]mm2s_cs;
  input \FSM_sequential_mm2s_cs_reg[0] ;
  input ch1_ftch_queue_empty;
  input [0:0]mm2s_dmacr;
  input \GEN_MM2S.queue_dout_new_reg[90] ;
  input mm2s_stop_i;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input \INFERRED_GEN.cnt_i_reg[4] ;
  input mm2s_halt;
  input m_axis_mm2s_ftch_tvalid_new;
  input \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ;
  input s_axis_mm2s_cmd_tvalid_split;
  input mm2s_ns10_out;
  input [25:0]Q;

  wire \FSM_sequential_mm2s_cs_reg[0] ;
  wire \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ;
  wire \GEN_MM2S.queue_dout_new_reg[90] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [25:0]Q;
  wire ch1_ftch_queue_empty;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire [0:0]mm2s_cs;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halt;
  wire mm2s_ns0__2;
  wire mm2s_ns10_out;
  wire mm2s_stop_i;
  wire [25:0]out;
  wire p_0_in;
  wire queue_rden_new;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sts_received_re;
  wire updt_data_reg;
  wire write_cmnd_cmb;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.\FSM_sequential_mm2s_cs_reg[0] (\FSM_sequential_mm2s_cs_reg[0] ),
        .\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg (\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ),
        .\GEN_MM2S.queue_dout_new_reg[90] (\GEN_MM2S.queue_dout_new_reg[90] ),
        .\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg (sts_received_re),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_ftch_tvalid_new(m_axis_mm2s_ftch_tvalid_new),
        .mm2s_cs(mm2s_cs),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_halt(mm2s_halt),
        .mm2s_ns0__2(mm2s_ns0__2),
        .mm2s_ns10_out(mm2s_ns10_out),
        .mm2s_stop_i(mm2s_stop_i),
        .out(out),
        .p_0_in(p_0_in),
        .queue_rden_new(queue_rden_new),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .updt_data_reg(updt_data_reg),
        .write_cmnd_cmb(write_cmnd_cmb));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized2
   (FIFO_Full_reg,
    sig_halt_reg_reg,
    p_0_in,
    out,
    sig_cmd2addr_valid_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_data2addr_stop_req,
    FIFO_Full_reg_0,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    in);
  output FIFO_Full_reg;
  output sig_halt_reg_reg;
  output p_0_in;
  output [40:0]out;
  output sig_cmd2addr_valid_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg_0;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [38:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [40:0]out;
  wire p_0_in;
  wire sig_cmd2addr_valid_reg;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sel(sig_cmd2addr_valid_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized2_34
   (FIFO_Full_reg,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    FIFO_Full_reg_0,
    sig_halt_reg_reg,
    SS,
    m_axi_mm2s_aclk,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg;
  output sig_calc_error_reg_reg;
  output [36:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output FIFO_Full_reg_0;
  output sig_halt_reg_reg;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2addr_cmd_valid;
  input [34:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SS;
  wire [34:0]in;
  wire m_axi_mm2s_aclk;
  wire [36:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2_35 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sel(FIFO_Full_reg_0),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized3
   (FIFO_Full_reg,
    sig_next_sequential_reg_reg,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_mm2s_rlast_0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    out,
    FIFO_Full_reg_0,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    SS,
    m_axi_mm2s_aclk,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_last_dbeat_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_mm2s_rlast,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_ld_new_cmd_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    \sig_next_tag_reg[0]_i_3 ,
    \sig_next_tag_reg[0]_i_3_0 ,
    \sig_next_tag_reg[0]_i_3_1 ,
    full,
    sig_dqual_reg_empty_reg_0,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    \sig_next_tag_reg[0]_i_3_2 ,
    in);
  output FIFO_Full_reg;
  output sig_next_sequential_reg_reg;
  output [7:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output m_axi_mm2s_rlast_0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [69:0]out;
  output FIFO_Full_reg_0;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_last_dbeat_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_mm2s_rlast;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_ld_new_cmd_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input \sig_next_tag_reg[0]_i_3 ;
  input \sig_next_tag_reg[0]_i_3_0 ;
  input \sig_next_tag_reg[0]_i_3_1 ;
  input full;
  input sig_dqual_reg_empty_reg_0;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input \sig_next_tag_reg[0]_i_3_2 ;
  input [69:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SS;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [69:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [69:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire \sig_next_tag_reg[0]_i_3 ;
  wire \sig_next_tag_reg[0]_i_3_0 ;
  wire \sig_next_tag_reg[0]_i_3_1 ;
  wire \sig_next_tag_reg[0]_i_3_2 ;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .SS(SS),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .sel(FIFO_Full_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_next_sequential_reg_reg),
        .\sig_next_tag_reg[0]_i_3 (\sig_next_tag_reg[0]_i_3 ),
        .\sig_next_tag_reg[0]_i_3_0 (\sig_next_tag_reg[0]_i_3_0 ),
        .\sig_next_tag_reg[0]_i_3_1 (\sig_next_tag_reg[0]_i_3_1 ),
        .\sig_next_tag_reg[0]_i_3_2 (\sig_next_tag_reg[0]_i_3_2 ),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized4
   (FIFO_Full_reg,
    Q,
    FIFO_Full_reg_0,
    SS,
    m_axi_mm2s_aclk,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    lsig_ld_cmd);
  output FIFO_Full_reg;
  output [0:0]Q;
  output FIFO_Full_reg_0;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input lsig_ld_cmd;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire sig_mstr2sf_cmd_valid;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SS(SS),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized5
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    m_axi_s2mm_bready,
    E,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wsc2stat_status,
    out,
    addr2data_addr_posted,
    Q,
    sig_inhibit_rdy_n,
    sig_halt_reg,
    m_axi_s2mm_bvalid,
    sig_push_coelsc_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_s2mm_bresp);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  output m_axi_s2mm_bready;
  output [0:0]E;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [1:0]wsc2stat_status;
  input [0:0]out;
  input addr2data_addr_posted;
  input [3:0]Q;
  input sig_inhibit_rdy_n;
  input sig_halt_reg;
  input m_axi_s2mm_bvalid;
  input sig_push_coelsc_reg;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire addr2data_addr_posted;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire [1:0]wsc2stat_status;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .addr2data_addr_posted(addr2data_addr_posted),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .wsc2stat_status(wsc2stat_status));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized6
   (FIFO_Full_reg,
    D,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    p_0_in,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    sig_coelsc_interr_reg0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    wsc2stat_status,
    in);
  output FIFO_Full_reg;
  output [2:0]D;
  output [16:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output p_0_in;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output sig_coelsc_interr_reg0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [0:0]wsc2stat_status;
  input [16:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_0_in;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_stream_rst;
  wire [0:0]wsc2stat_status;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_stream_rst(sig_stream_rst),
        .wsc2stat_status(wsc2stat_status));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized7
   (FIFO_Full_reg,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    sig_sm_ld_dre_cmd_reg,
    out,
    D,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    sig_sm_ld_dre_cmd_ns,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    lsig_cmd_fetch_pause,
    sig_sm_ld_dre_cmd,
    sig_need_cmd_flush,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_sm_pop_cmd_fifo,
    sig_mstr2dre_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_cmd_full,
    Q,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ,
    sig_scatter2drc_cmd_ready,
    in);
  output FIFO_Full_reg;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output sig_sm_ld_dre_cmd_reg;
  output [13:0]out;
  output [0:0]D;
  output [2:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output sig_sm_ld_dre_cmd_ns;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input lsig_cmd_fetch_pause;
  input sig_sm_ld_dre_cmd;
  input sig_need_cmd_flush;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_sm_pop_cmd_fifo;
  input sig_mstr2dre_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_cmd_full;
  input [1:0]Q;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ;
  input sig_scatter2drc_cmd_ready;
  input [15:0]in;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire [2:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [1:0]Q;
  wire [15:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [13:0]out;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_sm_pop_cmd_fifo;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized7 I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 (\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(sig_sm_ld_dre_cmd_reg),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_dma_0_0_srl_fifo_f__parameterized8
   (FIFO_Full_reg,
    sig_next_calc_error_reg_reg,
    sig_dqual_reg_empty_reg,
    D,
    out,
    sig_s_ready_out_reg,
    \sig_dbeat_cntr_reg[6] ,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ld_new_cmd_reg_reg,
    sig_data2mstr_cmd_ready,
    sig_addr_chan_rdy0,
    sig_stop_wvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_last_dbeat_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_dqual_reg_empty,
    sig_last_dbeat_reg_0,
    sig_first_dbeat_reg,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_dbeat_cntr_eq_0,
    sig_first_dbeat_reg_0,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[7] ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg_0,
    sig_stat2wsc_status_ready,
    wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_dqual_reg_empty_reg_3,
    sig_last_mmap_dbeat_reg,
    addr2data_addr_posted,
    sig_addr_posted_cntr,
    sig_s_ready_dup_i_2__2,
    sig_single_dbeat_reg,
    sig_last_dbeat_reg_1,
    sig_next_calc_error_reg_reg_1);
  output FIFO_Full_reg;
  output sig_next_calc_error_reg_reg;
  output sig_dqual_reg_empty_reg;
  output [0:0]D;
  output [7:0]out;
  output sig_s_ready_out_reg;
  output [7:0]\sig_dbeat_cntr_reg[6] ;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_data2mstr_cmd_ready;
  output sig_addr_chan_rdy0;
  output sig_stop_wvalid;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_last_dbeat_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_dqual_reg_empty;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_dbeat_cntr_eq_0;
  input sig_first_dbeat_reg_0;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[7] ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_stat2wsc_status_ready;
  input wsc2stat_status_valid;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_dqual_reg_empty_reg_3;
  input sig_last_mmap_dbeat_reg;
  input addr2data_addr_posted;
  input [2:0]sig_addr_posted_cntr;
  input sig_s_ready_dup_i_2__2;
  input sig_single_dbeat_reg;
  input sig_last_dbeat_reg_1;
  input [12:0]sig_next_calc_error_reg_reg_1;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire addr2data_addr_posted;
  wire m_axi_s2mm_aclk;
  wire [7:0]out;
  wire sig_addr_chan_rdy0;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2mstr_cmd_ready;
  wire sig_dbeat_cntr_eq_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [7:0]\sig_dbeat_cntr_reg[6] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_empty_reg_3;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [12:0]sig_next_calc_error_reg_reg_1;
  wire sig_next_sequential_reg;
  wire sig_s_ready_dup_i_2__2;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stop_wvalid;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire wsc2stat_status_valid;

  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized8 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .addr2data_addr_posted(addr2data_addr_posted),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_addr_chan_rdy0(sig_addr_chan_rdy0),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_data2mstr_cmd_ready(sig_data2mstr_cmd_ready),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_empty_reg_3(sig_dqual_reg_empty_reg_3),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_s_ready_dup_i_2__2(sig_s_ready_dup_i_2__2),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stop_wvalid(sig_stop_wvalid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .wsc2stat_status_valid(wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f
   (Q,
    m_axi_sg_bready,
    sig_coelsc_decerr_reg0,
    out,
    sig_coelsc_slverr_reg0,
    sig_stream_rst,
    m_axi_sg_aclk,
    sig_push_coelsc_reg,
    m_axi_sg_bvalid,
    sig_inhibit_rdy_n,
    sig_rd_fifo__0,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_sg_bresp);
  output [0:0]Q;
  output m_axi_sg_bready;
  output sig_coelsc_decerr_reg0;
  output [0:0]out;
  output sig_coelsc_slverr_reg0;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input sig_push_coelsc_reg;
  input m_axi_sg_bvalid;
  input sig_inhibit_rdy_n;
  input sig_rd_fifo__0;
  input [1:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_sg_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [1:0]D;
  wire FIFO_Full_reg_n_0;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_rd_fifo__0;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f_53 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_dma_0_0_dynshreg_f DYNSHREG_F_I
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .sel(sig_wr_fifo),
        .sig_coelsc_decerr_reg0(sig_coelsc_decerr_reg0),
        .sig_coelsc_slverr_reg0(sig_coelsc_slverr_reg0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_sg_bready_INST_0
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .O(m_axi_sg_bready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0
   (FIFO_Full_reg_0,
    sig_coelsc_interr_reg0,
    out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_push_coelsc_reg,
    sig_rd_fifo__0_0,
    sig_data2wsc_cmd_cmplt_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_stream_rst,
    m_axi_sg_aclk,
    D,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_inhibit_rdy_n,
    sig_coelsc_reg_empty,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    in);
  output FIFO_Full_reg_0;
  output sig_coelsc_interr_reg0;
  output [1:0]out;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_push_coelsc_reg;
  output sig_rd_fifo__0_0;
  output sig_data2wsc_cmd_cmplt_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input [2:0]D;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_inhibit_rdy_n;
  input sig_coelsc_reg_empty;
  input [0:0]Q;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [2:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire FIFO_Full_reg_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]Q;
  wire [0:0]addr_i_p1;
  wire fifo_full_p1;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire [1:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_fifo__0_0;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f_54 CNTR_INCR_DECR_ADDN_F_I
       (.D(addr_i_p1),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (Q),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_rd_fifo__0_0(sig_rd_fifo__0_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_dma_0_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (Q),
        .\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg (addr_i_p1),
        .\INFERRED_GEN.cnt_i_reg[0] (FIFO_Full_reg_0),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1
   (queue_rden_new,
    mm2s_ns0__2,
    \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ,
    write_cmnd_cmb,
    updt_data_reg,
    out,
    p_0_in,
    m_axi_sg_aclk,
    mm2s_cs,
    \FSM_sequential_mm2s_cs_reg[0] ,
    ch1_ftch_queue_empty,
    mm2s_dmacr,
    \GEN_MM2S.queue_dout_new_reg[90] ,
    mm2s_stop_i,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \INFERRED_GEN.cnt_i_reg[4] ,
    mm2s_halt,
    m_axis_mm2s_ftch_tvalid_new,
    \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ,
    s_axis_mm2s_cmd_tvalid_split,
    mm2s_ns10_out,
    Q);
  output queue_rden_new;
  output mm2s_ns0__2;
  output \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ;
  output write_cmnd_cmb;
  output updt_data_reg;
  output [25:0]out;
  input p_0_in;
  input m_axi_sg_aclk;
  input [0:0]mm2s_cs;
  input \FSM_sequential_mm2s_cs_reg[0] ;
  input ch1_ftch_queue_empty;
  input [0:0]mm2s_dmacr;
  input \GEN_MM2S.queue_dout_new_reg[90] ;
  input mm2s_stop_i;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input \INFERRED_GEN.cnt_i_reg[4] ;
  input mm2s_halt;
  input m_axis_mm2s_ftch_tvalid_new;
  input \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ;
  input s_axis_mm2s_cmd_tvalid_split;
  input mm2s_ns10_out;
  input [25:0]Q;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire \FSM_sequential_mm2s_cs_reg[0] ;
  wire \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ;
  wire \GEN_MM2S.queue_dout_new_reg[90] ;
  wire \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [25:0]Q;
  wire ch1_ftch_queue_empty;
  wire fifo_full_p1;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_ftch_tvalid_new;
  wire [0:0]mm2s_cs;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halt;
  wire mm2s_ns0__2;
  wire mm2s_ns10_out;
  wire mm2s_stop_i;
  wire [25:0]out;
  wire p_0_in;
  wire queue_rden_new;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire updt_data_reg;
  wire write_cmnd_cmb;
  wire xb_fifo_full;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg (\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_ftch_tvalid_new(m_axis_mm2s_ftch_tvalid_new),
        .mm2s_halt(mm2s_halt),
        .p_0_in(p_0_in));
  design_1_axi_dma_0_0_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.Q(Q),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_ftch_tvalid_new(m_axis_mm2s_ftch_tvalid_new),
        .out(out),
        .\updt_desc_reg2_reg[25] ({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}));
  FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(xb_fifo_full),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h00F000F0FFF0EEF0)) 
    \FSM_sequential_mm2s_cs[0]_i_2 
       (.I0(\FSM_sequential_mm2s_cs_reg[0] ),
        .I1(xb_fifo_full),
        .I2(mm2s_ns0__2),
        .I3(mm2s_cs),
        .I4(s_axis_mm2s_cmd_tvalid_split),
        .I5(mm2s_ns10_out),
        .O(updt_data_reg));
  LUT6 #(
    .INIT(64'h0000000000000054)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_3 
       (.I0(ch1_ftch_queue_empty),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_new_reg[90] ),
        .I3(xb_fifo_full),
        .I4(\FSM_sequential_mm2s_cs_reg[0] ),
        .I5(mm2s_stop_i),
        .O(mm2s_ns0__2));
  LUT4 #(
    .INIT(16'h0010)) 
    \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1 
       (.I0(\FSM_sequential_mm2s_cs_reg[0] ),
        .I1(xb_fifo_full),
        .I2(mm2s_cs),
        .I3(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ),
        .O(write_cmnd_cmb));
  LUT5 #(
    .INIT(32'h00000002)) 
    \GEN_MM2S.queue_dout_new[90]_i_1 
       (.I0(mm2s_ns0__2),
        .I1(mm2s_cs),
        .I2(xb_fifo_full),
        .I3(\FSM_sequential_mm2s_cs_reg[0] ),
        .I4(ch1_ftch_queue_empty),
        .O(queue_rden_new));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2
   (FIFO_Full_reg_0,
    sig_halt_reg_reg,
    p_0_in,
    out,
    sel,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_data2addr_stop_req,
    FIFO_Full_reg_1,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    in);
  output FIFO_Full_reg_0;
  output sig_halt_reg_reg;
  output p_0_in;
  output [40:0]out;
  output sel;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg_1;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [38:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire fifo_full_p1;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [40:0]out;
  wire p_0_in;
  wire sel;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f_10 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_1),
        .FIFO_Full_reg_0(sel),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_cmd2addr_valid_reg(sel),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2_35
   (FIFO_Full_reg_0,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sel,
    sig_halt_reg_reg,
    SS,
    m_axi_mm2s_aclk,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg_0;
  output sig_calc_error_reg_reg;
  output [36:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sel;
  output sig_halt_reg_reg;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2addr_cmd_valid;
  input [34:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire [34:0]in;
  wire m_axi_mm2s_aclk;
  wire [36:0]out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f_36 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(sel),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  design_1_axi_dma_0_0_dynshreg_f__parameterized2_37 DYNSHREG_F_I
       (.FIFO_Full_reg(sel),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_calc_error_reg_reg_1(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3
   (FIFO_Full_reg_0,
    sig_next_sequential_reg_reg,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_mm2s_rlast_0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    out,
    sel,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    SS,
    m_axi_mm2s_aclk,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_last_dbeat_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_mm2s_rlast,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_ld_new_cmd_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    \sig_next_tag_reg[0]_i_3 ,
    \sig_next_tag_reg[0]_i_3_0 ,
    \sig_next_tag_reg[0]_i_3_1 ,
    full,
    sig_dqual_reg_empty_reg_0,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    \sig_next_tag_reg[0]_i_3_2 ,
    in);
  output FIFO_Full_reg_0;
  output sig_next_sequential_reg_reg;
  output [7:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output m_axi_mm2s_rlast_0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [69:0]out;
  output sel;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_last_dbeat_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_mm2s_rlast;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_ld_new_cmd_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input \sig_next_tag_reg[0]_i_3 ;
  input \sig_next_tag_reg[0]_i_3_0 ;
  input \sig_next_tag_reg[0]_i_3_1 ;
  input full;
  input sig_dqual_reg_empty_reg_0;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input \sig_next_tag_reg[0]_i_3_2 ;
  input [69:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [69:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [69:0]out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire \sig_next_tag_reg[0]_i_3 ;
  wire \sig_next_tag_reg[0]_i_3_0 ;
  wire \sig_next_tag_reg[0]_i_3_1 ;
  wire \sig_next_tag_reg[0]_i_3_2 ;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f_30 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:1]),
        .E(E),
        .FIFO_Full_reg(sel),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out[1]),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[7] (Q),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_next_sequential_reg_reg),
        .\sig_next_tag_reg[0]_i_3_0 (\sig_next_tag_reg[0]_i_3 ),
        .\sig_next_tag_reg[0]_i_3_1 (\sig_next_tag_reg[0]_i_3_0 ),
        .\sig_next_tag_reg[0]_i_3_2 (\sig_next_tag_reg[0]_i_3_1 ),
        .\sig_next_tag_reg[0]_i_3_3 (\sig_next_tag_reg[0]_i_3_2 ),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  design_1_axi_dma_0_0_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.D(D[0]),
        .FIFO_Full_reg(sel),
        .Q(Q[0]),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .\sig_dbeat_cntr_reg[0] (sig_next_sequential_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_next_calc_error_reg_reg_1({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4
   (FIFO_Full_reg_0,
    Q,
    FIFO_Full_reg_1,
    SS,
    m_axi_mm2s_aclk,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    lsig_ld_cmd);
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output FIFO_Full_reg_1;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input lsig_ld_cmd;

  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire sig_mstr2sf_cmd_valid;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f_38 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_1),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    m_axi_s2mm_bready,
    E,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wsc2stat_status,
    out,
    addr2data_addr_posted,
    Q,
    sig_inhibit_rdy_n,
    sig_halt_reg,
    m_axi_s2mm_bvalid,
    sig_push_coelsc_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_s2mm_bresp);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  output m_axi_s2mm_bready;
  output [0:0]E;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [1:0]wsc2stat_status;
  input [0:0]out;
  input addr2data_addr_posted;
  input [3:0]Q;
  input sig_inhibit_rdy_n;
  input sig_halt_reg;
  input m_axi_s2mm_bvalid;
  input sig_push_coelsc_reg;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [1:0]m_axi_s2mm_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire addr2data_addr_posted;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire sig_decr_addr_posted_cntr0_out;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire [1:0]wsc2stat_status;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({\INFERRED_GEN.cnt_i_reg[3] ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_dma_0_0_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .out(out),
        .sel(sig_wr_fifo),
        .wsc2stat_status(wsc2stat_status));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    m_axi_s2mm_bready_INST_0
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_halt_reg),
        .O(m_axi_s2mm_bready));
  LUT6 #(
    .INIT(64'hFDDD22222222DDDD)) 
    \sig_addr_posted_cntr[1]_i_1__0 
       (.I0(addr2data_addr_posted),
        .I1(sig_decr_addr_posted_cntr0_out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFD22FF00FF0022DD)) 
    \sig_addr_posted_cntr[2]_i_1__0 
       (.I0(addr2data_addr_posted),
        .I1(sig_decr_addr_posted_cntr0_out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4666666666666662)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(addr2data_addr_posted),
        .I1(sig_decr_addr_posted_cntr0_out),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(E));
  LUT6 #(
    .INIT(64'hF2F0F0F0F0F0F02D)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(addr2data_addr_posted),
        .I1(sig_decr_addr_posted_cntr0_out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_addr_posted_cntr[3]_i_3 
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(m_axi_s2mm_bvalid),
        .O(sig_decr_addr_posted_cntr0_out));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6
   (FIFO_Full_reg_0,
    D,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    p_0_in,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    sig_coelsc_interr_reg0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    wsc2stat_status,
    in);
  output FIFO_Full_reg_0;
  output [2:0]D;
  output [16:0]out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output p_0_in;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output sig_coelsc_interr_reg0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [0:0]wsc2stat_status;
  input [16:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire DYNSHREG_F_I_n_4;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire [16:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_0_in;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire [0:0]wsc2stat_status;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1_9 CNTR_INCR_DECR_ADDN_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_2 (DYNSHREG_F_I_n_4),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out[0]),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_dma_0_0_dynshreg_f__parameterized6 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 (FIFO_Full_reg_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (DYNSHREG_F_I_n_4),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_wr_fifo(sig_wr_fifo),
        .wsc2stat_status(wsc2stat_status));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized7
   (FIFO_Full_reg_0,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    sig_sm_ld_dre_cmd_reg,
    out,
    D,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    sig_sm_ld_dre_cmd_ns,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    lsig_cmd_fetch_pause,
    sig_sm_ld_dre_cmd,
    sig_need_cmd_flush,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_sm_pop_cmd_fifo,
    sig_mstr2dre_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_cmd_full,
    Q,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ,
    sig_scatter2drc_cmd_ready,
    in);
  output FIFO_Full_reg_0;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output sig_sm_ld_dre_cmd_reg;
  output [13:0]out;
  output [0:0]D;
  output [2:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output sig_sm_ld_dre_cmd_ns;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input lsig_cmd_fetch_pause;
  input sig_sm_ld_dre_cmd;
  input sig_need_cmd_flush;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_sm_pop_cmd_fifo;
  input sig_mstr2dre_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_cmd_full;
  input [1:0]Q;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ;
  input sig_scatter2drc_cmd_ready;
  input [15:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [0:0]D;
  wire DYNSHREG_F_I_n_22;
  wire FIFO_Full_reg_0;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire [2:0]\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [1:0]Q;
  wire fifo_full_p1;
  wire [15:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [13:0]out;
  wire [22:22]sig_cmd_fifo_data_out;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_rd_empty;
  wire sig_scatter2drc_cmd_ready;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_sm_pop_cmd_fifo;
  wire sig_stream_rst;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f_11 CNTR_INCR_DECR_ADDN_F_I
       (.\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0 (DYNSHREG_F_I_n_22),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg [1]),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_dma_0_0_dynshreg_f__parameterized7 DYNSHREG_F_I
       (.D(D),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 (DYNSHREG_F_I_n_22),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_1 (\FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0 ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ({\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg [2],\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg [0]}),
        .\INFERRED_GEN.data_reg[3][1]_srl4_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.data_reg[3][1]_srl4_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out,out}),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(sig_sm_ld_dre_cmd_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized8
   (FIFO_Full_reg_0,
    sig_next_calc_error_reg_reg,
    sig_dqual_reg_empty_reg,
    D,
    out,
    sig_s_ready_out_reg,
    \sig_dbeat_cntr_reg[6] ,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ld_new_cmd_reg_reg,
    sig_data2mstr_cmd_ready,
    sig_addr_chan_rdy0,
    sig_stop_wvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_last_dbeat_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_dqual_reg_empty,
    sig_last_dbeat_reg_0,
    sig_first_dbeat_reg,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_dbeat_cntr_eq_0,
    sig_first_dbeat_reg_0,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[7] ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg_0,
    sig_stat2wsc_status_ready,
    wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_dqual_reg_empty_reg_3,
    sig_last_mmap_dbeat_reg,
    addr2data_addr_posted,
    sig_addr_posted_cntr,
    sig_s_ready_dup_i_2__2,
    sig_single_dbeat_reg,
    sig_last_dbeat_reg_1,
    sig_next_calc_error_reg_reg_1);
  output FIFO_Full_reg_0;
  output sig_next_calc_error_reg_reg;
  output sig_dqual_reg_empty_reg;
  output [0:0]D;
  output [7:0]out;
  output sig_s_ready_out_reg;
  output [7:0]\sig_dbeat_cntr_reg[6] ;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_data2mstr_cmd_ready;
  output sig_addr_chan_rdy0;
  output sig_stop_wvalid;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_last_dbeat_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_dqual_reg_empty;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_dbeat_cntr_eq_0;
  input sig_first_dbeat_reg_0;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[7] ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_stat2wsc_status_ready;
  input wsc2stat_status_valid;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_dqual_reg_empty_reg_3;
  input sig_last_mmap_dbeat_reg;
  input addr2data_addr_posted;
  input [2:0]sig_addr_posted_cntr;
  input sig_s_ready_dup_i_2__2;
  input sig_single_dbeat_reg;
  input sig_last_dbeat_reg_1;
  input [12:0]sig_next_calc_error_reg_reg_1;

  wire CNTR_INCR_DECR_ADDN_F_I_n_13;
  wire CNTR_INCR_DECR_ADDN_F_I_n_14;
  wire [0:0]D;
  wire DYNSHREG_F_I_n_0;
  wire DYNSHREG_F_I_n_1;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire addr2data_addr_posted;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [7:0]out;
  wire sig_addr_chan_rdy0;
  wire [2:0]sig_addr_posted_cntr;
  wire [13:10]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2mstr_cmd_ready;
  wire sig_dbeat_cntr_eq_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [7:0]\sig_dbeat_cntr_reg[6] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_empty_reg_3;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [12:0]sig_next_calc_error_reg_reg_1;
  wire sig_next_sequential_reg;
  wire sig_s_ready_dup_i_2__2;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stop_wvalid;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire wsc2stat_status_valid;

  design_1_axi_dma_0_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .FIFO_Full_reg(DYNSHREG_F_I_n_0),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_0 ({CNTR_INCR_DECR_ADDN_F_I_n_13,CNTR_INCR_DECR_ADDN_F_I_n_14}),
        .Q(Q),
        .addr2data_addr_posted(addr2data_addr_posted),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .sig_addr_chan_rdy0(sig_addr_chan_rdy0),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] [7:1]),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_empty_reg_3(sig_dqual_reg_empty_reg_3),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_first_dbeat_reg),
        .sig_last_dbeat_reg_2(DYNSHREG_F_I_n_1),
        .sig_last_dbeat_reg_3(sig_last_dbeat_reg_1),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_s_ready_dup_i_2__2(sig_s_ready_dup_i_2__2),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stop_wvalid(sig_stop_wvalid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .wsc2stat_status_valid(wsc2stat_status_valid));
  design_1_axi_dma_0_0_dynshreg_f__parameterized8 DYNSHREG_F_I
       (.D(D),
        .Q(Q[0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({out[7:5],sig_cmd_fifo_data_out,out[4:0]}),
        .sel(DYNSHREG_F_I_n_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(DYNSHREG_F_I_n_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[6] [0]),
        .\sig_dbeat_cntr_reg[0]_0 (sig_dqual_reg_empty_reg),
        .sig_first_dbeat_reg(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_1(sig_s_ready_out_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg_1),
        .sig_next_calc_error_reg_reg_0({CNTR_INCR_DECR_ADDN_F_I_n_13,CNTR_INCR_DECR_ADDN_F_I_n_14}),
        .sig_next_sequential_reg_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_next_sequential_reg_reg_0(FIFO_Full_reg_0),
        .sig_single_dbeat_reg(sig_single_dbeat_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_xfer_addr_reg[31]_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[0] ),
        .I1(FIFO_Full_reg_0),
        .O(sig_data2mstr_cmd_ready));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module design_1_axi_dma_0_0_sync_fifo_fg
   (full,
    wr_data_count,
    dout,
    empty,
    \gen_fwft.empty_fwft_i_reg ,
    sig_slast_with_stop,
    lsig_ld_cmd,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    \gen_fwft.empty_fwft_i_reg_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \gwdc.wr_data_count_i_reg[7] ,
    SS,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    out,
    Q,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ,
    sig_sstrb_stop_mask,
    sig_ok_to_post_rd_addr_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_ok_to_post_rd_addr_reg_0,
    sig_ok_to_post_rd_addr_reg_1,
    sig_ok_to_post_rd_addr_i_4,
    S,
    sig_ok_to_post_rd_addr_reg_2);
  output full;
  output [6:0]wr_data_count;
  output [288:0]dout;
  output empty;
  output \gen_fwft.empty_fwft_i_reg ;
  output sig_slast_with_stop;
  output lsig_ld_cmd;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output \gen_fwft.empty_fwft_i_reg_0 ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [4:0]\gwdc.wr_data_count_i_reg[7] ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [289:0]din;
  input out;
  input [0:0]Q;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  input [0:0]sig_sstrb_stop_mask;
  input sig_ok_to_post_rd_addr_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_ok_to_post_rd_addr_reg_0;
  input sig_ok_to_post_rd_addr_reg_1;
  input [0:0]sig_ok_to_post_rd_addr_i_4;
  input [3:0]S;
  input [2:0]sig_ok_to_post_rd_addr_reg_2;

  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire [289:0]din;
  wire [288:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_fwft.empty_fwft_i_reg_0 ;
  wire [4:0]\gwdc.wr_data_count_i_reg[7] ;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [7:6]sig_commit_plus_actual;
  wire [289:289]sig_data_fifo_data_out;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire [0:0]sig_ok_to_post_rd_addr_i_4;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_ok_to_post_rd_addr_reg_0;
  wire sig_ok_to_post_rd_addr_reg_1;
  wire [2:0]sig_ok_to_post_rd_addr_reg_2;
  wire sig_ok_to_post_rd_addr_reg_i_3_n_2;
  wire sig_ok_to_post_rd_addr_reg_i_3_n_3;
  wire sig_ok_to_post_rd_addr_reg_i_5_n_0;
  wire sig_ok_to_post_rd_addr_reg_i_5_n_1;
  wire sig_ok_to_post_rd_addr_reg_i_5_n_2;
  wire sig_ok_to_post_rd_addr_reg_i_5_n_3;
  wire sig_pop_data_fifo;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire [6:0]wr_data_count;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_12 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_13 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_14 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_314 ;
  wire [2:2]NLW_sig_ok_to_post_rd_addr_reg_i_3_CO_UNCONNECTED;
  wire [3:3]NLW_sig_ok_to_post_rd_addr_reg_i_3_O_UNCONNECTED;
  wire [0:0]NLW_sig_ok_to_post_rd_addr_reg_i_5_O_UNCONNECTED;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h00405555)) 
    \INFERRED_GEN.cnt_i[1]_i_2__0 
       (.I0(Q),
        .I1(sig_data_fifo_data_out),
        .I2(out),
        .I3(empty),
        .I4(\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .O(lsig_ld_cmd));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \INFERRED_GEN.cnt_i[2]_i_3 
       (.I0(\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .I1(empty),
        .I2(out),
        .I3(sig_data_fifo_data_out),
        .O(\OMIT_UNPACKING.lsig_cmd_loaded_reg ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hBFFF00FF)) 
    \OMIT_UNPACKING.lsig_cmd_loaded_i_1 
       (.I0(empty),
        .I1(out),
        .I2(sig_data_fifo_data_out),
        .I3(Q),
        .I4(\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .O(\gen_fwft.empty_fwft_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    sig_last_skid_reg_i_1
       (.I0(sig_sstrb_stop_mask),
        .I1(empty),
        .I2(\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .I3(dout[288]),
        .O(sig_slast_with_stop));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_m_valid_dup_i_3
       (.I0(empty),
        .I1(\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .O(\gen_fwft.empty_fwft_i_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    sig_ok_to_post_rd_addr_i_1
       (.I0(sig_ok_to_post_rd_addr_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_ok_to_post_rd_addr_reg_0),
        .I3(sig_commit_plus_actual[6]),
        .I4(sig_commit_plus_actual[7]),
        .I5(sig_ok_to_post_rd_addr_reg_1),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_ok_to_post_rd_addr_reg_i_3
       (.CI(sig_ok_to_post_rd_addr_reg_i_5_n_0),
        .CO({sig_commit_plus_actual[7],NLW_sig_ok_to_post_rd_addr_reg_i_3_CO_UNCONNECTED[2],sig_ok_to_post_rd_addr_reg_i_3_n_2,sig_ok_to_post_rd_addr_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,wr_data_count[6:4]}),
        .O({NLW_sig_ok_to_post_rd_addr_reg_i_3_O_UNCONNECTED[3],sig_commit_plus_actual[6],\gwdc.wr_data_count_i_reg[7] [4:3]}),
        .S({1'b1,sig_ok_to_post_rd_addr_reg_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_ok_to_post_rd_addr_reg_i_5
       (.CI(1'b0),
        .CO({sig_ok_to_post_rd_addr_reg_i_5_n_0,sig_ok_to_post_rd_addr_reg_i_5_n_1,sig_ok_to_post_rd_addr_reg_i_5_n_2,sig_ok_to_post_rd_addr_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({wr_data_count[3:1],sig_ok_to_post_rd_addr_i_4}),
        .O({\gwdc.wr_data_count_i_reg[7] [2:0],NLW_sig_ok_to_post_rd_addr_reg_i_5_O_UNCONNECTED[0]}),
        .S(S));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "291" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "291" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_dma_0_0_xpm_fifo_sync \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_12 ),
        .data_valid(\xpm_fifo_instance.xpm_fifo_sync_inst_n_314 ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din({1'b0,din}),
        .dout({\xpm_fifo_instance.xpm_fifo_sync_inst_n_14 ,sig_data_fifo_data_out,dout}),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(sig_pop_data_fifo),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(SS),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_sync_inst_n_13 ),
        .wr_clk(m_axi_mm2s_aclk),
        .wr_data_count({wr_data_count,sig_data_fifo_wr_cnt}),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_37 
       (.I0(out),
        .I1(empty),
        .I2(\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .O(sig_pop_data_fifo));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module design_1_axi_dma_0_0_sync_fifo_fg__parameterized0
   (full,
    dout,
    empty,
    SR,
    \sig_strb_reg_out_reg[16] ,
    \sig_strb_reg_out_reg[6] ,
    \sig_strb_reg_out_reg[16]_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] ,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    sig_btt_cntr0,
    lsig_set_absorb2tlast,
    sig_m_valid_out_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] ,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ,
    sig_btt_eq_0_reg,
    ld_btt_cntr_reg1_reg,
    S,
    m_axi_s2mm_aclk,
    din,
    rd_en,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \sig_byte_cntr[3]_i_14_0 ,
    \sig_byte_cntr[3]_i_8 ,
    \sig_byte_cntr[3]_i_47 ,
    Q,
    \sig_byte_cntr[3]_i_9_0 ,
    \sig_byte_cntr[3]_i_7_0 ,
    \sig_byte_cntr[3]_i_29 ,
    \sig_byte_cntr[3]_i_30_0 ,
    \sig_byte_cntr[3]_i_9_1 ,
    \sig_byte_cntr[7]_i_9 ,
    \sig_byte_cntr[3]_i_6_0 ,
    \sig_byte_cntr[3]_i_7_1 ,
    \sig_byte_cntr[3]_i_9_2 ,
    \sig_byte_cntr[3]_i_9_3 ,
    \sig_byte_cntr[3]_i_9_4 ,
    \sig_byte_cntr[3]_i_14_1 ,
    \sig_byte_cntr[3]_i_6_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_4 ,
    \gen_wr_a.gen_word_narrow.mem_reg_4_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_4_1 ,
    sig_eop_sent_reg_reg,
    sig_strm_tlast,
    lsig_absorb2tlast,
    out,
    \sig_btt_cntr_dup_reg[0] ,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ,
    sig_inhibit_rdy_n,
    slice_insert_valid,
    sig_btt_eq_0__0,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg2,
    sig_tstrb_fifo_rdy,
    CO,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd,
    ld_btt_cntr_reg1_reg_0,
    sig_valid_fifo_ld12_out,
    \sig_byte_cntr_reg[3] ,
    \sig_byte_cntr_reg[3]_0 ,
    \sig_byte_cntr_reg[3]_1 ,
    \sig_byte_cntr_reg[3]_2 ,
    \sig_byte_cntr_reg[3]_3 );
  output full;
  output [35:0]dout;
  output empty;
  output [0:0]SR;
  output \sig_strb_reg_out_reg[16] ;
  output \sig_strb_reg_out_reg[6] ;
  output \sig_strb_reg_out_reg[16]_0 ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] ;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] ;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output sig_btt_cntr0;
  output lsig_set_absorb2tlast;
  output sig_m_valid_out_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] ;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ;
  output sig_btt_eq_0_reg;
  output ld_btt_cntr_reg1_reg;
  output [2:0]S;
  input m_axi_s2mm_aclk;
  input [38:0]din;
  input rd_en;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \sig_byte_cntr[3]_i_14_0 ;
  input \sig_byte_cntr[3]_i_8 ;
  input \sig_byte_cntr[3]_i_47 ;
  input [20:0]Q;
  input \sig_byte_cntr[3]_i_9_0 ;
  input \sig_byte_cntr[3]_i_7_0 ;
  input \sig_byte_cntr[3]_i_29 ;
  input [16:0]\sig_byte_cntr[3]_i_30_0 ;
  input \sig_byte_cntr[3]_i_9_1 ;
  input \sig_byte_cntr[7]_i_9 ;
  input \sig_byte_cntr[3]_i_6_0 ;
  input \sig_byte_cntr[3]_i_7_1 ;
  input \sig_byte_cntr[3]_i_9_2 ;
  input \sig_byte_cntr[3]_i_9_3 ;
  input \sig_byte_cntr[3]_i_9_4 ;
  input \sig_byte_cntr[3]_i_14_1 ;
  input \sig_byte_cntr[3]_i_6_1 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_4_0 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_4_1 ;
  input sig_eop_sent_reg_reg;
  input sig_strm_tlast;
  input lsig_absorb2tlast;
  input out;
  input \sig_btt_cntr_dup_reg[0] ;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  input [4:0]\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  input sig_inhibit_rdy_n;
  input slice_insert_valid;
  input sig_btt_eq_0__0;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg2;
  input sig_tstrb_fifo_rdy;
  input [0:0]CO;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd;
  input ld_btt_cntr_reg1_reg_0;
  input sig_valid_fifo_ld12_out;
  input [2:0]\sig_byte_cntr_reg[3] ;
  input \sig_byte_cntr_reg[3]_0 ;
  input \sig_byte_cntr_reg[3]_1 ;
  input \sig_byte_cntr_reg[3]_2 ;
  input \sig_byte_cntr_reg[3]_3 ;

  wire [0:0]CO;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_3_n_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_4_n_0 ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire [4:0]\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ;
  wire [20:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [38:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4_1 ;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire ld_btt_cntr_reg1_reg_0;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_absorb2tlast;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire sig_btt_cntr0;
  wire \sig_btt_cntr[13]_i_6_n_0 ;
  wire \sig_btt_cntr_dup_reg[0] ;
  wire sig_btt_eq_0__0;
  wire sig_btt_eq_0_reg;
  wire \sig_byte_cntr[3]_i_11_n_0 ;
  wire \sig_byte_cntr[3]_i_13_n_0 ;
  wire \sig_byte_cntr[3]_i_14_0 ;
  wire \sig_byte_cntr[3]_i_14_1 ;
  wire \sig_byte_cntr[3]_i_16_n_0 ;
  wire \sig_byte_cntr[3]_i_17_n_0 ;
  wire \sig_byte_cntr[3]_i_22_n_0 ;
  wire \sig_byte_cntr[3]_i_23_n_0 ;
  wire \sig_byte_cntr[3]_i_24_n_0 ;
  wire \sig_byte_cntr[3]_i_26_n_0 ;
  wire \sig_byte_cntr[3]_i_27_n_0 ;
  wire \sig_byte_cntr[3]_i_29 ;
  wire [16:0]\sig_byte_cntr[3]_i_30_0 ;
  wire \sig_byte_cntr[3]_i_30_n_0 ;
  wire \sig_byte_cntr[3]_i_32_n_0 ;
  wire \sig_byte_cntr[3]_i_33_n_0 ;
  wire \sig_byte_cntr[3]_i_34_n_0 ;
  wire \sig_byte_cntr[3]_i_37_n_0 ;
  wire \sig_byte_cntr[3]_i_44_n_0 ;
  wire \sig_byte_cntr[3]_i_46_n_0 ;
  wire \sig_byte_cntr[3]_i_47 ;
  wire \sig_byte_cntr[3]_i_48_n_0 ;
  wire \sig_byte_cntr[3]_i_54_n_0 ;
  wire \sig_byte_cntr[3]_i_55_n_0 ;
  wire \sig_byte_cntr[3]_i_6_0 ;
  wire \sig_byte_cntr[3]_i_6_1 ;
  wire \sig_byte_cntr[3]_i_7_0 ;
  wire \sig_byte_cntr[3]_i_7_1 ;
  wire \sig_byte_cntr[3]_i_8 ;
  wire \sig_byte_cntr[3]_i_9_0 ;
  wire \sig_byte_cntr[3]_i_9_1 ;
  wire \sig_byte_cntr[3]_i_9_2 ;
  wire \sig_byte_cntr[3]_i_9_3 ;
  wire \sig_byte_cntr[3]_i_9_4 ;
  wire \sig_byte_cntr[7]_i_9 ;
  wire [2:0]\sig_byte_cntr_reg[3] ;
  wire \sig_byte_cntr_reg[3]_0 ;
  wire \sig_byte_cntr_reg[3]_1 ;
  wire \sig_byte_cntr_reg[3]_2 ;
  wire \sig_byte_cntr_reg[3]_3 ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_m_valid_out_reg;
  wire sig_sm_ld_dre_cmd;
  wire \sig_strb_reg_out_reg[16] ;
  wire \sig_strb_reg_out_reg[16]_0 ;
  wire \sig_strb_reg_out_reg[6] ;
  wire sig_strm_tlast;
  wire [39:32]sig_tstrb_fifo_data_out;
  wire sig_tstrb_fifo_rdy;
  wire sig_valid_fifo_ld12_out;
  wire sig_wr_fifo;
  wire slice_insert_valid;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_10 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_60 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h8A8AAA8A)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .I1(sig_eop_sent_reg_reg),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_4 ),
        .I3(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_3_n_0 ),
        .I4(sig_tstrb_fifo_data_out[39]),
        .O(sig_m_valid_out_reg));
  LUT6 #(
    .INIT(64'hDD4D4D44FFFFFFFF)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_3 
       (.I0(dout[34]),
        .I1(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 [4]),
        .I2(dout[33]),
        .I3(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 [3]),
        .I4(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_4_n_0 ),
        .I5(sig_strm_tlast),
        .O(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40F40000FFFF40F4)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_4 
       (.I0(sig_tstrb_fifo_data_out[32]),
        .I1(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 [0]),
        .I2(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 [1]),
        .I3(sig_tstrb_fifo_data_out[33]),
        .I4(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 [2]),
        .I5(dout[32]),
        .O(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000AE00AE00AE)) 
    ld_btt_cntr_reg1_i_1
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_sm_ld_dre_cmd),
        .I2(ld_btt_cntr_reg1_reg_0),
        .I3(sig_btt_cntr0),
        .I4(sig_valid_fifo_ld12_out),
        .I5(CO),
        .O(ld_btt_cntr_reg1_reg));
  LUT6 #(
    .INIT(64'h0040505055505050)) 
    ld_btt_cntr_reg3_i_1
       (.I0(sig_btt_cntr0),
        .I1(sig_btt_eq_0__0),
        .I2(ld_btt_cntr_reg3),
        .I3(ld_btt_cntr_reg2),
        .I4(sig_tstrb_fifo_rdy),
        .I5(CO),
        .O(sig_btt_eq_0_reg));
  LUT3 #(
    .INIT(8'hF4)) 
    \sig_btt_cntr[13]_i_1__0 
       (.I0(lsig_absorb2tlast),
        .I1(lsig_set_absorb2tlast),
        .I2(\sig_btt_cntr_dup_reg[0] ),
        .O(sig_btt_cntr0));
  LUT6 #(
    .INIT(64'h4055000000000000)) 
    \sig_btt_cntr[13]_i_4__0 
       (.I0(empty),
        .I1(dout[35]),
        .I2(\sig_btt_cntr[13]_i_6_n_0 ),
        .I3(sig_strm_tlast),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_4 ),
        .I5(sig_tstrb_fifo_data_out[38]),
        .O(lsig_set_absorb2tlast));
  LUT5 #(
    .INIT(32'h8E00FF8E)) 
    \sig_btt_cntr[13]_i_6 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_4_n_0 ),
        .I1(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 [3]),
        .I2(dout[33]),
        .I3(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 [4]),
        .I4(dout[34]),
        .O(\sig_btt_cntr[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sig_byte_cntr[3]_i_11 
       (.I0(\sig_byte_cntr[3]_i_30_0 [12]),
        .I1(\sig_byte_cntr[3]_i_30_0 [13]),
        .I2(\sig_byte_cntr[3]_i_6_1 ),
        .I3(\sig_byte_cntr[3]_i_30_0 [14]),
        .I4(dout[22]),
        .I5(Q[12]),
        .O(\sig_byte_cntr[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000002A002A002A)) 
    \sig_byte_cntr[3]_i_12 
       (.I0(\sig_byte_cntr[3]_i_47 ),
        .I1(Q[10]),
        .I2(dout[16]),
        .I3(\sig_byte_cntr[3]_i_14_0 ),
        .I4(Q[9]),
        .I5(dout[15]),
        .O(\sig_strb_reg_out_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \sig_byte_cntr[3]_i_13 
       (.I0(\sig_byte_cntr[3]_i_26_n_0 ),
        .I1(\sig_byte_cntr[7]_i_9 ),
        .I2(\sig_byte_cntr[3]_i_6_0 ),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ),
        .I4(\sig_byte_cntr[3]_i_27_n_0 ),
        .I5(\sig_byte_cntr[3]_i_7_1 ),
        .O(\sig_byte_cntr[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF044444400444444)) 
    \sig_byte_cntr[3]_i_14 
       (.I0(\sig_byte_cntr[3]_i_14_0 ),
        .I1(\sig_byte_cntr[3]_i_8 ),
        .I2(\sig_byte_cntr[3]_i_47 ),
        .I3(Q[10]),
        .I4(dout[16]),
        .I5(\sig_byte_cntr[3]_i_30_n_0 ),
        .O(\sig_strb_reg_out_reg[16] ));
  LUT6 #(
    .INIT(64'h0015151500000000)) 
    \sig_byte_cntr[3]_i_16 
       (.I0(\sig_byte_cntr[3]_i_32_n_0 ),
        .I1(Q[18]),
        .I2(dout[29]),
        .I3(Q[19]),
        .I4(dout[30]),
        .I5(\sig_byte_cntr[3]_i_7_1 ),
        .O(\sig_byte_cntr[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h80808080FF808080)) 
    \sig_byte_cntr[3]_i_17 
       (.I0(\sig_byte_cntr[3]_i_33_n_0 ),
        .I1(\sig_byte_cntr[3]_i_34_n_0 ),
        .I2(\sig_byte_cntr[3]_i_7_0 ),
        .I3(\sig_strb_reg_out_reg[16]_0 ),
        .I4(\sig_byte_cntr[3]_i_9_1 ),
        .I5(\sig_byte_cntr[3]_i_37_n_0 ),
        .O(\sig_byte_cntr[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \sig_byte_cntr[3]_i_20 
       (.I0(\sig_byte_cntr[3]_i_7_0 ),
        .I1(\sig_byte_cntr[3]_i_29 ),
        .I2(\sig_byte_cntr[3]_i_30_0 [0]),
        .I3(\sig_byte_cntr[3]_i_30_0 [3]),
        .I4(\sig_byte_cntr[3]_i_30_0 [2]),
        .I5(\sig_byte_cntr[3]_i_33_n_0 ),
        .O(\sig_strb_reg_out_reg[6] ));
  LUT6 #(
    .INIT(64'h8700000000000000)) 
    \sig_byte_cntr[3]_i_22 
       (.I0(dout[10]),
        .I1(Q[7]),
        .I2(\sig_byte_cntr[3]_i_30_0 [6]),
        .I3(\sig_byte_cntr[3]_i_9_4 ),
        .I4(\sig_byte_cntr[3]_i_9_1 ),
        .I5(\sig_strb_reg_out_reg[16]_0 ),
        .O(\sig_byte_cntr[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000080)) 
    \sig_byte_cntr[3]_i_23 
       (.I0(\sig_byte_cntr[3]_i_44_n_0 ),
        .I1(\sig_byte_cntr[3]_i_9_2 ),
        .I2(\sig_byte_cntr[3]_i_9_3 ),
        .I3(\sig_byte_cntr[3]_i_30_0 [10]),
        .I4(\sig_byte_cntr[3]_i_30_0 [9]),
        .I5(\sig_byte_cntr[3]_i_30_0 [11]),
        .O(\sig_byte_cntr[3]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0888)) 
    \sig_byte_cntr[3]_i_24 
       (.I0(\sig_byte_cntr[3]_i_46_n_0 ),
        .I1(\sig_byte_cntr[3]_i_33_n_0 ),
        .I2(Q[4]),
        .I3(dout[7]),
        .I4(\sig_byte_cntr[3]_i_9_0 ),
        .O(\sig_byte_cntr[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0777000000000000)) 
    \sig_byte_cntr[3]_i_26 
       (.I0(dout[24]),
        .I1(Q[14]),
        .I2(dout[16]),
        .I3(Q[10]),
        .I4(Q[5]),
        .I5(dout[8]),
        .O(\sig_byte_cntr[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sig_byte_cntr[3]_i_27 
       (.I0(dout[1]),
        .I1(Q[1]),
        .I2(\sig_byte_cntr[3]_i_33_n_0 ),
        .I3(\sig_byte_cntr[3]_i_30_0 [4]),
        .I4(\sig_byte_cntr[3]_i_30_0 [5]),
        .I5(\sig_byte_cntr[3]_i_48_n_0 ),
        .O(\sig_byte_cntr[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0080FF8000800080)) 
    \sig_byte_cntr[3]_i_30 
       (.I0(\sig_byte_cntr[3]_i_30_0 [10]),
        .I1(\sig_byte_cntr[3]_i_30_0 [9]),
        .I2(\sig_byte_cntr[3]_i_54_n_0 ),
        .I3(\sig_byte_cntr[3]_i_14_0 ),
        .I4(\sig_byte_cntr[3]_i_14_1 ),
        .I5(\sig_byte_cntr[3]_i_55_n_0 ),
        .O(\sig_byte_cntr[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sig_byte_cntr[3]_i_32 
       (.I0(dout[26]),
        .I1(Q[16]),
        .I2(dout[25]),
        .I3(Q[15]),
        .I4(Q[17]),
        .I5(dout[27]),
        .O(\sig_byte_cntr[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000400040)) 
    \sig_byte_cntr[3]_i_33 
       (.I0(\sig_byte_cntr[3]_i_47 ),
        .I1(dout[0]),
        .I2(Q[0]),
        .I3(\sig_byte_cntr[3]_i_14_0 ),
        .I4(dout[16]),
        .I5(Q[10]),
        .O(\sig_byte_cntr[3]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \sig_byte_cntr[3]_i_34 
       (.I0(dout[2]),
        .I1(Q[2]),
        .I2(dout[1]),
        .I3(Q[1]),
        .I4(\sig_byte_cntr[3]_i_30_0 [3]),
        .I5(\sig_byte_cntr[3]_i_29 ),
        .O(\sig_byte_cntr[3]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sig_byte_cntr[3]_i_37 
       (.I0(dout[10]),
        .I1(Q[7]),
        .I2(dout[9]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(dout[11]),
        .O(\sig_byte_cntr[3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000202020)) 
    \sig_byte_cntr[3]_i_42 
       (.I0(\sig_byte_cntr[3]_i_30_0 [12]),
        .I1(\sig_byte_cntr[3]_i_30_0 [14]),
        .I2(\sig_byte_cntr[3]_i_6_1 ),
        .I3(dout[22]),
        .I4(Q[12]),
        .I5(\sig_byte_cntr[3]_i_30_0 [13]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] ));
  LUT6 #(
    .INIT(64'h8000000040151515)) 
    \sig_byte_cntr[3]_i_43 
       (.I0(\sig_byte_cntr[3]_i_30_0 [16]),
        .I1(dout[26]),
        .I2(Q[16]),
        .I3(dout[25]),
        .I4(Q[15]),
        .I5(\sig_byte_cntr[3]_i_30_0 [15]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \sig_byte_cntr[3]_i_44 
       (.I0(dout[16]),
        .I1(Q[10]),
        .I2(dout[8]),
        .I3(Q[5]),
        .I4(Q[14]),
        .I5(dout[24]),
        .O(\sig_byte_cntr[3]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000008009)) 
    \sig_byte_cntr[3]_i_46 
       (.I0(\sig_byte_cntr[3]_i_30_0 [0]),
        .I1(\sig_byte_cntr[3]_i_30_0 [1]),
        .I2(\sig_byte_cntr[3]_i_30_0 [2]),
        .I3(\sig_byte_cntr[3]_i_29 ),
        .I4(\sig_byte_cntr[3]_i_30_0 [4]),
        .I5(\sig_byte_cntr[3]_i_30_0 [3]),
        .O(\sig_byte_cntr[3]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sig_byte_cntr[3]_i_48 
       (.I0(\sig_byte_cntr[3]_i_29 ),
        .I1(dout[2]),
        .I2(Q[2]),
        .I3(\sig_byte_cntr[3]_i_30_0 [3]),
        .I4(dout[4]),
        .I5(Q[3]),
        .O(\sig_byte_cntr[3]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \sig_byte_cntr[3]_i_51 
       (.I0(dout[7]),
        .I1(Q[4]),
        .I2(\sig_byte_cntr[3]_i_30_0 [3]),
        .I3(dout[4]),
        .I4(Q[3]),
        .I5(\sig_byte_cntr[3]_i_29 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \sig_byte_cntr[3]_i_53 
       (.I0(dout[15]),
        .I1(Q[9]),
        .I2(\sig_byte_cntr[3]_i_30_0 [8]),
        .I3(\sig_byte_cntr[3]_i_30_0 [7]),
        .I4(dout[11]),
        .I5(Q[8]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \sig_byte_cntr[3]_i_54 
       (.I0(dout[23]),
        .I1(Q[13]),
        .I2(\sig_byte_cntr[3]_i_30_0 [13]),
        .I3(dout[20]),
        .I4(Q[11]),
        .I5(\sig_byte_cntr[3]_i_30_0 [11]),
        .O(\sig_byte_cntr[3]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \sig_byte_cntr[3]_i_55 
       (.I0(dout[31]),
        .I1(Q[20]),
        .I2(dout[29]),
        .I3(Q[18]),
        .I4(\sig_byte_cntr[3]_i_30_0 [16]),
        .I5(\sig_byte_cntr[3]_i_30_0 [15]),
        .O(\sig_byte_cntr[3]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h7777777777777888)) 
    \sig_byte_cntr[3]_i_6 
       (.I0(\sig_byte_cntr_reg[3] [2]),
        .I1(\sig_byte_cntr_reg[3]_0 ),
        .I2(\sig_byte_cntr_reg[3]_3 ),
        .I3(\sig_byte_cntr[3]_i_11_n_0 ),
        .I4(\sig_strb_reg_out_reg[16]_0 ),
        .I5(\sig_byte_cntr[3]_i_13_n_0 ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h7777777777777778)) 
    \sig_byte_cntr[3]_i_7 
       (.I0(\sig_byte_cntr_reg[3] [1]),
        .I1(\sig_byte_cntr_reg[3]_0 ),
        .I2(\sig_strb_reg_out_reg[16] ),
        .I3(\sig_byte_cntr_reg[3]_1 ),
        .I4(\sig_byte_cntr[3]_i_16_n_0 ),
        .I5(\sig_byte_cntr[3]_i_17_n_0 ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h7777777777777778)) 
    \sig_byte_cntr[3]_i_9 
       (.I0(\sig_byte_cntr_reg[3] [0]),
        .I1(\sig_byte_cntr_reg[3]_0 ),
        .I2(\sig_byte_cntr_reg[3]_2 ),
        .I3(\sig_byte_cntr[3]_i_22_n_0 ),
        .I4(\sig_byte_cntr[3]_i_23_n_0 ),
        .I5(\sig_byte_cntr[3]_i_24_n_0 ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sig_byte_cntr[7]_i_12 
       (.I0(dout[16]),
        .I1(Q[10]),
        .I2(dout[8]),
        .I3(Q[5]),
        .I4(Q[14]),
        .I5(dout[24]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \sig_byte_cntr[7]_i_15 
       (.I0(dout[8]),
        .I1(Q[5]),
        .I2(Q[9]),
        .I3(dout[15]),
        .I4(\sig_byte_cntr[3]_i_14_0 ),
        .I5(\sig_byte_cntr[7]_i_9 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ));
  LUT6 #(
    .INIT(64'h1300000011000000)) 
    sig_cmd_full_i_3
       (.I0(sig_tstrb_fifo_data_out[38]),
        .I1(sig_eop_sent_reg_reg),
        .I2(dout[35]),
        .I3(sig_tstrb_fifo_data_out[39]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_4 ),
        .I5(sig_strm_tlast),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] ));
  LUT6 #(
    .INIT(64'h0000000022F20000)) 
    sig_eop_sent_reg_i_1
       (.I0(lsig_set_absorb2tlast),
        .I1(lsig_absorb2tlast),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_4_1 ),
        .I3(sig_eop_sent_reg_reg),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_eop_sent_reg),
        .O(\GEN_INDET_BTT.lsig_absorb2tlast_reg_0 ));
  LUT6 #(
    .INIT(64'h55554000FFFFFFFF)) 
    sig_m_valid_dup_i_2__1
       (.I0(lsig_absorb2tlast),
        .I1(dout[35]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_4 ),
        .I3(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_3_n_0 ),
        .I4(sig_eop_sent_reg_reg),
        .I5(out),
        .O(\GEN_INDET_BTT.lsig_absorb2tlast_reg ));
  LUT4 #(
    .INIT(16'hBF0B)) 
    sig_s_ready_dup_i_7
       (.I0(sig_tstrb_fifo_data_out[32]),
        .I1(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 [0]),
        .I2(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 [1]),
        .I3(sig_tstrb_fifo_data_out[33]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] ));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "40" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "40" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_dma_0_0_xpm_fifo_sync__parameterized1 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ),
        .data_valid(\xpm_fifo_instance.xpm_fifo_sync_inst_n_60 ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din({din[38],1'b0,din[37:0]}),
        .dout({sig_tstrb_fifo_data_out[39:38],dout[35:32],sig_tstrb_fifo_data_out[33:32],dout[31:0]}),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(SR),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_sync_inst_n_10 ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 }),
        .wr_en(sig_wr_fifo),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  LUT2 #(
    .INIT(4'hB)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__2 
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(SR));
  LUT3 #(
    .INIT(8'h40)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2__1 
       (.I0(full),
        .I1(sig_inhibit_rdy_n),
        .I2(slice_insert_valid),
        .O(sig_wr_fifo));
  LUT5 #(
    .INIT(32'h000F0008)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3__0 
       (.I0(sig_tstrb_fifo_data_out[39]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_4 ),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_4_0 ),
        .I3(empty),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_4_1 ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module design_1_axi_dma_0_0_sync_fifo_fg__parameterized1
   (dout,
    empty,
    SR,
    E,
    sig_clr_dbc_reg_reg,
    sig_clr_dbeat_cntr0_out,
    sig_clr_dbc_reg_reg_0,
    D,
    O,
    CO,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    sig_adjusted_addr_incr,
    sig_child_qual_first_of_2_reg,
    DI,
    \gen_fwft.empty_fwft_i_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    Q,
    \sig_burst_dbeat_cntr_reg[3] ,
    \sig_burst_dbeat_cntr_reg[3]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    full,
    \sig_burst_dbeat_cntr_reg[3]_1 ,
    \sig_burst_dbeat_cntr_reg[3]_2 ,
    sig_eop_halt_xfer,
    S,
    \sig_byte_cntr_reg[7] ,
    \sig_child_addr_cntr_lsh_reg[3] ,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_child_addr_cntr_lsh_reg);
  output [11:0]dout;
  output empty;
  output [0:0]SR;
  output [0:0]E;
  output [0:0]sig_clr_dbc_reg_reg;
  output sig_clr_dbeat_cntr0_out;
  output sig_clr_dbc_reg_reg_0;
  output [9:0]D;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output [9:0]sig_adjusted_addr_incr;
  output sig_child_qual_first_of_2_reg;
  output [1:0]DI;
  output \gen_fwft.empty_fwft_i_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input wr_en;
  input [11:0]din;
  input rd_en;
  input [3:0]Q;
  input \sig_burst_dbeat_cntr_reg[3] ;
  input [0:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input full;
  input \sig_burst_dbeat_cntr_reg[3]_1 ;
  input \sig_burst_dbeat_cntr_reg[3]_2 ;
  input sig_eop_halt_xfer;
  input [3:0]S;
  input [1:0]\sig_byte_cntr_reg[7] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input [4:0]sig_child_addr_cntr_lsh_reg;

  wire [0:0]CO;
  wire [9:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [11:0]din;
  wire [11:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire [9:0]sig_adjusted_addr_incr;
  wire \sig_burst_dbeat_cntr_reg[3] ;
  wire [0:0]\sig_burst_dbeat_cntr_reg[3]_0 ;
  wire \sig_burst_dbeat_cntr_reg[3]_1 ;
  wire \sig_burst_dbeat_cntr_reg[3]_2 ;
  wire \sig_byte_cntr[3]_i_2_n_0 ;
  wire \sig_byte_cntr[3]_i_3_n_0 ;
  wire \sig_byte_cntr[3]_i_4_n_0 ;
  wire \sig_byte_cntr[3]_i_5_n_0 ;
  wire \sig_byte_cntr[7]_i_10_n_0 ;
  wire \sig_byte_cntr[7]_i_3_n_0 ;
  wire \sig_byte_cntr[7]_i_4_n_0 ;
  wire \sig_byte_cntr[7]_i_5_n_0 ;
  wire \sig_byte_cntr[7]_i_6_n_0 ;
  wire \sig_byte_cntr[7]_i_7_n_0 ;
  wire \sig_byte_cntr[9]_i_3_n_0 ;
  wire \sig_byte_cntr[9]_i_4_n_0 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_0 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_1 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_2 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_3 ;
  wire [1:0]\sig_byte_cntr_reg[7] ;
  wire \sig_byte_cntr_reg[7]_i_2_n_0 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_1 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_2 ;
  wire \sig_byte_cntr_reg[7]_i_2_n_3 ;
  wire \sig_byte_cntr_reg[9]_i_2_n_3 ;
  wire \sig_child_addr_cntr_lsh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_5_n_0 ;
  wire [4:0]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire [0:0]sig_clr_dbc_reg_reg;
  wire sig_clr_dbc_reg_reg_0;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_pop_child_cmd;
  wire sig_eop_halt_xfer;
  wire sig_stream_rst;
  wire sig_xd_fifo_full;
  wire \sig_xfer_len_reg[0]_i_3_n_0 ;
  wire \sig_xfer_len_reg[0]_i_4_n_0 ;
  wire \sig_xfer_len_reg[0]_i_5_n_0 ;
  wire \sig_xfer_len_reg[0]_i_6_n_0 ;
  wire \sig_xfer_len_reg[4]_i_5_n_0 ;
  wire \sig_xfer_len_reg_reg[0]_i_2_n_0 ;
  wire \sig_xfer_len_reg_reg[0]_i_2_n_1 ;
  wire \sig_xfer_len_reg_reg[0]_i_2_n_2 ;
  wire \sig_xfer_len_reg_reg[0]_i_2_n_3 ;
  wire \sig_xfer_len_reg_reg[4]_i_2_n_0 ;
  wire \sig_xfer_len_reg_reg[4]_i_2_n_1 ;
  wire \sig_xfer_len_reg_reg[4]_i_2_n_2 ;
  wire \sig_xfer_len_reg_reg[4]_i_2_n_3 ;
  wire \sig_xfer_len_reg_reg[4]_i_4_n_3 ;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_37__0_n_0 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_10 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_32 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ;
  wire [3:1]\NLW_sig_byte_cntr_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_byte_cntr_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_sig_xfer_len_reg_reg[4]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_xfer_len_reg_reg[4]_i_4_O_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF800000FFFFFFFF)) 
    \sig_burst_dbeat_cntr[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\sig_burst_dbeat_cntr_reg[3] ),
        .I3(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .I4(E),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[3]_i_2 
       (.I0(sig_clr_dbc_reg_reg_0),
        .I1(din[3]),
        .O(\sig_byte_cntr[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[3]_i_3 
       (.I0(sig_clr_dbc_reg_reg_0),
        .I1(din[2]),
        .O(\sig_byte_cntr[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[3]_i_4 
       (.I0(sig_clr_dbc_reg_reg_0),
        .I1(din[1]),
        .O(\sig_byte_cntr[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[3]_i_5 
       (.I0(sig_clr_dbc_reg_reg_0),
        .I1(din[0]),
        .O(\sig_byte_cntr[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \sig_byte_cntr[7]_i_1 
       (.I0(wr_en),
        .I1(\sig_byte_cntr[7]_i_3_n_0 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_clr_dbc_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \sig_byte_cntr[7]_i_10 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ),
        .I3(\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ),
        .I4(\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ),
        .O(\sig_byte_cntr[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \sig_byte_cntr[7]_i_3 
       (.I0(full),
        .I1(sig_xd_fifo_full),
        .I2(\sig_burst_dbeat_cntr_reg[3]_1 ),
        .I3(\sig_burst_dbeat_cntr_reg[3]_2 ),
        .I4(sig_eop_halt_xfer),
        .I5(\sig_byte_cntr[7]_i_10_n_0 ),
        .O(\sig_byte_cntr[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[7]_i_4 
       (.I0(sig_clr_dbc_reg_reg_0),
        .I1(din[5]),
        .O(\sig_byte_cntr[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[7]_i_5 
       (.I0(sig_clr_dbc_reg_reg_0),
        .I1(din[4]),
        .O(\sig_byte_cntr[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[7]_i_6 
       (.I0(sig_clr_dbc_reg_reg_0),
        .I1(din[7]),
        .O(\sig_byte_cntr[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[7]_i_7 
       (.I0(sig_clr_dbc_reg_reg_0),
        .I1(din[6]),
        .O(\sig_byte_cntr[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[9]_i_3 
       (.I0(sig_clr_dbc_reg_reg_0),
        .I1(din[9]),
        .O(\sig_byte_cntr[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[9]_i_4 
       (.I0(sig_clr_dbc_reg_reg_0),
        .I1(din[8]),
        .O(\sig_byte_cntr[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_byte_cntr[9]_i_5 
       (.I0(\sig_byte_cntr[7]_i_3_n_0 ),
        .I1(wr_en),
        .O(sig_clr_dbc_reg_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_byte_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_byte_cntr_reg[3]_i_1_n_0 ,\sig_byte_cntr_reg[3]_i_1_n_1 ,\sig_byte_cntr_reg[3]_i_1_n_2 ,\sig_byte_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_byte_cntr[3]_i_2_n_0 ,\sig_byte_cntr[3]_i_3_n_0 ,\sig_byte_cntr[3]_i_4_n_0 ,\sig_byte_cntr[3]_i_5_n_0 }),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_byte_cntr_reg[7]_i_2 
       (.CI(\sig_byte_cntr_reg[3]_i_1_n_0 ),
        .CO({\sig_byte_cntr_reg[7]_i_2_n_0 ,\sig_byte_cntr_reg[7]_i_2_n_1 ,\sig_byte_cntr_reg[7]_i_2_n_2 ,\sig_byte_cntr_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sig_byte_cntr[7]_i_4_n_0 ,\sig_byte_cntr[7]_i_5_n_0 }),
        .O(D[7:4]),
        .S({\sig_byte_cntr[7]_i_6_n_0 ,\sig_byte_cntr[7]_i_7_n_0 ,\sig_byte_cntr_reg[7] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_byte_cntr_reg[9]_i_2 
       (.CI(\sig_byte_cntr_reg[7]_i_2_n_0 ),
        .CO({\NLW_sig_byte_cntr_reg[9]_i_2_CO_UNCONNECTED [3:1],\sig_byte_cntr_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sig_byte_cntr_reg[9]_i_2_O_UNCONNECTED [3:2],D[9:8]}),
        .S({1'b0,1'b0,\sig_byte_cntr[9]_i_3_n_0 ,\sig_byte_cntr[9]_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_3 
       (.I0(dout[3]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_4 
       (.I0(dout[2]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_5 
       (.I0(dout[1]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_6 
       (.I0(dout[0]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_2 
       (.I0(dout[7]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_3 
       (.I0(dout[6]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_4 
       (.I0(dout[5]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_5 
       (.I0(dout[4]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[8]_i_2 
       (.I0(dout[9]),
        .I1(sig_csm_pop_child_cmd),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[8]_i_3 
       (.I0(dout[8]),
        .I1(sig_csm_pop_child_cmd),
        .O(DI[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_child_addr_cntr_lsh[0]_i_3_n_0 ,\sig_child_addr_cntr_lsh[0]_i_4_n_0 ,\sig_child_addr_cntr_lsh[0]_i_5_n_0 ,\sig_child_addr_cntr_lsh[0]_i_6_n_0 }),
        .O(O),
        .S(\sig_child_addr_cntr_lsh_reg[3] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ),
        .CO({CO,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_child_addr_cntr_lsh[4]_i_2_n_0 ,\sig_child_addr_cntr_lsh[4]_i_3_n_0 ,\sig_child_addr_cntr_lsh[4]_i_4_n_0 ,\sig_child_addr_cntr_lsh[4]_i_5_n_0 }),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .S(\sig_child_addr_cntr_lsh_reg[7] ));
  LUT6 #(
    .INIT(64'hA888888888888888)) 
    sig_clr_dbc_reg_i_1
       (.I0(E),
        .I1(\sig_burst_dbeat_cntr_reg[3]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(sig_clr_dbeat_cntr0_out));
  LUT3 #(
    .INIT(8'h2F)) 
    sig_xfer_is_seq_reg_i_1
       (.I0(sig_child_qual_first_of_2),
        .I1(dout[11]),
        .I2(dout[10]),
        .O(sig_child_qual_first_of_2_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_xfer_len_reg[0]_i_3 
       (.I0(dout[3]),
        .I1(sig_child_addr_cntr_lsh_reg[3]),
        .O(\sig_xfer_len_reg[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_xfer_len_reg[0]_i_4 
       (.I0(dout[2]),
        .I1(sig_child_addr_cntr_lsh_reg[2]),
        .O(\sig_xfer_len_reg[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_xfer_len_reg[0]_i_5 
       (.I0(dout[1]),
        .I1(sig_child_addr_cntr_lsh_reg[1]),
        .O(\sig_xfer_len_reg[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_xfer_len_reg[0]_i_6 
       (.I0(dout[0]),
        .I1(sig_child_addr_cntr_lsh_reg[0]),
        .O(\sig_xfer_len_reg[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_xfer_len_reg[4]_i_5 
       (.I0(dout[4]),
        .I1(sig_child_addr_cntr_lsh_reg[4]),
        .O(\sig_xfer_len_reg[4]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_xfer_len_reg_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_xfer_len_reg_reg[0]_i_2_n_0 ,\sig_xfer_len_reg_reg[0]_i_2_n_1 ,\sig_xfer_len_reg_reg[0]_i_2_n_2 ,\sig_xfer_len_reg_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(dout[3:0]),
        .O(sig_adjusted_addr_incr[3:0]),
        .S({\sig_xfer_len_reg[0]_i_3_n_0 ,\sig_xfer_len_reg[0]_i_4_n_0 ,\sig_xfer_len_reg[0]_i_5_n_0 ,\sig_xfer_len_reg[0]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_xfer_len_reg_reg[4]_i_2 
       (.CI(\sig_xfer_len_reg_reg[0]_i_2_n_0 ),
        .CO({\sig_xfer_len_reg_reg[4]_i_2_n_0 ,\sig_xfer_len_reg_reg[4]_i_2_n_1 ,\sig_xfer_len_reg_reg[4]_i_2_n_2 ,\sig_xfer_len_reg_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,dout[4]}),
        .O(sig_adjusted_addr_incr[7:4]),
        .S({dout[7:5],\sig_xfer_len_reg[4]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_xfer_len_reg_reg[4]_i_4 
       (.CI(\sig_xfer_len_reg_reg[4]_i_2_n_0 ),
        .CO({\NLW_sig_xfer_len_reg_reg[4]_i_4_CO_UNCONNECTED [3:1],\sig_xfer_len_reg_reg[4]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sig_xfer_len_reg_reg[4]_i_4_O_UNCONNECTED [3:2],sig_adjusted_addr_incr[9:8]}),
        .S({1'b0,1'b0,dout[9:8]}));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "12" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "12" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_dma_0_0_xpm_fifo_sync__parameterized3 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ),
        .data_valid(\xpm_fifo_instance.xpm_fifo_sync_inst_n_32 ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(sig_xd_fifo_full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_sync_inst_n_10 ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 }),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_i_37__0_n_0 ),
        .I1(sig_xd_fifo_full),
        .I2(full),
        .I3(\sig_burst_dbeat_cntr_reg[3]_1 ),
        .I4(\sig_burst_dbeat_cntr_reg[3]_2 ),
        .I5(sig_eop_halt_xfer),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_37__0 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ),
        .I3(\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ),
        .I4(\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_37__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4__0 
       (.I0(\sig_burst_dbeat_cntr_reg[3]_2 ),
        .I1(sig_eop_halt_xfer),
        .I2(sig_xd_fifo_full),
        .I3(full),
        .I4(\xpm_fifo_instance.xpm_fifo_sync_inst_i_37__0_n_0 ),
        .O(\gen_fwft.empty_fwft_i_reg ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module design_1_axi_dma_0_0_sync_fifo_fg__parameterized2
   (full,
    dout,
    empty,
    D,
    \gen_wr_a.gen_word_narrow.mem_reg_3 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    E,
    din,
    rd_en,
    out,
    Q);
  output full;
  output [289:0]dout;
  output empty;
  output [5:0]D;
  output [5:0]\gen_wr_a.gen_word_narrow.mem_reg_3 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]E;
  input [289:0]din;
  input rd_en;
  input out;
  input [5:0]Q;

  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [289:0]din;
  wire [289:0]dout;
  wire empty;
  wire full;
  wire [5:0]\gen_wr_a.gen_word_narrow.mem_reg_3 ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire \sig_data_reg_out[257]_i_2_n_0 ;
  wire \sig_data_reg_out[257]_i_3_n_0 ;
  wire \sig_data_reg_out[258]_i_2_n_0 ;
  wire \sig_data_reg_out[258]_i_3_n_0 ;
  wire \sig_data_reg_out[258]_i_4_n_0 ;
  wire \sig_data_reg_out[260]_i_2_n_0 ;
  wire \sig_data_skid_reg[256]_i_10_n_0 ;
  wire \sig_data_skid_reg[256]_i_11_n_0 ;
  wire \sig_data_skid_reg[256]_i_12_n_0 ;
  wire \sig_data_skid_reg[256]_i_13_n_0 ;
  wire \sig_data_skid_reg[256]_i_14_n_0 ;
  wire \sig_data_skid_reg[256]_i_2_n_0 ;
  wire \sig_data_skid_reg[256]_i_3_n_0 ;
  wire \sig_data_skid_reg[256]_i_4_n_0 ;
  wire \sig_data_skid_reg[256]_i_5_n_0 ;
  wire \sig_data_skid_reg[256]_i_6_n_0 ;
  wire \sig_data_skid_reg[256]_i_7_n_0 ;
  wire \sig_data_skid_reg[256]_i_8_n_0 ;
  wire \sig_data_skid_reg[256]_i_9_n_0 ;
  wire \sig_data_skid_reg[257]_i_2_n_0 ;
  wire \sig_data_skid_reg[257]_i_3_n_0 ;
  wire \sig_data_skid_reg[257]_i_4_n_0 ;
  wire \sig_data_skid_reg[257]_i_5_n_0 ;
  wire \sig_data_skid_reg[257]_i_6_n_0 ;
  wire \sig_data_skid_reg[258]_i_10_n_0 ;
  wire \sig_data_skid_reg[258]_i_11_n_0 ;
  wire \sig_data_skid_reg[258]_i_12_n_0 ;
  wire \sig_data_skid_reg[258]_i_13_n_0 ;
  wire \sig_data_skid_reg[258]_i_14_n_0 ;
  wire \sig_data_skid_reg[258]_i_15_n_0 ;
  wire \sig_data_skid_reg[258]_i_16_n_0 ;
  wire \sig_data_skid_reg[258]_i_17_n_0 ;
  wire \sig_data_skid_reg[258]_i_18_n_0 ;
  wire \sig_data_skid_reg[258]_i_2_n_0 ;
  wire \sig_data_skid_reg[258]_i_3_n_0 ;
  wire \sig_data_skid_reg[258]_i_4_n_0 ;
  wire \sig_data_skid_reg[258]_i_5_n_0 ;
  wire \sig_data_skid_reg[258]_i_6_n_0 ;
  wire \sig_data_skid_reg[258]_i_7_n_0 ;
  wire \sig_data_skid_reg[258]_i_8_n_0 ;
  wire \sig_data_skid_reg[258]_i_9_n_0 ;
  wire \sig_data_skid_reg[259]_i_2_n_0 ;
  wire \sig_data_skid_reg[259]_i_3_n_0 ;
  wire \sig_data_skid_reg[259]_i_4_n_0 ;
  wire \sig_data_skid_reg[259]_i_5_n_0 ;
  wire \sig_data_skid_reg[259]_i_6_n_0 ;
  wire \sig_data_skid_reg[259]_i_7_n_0 ;
  wire \sig_data_skid_reg[259]_i_8_n_0 ;
  wire \sig_data_skid_reg[259]_i_9_n_0 ;
  wire \sig_data_skid_reg[260]_i_2_n_0 ;
  wire \sig_data_skid_reg[260]_i_3_n_0 ;
  wire \sig_data_skid_reg[261]_i_2_n_0 ;
  wire sig_stream_rst;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_12 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_13 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_313 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_7 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_8 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF80FFFFFF800000)) 
    \sig_data_reg_out[256]_i_1 
       (.I0(\sig_data_skid_reg[256]_i_2_n_0 ),
        .I1(dout[264]),
        .I2(dout[272]),
        .I3(\sig_data_skid_reg[256]_i_3_n_0 ),
        .I4(out),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFF80000)) 
    \sig_data_reg_out[257]_i_1 
       (.I0(\sig_data_skid_reg[257]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[258]_i_2_n_0 ),
        .I2(\sig_data_reg_out[257]_i_2_n_0 ),
        .I3(\sig_data_skid_reg[258]_i_7_n_0 ),
        .I4(out),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \sig_data_reg_out[257]_i_2 
       (.I0(dout[257]),
        .I1(dout[256]),
        .I2(\sig_data_reg_out[257]_i_3_n_0 ),
        .I3(\sig_data_skid_reg[258]_i_10_n_0 ),
        .I4(\sig_data_skid_reg[258]_i_5_n_0 ),
        .I5(\sig_data_skid_reg[257]_i_4_n_0 ),
        .O(\sig_data_reg_out[257]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_data_reg_out[257]_i_3 
       (.I0(dout[259]),
        .I1(dout[260]),
        .O(\sig_data_reg_out[257]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFF80000)) 
    \sig_data_reg_out[258]_i_1 
       (.I0(\sig_data_skid_reg[258]_i_3_n_0 ),
        .I1(\sig_data_skid_reg[258]_i_2_n_0 ),
        .I2(\sig_data_reg_out[258]_i_2_n_0 ),
        .I3(\sig_data_skid_reg[258]_i_7_n_0 ),
        .I4(out),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \sig_data_reg_out[258]_i_2 
       (.I0(dout[257]),
        .I1(dout[256]),
        .I2(dout[259]),
        .I3(dout[258]),
        .I4(\sig_data_skid_reg[258]_i_10_n_0 ),
        .I5(\sig_data_reg_out[258]_i_3_n_0 ),
        .O(\sig_data_reg_out[258]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \sig_data_reg_out[258]_i_3 
       (.I0(dout[270]),
        .I1(dout[271]),
        .I2(dout[269]),
        .I3(dout[267]),
        .I4(\sig_data_reg_out[258]_i_4_n_0 ),
        .I5(\sig_data_skid_reg[258]_i_5_n_0 ),
        .O(\sig_data_reg_out[258]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sig_data_reg_out[258]_i_4 
       (.I0(dout[265]),
        .I1(dout[266]),
        .O(\sig_data_reg_out[258]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FFFFFF800000)) 
    \sig_data_reg_out[259]_i_1 
       (.I0(\sig_data_skid_reg[259]_i_2_n_0 ),
        .I1(dout[264]),
        .I2(dout[272]),
        .I3(\sig_data_skid_reg[259]_i_3_n_0 ),
        .I4(out),
        .I5(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \sig_data_reg_out[260]_i_1 
       (.I0(dout[272]),
        .I1(dout[264]),
        .I2(out),
        .I3(\sig_data_skid_reg[260]_i_3_n_0 ),
        .I4(\sig_data_reg_out[260]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h00AA30AA00AA00AA)) 
    \sig_data_reg_out[260]_i_2 
       (.I0(Q[4]),
        .I1(\sig_data_skid_reg[260]_i_2_n_0 ),
        .I2(dout[264]),
        .I3(out),
        .I4(dout[280]),
        .I5(dout[271]),
        .O(\sig_data_reg_out[260]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h3000AAAA)) 
    \sig_data_reg_out[261]_i_2 
       (.I0(Q[5]),
        .I1(\sig_data_skid_reg[260]_i_3_n_0 ),
        .I2(dout[272]),
        .I3(dout[264]),
        .I4(out),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \sig_data_skid_reg[256]_i_1 
       (.I0(dout[264]),
        .I1(dout[272]),
        .I2(\sig_data_skid_reg[256]_i_2_n_0 ),
        .I3(\sig_data_skid_reg[256]_i_3_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3 [0]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \sig_data_skid_reg[256]_i_10 
       (.I0(\sig_data_skid_reg[256]_i_13_n_0 ),
        .I1(\sig_data_skid_reg[256]_i_14_n_0 ),
        .I2(dout[284]),
        .I3(dout[285]),
        .I4(dout[280]),
        .I5(dout[283]),
        .O(\sig_data_skid_reg[256]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000008009)) 
    \sig_data_skid_reg[256]_i_11 
       (.I0(dout[257]),
        .I1(dout[258]),
        .I2(dout[260]),
        .I3(dout[259]),
        .I4(dout[262]),
        .I5(dout[261]),
        .O(\sig_data_skid_reg[256]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_data_skid_reg[256]_i_12 
       (.I0(dout[276]),
        .I1(dout[277]),
        .O(\sig_data_skid_reg[256]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sig_data_skid_reg[256]_i_13 
       (.I0(dout[281]),
        .I1(dout[282]),
        .O(\sig_data_skid_reg[256]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_data_skid_reg[256]_i_14 
       (.I0(dout[286]),
        .I1(dout[287]),
        .O(\sig_data_skid_reg[256]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBAAA)) 
    \sig_data_skid_reg[256]_i_2 
       (.I0(\sig_data_skid_reg[256]_i_4_n_0 ),
        .I1(dout[287]),
        .I2(dout[280]),
        .I3(\sig_data_skid_reg[256]_i_5_n_0 ),
        .I4(\sig_data_skid_reg[256]_i_6_n_0 ),
        .O(\sig_data_skid_reg[256]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEA)) 
    \sig_data_skid_reg[256]_i_3 
       (.I0(\sig_data_skid_reg[256]_i_7_n_0 ),
        .I1(\sig_data_skid_reg[256]_i_8_n_0 ),
        .I2(dout[264]),
        .I3(dout[272]),
        .I4(dout[280]),
        .I5(dout[271]),
        .O(\sig_data_skid_reg[256]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \sig_data_skid_reg[256]_i_4 
       (.I0(dout[281]),
        .I1(dout[280]),
        .I2(dout[283]),
        .I3(dout[282]),
        .I4(\sig_data_skid_reg[257]_i_6_n_0 ),
        .I5(\sig_data_skid_reg[256]_i_9_n_0 ),
        .O(\sig_data_skid_reg[256]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000008000)) 
    \sig_data_skid_reg[256]_i_5 
       (.I0(dout[283]),
        .I1(dout[281]),
        .I2(dout[282]),
        .I3(dout[284]),
        .I4(dout[285]),
        .I5(dout[286]),
        .O(\sig_data_skid_reg[256]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00820000)) 
    \sig_data_skid_reg[256]_i_6 
       (.I0(\sig_data_skid_reg[259]_i_5_n_0 ),
        .I1(dout[278]),
        .I2(dout[277]),
        .I3(dout[279]),
        .I4(dout[276]),
        .I5(\sig_data_skid_reg[256]_i_10_n_0 ),
        .O(\sig_data_skid_reg[256]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sig_data_skid_reg[256]_i_7 
       (.I0(dout[272]),
        .I1(dout[280]),
        .I2(dout[264]),
        .I3(dout[263]),
        .I4(dout[256]),
        .I5(\sig_data_skid_reg[256]_i_11_n_0 ),
        .O(\sig_data_skid_reg[256]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000008009)) 
    \sig_data_skid_reg[256]_i_8 
       (.I0(dout[265]),
        .I1(dout[266]),
        .I2(dout[268]),
        .I3(dout[267]),
        .I4(dout[270]),
        .I5(dout[269]),
        .O(\sig_data_skid_reg[256]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008200)) 
    \sig_data_skid_reg[256]_i_9 
       (.I0(\sig_data_skid_reg[258]_i_14_n_0 ),
        .I1(dout[273]),
        .I2(dout[274]),
        .I3(\sig_data_skid_reg[256]_i_12_n_0 ),
        .I4(dout[280]),
        .I5(dout[275]),
        .O(\sig_data_skid_reg[256]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \sig_data_skid_reg[257]_i_1 
       (.I0(\sig_data_skid_reg[258]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[257]_i_2_n_0 ),
        .I2(\sig_data_skid_reg[257]_i_3_n_0 ),
        .I3(\sig_data_skid_reg[258]_i_5_n_0 ),
        .I4(\sig_data_skid_reg[257]_i_4_n_0 ),
        .I5(\sig_data_skid_reg[258]_i_7_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3 [1]));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \sig_data_skid_reg[257]_i_2 
       (.I0(\sig_data_skid_reg[257]_i_5_n_0 ),
        .I1(dout[283]),
        .I2(dout[281]),
        .I3(dout[280]),
        .I4(\sig_data_skid_reg[257]_i_6_n_0 ),
        .O(\sig_data_skid_reg[257]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \sig_data_skid_reg[257]_i_3 
       (.I0(\sig_data_skid_reg[258]_i_10_n_0 ),
        .I1(dout[259]),
        .I2(dout[260]),
        .I3(dout[256]),
        .I4(dout[257]),
        .O(\sig_data_skid_reg[257]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \sig_data_skid_reg[257]_i_4 
       (.I0(dout[268]),
        .I1(dout[269]),
        .I2(dout[265]),
        .I3(dout[267]),
        .I4(dout[271]),
        .I5(dout[270]),
        .O(\sig_data_skid_reg[257]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \sig_data_skid_reg[257]_i_5 
       (.I0(dout[276]),
        .I1(dout[277]),
        .I2(\sig_data_skid_reg[258]_i_14_n_0 ),
        .I3(dout[280]),
        .I4(dout[273]),
        .I5(dout[275]),
        .O(\sig_data_skid_reg[257]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_data_skid_reg[257]_i_6 
       (.I0(dout[287]),
        .I1(dout[286]),
        .I2(dout[285]),
        .I3(dout[284]),
        .O(\sig_data_skid_reg[257]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \sig_data_skid_reg[258]_i_1 
       (.I0(\sig_data_skid_reg[258]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[258]_i_3_n_0 ),
        .I2(\sig_data_skid_reg[258]_i_4_n_0 ),
        .I3(\sig_data_skid_reg[258]_i_5_n_0 ),
        .I4(\sig_data_skid_reg[258]_i_6_n_0 ),
        .I5(\sig_data_skid_reg[258]_i_7_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3 [2]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_data_skid_reg[258]_i_10 
       (.I0(dout[261]),
        .I1(dout[262]),
        .I2(dout[263]),
        .I3(dout[264]),
        .I4(dout[280]),
        .I5(dout[272]),
        .O(\sig_data_skid_reg[258]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    \sig_data_skid_reg[258]_i_11 
       (.I0(\sig_data_skid_reg[258]_i_15_n_0 ),
        .I1(dout[272]),
        .I2(dout[271]),
        .I3(dout[269]),
        .I4(dout[268]),
        .I5(\sig_data_skid_reg[258]_i_16_n_0 ),
        .O(\sig_data_skid_reg[258]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \sig_data_skid_reg[258]_i_12 
       (.I0(dout[283]),
        .I1(dout[284]),
        .I2(dout[285]),
        .I3(dout[287]),
        .I4(dout[272]),
        .I5(dout[264]),
        .O(\sig_data_skid_reg[258]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \sig_data_skid_reg[258]_i_13 
       (.I0(\sig_data_skid_reg[258]_i_17_n_0 ),
        .I1(dout[257]),
        .I2(dout[258]),
        .I3(dout[256]),
        .I4(dout[280]),
        .O(\sig_data_skid_reg[258]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_data_skid_reg[258]_i_14 
       (.I0(dout[278]),
        .I1(dout[279]),
        .O(\sig_data_skid_reg[258]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_data_skid_reg[258]_i_15 
       (.I0(dout[265]),
        .I1(dout[264]),
        .I2(dout[267]),
        .I3(dout[266]),
        .O(\sig_data_skid_reg[258]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \sig_data_skid_reg[258]_i_16 
       (.I0(dout[277]),
        .I1(dout[279]),
        .I2(\sig_data_skid_reg[258]_i_2_n_0 ),
        .I3(dout[275]),
        .I4(dout[276]),
        .I5(\sig_data_skid_reg[258]_i_18_n_0 ),
        .O(\sig_data_skid_reg[258]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \sig_data_skid_reg[258]_i_17 
       (.I0(dout[259]),
        .I1(dout[260]),
        .I2(dout[261]),
        .I3(dout[263]),
        .I4(dout[272]),
        .I5(dout[264]),
        .O(\sig_data_skid_reg[258]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_data_skid_reg[258]_i_18 
       (.I0(dout[273]),
        .I1(dout[274]),
        .O(\sig_data_skid_reg[258]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_data_skid_reg[258]_i_2 
       (.I0(dout[264]),
        .I1(dout[272]),
        .O(\sig_data_skid_reg[258]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \sig_data_skid_reg[258]_i_3 
       (.I0(\sig_data_skid_reg[258]_i_8_n_0 ),
        .I1(\sig_data_skid_reg[258]_i_9_n_0 ),
        .I2(dout[285]),
        .I3(dout[280]),
        .I4(dout[287]),
        .I5(dout[286]),
        .O(\sig_data_skid_reg[258]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \sig_data_skid_reg[258]_i_4 
       (.I0(\sig_data_skid_reg[258]_i_10_n_0 ),
        .I1(dout[258]),
        .I2(dout[259]),
        .I3(dout[256]),
        .I4(dout[257]),
        .O(\sig_data_skid_reg[258]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \sig_data_skid_reg[258]_i_5 
       (.I0(dout[280]),
        .I1(dout[272]),
        .I2(dout[264]),
        .O(\sig_data_skid_reg[258]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \sig_data_skid_reg[258]_i_6 
       (.I0(dout[265]),
        .I1(dout[266]),
        .I2(dout[267]),
        .I3(dout[269]),
        .I4(dout[271]),
        .I5(dout[270]),
        .O(\sig_data_skid_reg[258]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC000AAAA)) 
    \sig_data_skid_reg[258]_i_7 
       (.I0(\sig_data_skid_reg[258]_i_11_n_0 ),
        .I1(\sig_data_skid_reg[258]_i_12_n_0 ),
        .I2(dout[281]),
        .I3(dout[282]),
        .I4(dout[280]),
        .I5(\sig_data_skid_reg[258]_i_13_n_0 ),
        .O(\sig_data_skid_reg[258]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \sig_data_skid_reg[258]_i_8 
       (.I0(dout[275]),
        .I1(dout[277]),
        .I2(\sig_data_skid_reg[258]_i_14_n_0 ),
        .I3(dout[280]),
        .I4(dout[273]),
        .I5(dout[274]),
        .O(\sig_data_skid_reg[258]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sig_data_skid_reg[258]_i_9 
       (.I0(dout[282]),
        .I1(dout[281]),
        .I2(dout[283]),
        .O(\sig_data_skid_reg[258]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \sig_data_skid_reg[259]_i_1 
       (.I0(dout[264]),
        .I1(dout[272]),
        .I2(\sig_data_skid_reg[259]_i_2_n_0 ),
        .I3(\sig_data_skid_reg[259]_i_3_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hFF8C8C8C)) 
    \sig_data_skid_reg[259]_i_2 
       (.I0(\sig_data_skid_reg[261]_i_2_n_0 ),
        .I1(dout[280]),
        .I2(dout[287]),
        .I3(\sig_data_skid_reg[259]_i_4_n_0 ),
        .I4(\sig_data_skid_reg[259]_i_5_n_0 ),
        .O(\sig_data_skid_reg[259]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8C8C8C8C8C8C8C)) 
    \sig_data_skid_reg[259]_i_3 
       (.I0(\sig_data_skid_reg[260]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[258]_i_5_n_0 ),
        .I2(dout[271]),
        .I3(\sig_data_skid_reg[259]_i_6_n_0 ),
        .I4(dout[256]),
        .I5(\sig_data_skid_reg[259]_i_7_n_0 ),
        .O(\sig_data_skid_reg[259]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_data_skid_reg[259]_i_4 
       (.I0(dout[279]),
        .I1(dout[278]),
        .I2(dout[277]),
        .I3(dout[276]),
        .O(\sig_data_skid_reg[259]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \sig_data_skid_reg[259]_i_5 
       (.I0(dout[280]),
        .I1(dout[273]),
        .I2(dout[275]),
        .I3(dout[274]),
        .O(\sig_data_skid_reg[259]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \sig_data_skid_reg[259]_i_6 
       (.I0(dout[263]),
        .I1(dout[264]),
        .I2(\sig_data_skid_reg[259]_i_8_n_0 ),
        .I3(\sig_data_skid_reg[259]_i_9_n_0 ),
        .I4(dout[261]),
        .I5(dout[262]),
        .O(\sig_data_skid_reg[259]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_data_skid_reg[259]_i_7 
       (.I0(dout[257]),
        .I1(dout[258]),
        .O(\sig_data_skid_reg[259]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_data_skid_reg[259]_i_8 
       (.I0(dout[272]),
        .I1(dout[280]),
        .O(\sig_data_skid_reg[259]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_data_skid_reg[259]_i_9 
       (.I0(dout[259]),
        .I1(dout[260]),
        .O(\sig_data_skid_reg[259]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF00100010001000)) 
    \sig_data_skid_reg[260]_i_1 
       (.I0(\sig_data_skid_reg[260]_i_2_n_0 ),
        .I1(dout[280]),
        .I2(dout[271]),
        .I3(dout[264]),
        .I4(dout[272]),
        .I5(\sig_data_skid_reg[260]_i_3_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3 [4]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sig_data_skid_reg[260]_i_2 
       (.I0(dout[269]),
        .I1(dout[270]),
        .I2(dout[267]),
        .I3(dout[268]),
        .I4(dout[266]),
        .I5(dout[265]),
        .O(\sig_data_skid_reg[260]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \sig_data_skid_reg[260]_i_3 
       (.I0(dout[287]),
        .I1(dout[280]),
        .I2(\sig_data_skid_reg[261]_i_2_n_0 ),
        .O(\sig_data_skid_reg[260]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \sig_data_skid_reg[261]_i_1 
       (.I0(dout[272]),
        .I1(dout[264]),
        .I2(\sig_data_skid_reg[261]_i_2_n_0 ),
        .I3(dout[280]),
        .I4(dout[287]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3 [5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sig_data_skid_reg[261]_i_2 
       (.I0(dout[286]),
        .I1(dout[285]),
        .I2(dout[284]),
        .I3(dout[282]),
        .I4(dout[281]),
        .I5(dout[283]),
        .O(\sig_data_skid_reg[261]_i_2_n_0 ));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "290" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "290" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_dma_0_0_xpm_fifo_sync__parameterized5 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_12 ),
        .data_valid(\xpm_fifo_instance.xpm_fifo_sync_inst_n_313 ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_sync_inst_n_13 ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_7 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_8 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_9 }),
        .wr_en(E),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized0
   (d_out_reg,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    wr_en,
    rst_d1,
    Q,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ,
    wr_clk);
  output d_out_reg;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input wr_en;
  input rst_d1;
  input [0:0]Q;
  input \count_value_i_reg[6]_0 ;
  input [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ;
  input wr_clk;

  wire [0:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire d_out_reg;
  wire [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\count_value_i_reg_n_0_[4] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i[6]_i_2__1_n_0 ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2__1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(Q));
  LUT5 #(
    .INIT(32'h00000008)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ),
        .O(d_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [1]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [0]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [4]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [6]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [3]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [5]),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized0_45
   (d_out_reg,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    wr_en,
    rst_d1,
    Q,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ,
    wr_clk);
  output d_out_reg;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input wr_en;
  input rst_d1;
  input [0:0]Q;
  input \count_value_i_reg[6]_0 ;
  input [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ;
  input wr_clk;

  wire [0:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire d_out_reg;
  wire [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\count_value_i_reg_n_0_[4] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i[6]_i_2__1_n_0 ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2__1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(Q));
  LUT5 #(
    .INIT(32'h00000008)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ),
        .O(d_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [1]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [0]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [4]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [6]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [3]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [5]),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized1
   (D,
    count_value_i,
    \count_value_i_reg[1]_0 ,
    Q,
    \grdc.rd_data_count_i_reg[2] ,
    \count_value_i_reg[1]_1 ,
    ram_empty_i,
    \count_value_i_reg[1]_2 ,
    rd_en,
    wr_clk);
  output [1:0]D;
  output [1:0]count_value_i;
  output \count_value_i_reg[1]_0 ;
  input [2:0]Q;
  input [2:0]\grdc.rd_data_count_i_reg[2] ;
  input [0:0]\count_value_i_reg[1]_1 ;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1]_2 ;
  input rd_en;
  input wr_clk;

  wire [1:0]D;
  wire [2:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [0:0]\count_value_i_reg[1]_1 ;
  wire [1:0]\count_value_i_reg[1]_2 ;
  wire [2:0]\grdc.rd_data_count_i_reg[2] ;
  wire \gwdc.wr_data_count_i[2]_i_2_n_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h0609060A0A050005)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_1 ),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[1]_2 [0]),
        .I5(\count_value_i_reg[1]_2 [1]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h22222202)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[1]_1 ),
        .I2(ram_empty_i),
        .I3(\count_value_i_reg[1]_2 [0]),
        .I4(\count_value_i_reg[1]_2 [1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[1]_2 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_2 [1]),
        .I4(ram_empty_i),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(\grdc.rd_data_count_i_reg[2] [0]),
        .I2(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h65A69A599A5965A6)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[2] [1]),
        .I3(count_value_i[1]),
        .I4(Q[2]),
        .I5(\grdc.rd_data_count_i_reg[2] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h9696009696FF9696)) 
    \gwdc.wr_data_count_i[2]_i_2 
       (.I0(count_value_i[1]),
        .I1(\grdc.rd_data_count_i_reg[2] [1]),
        .I2(Q[1]),
        .I3(count_value_i[0]),
        .I4(\grdc.rd_data_count_i_reg[2] [0]),
        .I5(Q[0]),
        .O(\gwdc.wr_data_count_i[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4DFFFF4D004D4D00)) 
    \gwdc.wr_data_count_i[4]_i_3 
       (.I0(count_value_i[1]),
        .I1(\grdc.rd_data_count_i_reg[2] [1]),
        .I2(Q[1]),
        .I3(\grdc.rd_data_count_i_reg[2] [2]),
        .I4(Q[2]),
        .I5(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .O(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized1_15
   (D,
    count_value_i,
    \count_value_i_reg[1]_0 ,
    Q,
    \grdc.rd_data_count_i_reg[2] ,
    \count_value_i_reg[1]_1 ,
    ram_empty_i,
    \count_value_i_reg[1]_2 ,
    rd_en,
    wr_clk);
  output [1:0]D;
  output [1:0]count_value_i;
  output \count_value_i_reg[1]_0 ;
  input [2:0]Q;
  input [2:0]\grdc.rd_data_count_i_reg[2] ;
  input [0:0]\count_value_i_reg[1]_1 ;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1]_2 ;
  input rd_en;
  input wr_clk;

  wire [1:0]D;
  wire [2:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [0:0]\count_value_i_reg[1]_1 ;
  wire [1:0]\count_value_i_reg[1]_2 ;
  wire [2:0]\grdc.rd_data_count_i_reg[2] ;
  wire \gwdc.wr_data_count_i[2]_i_2_n_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h0609060A0A050005)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_1 ),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[1]_2 [0]),
        .I5(\count_value_i_reg[1]_2 [1]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h22222202)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[1]_1 ),
        .I2(ram_empty_i),
        .I3(\count_value_i_reg[1]_2 [0]),
        .I4(\count_value_i_reg[1]_2 [1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[1]_2 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_2 [1]),
        .I4(ram_empty_i),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(\grdc.rd_data_count_i_reg[2] [0]),
        .I2(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h65A69A599A5965A6)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[2] [1]),
        .I3(count_value_i[1]),
        .I4(Q[2]),
        .I5(\grdc.rd_data_count_i_reg[2] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h9696009696FF9696)) 
    \gwdc.wr_data_count_i[2]_i_2 
       (.I0(count_value_i[1]),
        .I1(\grdc.rd_data_count_i_reg[2] [1]),
        .I2(Q[1]),
        .I3(count_value_i[0]),
        .I4(\grdc.rd_data_count_i_reg[2] [0]),
        .I5(Q[0]),
        .O(\gwdc.wr_data_count_i[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4DFFFF4D004D4D00)) 
    \gwdc.wr_data_count_i[4]_i_3 
       (.I0(count_value_i[1]),
        .I1(\grdc.rd_data_count_i_reg[2] [1]),
        .I2(Q[1]),
        .I3(\grdc.rd_data_count_i_reg[2] [2]),
        .I4(Q[2]),
        .I5(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .O(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized1_23
   (S,
    DI,
    \count_value_i_reg[1]_0 ,
    Q,
    \gwdc.wr_data_count_i_reg[3] ,
    \count_value_i_reg[1]_1 ,
    ram_empty_i,
    \count_value_i_reg[1]_2 ,
    rd_en,
    wr_clk);
  output [1:0]S;
  output [0:0]DI;
  output [0:0]\count_value_i_reg[1]_0 ;
  input [1:0]Q;
  input [1:0]\gwdc.wr_data_count_i_reg[3] ;
  input [0:0]\count_value_i_reg[1]_1 ;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1]_2 ;
  input rd_en;
  input wr_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [0:0]\count_value_i_reg[1]_1 ;
  wire [1:0]\count_value_i_reg[1]_2 ;
  wire [1:0]\gwdc.wr_data_count_i_reg[3] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h0609060A0A050005)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_1 ),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[1]_2 [0]),
        .I5(\count_value_i_reg[1]_2 [1]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h22222202)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[1]_1 ),
        .I2(ram_empty_i),
        .I3(\count_value_i_reg[1]_2 [0]),
        .I4(\count_value_i_reg[1]_2 [1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[1]_2 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_2 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[1]_0 ),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[1]_0 ),
        .R(1'b0));
  (* HLUTNM = "lutpair1" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(count_value_i),
        .I1(\gwdc.wr_data_count_i_reg[3] [0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[3]_i_7 
       (.I0(DI),
        .I1(Q[1]),
        .I2(\gwdc.wr_data_count_i_reg[3] [1]),
        .I3(\count_value_i_reg[1]_0 ),
        .O(S[1]));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[3]_i_8 
       (.I0(count_value_i),
        .I1(\gwdc.wr_data_count_i_reg[3] [0]),
        .I2(Q[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized1_39
   (S,
    DI,
    \count_value_i_reg[1]_0 ,
    Q,
    \gwdc.wr_data_count_i_reg[3] ,
    \count_value_i_reg[1]_1 ,
    ram_empty_i,
    \count_value_i_reg[1]_2 ,
    rd_en,
    wr_clk);
  output [1:0]S;
  output [0:0]DI;
  output [0:0]\count_value_i_reg[1]_0 ;
  input [1:0]Q;
  input [1:0]\gwdc.wr_data_count_i_reg[3] ;
  input [0:0]\count_value_i_reg[1]_1 ;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1]_2 ;
  input rd_en;
  input wr_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [0:0]\count_value_i_reg[1]_1 ;
  wire [1:0]\count_value_i_reg[1]_2 ;
  wire [1:0]\gwdc.wr_data_count_i_reg[3] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h0609060A0A050005)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_1 ),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[1]_2 [0]),
        .I5(\count_value_i_reg[1]_2 [1]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h22222202)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[1]_1 ),
        .I2(ram_empty_i),
        .I3(\count_value_i_reg[1]_2 [0]),
        .I4(\count_value_i_reg[1]_2 [1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[1]_2 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_2 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[1]_0 ),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[1]_0 ),
        .R(1'b0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(count_value_i),
        .I1(\gwdc.wr_data_count_i_reg[3] [0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[3]_i_7 
       (.I0(DI),
        .I1(Q[1]),
        .I2(\gwdc.wr_data_count_i_reg[3] [1]),
        .I3(\count_value_i_reg[1]_0 ),
        .O(S[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[3]_i_8 
       (.I0(count_value_i),
        .I1(\gwdc.wr_data_count_i_reg[3] [0]),
        .I2(Q[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized2
   (DI,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    E,
    \count_value_i_reg[6]_0 ,
    \count_value_i_reg[2]_0 ,
    D,
    \count_value_i_reg[2]_1 ,
    \count_value_i_reg[4]_0 ,
    \count_value_i_reg[2]_2 ,
    \count_value_i_reg[5]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    ram_wr_en_pf,
    \count_value_i_reg[7]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \grdc.rd_data_count_i_reg[7] ,
    S,
    \gwdc.wr_data_count_i_reg[3] ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [0:0]DI;
  output [7:0]Q;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output [0:0]E;
  output \count_value_i_reg[6]_0 ;
  output \count_value_i_reg[2]_0 ;
  output [6:0]D;
  output [1:0]\count_value_i_reg[2]_1 ;
  output [1:0]\count_value_i_reg[4]_0 ;
  output [1:0]\count_value_i_reg[2]_2 ;
  output [2:0]\count_value_i_reg[5]_0 ;
  input [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input ram_wr_en_pf;
  input [1:0]\count_value_i_reg[7]_0 ;
  input rd_en;
  input ram_empty_i;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input [6:0]\grdc.rd_data_count_i_reg[7] ;
  input [0:0]S;
  input [0:0]\gwdc.wr_data_count_i_reg[3] ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [6:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_2__3_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire [1:0]\count_value_i_reg[2]_1 ;
  wire [1:0]\count_value_i_reg[2]_2 ;
  wire [1:0]\count_value_i_reg[4]_0 ;
  wire [2:0]\count_value_i_reg[5]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire [1:0]\count_value_i_reg[7]_0 ;
  wire [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_3 ;
  wire [6:0]\grdc.rd_data_count_i_reg[7] ;
  wire [0:0]\gwdc.wr_data_count_i_reg[3] ;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;
  wire [3:2]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[7]_0 [0]),
        .I2(\count_value_i_reg[7]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h66666A66)) 
    \count_value_i[1]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[7]_0 [1]),
        .I4(\count_value_i_reg[7]_0 [0]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(Q[1]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[5]_i_1__3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__3_n_0 ),
        .I4(Q[3]),
        .O(\count_value_i[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__3 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2__3_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDFFFFFFFF)) 
    \count_value_i[6]_i_2__3 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\count_value_i_reg[7]_0 [1]),
        .I4(\count_value_i_reg[7]_0 [0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[7]_i_2__0_n_0 ),
        .I3(Q[6]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[7]_0 [1]),
        .I3(\count_value_i_reg[7]_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT4 #(
    .INIT(16'hFFF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [6]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .O(\count_value_i_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .I2(\grdc.rd_data_count_i_reg[7] [6]),
        .I3(Q[6]),
        .I4(\grdc.rd_data_count_i_reg[7] [5]),
        .I5(Q[5]),
        .O(\count_value_i_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2 
       (.I0(Q[3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3 
       (.I0(Q[2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4 
       (.I0(Q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5 
       (.I0(Q[0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2 
       (.I0(Q[5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3 
       (.I0(Q[4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[7] [6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3 }),
        .CYINIT(\grdc.rd_data_count_i_reg[7] [0]),
        .DI({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5_n_0 }),
        .O(D[3:0]),
        .S({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8_n_0 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_CO_UNCONNECTED [3:2],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 }),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_O_UNCONNECTED [3],D[6:4]}),
        .S({1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 }));
  LUT4 #(
    .INIT(16'hD444)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(ram_wr_en_pf),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [2]),
        .I2(Q[3]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .O(\count_value_i_reg[2]_1 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [1]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [2]),
        .O(\count_value_i_reg[2]_1 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_5 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .I2(Q[5]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [5]),
        .O(\count_value_i_reg[4]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_6 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .I2(Q[4]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .O(\count_value_i_reg[4]_0 [0]));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[7]_0 [0]),
        .I1(\count_value_i_reg[7]_0 [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\count_value_i_reg[2]_2 [1]));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gwdc.wr_data_count_i[3]_i_6 
       (.I0(\gwdc.wr_data_count_i_reg[3] ),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[7] [1]),
        .I3(Q[2]),
        .I4(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\count_value_i_reg[2]_2 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .I2(Q[6]),
        .I3(\grdc.rd_data_count_i_reg[7] [6]),
        .O(\count_value_i_reg[5]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .I2(Q[5]),
        .I3(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\count_value_i_reg[5]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .I2(Q[4]),
        .I3(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\count_value_i_reg[5]_0 [0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_25
   (ram_empty_i0,
    \count_value_i_reg[0]_0 ,
    Q,
    D,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    ram_wr_en_pf,
    wr_en,
    rst_d1,
    \count_value_i_reg[7]_0 ,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg_1 ,
    \grdc.rd_data_count_i_reg[7] ,
    \gwdc.wr_data_count_i_reg[3] ,
    DI,
    S,
    \grdc.rd_data_count_i_reg[7]_0 ,
    wr_clk);
  output ram_empty_i0;
  output \count_value_i_reg[0]_0 ;
  output [6:0]Q;
  output [7:0]D;
  input ram_empty_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input ram_wr_en_pf;
  input wr_en;
  input rst_d1;
  input [0:0]\count_value_i_reg[7]_0 ;
  input \count_value_i_reg[6]_0 ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  input [7:0]\grdc.rd_data_count_i_reg[7] ;
  input [0:0]\gwdc.wr_data_count_i_reg[3] ;
  input [0:0]DI;
  input [3:0]S;
  input [2:0]\grdc.rd_data_count_i_reg[7]_0 ;
  input wr_clk;

  wire [7:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire [3:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire [0:0]\count_value_i_reg[7]_0 ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  wire [7:0]\grdc.rd_data_count_i_reg[7] ;
  wire [2:0]\grdc.rd_data_count_i_reg[7]_0 ;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[3] ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [3:3]\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(\count_value_i_reg[7]_0 ),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count_value_i[7]_i_1 
       (.I0(\count_value_i_reg_n_0_[7] ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\count_value_i[7]_i_2_n_0 ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\count_value_i_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg_1 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ),
        .I4(\grdc.rd_data_count_i_reg[7] [0]),
        .I5(Q[0]),
        .O(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8888CCCF)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\count_value_i_reg[0]_0 ),
        .I1(ram_empty_i),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I4(ram_wr_en_pf),
        .O(ram_empty_i0));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .I2(\gwdc.wr_data_count_i_reg[3] ),
        .O(\gwdc.wr_data_count_i[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[7] [6]),
        .I2(\grdc.rd_data_count_i_reg[7] [7]),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[3]_i_2_n_0 ,\gwdc.wr_data_count_i[3]_i_3_n_0 ,DI,Q[0]}),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED [3],\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 }),
        .O(D[7:4]),
        .S({\gwdc.wr_data_count_i[7]_i_5_n_0 ,\grdc.rd_data_count_i_reg[7]_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_40
   (DI,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    E,
    \count_value_i_reg[6]_0 ,
    \count_value_i_reg[2]_0 ,
    D,
    \count_value_i_reg[2]_1 ,
    \count_value_i_reg[4]_0 ,
    \count_value_i_reg[2]_2 ,
    \count_value_i_reg[5]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    ram_wr_en_pf,
    \count_value_i_reg[7]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \grdc.rd_data_count_i_reg[7] ,
    S,
    \gwdc.wr_data_count_i_reg[3] ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [0:0]DI;
  output [7:0]Q;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output [0:0]E;
  output \count_value_i_reg[6]_0 ;
  output \count_value_i_reg[2]_0 ;
  output [6:0]D;
  output [1:0]\count_value_i_reg[2]_1 ;
  output [1:0]\count_value_i_reg[4]_0 ;
  output [1:0]\count_value_i_reg[2]_2 ;
  output [2:0]\count_value_i_reg[5]_0 ;
  input [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input ram_wr_en_pf;
  input [1:0]\count_value_i_reg[7]_0 ;
  input rd_en;
  input ram_empty_i;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input [6:0]\grdc.rd_data_count_i_reg[7] ;
  input [0:0]S;
  input [0:0]\gwdc.wr_data_count_i_reg[3] ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [6:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_2__3_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire [1:0]\count_value_i_reg[2]_1 ;
  wire [1:0]\count_value_i_reg[2]_2 ;
  wire [1:0]\count_value_i_reg[4]_0 ;
  wire [2:0]\count_value_i_reg[5]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire [1:0]\count_value_i_reg[7]_0 ;
  wire [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_3 ;
  wire [6:0]\grdc.rd_data_count_i_reg[7] ;
  wire [0:0]\gwdc.wr_data_count_i_reg[3] ;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;
  wire [3:2]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[7]_0 [0]),
        .I2(\count_value_i_reg[7]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h66666A66)) 
    \count_value_i[1]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[7]_0 [1]),
        .I4(\count_value_i_reg[7]_0 [0]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(Q[1]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[5]_i_1__3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__3_n_0 ),
        .I4(Q[3]),
        .O(\count_value_i[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__3 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2__3_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDFFFFFFFF)) 
    \count_value_i[6]_i_2__3 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\count_value_i_reg[7]_0 [1]),
        .I4(\count_value_i_reg[7]_0 [0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[7]_i_2__0_n_0 ),
        .I3(Q[6]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[7]_0 [1]),
        .I3(\count_value_i_reg[7]_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT4 #(
    .INIT(16'hFFF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [6]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .O(\count_value_i_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .I2(\grdc.rd_data_count_i_reg[7] [6]),
        .I3(Q[6]),
        .I4(\grdc.rd_data_count_i_reg[7] [5]),
        .I5(Q[5]),
        .O(\count_value_i_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2 
       (.I0(Q[3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3 
       (.I0(Q[2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4 
       (.I0(Q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5 
       (.I0(Q[0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2 
       (.I0(Q[5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3 
       (.I0(Q[4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[7] [6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3 }),
        .CYINIT(\grdc.rd_data_count_i_reg[7] [0]),
        .DI({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5_n_0 }),
        .O(D[3:0]),
        .S({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8_n_0 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_CO_UNCONNECTED [3:2],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 }),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_O_UNCONNECTED [3],D[6:4]}),
        .S({1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 }));
  LUT4 #(
    .INIT(16'hD444)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(ram_wr_en_pf),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [2]),
        .I2(Q[3]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .O(\count_value_i_reg[2]_1 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [1]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [2]),
        .O(\count_value_i_reg[2]_1 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_5 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .I2(Q[5]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [5]),
        .O(\count_value_i_reg[4]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_6 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .I2(Q[4]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .O(\count_value_i_reg[4]_0 [0]));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[7]_0 [0]),
        .I1(\count_value_i_reg[7]_0 [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\count_value_i_reg[2]_2 [1]));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gwdc.wr_data_count_i[3]_i_6 
       (.I0(\gwdc.wr_data_count_i_reg[3] ),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[7] [1]),
        .I3(Q[2]),
        .I4(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\count_value_i_reg[2]_2 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .I2(Q[6]),
        .I3(\grdc.rd_data_count_i_reg[7] [6]),
        .O(\count_value_i_reg[5]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .I2(Q[5]),
        .I3(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\count_value_i_reg[5]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .I2(Q[4]),
        .I3(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\count_value_i_reg[5]_0 [0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_43
   (ram_empty_i0,
    \count_value_i_reg[0]_0 ,
    Q,
    D,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    ram_wr_en_pf,
    wr_en,
    rst_d1,
    \count_value_i_reg[7]_0 ,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg_1 ,
    \grdc.rd_data_count_i_reg[7] ,
    \gwdc.wr_data_count_i_reg[3] ,
    DI,
    S,
    \grdc.rd_data_count_i_reg[7]_0 ,
    wr_clk);
  output ram_empty_i0;
  output \count_value_i_reg[0]_0 ;
  output [6:0]Q;
  output [7:0]D;
  input ram_empty_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input ram_wr_en_pf;
  input wr_en;
  input rst_d1;
  input [0:0]\count_value_i_reg[7]_0 ;
  input \count_value_i_reg[6]_0 ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  input [7:0]\grdc.rd_data_count_i_reg[7] ;
  input [0:0]\gwdc.wr_data_count_i_reg[3] ;
  input [0:0]DI;
  input [3:0]S;
  input [2:0]\grdc.rd_data_count_i_reg[7]_0 ;
  input wr_clk;

  wire [7:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire [3:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire [0:0]\count_value_i_reg[7]_0 ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  wire [7:0]\grdc.rd_data_count_i_reg[7] ;
  wire [2:0]\grdc.rd_data_count_i_reg[7]_0 ;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[3] ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [3:3]\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(\count_value_i_reg[7]_0 ),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count_value_i[7]_i_1 
       (.I0(\count_value_i_reg_n_0_[7] ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\count_value_i[7]_i_2_n_0 ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\count_value_i_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg_1 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ),
        .I4(\grdc.rd_data_count_i_reg[7] [0]),
        .I5(Q[0]),
        .O(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8888CCCF)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\count_value_i_reg[0]_0 ),
        .I1(ram_empty_i),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I4(ram_wr_en_pf),
        .O(ram_empty_i0));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .I2(\gwdc.wr_data_count_i_reg[3] ),
        .O(\gwdc.wr_data_count_i[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[7] [6]),
        .I2(\grdc.rd_data_count_i_reg[7] [7]),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[3]_i_2_n_0 ,\gwdc.wr_data_count_i[3]_i_3_n_0 ,DI,Q[0]}),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED [3],\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 }),
        .O(D[7:4]),
        .S({\gwdc.wr_data_count_i[7]_i_5_n_0 ,\grdc.rd_data_count_i_reg[7]_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized3
   (\count_value_i_reg[1]_0 ,
    \count_value_i_reg[2]_0 ,
    ram_empty_i,
    rd_en,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_i_2_0 ,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output \count_value_i_reg[1]_0 ;
  input \count_value_i_reg[2]_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]Q;
  input [6:0]\gen_pntr_flags_cc.ram_empty_i_i_2_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire [6:0]\gen_pntr_flags_cc.ram_empty_i_i_2_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rd_en),
        .I4(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[2]_0 ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg[2]_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\count_value_i_reg_n_0_[4] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i[6]_i_2__2_n_0 ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDFFFFFFFF)) 
    \count_value_i[6]_i_2__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [1]),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [2]),
        .O(\count_value_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [5]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [6]),
        .I3(\count_value_i_reg_n_0_[6] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [3]),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [4]),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_26
   (Q,
    \count_value_i_reg[2]_0 ,
    D,
    wr_en,
    rst_d1,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ,
    DI,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ,
    ram_wr_en_pf,
    wr_clk);
  output [6:0]Q;
  output \count_value_i_reg[2]_0 ;
  output [6:0]D;
  input wr_en;
  input rst_d1;
  input [0:0]\count_value_i_reg[0]_0 ;
  input \count_value_i_reg[6]_0 ;
  input [6:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ;
  input [0:0]DI;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ;
  input ram_wr_en_pf;
  input wr_clk;

  wire [6:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3 ;
  wire [6:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_3 ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [3:2]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__0_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2__0 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(\count_value_i_reg[0]_0 ),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [2]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .I5(Q[0]),
        .O(\count_value_i_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7F0780F880F87F07)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [5]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [6]),
        .I3(Q[6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ,DI,1'b0}),
        .O(D[3:0]),
        .S({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_CO_UNCONNECTED [3:2],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 }),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_O_UNCONNECTED [3],D[6:4]}),
        .S({1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_41
   (\count_value_i_reg[1]_0 ,
    \count_value_i_reg[2]_0 ,
    ram_empty_i,
    rd_en,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_i_2_0 ,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output \count_value_i_reg[1]_0 ;
  input \count_value_i_reg[2]_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]Q;
  input [6:0]\gen_pntr_flags_cc.ram_empty_i_i_2_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire [6:0]\gen_pntr_flags_cc.ram_empty_i_i_2_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rd_en),
        .I4(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[2]_0 ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg[2]_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\count_value_i_reg_n_0_[4] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i[6]_i_2__2_n_0 ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDFFFFFFFF)) 
    \count_value_i[6]_i_2__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [1]),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [2]),
        .O(\count_value_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [5]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [6]),
        .I3(\count_value_i_reg_n_0_[6] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [3]),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [4]),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_44
   (Q,
    \count_value_i_reg[2]_0 ,
    D,
    wr_en,
    rst_d1,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ,
    DI,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ,
    ram_wr_en_pf,
    wr_clk);
  output [6:0]Q;
  output \count_value_i_reg[2]_0 ;
  output [6:0]D;
  input wr_en;
  input rst_d1;
  input [0:0]\count_value_i_reg[0]_0 ;
  input \count_value_i_reg[6]_0 ;
  input [6:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ;
  input [0:0]DI;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ;
  input ram_wr_en_pf;
  input wr_clk;

  wire [6:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3 ;
  wire [6:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_3 ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [3:2]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__0_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2__0 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(\count_value_i_reg[0]_0 ),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [2]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .I5(Q[0]),
        .O(\count_value_i_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7F0780F880F87F07)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [5]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [6]),
        .I3(Q[6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ,DI,1'b0}),
        .O(D[3:0]),
        .S({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_CO_UNCONNECTED [3:2],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 }),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_O_UNCONNECTED [3],D[6:4]}),
        .S({1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized5
   (d_out_reg,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    Q,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output d_out_reg;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire d_out_reg;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire ram_wr_en_pf;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(\count_value_i_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .O(d_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized5_21
   (sig_clr_dbc_reg_reg,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    Q,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output sig_clr_dbc_reg_reg;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire ram_wr_en_pf;
  wire sig_clr_dbc_reg_reg;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(\count_value_i_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .O(sig_clr_dbc_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized6
   (D,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    E,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[1]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ,
    \count_value_i_reg[4]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output [0:0]E;
  output \count_value_i_reg[0]_0 ;
  output [0:0]\count_value_i_reg[1]_0 ;
  input [3:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ;
  input [1:0]\count_value_i_reg[4]_0 ;
  input rd_en;
  input ram_empty_i;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[4]_0 ;
  wire [3:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(rd_en),
        .I4(Q[0]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[1]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\count_value_i_reg[4]_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT6 #(
    .INIT(64'hFFF6FFFFFFFFFFF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I4(Q[3]),
        .I5(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .O(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] [1]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ),
        .I3(Q[0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] [0]),
        .O(\count_value_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hD400FFD42BFF002B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [1]),
        .I4(Q[1]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_13
   (D,
    \count_value_i_reg[3]_0 ,
    ram_empty_i0,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[4]_0 ,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \grdc.rd_data_count_i_reg[4] ,
    count_value_i,
    \count_value_i_reg[4]_1 ,
    wr_clk);
  output [2:0]D;
  output [3:0]\count_value_i_reg[3]_0 ;
  output ram_empty_i0;
  output \count_value_i_reg[1]_0 ;
  output [2:0]\count_value_i_reg[4]_0 ;
  input [4:0]Q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  input ram_empty_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input \grdc.rd_data_count_i_reg[4] ;
  input [1:0]count_value_i;
  input [0:0]\count_value_i_reg[4]_1 ;
  input wr_clk;

  wire [2:0]D;
  wire [4:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [2:0]\count_value_i_reg[4]_0 ;
  wire [0:0]\count_value_i_reg[4]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count_value_i[2]_i_1__3 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(\count_value_i_reg[3]_0 [3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [0]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(\count_value_i_reg[3]_0 [3]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [0]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [1]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[3]_0 [2]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [3]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DFFFF7D)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[3]_0 [0]),
        .I4(Q[0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ),
        .O(\count_value_i_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h88CF88CC)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(ram_empty_i),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I3(ram_wr_en_pf),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .O(ram_empty_i0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h9A5959599A9A9A59)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ),
        .I4(Q[0]),
        .I5(\count_value_i_reg[3]_0 [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(Q[2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA6A665A665A66565)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[1]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2 
       (.I0(\count_value_i_reg[3]_0 [3]),
        .I1(Q[3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hBBBBBBB2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(Q[0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ),
        .I3(ram_wr_en_pf),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9696699696699696)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(Q[1]),
        .I2(count_value_i[1]),
        .I3(count_value_i[0]),
        .I4(Q[0]),
        .I5(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h96966996)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[4] ),
        .I1(\count_value_i_reg[3]_0 [3]),
        .I2(Q[3]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(Q[2]),
        .O(\count_value_i_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h4BB4D22D2DD24BB4)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] ),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(Q[4]),
        .I4(\count_value_i_reg[3]_0 [3]),
        .I5(Q[3]),
        .O(\count_value_i_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(Q[2]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_16
   (D,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    E,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[1]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ,
    \count_value_i_reg[4]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output [0:0]E;
  output \count_value_i_reg[0]_0 ;
  output [0:0]\count_value_i_reg[1]_0 ;
  input [3:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ;
  input [1:0]\count_value_i_reg[4]_0 ;
  input rd_en;
  input ram_empty_i;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[4]_0 ;
  wire [3:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(rd_en),
        .I4(Q[0]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[1]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\count_value_i_reg[4]_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT6 #(
    .INIT(64'hFFF6FFFFFFFFFFF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I4(Q[3]),
        .I5(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .O(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] [1]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 ),
        .I3(Q[0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] [0]),
        .O(\count_value_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hD400FFD42BFF002B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [1]),
        .I4(Q[1]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_19
   (D,
    \count_value_i_reg[3]_0 ,
    ram_empty_i0,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[4]_0 ,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \grdc.rd_data_count_i_reg[4] ,
    count_value_i,
    \count_value_i_reg[4]_1 ,
    wr_clk);
  output [2:0]D;
  output [3:0]\count_value_i_reg[3]_0 ;
  output ram_empty_i0;
  output \count_value_i_reg[1]_0 ;
  output [2:0]\count_value_i_reg[4]_0 ;
  input [4:0]Q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  input ram_empty_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input \grdc.rd_data_count_i_reg[4] ;
  input [1:0]count_value_i;
  input [0:0]\count_value_i_reg[4]_1 ;
  input wr_clk;

  wire [2:0]D;
  wire [4:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [2:0]\count_value_i_reg[4]_0 ;
  wire [0:0]\count_value_i_reg[4]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count_value_i[2]_i_1__3 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(\count_value_i_reg[3]_0 [3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [0]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(\count_value_i_reg[3]_0 [3]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [0]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [1]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[3]_0 [2]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [3]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DFFFF7D)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[3]_0 [0]),
        .I4(Q[0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ),
        .O(\count_value_i_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h88CF88CC)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(ram_empty_i),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I3(ram_wr_en_pf),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .O(ram_empty_i0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h9A5959599A9A9A59)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ),
        .I4(Q[0]),
        .I5(\count_value_i_reg[3]_0 [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(Q[2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA6A665A665A66565)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[1]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2 
       (.I0(\count_value_i_reg[3]_0 [3]),
        .I1(Q[3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hBBBBBBB2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(Q[0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ),
        .I3(ram_wr_en_pf),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9696699696699696)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(Q[1]),
        .I2(count_value_i[1]),
        .I3(count_value_i[0]),
        .I4(Q[0]),
        .I5(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h96966996)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[4] ),
        .I1(\count_value_i_reg[3]_0 [3]),
        .I2(Q[3]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(Q[2]),
        .O(\count_value_i_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h4BB4D22D2DD24BB4)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] ),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(Q[4]),
        .I4(\count_value_i_reg[3]_0 [3]),
        .I5(Q[3]),
        .O(\count_value_i_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(Q[2]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized7
   (\count_value_i_reg[3]_0 ,
    \count_value_i_reg[2]_0 ,
    Q,
    rd_en,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output \count_value_i_reg[3]_0 ;
  input \count_value_i_reg[2]_0 ;
  input [3:0]Q;
  input rd_en;
  input [1:0]\count_value_i_reg[1]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(\count_value_i_reg[1]_0 [0]),
        .I4(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[3]),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(Q[0]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(\count_value_i_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_14
   (D,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [1:0]D;
  output [3:0]Q;
  input [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ;
  wire [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6999999966666999)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [1]),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ),
        .I4(Q[0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h6966696699696966)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [2]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6FFFFFFF66666FFF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [1]),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ),
        .I4(Q[0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_17
   (\count_value_i_reg[3]_0 ,
    \count_value_i_reg[2]_0 ,
    Q,
    rd_en,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output \count_value_i_reg[3]_0 ;
  input \count_value_i_reg[2]_0 ;
  input [3:0]Q;
  input rd_en;
  input [1:0]\count_value_i_reg[1]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(\count_value_i_reg[1]_0 [0]),
        .I4(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[3]),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(Q[0]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(\count_value_i_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_20
   (D,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [1:0]D;
  output [3:0]Q;
  input [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ;
  wire [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6999999966666999)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [1]),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ),
        .I4(Q[0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h6966696699696966)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [2]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6FFFFFFF66666FFF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [1]),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ),
        .I4(Q[0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "128" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "37248" *) (* FIFO_WRITE_DEPTH = "128" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "123" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "123" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "8" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "7" *) (* READ_DATA_WIDTH = "291" *) (* READ_MODE = "1" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "291" *) (* WR_DATA_COUNT_WIDTH = "8" *) 
(* WR_DC_WIDTH_EXT = "8" *) (* WR_DEPTH_LOG = "7" *) (* WR_PNTR_WIDTH = "7" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "9" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* keep_hierarchy = "soft" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module design_1_axi_dma_0_0_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [290:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [290:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [6:0]diff_pntr_pe;
  wire [7:1]diff_pntr_pf_q;
  wire [7:1]diff_pntr_pf_q0;
  wire [290:0]din;
  wire [289:0]\^dout ;
  wire empty;
  wire full;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ;
  wire [7:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [6:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_1;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_20;
  wire rdp_inst_n_21;
  wire rdp_inst_n_22;
  wire rdp_inst_n_23;
  wire rdp_inst_n_24;
  wire rdp_inst_n_25;
  wire rdp_inst_n_26;
  wire rdp_inst_n_27;
  wire rdp_inst_n_28;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_7;
  wire rst_d1_inst_n_8;
  wire rst_d1_inst_n_9;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [7:0]wr_data_count;
  wire wr_en;
  wire [6:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire wrpp2_inst_n_0;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_2;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [290:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;
  wire [290:290]\NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign dout[290] = \<const0> ;
  assign dout[289:0] = \^dout [289:0];
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h7883)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(ram_empty_i),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h6E)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hAF80)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  LUT5 #(
    .INIT(32'hA888EAAA)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(almost_empty),
        .I1(ram_empty_i),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(curr_fwft_state[0]),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h15DD)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized1_39 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(wr_pntr_ext[1:0]),
        .S({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\count_value_i_reg[1]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_2 (curr_fwft_state),
        .\gwdc.wr_data_count_i_reg[3] (rd_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_9),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_2),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[2]),
        .I1(diff_pntr_pf_q[7]),
        .I2(diff_pntr_pf_q[5]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3 
       (.I0(diff_pntr_pf_q[1]),
        .I1(diff_pntr_pf_q[3]),
        .I2(diff_pntr_pf_q[4]),
        .I3(diff_pntr_pf_q[6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_7),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "7" *) 
  (* ADDR_WIDTH_B = "7" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "291" *) 
  (* BYTE_WRITE_WIDTH_B = "291" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "289" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "290" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "37248" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "128" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "291" *) 
  (* P_MIN_WIDTH_DATA_A = "291" *) 
  (* P_MIN_WIDTH_DATA_B = "291" *) 
  (* P_MIN_WIDTH_DATA_ECC = "291" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "291" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "7" *) 
  (* P_WIDTH_ADDR_READ_B = "7" *) 
  (* P_WIDTH_ADDR_WRITE_A = "7" *) 
  (* P_WIDTH_ADDR_WRITE_B = "7" *) 
  (* P_WIDTH_COL_WRITE_A = "291" *) 
  (* P_WIDTH_COL_WRITE_B = "291" *) 
  (* READ_DATA_WIDTH_A = "291" *) 
  (* READ_DATA_WIDTH_B = "291" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "291" *) 
  (* WRITE_DATA_WIDTH_B = "291" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "292" *) 
  (* rstb_loop_iter = "292" *) 
  design_1_axi_dma_0_0_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina({1'b0,din[289:0]}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [290:0]),
        .doutb({\NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED [290],\^dout }),
        .ena(1'b0),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h4A)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(wr_data_count[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(wr_data_count[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(wr_data_count[7]),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_40 rdp_inst
       (.D(diff_pntr_pe),
        .DI(rdp_inst_n_0),
        .E(ram_rd_en_pf),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .S(rst_d1_inst_n_8),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (rdp_inst_n_12),
        .\count_value_i_reg[2]_1 ({rdp_inst_n_20,rdp_inst_n_21}),
        .\count_value_i_reg[2]_2 ({rdp_inst_n_24,rdp_inst_n_25}),
        .\count_value_i_reg[4]_0 ({rdp_inst_n_22,rdp_inst_n_23}),
        .\count_value_i_reg[5]_0 ({rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28}),
        .\count_value_i_reg[6]_0 (rdp_inst_n_11),
        .\count_value_i_reg[7]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp1_inst_n_7),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_9),
        .\grdc.rd_data_count_i_reg[7] (wr_pntr_ext),
        .\gwdc.wr_data_count_i_reg[3] (count_value_i),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_41 rdpp1_inst
       (.E(ram_rd_en_pf),
        .Q(curr_fwft_state),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (rdpp1_inst_n_0),
        .\count_value_i_reg[2]_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.ram_empty_i_i_2_0 (wr_pntr_ext),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_dma_0_0_xpm_fifo_reg_bit_42 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .S(rst_d1_inst_n_8),
        .almost_full(almost_full),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rst_d1_inst_n_1),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 (rdp_inst_n_11),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rst_d1_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (wrp_inst_n_1),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (rd_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (curr_fwft_state),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg (rst_d1_inst_n_7),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .prog_full(prog_full),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rd_en(rd_en),
        .read_only(read_only),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only(write_only));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_43 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(wr_pntr_ext),
        .S({rdp_inst_n_24,rdp_inst_n_25,\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[0]_0 (wrp_inst_n_1),
        .\count_value_i_reg[6]_0 (full),
        .\count_value_i_reg[7]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.ram_empty_i_reg_1 (rdp_inst_n_12),
        .\grdc.rd_data_count_i_reg[7] ({rdp_inst_n_1,rd_pntr_ext}),
        .\grdc.rd_data_count_i_reg[7]_0 ({rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28}),
        .\gwdc.wr_data_count_i_reg[3] (count_value_i),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_44 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .DI(rdp_inst_n_0),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (wrpp1_inst_n_7),
        .\count_value_i_reg[6]_0 (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ({rdp_inst_n_20,rdp_inst_n_21}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] (rd_pntr_ext),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ({rdp_inst_n_22,rdp_inst_n_23}),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized0_45 wrpp2_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[6]_0 (full),
        .d_out_reg(wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 (rd_pntr_ext),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rdp_inst_n_9),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_dma_0_0_xpm_fifo_rst_46 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(\grdc.rd_data_count_i0 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (xpm_fifo_rst_inst_n_2),
        .\grdc.rd_data_count_i_reg[4] (curr_fwft_state),
        .\guf.underflow_i_reg (empty),
        .\gwack.wr_ack_i_reg (full),
        .prog_empty(prog_empty),
        .rd_en(rd_en),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only_q(write_only_q));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "640" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "40" *) (* READ_MODE = "1" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "40" *) (* WR_DATA_COUNT_WIDTH = "5" *) 
(* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) (* WR_PNTR_WIDTH = "4" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "6" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* keep_hierarchy = "soft" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module design_1_axi_dma_0_0_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [39:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [39:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [2:2]diff_pntr_pe;
  wire [4:1]diff_pntr_pf_q;
  wire [4:1]diff_pntr_pf_q0;
  wire [39:0]din;
  wire [39:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_1;
  wire rdp_inst_n_6;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_10;
  wire rst_d1_inst_n_6;
  wire rst_d1_inst_n_8;
  wire rst_d1_inst_n_9;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_0;
  wire wrp_inst_n_2;
  wire wrp_inst_n_8;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp2_inst_n_0;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_2;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [39:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h7883)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(ram_empty_i),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h6E)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hAF80)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hA888EAAA)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(almost_empty),
        .I1(ram_empty_i),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(curr_fwft_state[0]),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h15DD)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized1 \gen_fwft.rdpp1_inst 
       (.D({\grdc.diff_wr_rd_pntr_rdc [2],\gen_fwft.rdpp1_inst_n_1 }),
        .Q(wr_pntr_ext[2:0]),
        .count_value_i(count_value_i),
        .\count_value_i_reg[1]_0 (\gen_fwft.rdpp1_inst_n_4 ),
        .\count_value_i_reg[1]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_2 (curr_fwft_state),
        .\grdc.rd_data_count_i_reg[2] (rd_pntr_ext[2:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_10),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrp_inst_n_2),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_9),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrp_inst_n_0),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_2),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_9),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h0004)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[2]),
        .I1(diff_pntr_pf_q[4]),
        .I2(diff_pntr_pf_q[3]),
        .I3(diff_pntr_pf_q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_8),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "40" *) 
  (* BYTE_WRITE_WIDTH_B = "40" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "640" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "40" *) 
  (* P_MIN_WIDTH_DATA_A = "40" *) 
  (* P_MIN_WIDTH_DATA_B = "40" *) 
  (* P_MIN_WIDTH_DATA_ECC = "40" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "40" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "40" *) 
  (* P_WIDTH_COL_WRITE_B = "40" *) 
  (* READ_DATA_WIDTH_A = "40" *) 
  (* READ_DATA_WIDTH_B = "40" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "40" *) 
  (* WRITE_DATA_WIDTH_B = "40" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "40" *) 
  (* rstb_loop_iter = "40" *) 
  design_1_axi_dma_0_0_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [39:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.rdpp1_inst_n_1 ),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized6 rdp_inst
       (.D(diff_pntr_pf_q0[3]),
        .E(ram_rd_en_pf),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .\count_value_i_reg[0]_0 (rdp_inst_n_8),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (rdp_inst_n_9),
        .\count_value_i_reg[4]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ({wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5}),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] (wr_pntr_ext[1:0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 (rst_d1_inst_n_9),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] (rst_d1_inst_n_6),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized7 rdpp1_inst
       (.E(ram_rd_en_pf),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\count_value_i_reg[2]_0 (rdp_inst_n_6),
        .\count_value_i_reg[3]_0 (rdpp1_inst_n_0),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_dma_0_0_xpm_fifo_reg_bit rst_d1_inst
       (.D(diff_pntr_pf_q0[1]),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] (rst_d1_inst_n_6),
        .Q(xpm_fifo_rst_inst_n_1),
        .almost_full(almost_full),
        .\gen_fwft.empty_fwft_i_reg (rst_d1_inst_n_9),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rst_d1_inst_n_1),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 (rdp_inst_n_8),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rst_d1_inst_n_10),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (wrp_inst_n_8),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (curr_fwft_state),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 (wrpp1_inst_n_5),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 (rd_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg (rst_d1_inst_n_8),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .prog_full(prog_full),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only(write_only));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_13 wrp_inst
       (.D({wrp_inst_n_0,diff_pntr_pe,wrp_inst_n_2}),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .count_value_i(count_value_i),
        .\count_value_i_reg[1]_0 (wrp_inst_n_8),
        .\count_value_i_reg[3]_0 (wr_pntr_ext),
        .\count_value_i_reg[4]_0 ({\grdc.diff_wr_rd_pntr_rdc [4:3],\grdc.diff_wr_rd_pntr_rdc [1]}),
        .\count_value_i_reg[4]_1 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] (rst_d1_inst_n_9),
        .\grdc.rd_data_count_i_reg[4] (\gen_fwft.rdpp1_inst_n_4 ),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_14 wrpp1_inst
       (.D({diff_pntr_pf_q0[4],diff_pntr_pf_q0[2]}),
        .Q({wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] (rd_pntr_ext),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized5 wrpp2_inst
       (.Q(rd_pntr_ext),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .d_out_reg(wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rdp_inst_n_6),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  design_1_axi_dma_0_0_xpm_fifo_rst xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(\grdc.rd_data_count_i0 ),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (xpm_fifo_rst_inst_n_2),
        .\grdc.rd_data_count_i_reg[1] (curr_fwft_state),
        .\guf.underflow_i_reg (empty),
        .prog_empty(prog_empty),
        .rd_en(rd_en),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only_q(write_only_q));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "192" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "12" *) (* READ_MODE = "1" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "12" *) (* WR_DATA_COUNT_WIDTH = "5" *) 
(* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) (* WR_PNTR_WIDTH = "4" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "4" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* keep_hierarchy = "soft" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module design_1_axi_dma_0_0_xpm_fifo_base__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [11:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [11:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [2:2]diff_pntr_pe;
  wire [4:1]diff_pntr_pf_q;
  wire [4:1]diff_pntr_pf_q0;
  wire [11:0]din;
  wire [11:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_1;
  wire rdp_inst_n_6;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_10;
  wire rst_d1_inst_n_6;
  wire rst_d1_inst_n_8;
  wire rst_d1_inst_n_9;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_0;
  wire wrp_inst_n_2;
  wire wrp_inst_n_8;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp2_inst_n_0;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_2;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [11:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h7883)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(ram_empty_i),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h6E)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hAF80)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hA888EAAA)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(almost_empty),
        .I1(ram_empty_i),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(curr_fwft_state[0]),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h15DD)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized1_15 \gen_fwft.rdpp1_inst 
       (.D({\grdc.diff_wr_rd_pntr_rdc [2],\gen_fwft.rdpp1_inst_n_1 }),
        .Q(wr_pntr_ext[2:0]),
        .count_value_i(count_value_i),
        .\count_value_i_reg[1]_0 (\gen_fwft.rdpp1_inst_n_4 ),
        .\count_value_i_reg[1]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_2 (curr_fwft_state),
        .\grdc.rd_data_count_i_reg[2] (rd_pntr_ext[2:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_10),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrp_inst_n_2),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_9),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrp_inst_n_0),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_2),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_9),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h0004)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[2]),
        .I1(diff_pntr_pf_q[4]),
        .I2(diff_pntr_pf_q[3]),
        .I3(diff_pntr_pf_q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_8),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "12" *) 
  (* BYTE_WRITE_WIDTH_B = "12" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "192" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "12" *) 
  (* P_MIN_WIDTH_DATA_A = "12" *) 
  (* P_MIN_WIDTH_DATA_B = "12" *) 
  (* P_MIN_WIDTH_DATA_ECC = "12" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "12" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "12" *) 
  (* P_WIDTH_COL_WRITE_B = "12" *) 
  (* READ_DATA_WIDTH_A = "12" *) 
  (* READ_DATA_WIDTH_B = "12" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "12" *) 
  (* WRITE_DATA_WIDTH_B = "12" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "12" *) 
  (* rstb_loop_iter = "12" *) 
  design_1_axi_dma_0_0_xpm_memory_base__parameterized1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [11:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.rdpp1_inst_n_1 ),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_16 rdp_inst
       (.D(diff_pntr_pf_q0[3]),
        .E(ram_rd_en_pf),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .\count_value_i_reg[0]_0 (rdp_inst_n_8),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (rdp_inst_n_9),
        .\count_value_i_reg[4]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ({wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5}),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] (wr_pntr_ext[1:0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0 (rst_d1_inst_n_9),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] (rst_d1_inst_n_6),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_17 rdpp1_inst
       (.E(ram_rd_en_pf),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\count_value_i_reg[2]_0 (rdp_inst_n_6),
        .\count_value_i_reg[3]_0 (rdpp1_inst_n_0),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_dma_0_0_xpm_fifo_reg_bit_18 rst_d1_inst
       (.D(diff_pntr_pf_q0[1]),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] (rst_d1_inst_n_6),
        .Q(xpm_fifo_rst_inst_n_1),
        .almost_full(almost_full),
        .\gen_fwft.empty_fwft_i_reg (rst_d1_inst_n_9),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rst_d1_inst_n_1),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 (rdp_inst_n_8),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rst_d1_inst_n_10),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (wrp_inst_n_8),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (curr_fwft_state),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 (wrpp1_inst_n_5),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 (rd_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg (rst_d1_inst_n_8),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .prog_full(prog_full),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only(write_only));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_19 wrp_inst
       (.D({wrp_inst_n_0,diff_pntr_pe,wrp_inst_n_2}),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .count_value_i(count_value_i),
        .\count_value_i_reg[1]_0 (wrp_inst_n_8),
        .\count_value_i_reg[3]_0 (wr_pntr_ext),
        .\count_value_i_reg[4]_0 ({\grdc.diff_wr_rd_pntr_rdc [4:3],\grdc.diff_wr_rd_pntr_rdc [1]}),
        .\count_value_i_reg[4]_1 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] (rst_d1_inst_n_9),
        .\grdc.rd_data_count_i_reg[4] (\gen_fwft.rdpp1_inst_n_4 ),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_20 wrpp1_inst
       (.D({diff_pntr_pf_q0[4],diff_pntr_pf_q0[2]}),
        .Q({wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] (rd_pntr_ext),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized5_21 wrpp2_inst
       (.Q(rd_pntr_ext),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rdp_inst_n_6),
        .ram_wr_en_pf(ram_wr_en_pf),
        .sig_clr_dbc_reg_reg(wrpp2_inst_n_0),
        .wr_clk(wr_clk));
  design_1_axi_dma_0_0_xpm_fifo_rst_22 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(\grdc.rd_data_count_i0 ),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (xpm_fifo_rst_inst_n_2),
        .\grdc.rd_data_count_i_reg[1] (curr_fwft_state),
        .\guf.underflow_i_reg (empty),
        .prog_empty(prog_empty),
        .rd_en(rd_en),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only_q(write_only_q));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "128" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "37120" *) (* FIFO_WRITE_DEPTH = "128" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "123" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "123" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "8" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "7" *) (* READ_DATA_WIDTH = "290" *) (* READ_MODE = "1" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "290" *) (* WR_DATA_COUNT_WIDTH = "8" *) 
(* WR_DC_WIDTH_EXT = "8" *) (* WR_DEPTH_LOG = "7" *) (* WR_PNTR_WIDTH = "7" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "9" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* keep_hierarchy = "soft" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module design_1_axi_dma_0_0_xpm_fifo_base__parameterized2
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [289:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [289:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [6:0]diff_pntr_pe;
  wire [7:1]diff_pntr_pf_q;
  wire [7:1]diff_pntr_pf_q0;
  wire [289:0]din;
  wire [289:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ;
  wire [7:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [6:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_1;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_20;
  wire rdp_inst_n_21;
  wire rdp_inst_n_22;
  wire rdp_inst_n_23;
  wire rdp_inst_n_24;
  wire rdp_inst_n_25;
  wire rdp_inst_n_26;
  wire rdp_inst_n_27;
  wire rdp_inst_n_28;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_7;
  wire rst_d1_inst_n_8;
  wire rst_d1_inst_n_9;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [7:0]wr_data_count;
  wire wr_en;
  wire [6:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire wrpp2_inst_n_0;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_2;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [289:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h7883)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(ram_empty_i),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h6E)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hAF80)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  LUT5 #(
    .INIT(32'hA888EAAA)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(almost_empty),
        .I1(ram_empty_i),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(curr_fwft_state[0]),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h15DD)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized1_23 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(wr_pntr_ext[1:0]),
        .S({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\count_value_i_reg[1]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_2 (curr_fwft_state),
        .\gwdc.wr_data_count_i_reg[3] (rd_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_9),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_2),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[2]),
        .I1(diff_pntr_pf_q[7]),
        .I2(diff_pntr_pf_q[5]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3 
       (.I0(diff_pntr_pf_q[1]),
        .I1(diff_pntr_pf_q[3]),
        .I2(diff_pntr_pf_q[4]),
        .I3(diff_pntr_pf_q[6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_7),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "7" *) 
  (* ADDR_WIDTH_B = "7" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "290" *) 
  (* BYTE_WRITE_WIDTH_B = "290" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "289" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "290" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "37120" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "128" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "290" *) 
  (* P_MIN_WIDTH_DATA_A = "290" *) 
  (* P_MIN_WIDTH_DATA_B = "290" *) 
  (* P_MIN_WIDTH_DATA_ECC = "290" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "290" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "7" *) 
  (* P_WIDTH_ADDR_READ_B = "7" *) 
  (* P_WIDTH_ADDR_WRITE_A = "7" *) 
  (* P_WIDTH_ADDR_WRITE_B = "7" *) 
  (* P_WIDTH_COL_WRITE_A = "290" *) 
  (* P_WIDTH_COL_WRITE_B = "290" *) 
  (* READ_DATA_WIDTH_A = "290" *) 
  (* READ_DATA_WIDTH_B = "290" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "290" *) 
  (* WRITE_DATA_WIDTH_B = "290" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "292" *) 
  (* rstb_loop_iter = "292" *) 
  design_1_axi_dma_0_0_xpm_memory_base__parameterized2 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [289:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h4A)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(wr_data_count[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(wr_data_count[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(wr_data_count[7]),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized2 rdp_inst
       (.D(diff_pntr_pe),
        .DI(rdp_inst_n_0),
        .E(ram_rd_en_pf),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .S(rst_d1_inst_n_8),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (rdp_inst_n_12),
        .\count_value_i_reg[2]_1 ({rdp_inst_n_20,rdp_inst_n_21}),
        .\count_value_i_reg[2]_2 ({rdp_inst_n_24,rdp_inst_n_25}),
        .\count_value_i_reg[4]_0 ({rdp_inst_n_22,rdp_inst_n_23}),
        .\count_value_i_reg[5]_0 ({rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28}),
        .\count_value_i_reg[6]_0 (rdp_inst_n_11),
        .\count_value_i_reg[7]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp1_inst_n_7),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_9),
        .\grdc.rd_data_count_i_reg[7] (wr_pntr_ext),
        .\gwdc.wr_data_count_i_reg[3] (count_value_i),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized3 rdpp1_inst
       (.E(ram_rd_en_pf),
        .Q(curr_fwft_state),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (rdpp1_inst_n_0),
        .\count_value_i_reg[2]_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.ram_empty_i_i_2_0 (wr_pntr_ext),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_dma_0_0_xpm_fifo_reg_bit_24 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .S(rst_d1_inst_n_8),
        .almost_full(almost_full),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rst_d1_inst_n_1),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 (rdp_inst_n_11),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rst_d1_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (wrp_inst_n_1),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (rd_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (curr_fwft_state),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg (rst_d1_inst_n_7),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .prog_full(prog_full),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rd_en(rd_en),
        .read_only(read_only),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only(write_only));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_25 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(wr_pntr_ext),
        .S({rdp_inst_n_24,rdp_inst_n_25,\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[0]_0 (wrp_inst_n_1),
        .\count_value_i_reg[6]_0 (full),
        .\count_value_i_reg[7]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.ram_empty_i_reg_1 (rdp_inst_n_12),
        .\grdc.rd_data_count_i_reg[7] ({rdp_inst_n_1,rd_pntr_ext}),
        .\grdc.rd_data_count_i_reg[7]_0 ({rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28}),
        .\gwdc.wr_data_count_i_reg[3] (count_value_i),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_26 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .DI(rdp_inst_n_0),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (wrpp1_inst_n_7),
        .\count_value_i_reg[6]_0 (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ({rdp_inst_n_20,rdp_inst_n_21}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] (rd_pntr_ext),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ({rdp_inst_n_22,rdp_inst_n_23}),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_dma_0_0_xpm_counter_updn__parameterized0 wrpp2_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[6]_0 (full),
        .d_out_reg(wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 (rd_pntr_ext),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rdp_inst_n_9),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_dma_0_0_xpm_fifo_rst_27 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(\grdc.rd_data_count_i0 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (xpm_fifo_rst_inst_n_2),
        .\grdc.rd_data_count_i_reg[4] (curr_fwft_state),
        .\guf.underflow_i_reg (empty),
        .\gwack.wr_ack_i_reg (full),
        .prog_empty(prog_empty),
        .rd_en(rd_en),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only_q(write_only_q));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_axi_dma_0_0_xpm_fifo_reg_bit
   (rst_d1,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    overflow_i0,
    write_only,
    ram_wr_en_pf,
    D,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ,
    wr_rst_busy,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    wr_clk,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ,
    rst,
    almost_full,
    wr_en,
    \gof.overflow_i_reg ,
    ram_empty_i,
    rd_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    prog_full,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 );
  output rst_d1;
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output overflow_i0;
  output write_only;
  output ram_wr_en_pf;
  output [0:0]D;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  output wr_rst_busy;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  output \gen_fwft.empty_fwft_i_reg ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]Q;
  input wr_clk;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  input rst;
  input almost_full;
  input wr_en;
  input \gof.overflow_i_reg ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  input prog_full;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;

  wire [0:0]D;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  wire [0:0]Q;
  wire almost_full;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire prog_full;
  wire ram_afull_i;
  wire ram_empty_i;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FF00FE000000AA)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ),
        .I3(ram_afull_i),
        .I4(rst),
        .I5(almost_full),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF08CC08)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I3(\gof.overflow_i_reg ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I5(ram_afull_i),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(rst_d1),
        .I1(Q),
        .I2(rst),
        .O(ram_afull_i));
  LUT6 #(
    .INIT(64'h0101010101000101)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I1(ram_wr_en_pf),
        .I2(ram_empty_i),
        .I3(rd_en),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .O(\gen_fwft.empty_fwft_i_reg ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888A88)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(ram_wr_en_pf),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .O(write_only));
  LUT4 #(
    .INIT(16'h7887)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'hFF040000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ));
  LUT5 #(
    .INIT(32'h51551000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(ram_afull_i),
        .I1(ram_rd_en_pf_q),
        .I2(ram_wr_en_pf_q),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \gof.overflow_i_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(overflow_i0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(rst_d1),
        .I1(Q),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_axi_dma_0_0_xpm_fifo_reg_bit_18
   (rst_d1,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    overflow_i0,
    write_only,
    ram_wr_en_pf,
    D,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ,
    wr_rst_busy,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    wr_clk,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ,
    rst,
    almost_full,
    wr_en,
    \gof.overflow_i_reg ,
    ram_empty_i,
    rd_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    prog_full,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 );
  output rst_d1;
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output overflow_i0;
  output write_only;
  output ram_wr_en_pf;
  output [0:0]D;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  output wr_rst_busy;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  output \gen_fwft.empty_fwft_i_reg ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]Q;
  input wr_clk;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  input rst;
  input almost_full;
  input wr_en;
  input \gof.overflow_i_reg ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  input prog_full;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;

  wire [0:0]D;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  wire [0:0]Q;
  wire almost_full;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire prog_full;
  wire ram_afull_i;
  wire ram_empty_i;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FF00FE000000AA)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ),
        .I3(ram_afull_i),
        .I4(rst),
        .I5(almost_full),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF08CC08)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I3(\gof.overflow_i_reg ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I5(ram_afull_i),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(rst_d1),
        .I1(Q),
        .I2(rst),
        .O(ram_afull_i));
  LUT6 #(
    .INIT(64'h0101010101000101)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I1(ram_wr_en_pf),
        .I2(ram_empty_i),
        .I3(rd_en),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .O(\gen_fwft.empty_fwft_i_reg ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888A88)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(ram_wr_en_pf),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .O(write_only));
  LUT4 #(
    .INIT(16'h7887)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hFF040000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ));
  LUT5 #(
    .INIT(32'h51551000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(ram_afull_i),
        .I1(ram_rd_en_pf_q),
        .I2(ram_wr_en_pf_q),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \gof.overflow_i_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(overflow_i0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(rst_d1),
        .I1(Q),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_axi_dma_0_0_xpm_fifo_reg_bit_24
   (rst_d1,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    overflow_i0,
    write_only,
    ram_wr_en_pf,
    read_only,
    wr_rst_busy,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ,
    S,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    wr_clk,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ,
    rst,
    almost_full,
    wr_en,
    \gof.overflow_i_reg ,
    ram_empty_i,
    rd_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    prog_full,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 );
  output rst_d1;
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output overflow_i0;
  output write_only;
  output ram_wr_en_pf;
  output read_only;
  output wr_rst_busy;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  output [0:0]S;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]Q;
  input wr_clk;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  input rst;
  input almost_full;
  input wr_en;
  input \gof.overflow_i_reg ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  input prog_full;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;

  wire [0:0]Q;
  wire [0:0]S;
  wire almost_full;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire prog_full;
  wire ram_afull_i;
  wire ram_empty_i;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rd_en;
  wire read_only;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FF00EF000000AA)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ),
        .I3(ram_afull_i),
        .I4(rst),
        .I5(almost_full),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  LUT5 #(
    .INIT(32'h000000FB)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF08CC08)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I3(\gof.overflow_i_reg ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I5(ram_afull_i),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(rst_d1),
        .I1(Q),
        .I2(rst),
        .O(ram_afull_i));
  LUT4 #(
    .INIT(16'hFE01)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_9 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ),
        .O(S));
  LUT6 #(
    .INIT(64'h0000000000005545)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I5(ram_wr_en_pf),
        .O(read_only));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888A88)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(ram_wr_en_pf),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .O(write_only));
  LUT5 #(
    .INIT(32'h51551000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(ram_afull_i),
        .I1(ram_rd_en_pf_q),
        .I2(ram_wr_en_pf_q),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \gof.overflow_i_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(overflow_i0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(rst_d1),
        .I1(Q),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_axi_dma_0_0_xpm_fifo_reg_bit_42
   (rst_d1,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    overflow_i0,
    write_only,
    ram_wr_en_pf,
    read_only,
    wr_rst_busy,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ,
    S,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    wr_clk,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ,
    rst,
    almost_full,
    wr_en,
    \gof.overflow_i_reg ,
    ram_empty_i,
    rd_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    prog_full,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 );
  output rst_d1;
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output overflow_i0;
  output write_only;
  output ram_wr_en_pf;
  output read_only;
  output wr_rst_busy;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  output [0:0]S;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]Q;
  input wr_clk;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  input rst;
  input almost_full;
  input wr_en;
  input \gof.overflow_i_reg ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  input prog_full;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;

  wire [0:0]Q;
  wire [0:0]S;
  wire almost_full;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire prog_full;
  wire ram_afull_i;
  wire ram_empty_i;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rd_en;
  wire read_only;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FF00EF000000AA)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ),
        .I3(ram_afull_i),
        .I4(rst),
        .I5(almost_full),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  LUT5 #(
    .INIT(32'h000000FB)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF08CC08)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I3(\gof.overflow_i_reg ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I5(ram_afull_i),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(rst_d1),
        .I1(Q),
        .I2(rst),
        .O(ram_afull_i));
  LUT4 #(
    .INIT(16'hFE01)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_9 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ),
        .O(S));
  LUT6 #(
    .INIT(64'h0000000000005545)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I5(ram_wr_en_pf),
        .O(read_only));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888A88)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(ram_wr_en_pf),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .O(write_only));
  LUT5 #(
    .INIT(32'h51551000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(ram_afull_i),
        .I1(ram_rd_en_pf_q),
        .I2(ram_wr_en_pf_q),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \gof.overflow_i_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(overflow_i0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(rst_d1),
        .I1(Q),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_axi_dma_0_0_xpm_fifo_rst
   (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    SR,
    underflow_i0,
    rst,
    full,
    rst_d1,
    wr_en,
    read_only_q,
    prog_empty,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    write_only_q,
    \grdc.rd_data_count_i_reg[1] ,
    rd_en,
    \guf.underflow_i_reg ,
    wr_clk);
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]Q;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  output [0:0]SR;
  output underflow_i0;
  input rst;
  input full;
  input rst_d1;
  input wr_en;
  input read_only_q;
  input prog_empty;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  input write_only_q;
  input [1:0]\grdc.rd_data_count_i_reg[1] ;
  input rd_en;
  input \guf.underflow_i_reg ;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire [1:0]\grdc.rd_data_count_i_reg[1] ;
  wire \guf.underflow_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire rd_en;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire write_only_q;

  LUT5 #(
    .INIT(32'hFFFFCACE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(read_only_q),
        .I1(prog_empty),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ),
        .I3(write_only_q),
        .I4(Q),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(Q),
        .I1(\grdc.rd_data_count_i_reg[1] [0]),
        .I2(\grdc.rd_data_count_i_reg[1] [1]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \guf.underflow_i_i_1 
       (.I0(rd_en),
        .I1(\guf.underflow_i_reg ),
        .I2(Q),
        .O(underflow_i0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst),
        .I1(full),
        .I2(Q),
        .I3(rst_d1),
        .I4(wr_en),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_axi_dma_0_0_xpm_fifo_rst_22
   (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    SR,
    underflow_i0,
    rst,
    full,
    rst_d1,
    wr_en,
    read_only_q,
    prog_empty,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    write_only_q,
    \grdc.rd_data_count_i_reg[1] ,
    rd_en,
    \guf.underflow_i_reg ,
    wr_clk);
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]Q;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  output [0:0]SR;
  output underflow_i0;
  input rst;
  input full;
  input rst_d1;
  input wr_en;
  input read_only_q;
  input prog_empty;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  input write_only_q;
  input [1:0]\grdc.rd_data_count_i_reg[1] ;
  input rd_en;
  input \guf.underflow_i_reg ;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire [1:0]\grdc.rd_data_count_i_reg[1] ;
  wire \guf.underflow_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire rd_en;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire write_only_q;

  LUT5 #(
    .INIT(32'hFFFFCACE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(read_only_q),
        .I1(prog_empty),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ),
        .I3(write_only_q),
        .I4(Q),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(Q),
        .I1(\grdc.rd_data_count_i_reg[1] [0]),
        .I2(\grdc.rd_data_count_i_reg[1] [1]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \guf.underflow_i_i_1 
       (.I0(rd_en),
        .I1(\guf.underflow_i_reg ),
        .I2(Q),
        .O(underflow_i0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst),
        .I1(full),
        .I2(Q),
        .I3(rst_d1),
        .I4(wr_en),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_axi_dma_0_0_xpm_fifo_rst_27
   (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    SR,
    underflow_i0,
    rst,
    \gwack.wr_ack_i_reg ,
    rst_d1,
    wr_en,
    read_only_q,
    prog_empty,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    write_only_q,
    \grdc.rd_data_count_i_reg[4] ,
    rd_en,
    \guf.underflow_i_reg ,
    wr_clk);
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]Q;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  output [0:0]SR;
  output underflow_i0;
  input rst;
  input \gwack.wr_ack_i_reg ;
  input rst_d1;
  input wr_en;
  input read_only_q;
  input prog_empty;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  input write_only_q;
  input [1:0]\grdc.rd_data_count_i_reg[4] ;
  input rd_en;
  input \guf.underflow_i_reg ;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire [1:0]\grdc.rd_data_count_i_reg[4] ;
  wire \guf.underflow_i_reg ;
  wire \gwack.wr_ack_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire rd_en;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire write_only_q;

  LUT5 #(
    .INIT(32'hFFFFCACE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(read_only_q),
        .I1(prog_empty),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ),
        .I3(write_only_q),
        .I4(Q),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[7]_i_1 
       (.I0(Q),
        .I1(\grdc.rd_data_count_i_reg[4] [0]),
        .I2(\grdc.rd_data_count_i_reg[4] [1]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \guf.underflow_i_i_1 
       (.I0(rd_en),
        .I1(\guf.underflow_i_reg ),
        .I2(Q),
        .O(underflow_i0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst),
        .I1(\gwack.wr_ack_i_reg ),
        .I2(Q),
        .I3(rst_d1),
        .I4(wr_en),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_axi_dma_0_0_xpm_fifo_rst_46
   (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    SR,
    underflow_i0,
    rst,
    \gwack.wr_ack_i_reg ,
    rst_d1,
    wr_en,
    read_only_q,
    prog_empty,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    write_only_q,
    \grdc.rd_data_count_i_reg[4] ,
    rd_en,
    \guf.underflow_i_reg ,
    wr_clk);
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]Q;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  output [0:0]SR;
  output underflow_i0;
  input rst;
  input \gwack.wr_ack_i_reg ;
  input rst_d1;
  input wr_en;
  input read_only_q;
  input prog_empty;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  input write_only_q;
  input [1:0]\grdc.rd_data_count_i_reg[4] ;
  input rd_en;
  input \guf.underflow_i_reg ;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire [1:0]\grdc.rd_data_count_i_reg[4] ;
  wire \guf.underflow_i_reg ;
  wire \gwack.wr_ack_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire rd_en;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire write_only_q;

  LUT5 #(
    .INIT(32'hFFFFCACE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(read_only_q),
        .I1(prog_empty),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ),
        .I3(write_only_q),
        .I4(Q),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[7]_i_1 
       (.I0(Q),
        .I1(\grdc.rd_data_count_i_reg[4] [0]),
        .I2(\grdc.rd_data_count_i_reg[4] [1]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \guf.underflow_i_i_1 
       (.I0(rd_en),
        .I1(\guf.underflow_i_reg ),
        .I2(Q),
        .O(underflow_i0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst),
        .I1(\gwack.wr_ack_i_reg ),
        .I2(Q),
        .I3(rst_d1),
        .I4(wr_en),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "128" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "291" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "291" *) (* WR_DATA_COUNT_WIDTH = "8" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module design_1_axi_dma_0_0_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [290:0]din;
  output full;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [290:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [290:0]din;
  wire [289:0]\^dout ;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [7:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire [290:290]NLW_xpm_fifo_base_inst_dout_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign dout[290] = \<const0> ;
  assign dout[289:0] = \^dout [289:0];
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "128" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "37248" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "123" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "123" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "8" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "7" *) 
  (* READ_DATA_WIDTH = "291" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "291" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "8" *) 
  (* WR_DEPTH_LOG = "7" *) 
  (* WR_PNTR_WIDTH = "7" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "9" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_axi_dma_0_0_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din({1'b0,din[289:0]}),
        .dout({NLW_xpm_fifo_base_inst_dout_UNCONNECTED[290],\^dout }),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "40" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "40" *) (* WR_DATA_COUNT_WIDTH = "5" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module design_1_axi_dma_0_0_xpm_fifo_sync__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [39:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [39:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [39:0]din;
  wire [39:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "640" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "40" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "40" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "12" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "12" *) (* WR_DATA_COUNT_WIDTH = "5" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module design_1_axi_dma_0_0_xpm_fifo_sync__parameterized3
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [11:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [11:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [11:0]din;
  wire [11:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "192" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "12" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "12" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "4" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "128" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "290" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "290" *) (* WR_DATA_COUNT_WIDTH = "8" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module design_1_axi_dma_0_0_xpm_fifo_sync__parameterized5
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [289:0]din;
  output full;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [289:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [289:0]din;
  wire [289:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [7:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "128" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "37120" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "123" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "123" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "8" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "7" *) 
  (* READ_DATA_WIDTH = "290" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "290" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "8" *) 
  (* WR_DEPTH_LOG = "7" *) 
  (* WR_PNTR_WIDTH = "7" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "9" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_axi_dma_0_0_xpm_fifo_base__parameterized2 xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* ADDR_WIDTH_A = "7" *) (* ADDR_WIDTH_B = "7" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "291" *) (* BYTE_WRITE_WIDTH_B = "291" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "37248" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "128" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "291" *) (* P_MIN_WIDTH_DATA_A = "291" *) (* P_MIN_WIDTH_DATA_B = "291" *) 
(* P_MIN_WIDTH_DATA_ECC = "291" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "291" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "7" *) 
(* P_WIDTH_ADDR_READ_B = "7" *) (* P_WIDTH_ADDR_WRITE_A = "7" *) (* P_WIDTH_ADDR_WRITE_B = "7" *) 
(* P_WIDTH_COL_WRITE_A = "291" *) (* P_WIDTH_COL_WRITE_B = "291" *) (* READ_DATA_WIDTH_A = "291" *) 
(* READ_DATA_WIDTH_B = "291" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "291" *) (* WRITE_DATA_WIDTH_B = "291" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "292" *) 
(* rstb_loop_iter = "292" *) 
module design_1_axi_dma_0_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [6:0]addra;
  input [290:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [290:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [6:0]addrb;
  input [290:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [290:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [6:0]addra;
  wire [6:0]addrb;
  wire clka;
  wire [290:0]dina;
  wire [289:0]\^doutb ;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED ;
  wire [15:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[290] = \<const0> ;
  assign douta[289] = \<const0> ;
  assign douta[288] = \<const0> ;
  assign douta[287] = \<const0> ;
  assign douta[286] = \<const0> ;
  assign douta[285] = \<const0> ;
  assign douta[284] = \<const0> ;
  assign douta[283] = \<const0> ;
  assign douta[282] = \<const0> ;
  assign douta[281] = \<const0> ;
  assign douta[280] = \<const0> ;
  assign douta[279] = \<const0> ;
  assign douta[278] = \<const0> ;
  assign douta[277] = \<const0> ;
  assign douta[276] = \<const0> ;
  assign douta[275] = \<const0> ;
  assign douta[274] = \<const0> ;
  assign douta[273] = \<const0> ;
  assign douta[272] = \<const0> ;
  assign douta[271] = \<const0> ;
  assign douta[270] = \<const0> ;
  assign douta[269] = \<const0> ;
  assign douta[268] = \<const0> ;
  assign douta[267] = \<const0> ;
  assign douta[266] = \<const0> ;
  assign douta[265] = \<const0> ;
  assign douta[264] = \<const0> ;
  assign douta[263] = \<const0> ;
  assign douta[262] = \<const0> ;
  assign douta[261] = \<const0> ;
  assign douta[260] = \<const0> ;
  assign douta[259] = \<const0> ;
  assign douta[258] = \<const0> ;
  assign douta[257] = \<const0> ;
  assign douta[256] = \<const0> ;
  assign douta[255] = \<const0> ;
  assign douta[254] = \<const0> ;
  assign douta[253] = \<const0> ;
  assign douta[252] = \<const0> ;
  assign douta[251] = \<const0> ;
  assign douta[250] = \<const0> ;
  assign douta[249] = \<const0> ;
  assign douta[248] = \<const0> ;
  assign douta[247] = \<const0> ;
  assign douta[246] = \<const0> ;
  assign douta[245] = \<const0> ;
  assign douta[244] = \<const0> ;
  assign douta[243] = \<const0> ;
  assign douta[242] = \<const0> ;
  assign douta[241] = \<const0> ;
  assign douta[240] = \<const0> ;
  assign douta[239] = \<const0> ;
  assign douta[238] = \<const0> ;
  assign douta[237] = \<const0> ;
  assign douta[236] = \<const0> ;
  assign douta[235] = \<const0> ;
  assign douta[234] = \<const0> ;
  assign douta[233] = \<const0> ;
  assign douta[232] = \<const0> ;
  assign douta[231] = \<const0> ;
  assign douta[230] = \<const0> ;
  assign douta[229] = \<const0> ;
  assign douta[228] = \<const0> ;
  assign douta[227] = \<const0> ;
  assign douta[226] = \<const0> ;
  assign douta[225] = \<const0> ;
  assign douta[224] = \<const0> ;
  assign douta[223] = \<const0> ;
  assign douta[222] = \<const0> ;
  assign douta[221] = \<const0> ;
  assign douta[220] = \<const0> ;
  assign douta[219] = \<const0> ;
  assign douta[218] = \<const0> ;
  assign douta[217] = \<const0> ;
  assign douta[216] = \<const0> ;
  assign douta[215] = \<const0> ;
  assign douta[214] = \<const0> ;
  assign douta[213] = \<const0> ;
  assign douta[212] = \<const0> ;
  assign douta[211] = \<const0> ;
  assign douta[210] = \<const0> ;
  assign douta[209] = \<const0> ;
  assign douta[208] = \<const0> ;
  assign douta[207] = \<const0> ;
  assign douta[206] = \<const0> ;
  assign douta[205] = \<const0> ;
  assign douta[204] = \<const0> ;
  assign douta[203] = \<const0> ;
  assign douta[202] = \<const0> ;
  assign douta[201] = \<const0> ;
  assign douta[200] = \<const0> ;
  assign douta[199] = \<const0> ;
  assign douta[198] = \<const0> ;
  assign douta[197] = \<const0> ;
  assign douta[196] = \<const0> ;
  assign douta[195] = \<const0> ;
  assign douta[194] = \<const0> ;
  assign douta[193] = \<const0> ;
  assign douta[192] = \<const0> ;
  assign douta[191] = \<const0> ;
  assign douta[190] = \<const0> ;
  assign douta[189] = \<const0> ;
  assign douta[188] = \<const0> ;
  assign douta[187] = \<const0> ;
  assign douta[186] = \<const0> ;
  assign douta[185] = \<const0> ;
  assign douta[184] = \<const0> ;
  assign douta[183] = \<const0> ;
  assign douta[182] = \<const0> ;
  assign douta[181] = \<const0> ;
  assign douta[180] = \<const0> ;
  assign douta[179] = \<const0> ;
  assign douta[178] = \<const0> ;
  assign douta[177] = \<const0> ;
  assign douta[176] = \<const0> ;
  assign douta[175] = \<const0> ;
  assign douta[174] = \<const0> ;
  assign douta[173] = \<const0> ;
  assign douta[172] = \<const0> ;
  assign douta[171] = \<const0> ;
  assign douta[170] = \<const0> ;
  assign douta[169] = \<const0> ;
  assign douta[168] = \<const0> ;
  assign douta[167] = \<const0> ;
  assign douta[166] = \<const0> ;
  assign douta[165] = \<const0> ;
  assign douta[164] = \<const0> ;
  assign douta[163] = \<const0> ;
  assign douta[162] = \<const0> ;
  assign douta[161] = \<const0> ;
  assign douta[160] = \<const0> ;
  assign douta[159] = \<const0> ;
  assign douta[158] = \<const0> ;
  assign douta[157] = \<const0> ;
  assign douta[156] = \<const0> ;
  assign douta[155] = \<const0> ;
  assign douta[154] = \<const0> ;
  assign douta[153] = \<const0> ;
  assign douta[152] = \<const0> ;
  assign douta[151] = \<const0> ;
  assign douta[150] = \<const0> ;
  assign douta[149] = \<const0> ;
  assign douta[148] = \<const0> ;
  assign douta[147] = \<const0> ;
  assign douta[146] = \<const0> ;
  assign douta[145] = \<const0> ;
  assign douta[144] = \<const0> ;
  assign douta[143] = \<const0> ;
  assign douta[142] = \<const0> ;
  assign douta[141] = \<const0> ;
  assign douta[140] = \<const0> ;
  assign douta[139] = \<const0> ;
  assign douta[138] = \<const0> ;
  assign douta[137] = \<const0> ;
  assign douta[136] = \<const0> ;
  assign douta[135] = \<const0> ;
  assign douta[134] = \<const0> ;
  assign douta[133] = \<const0> ;
  assign douta[132] = \<const0> ;
  assign douta[131] = \<const0> ;
  assign douta[130] = \<const0> ;
  assign douta[129] = \<const0> ;
  assign douta[128] = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign doutb[290] = \<const0> ;
  assign doutb[289:0] = \^doutb [289:0];
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "37248" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "71" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI(dina[63:32]),
        .DIPADIP(dina[67:64]),
        .DIPBDIP(dina[71:68]),
        .DOADO(\^doutb [31:0]),
        .DOBDO(\^doutb [63:32]),
        .DOPADOP(\^doutb [67:64]),
        .DOPBDOP(\^doutb [71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "143" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "143" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "37248" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "72" *) 
  (* bram_slice_end = "143" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "143" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ),
        .DIADI(dina[103:72]),
        .DIBDI(dina[135:104]),
        .DIPADIP(dina[139:136]),
        .DIPBDIP(dina[143:140]),
        .DOADO(\^doutb [103:72]),
        .DOBDO(\^doutb [135:104]),
        .DOPADOP(\^doutb [139:136]),
        .DOPBDOP(\^doutb [143:140]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "144" *) 
  (* \MEM.PORTA.DATA_MSB  = "215" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "144" *) 
  (* \MEM.PORTB.DATA_MSB  = "215" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "37248" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "144" *) 
  (* bram_slice_end = "215" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "144" *) 
  (* ram_slice_end = "215" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED ),
        .DIADI(dina[175:144]),
        .DIBDI(dina[207:176]),
        .DIPADIP(dina[211:208]),
        .DIPBDIP(dina[215:212]),
        .DOADO(\^doutb [175:144]),
        .DOBDO(\^doutb [207:176]),
        .DOPADOP(\^doutb [211:208]),
        .DOPBDOP(\^doutb [215:212]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "216" *) 
  (* \MEM.PORTA.DATA_MSB  = "287" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "216" *) 
  (* \MEM.PORTB.DATA_MSB  = "287" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "37248" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "216" *) 
  (* bram_slice_end = "287" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "216" *) 
  (* ram_slice_end = "287" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED ),
        .DIADI(dina[247:216]),
        .DIBDI(dina[279:248]),
        .DIPADIP(dina[283:280]),
        .DIPBDIP(dina[287:284]),
        .DOADO(\^doutb [247:216]),
        .DOBDO(\^doutb [279:248]),
        .DOPADOP(\^doutb [283:280]),
        .DOPBDOP(\^doutb [287:284]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "288" *) 
  (* \MEM.PORTA.DATA_MSB  = "289" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "288" *) 
  (* \MEM.PORTB.DATA_MSB  = "289" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "37248" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "288" *) 
  (* bram_slice_end = "289" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "288" *) 
  (* ram_slice_end = "289" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_4 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[289:288]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOADO_UNCONNECTED [15:2],\^doutb [289:288]}),
        .DOBDO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea}));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "40" *) (* BYTE_WRITE_WIDTH_B = "40" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "640" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "40" *) (* P_MIN_WIDTH_DATA_A = "40" *) (* P_MIN_WIDTH_DATA_B = "40" *) 
(* P_MIN_WIDTH_DATA_ECC = "40" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "40" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "40" *) (* P_WIDTH_COL_WRITE_B = "40" *) (* READ_DATA_WIDTH_A = "40" *) 
(* READ_DATA_WIDTH_B = "40" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "40" *) (* WRITE_DATA_WIDTH_B = "40" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "40" *) 
(* rstb_loop_iter = "40" *) 
module design_1_axi_dma_0_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [39:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [39:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [39:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [39:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [39:0]dina;
  wire [39:0]doutb;
  wire enb;
  wire [39:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[10] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[11] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[12] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[13] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[14] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[15] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[16] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[17] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[18] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[19] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[20] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[21] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[22] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[23] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[24] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[25] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[26] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[27] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[28] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[29] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[30] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[31] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[32] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[33] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[34] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[35] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[36] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[37] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[38] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[39] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[9] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_36_39_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_36_39_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[16] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[17] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[19] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[20] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[21] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[22] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[23] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[24] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [24]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[24] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[25] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [25]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[25] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[26] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [26]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[26] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[27] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [27]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[27] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[28] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [28]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[28] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[29] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [29]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[29] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[30] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [30]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[30] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[31] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [31]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[31] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[32] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [32]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[32] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[33] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [33]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[33] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[34] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [34]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[34] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[35] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [35]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[35] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[36] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [36]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[36] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[37] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [37]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[37] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[38] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [38]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[38] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[39] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [39]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[39] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[16] ),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[17] ),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[18] ),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[19] ),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[20] ),
        .Q(doutb[20]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[21] ),
        .Q(doutb[21]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[22] ),
        .Q(doutb[22]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[23] ),
        .Q(doutb[23]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[24] ),
        .Q(doutb[24]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[25] ),
        .Q(doutb[25]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[26] ),
        .Q(doutb[26]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[27] ),
        .Q(doutb[27]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[28] ),
        .Q(doutb[28]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[29] ),
        .Q(doutb[29]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[30] ),
        .Q(doutb[30]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[31] ),
        .Q(doutb[31]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[32] ),
        .Q(doutb[32]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[33] ),
        .Q(doutb[33]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[34] ),
        .Q(doutb[34]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[35] ),
        .Q(doutb[35]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[36] ),
        .Q(doutb[36]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[37] ),
        .Q(doutb[37]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[38] ),
        .Q(doutb[38]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[39] ),
        .Q(doutb[39]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "640" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "640" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[13:12]),
        .DIB(dina[15:14]),
        .DIC(dina[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [13:12]),
        .DOB(\gen_rd_b.doutb_reg0 [15:14]),
        .DOC(\gen_rd_b.doutb_reg0 [17:16]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "640" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[19:18]),
        .DIB(dina[21:20]),
        .DIC(dina[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [19:18]),
        .DOB(\gen_rd_b.doutb_reg0 [21:20]),
        .DOC(\gen_rd_b.doutb_reg0 [23:22]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "640" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[25:24]),
        .DIB(dina[27:26]),
        .DIC(dina[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [25:24]),
        .DOB(\gen_rd_b.doutb_reg0 [27:26]),
        .DOC(\gen_rd_b.doutb_reg0 [29:28]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "640" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_30_35 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[31:30]),
        .DIB(dina[33:32]),
        .DIC(dina[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [31:30]),
        .DOB(\gen_rd_b.doutb_reg0 [33:32]),
        .DOC(\gen_rd_b.doutb_reg0 [35:34]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "640" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "39" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_36_39 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[37:36]),
        .DIB(dina[39:38]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [37:36]),
        .DOB(\gen_rd_b.doutb_reg0 [39:38]),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_36_39_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_36_39_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "640" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[7:6]),
        .DIB(dina[9:8]),
        .DIC(dina[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [7:6]),
        .DOB(\gen_rd_b.doutb_reg0 [9:8]),
        .DOC(\gen_rd_b.doutb_reg0 [11:10]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "12" *) (* BYTE_WRITE_WIDTH_B = "12" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "192" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "12" *) (* P_MIN_WIDTH_DATA_A = "12" *) (* P_MIN_WIDTH_DATA_B = "12" *) 
(* P_MIN_WIDTH_DATA_ECC = "12" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "12" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "12" *) (* P_WIDTH_COL_WRITE_B = "12" *) (* READ_DATA_WIDTH_A = "12" *) 
(* READ_DATA_WIDTH_B = "12" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "12" *) (* WRITE_DATA_WIDTH_B = "12" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "12" *) 
(* rstb_loop_iter = "12" *) 
module design_1_axi_dma_0_0_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [11:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [11:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [11:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [11:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [11:0]dina;
  wire [11:0]doutb;
  wire enb;
  wire [11:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[10] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[11] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[9] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[7:6]),
        .DIB(dina[9:8]),
        .DIC(dina[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [7:6]),
        .DOB(\gen_rd_b.doutb_reg0 [9:8]),
        .DOC(\gen_rd_b.doutb_reg0 [11:10]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "7" *) (* ADDR_WIDTH_B = "7" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "290" *) (* BYTE_WRITE_WIDTH_B = "290" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "37120" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "128" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "290" *) (* P_MIN_WIDTH_DATA_A = "290" *) (* P_MIN_WIDTH_DATA_B = "290" *) 
(* P_MIN_WIDTH_DATA_ECC = "290" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "290" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "7" *) 
(* P_WIDTH_ADDR_READ_B = "7" *) (* P_WIDTH_ADDR_WRITE_A = "7" *) (* P_WIDTH_ADDR_WRITE_B = "7" *) 
(* P_WIDTH_COL_WRITE_A = "290" *) (* P_WIDTH_COL_WRITE_B = "290" *) (* READ_DATA_WIDTH_A = "290" *) 
(* READ_DATA_WIDTH_B = "290" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "290" *) (* WRITE_DATA_WIDTH_B = "290" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "292" *) 
(* rstb_loop_iter = "292" *) 
module design_1_axi_dma_0_0_xpm_memory_base__parameterized2
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [6:0]addra;
  input [289:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [289:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [6:0]addrb;
  input [289:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [289:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [6:0]addra;
  wire [6:0]addrb;
  wire clka;
  wire [289:0]dina;
  wire [289:0]doutb;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED ;
  wire [15:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[289] = \<const0> ;
  assign douta[288] = \<const0> ;
  assign douta[287] = \<const0> ;
  assign douta[286] = \<const0> ;
  assign douta[285] = \<const0> ;
  assign douta[284] = \<const0> ;
  assign douta[283] = \<const0> ;
  assign douta[282] = \<const0> ;
  assign douta[281] = \<const0> ;
  assign douta[280] = \<const0> ;
  assign douta[279] = \<const0> ;
  assign douta[278] = \<const0> ;
  assign douta[277] = \<const0> ;
  assign douta[276] = \<const0> ;
  assign douta[275] = \<const0> ;
  assign douta[274] = \<const0> ;
  assign douta[273] = \<const0> ;
  assign douta[272] = \<const0> ;
  assign douta[271] = \<const0> ;
  assign douta[270] = \<const0> ;
  assign douta[269] = \<const0> ;
  assign douta[268] = \<const0> ;
  assign douta[267] = \<const0> ;
  assign douta[266] = \<const0> ;
  assign douta[265] = \<const0> ;
  assign douta[264] = \<const0> ;
  assign douta[263] = \<const0> ;
  assign douta[262] = \<const0> ;
  assign douta[261] = \<const0> ;
  assign douta[260] = \<const0> ;
  assign douta[259] = \<const0> ;
  assign douta[258] = \<const0> ;
  assign douta[257] = \<const0> ;
  assign douta[256] = \<const0> ;
  assign douta[255] = \<const0> ;
  assign douta[254] = \<const0> ;
  assign douta[253] = \<const0> ;
  assign douta[252] = \<const0> ;
  assign douta[251] = \<const0> ;
  assign douta[250] = \<const0> ;
  assign douta[249] = \<const0> ;
  assign douta[248] = \<const0> ;
  assign douta[247] = \<const0> ;
  assign douta[246] = \<const0> ;
  assign douta[245] = \<const0> ;
  assign douta[244] = \<const0> ;
  assign douta[243] = \<const0> ;
  assign douta[242] = \<const0> ;
  assign douta[241] = \<const0> ;
  assign douta[240] = \<const0> ;
  assign douta[239] = \<const0> ;
  assign douta[238] = \<const0> ;
  assign douta[237] = \<const0> ;
  assign douta[236] = \<const0> ;
  assign douta[235] = \<const0> ;
  assign douta[234] = \<const0> ;
  assign douta[233] = \<const0> ;
  assign douta[232] = \<const0> ;
  assign douta[231] = \<const0> ;
  assign douta[230] = \<const0> ;
  assign douta[229] = \<const0> ;
  assign douta[228] = \<const0> ;
  assign douta[227] = \<const0> ;
  assign douta[226] = \<const0> ;
  assign douta[225] = \<const0> ;
  assign douta[224] = \<const0> ;
  assign douta[223] = \<const0> ;
  assign douta[222] = \<const0> ;
  assign douta[221] = \<const0> ;
  assign douta[220] = \<const0> ;
  assign douta[219] = \<const0> ;
  assign douta[218] = \<const0> ;
  assign douta[217] = \<const0> ;
  assign douta[216] = \<const0> ;
  assign douta[215] = \<const0> ;
  assign douta[214] = \<const0> ;
  assign douta[213] = \<const0> ;
  assign douta[212] = \<const0> ;
  assign douta[211] = \<const0> ;
  assign douta[210] = \<const0> ;
  assign douta[209] = \<const0> ;
  assign douta[208] = \<const0> ;
  assign douta[207] = \<const0> ;
  assign douta[206] = \<const0> ;
  assign douta[205] = \<const0> ;
  assign douta[204] = \<const0> ;
  assign douta[203] = \<const0> ;
  assign douta[202] = \<const0> ;
  assign douta[201] = \<const0> ;
  assign douta[200] = \<const0> ;
  assign douta[199] = \<const0> ;
  assign douta[198] = \<const0> ;
  assign douta[197] = \<const0> ;
  assign douta[196] = \<const0> ;
  assign douta[195] = \<const0> ;
  assign douta[194] = \<const0> ;
  assign douta[193] = \<const0> ;
  assign douta[192] = \<const0> ;
  assign douta[191] = \<const0> ;
  assign douta[190] = \<const0> ;
  assign douta[189] = \<const0> ;
  assign douta[188] = \<const0> ;
  assign douta[187] = \<const0> ;
  assign douta[186] = \<const0> ;
  assign douta[185] = \<const0> ;
  assign douta[184] = \<const0> ;
  assign douta[183] = \<const0> ;
  assign douta[182] = \<const0> ;
  assign douta[181] = \<const0> ;
  assign douta[180] = \<const0> ;
  assign douta[179] = \<const0> ;
  assign douta[178] = \<const0> ;
  assign douta[177] = \<const0> ;
  assign douta[176] = \<const0> ;
  assign douta[175] = \<const0> ;
  assign douta[174] = \<const0> ;
  assign douta[173] = \<const0> ;
  assign douta[172] = \<const0> ;
  assign douta[171] = \<const0> ;
  assign douta[170] = \<const0> ;
  assign douta[169] = \<const0> ;
  assign douta[168] = \<const0> ;
  assign douta[167] = \<const0> ;
  assign douta[166] = \<const0> ;
  assign douta[165] = \<const0> ;
  assign douta[164] = \<const0> ;
  assign douta[163] = \<const0> ;
  assign douta[162] = \<const0> ;
  assign douta[161] = \<const0> ;
  assign douta[160] = \<const0> ;
  assign douta[159] = \<const0> ;
  assign douta[158] = \<const0> ;
  assign douta[157] = \<const0> ;
  assign douta[156] = \<const0> ;
  assign douta[155] = \<const0> ;
  assign douta[154] = \<const0> ;
  assign douta[153] = \<const0> ;
  assign douta[152] = \<const0> ;
  assign douta[151] = \<const0> ;
  assign douta[150] = \<const0> ;
  assign douta[149] = \<const0> ;
  assign douta[148] = \<const0> ;
  assign douta[147] = \<const0> ;
  assign douta[146] = \<const0> ;
  assign douta[145] = \<const0> ;
  assign douta[144] = \<const0> ;
  assign douta[143] = \<const0> ;
  assign douta[142] = \<const0> ;
  assign douta[141] = \<const0> ;
  assign douta[140] = \<const0> ;
  assign douta[139] = \<const0> ;
  assign douta[138] = \<const0> ;
  assign douta[137] = \<const0> ;
  assign douta[136] = \<const0> ;
  assign douta[135] = \<const0> ;
  assign douta[134] = \<const0> ;
  assign douta[133] = \<const0> ;
  assign douta[132] = \<const0> ;
  assign douta[131] = \<const0> ;
  assign douta[130] = \<const0> ;
  assign douta[129] = \<const0> ;
  assign douta[128] = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "37120" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "71" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI(dina[63:32]),
        .DIPADIP(dina[67:64]),
        .DIPBDIP(dina[71:68]),
        .DOADO(doutb[31:0]),
        .DOBDO(doutb[63:32]),
        .DOPADOP(doutb[67:64]),
        .DOPBDOP(doutb[71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "143" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "143" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "37120" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "72" *) 
  (* bram_slice_end = "143" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "143" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ),
        .DIADI(dina[103:72]),
        .DIBDI(dina[135:104]),
        .DIPADIP(dina[139:136]),
        .DIPBDIP(dina[143:140]),
        .DOADO(doutb[103:72]),
        .DOBDO(doutb[135:104]),
        .DOPADOP(doutb[139:136]),
        .DOPBDOP(doutb[143:140]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "144" *) 
  (* \MEM.PORTA.DATA_MSB  = "215" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "144" *) 
  (* \MEM.PORTB.DATA_MSB  = "215" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "37120" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "144" *) 
  (* bram_slice_end = "215" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "144" *) 
  (* ram_slice_end = "215" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED ),
        .DIADI(dina[175:144]),
        .DIBDI(dina[207:176]),
        .DIPADIP(dina[211:208]),
        .DIPBDIP(dina[215:212]),
        .DOADO(doutb[175:144]),
        .DOBDO(doutb[207:176]),
        .DOPADOP(doutb[211:208]),
        .DOPBDOP(doutb[215:212]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "216" *) 
  (* \MEM.PORTA.DATA_MSB  = "287" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "216" *) 
  (* \MEM.PORTB.DATA_MSB  = "287" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "37120" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "216" *) 
  (* bram_slice_end = "287" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "216" *) 
  (* ram_slice_end = "287" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_3 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED ),
        .DIADI(dina[247:216]),
        .DIBDI(dina[279:248]),
        .DIPADIP(dina[283:280]),
        .DIPBDIP(dina[287:284]),
        .DOADO(doutb[247:216]),
        .DOBDO(doutb[279:248]),
        .DOPADOP(doutb[283:280]),
        .DOPBDOP(doutb[287:284]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "288" *) 
  (* \MEM.PORTA.DATA_MSB  = "289" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "288" *) 
  (* \MEM.PORTB.DATA_MSB  = "289" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "37120" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "288" *) 
  (* bram_slice_end = "289" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "288" *) 
  (* ram_slice_end = "289" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_4 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[289:288]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOADO_UNCONNECTED [15:2],doutb[289:288]}),
        .DOBDO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
