/* Generated by Yosys 0.62+77 (git sha1 679156d32, g++ 11.5.0 -fPIC -O3) */

module Lemmings2(clk, areset, bump_left, bump_right, ground, walk_left, walk_right, aaah);
  input clk;
  wire clk;
  input areset;
  wire areset;
  input bump_left;
  wire bump_left;
  input bump_right;
  wire bump_right;
  input ground;
  wire ground;
  output walk_left;
  wire walk_left;
  output walk_right;
  wire walk_right;
  output aaah;
  wire aaah;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [1:0] _05_;
  wire [3:0] _06_;
  wire [3:0] _07_;
  wire [1:0] _08_;
  wire _09_;
  wire [1:0] _10_;
  wire [1:0] next_state;
  wire [1:0] prev_state;
  reg [1:0] state;
  reg \prev_state_reg[0] ;
  always @*
    if (_03_) \prev_state_reg[0]  = walk_right;
  assign prev_state[0] = \prev_state_reg[0] ;
  always @(posedge clk, posedge areset)
    if (areset) state[0] <= 1'h0;
    else state[0] <= next_state[0];
  always @(posedge clk, posedge areset)
    if (areset) state[1] <= 1'h0;
    else state[1] <= next_state[1];
  assign _00_ = ~state[0];
  assign _01_ = ~state[1];
  assign _07_[2] = _06_[2] & walk_right;
  assign _07_[3] = _05_[1] & walk_right;
  assign _07_[0] = _06_[0] & aaah;
  assign _07_[1] = _05_[1] & aaah;
  assign _03_ = state[0] | _01_;
  assign _04_ = _00_ | state[1];
  assign _08_[1] = _07_[1] | _07_[3];
  assign _08_[0] = _07_[0] | _07_[2];
  assign _09_ = aaah | walk_right;
  assign _02_ = state[0] | state[1];
  assign aaah = ~_03_;
  assign _10_[0] = ~bump_right;
  assign _06_[2] = ground ? _10_[0] : 1'h0;
  assign _06_[0] = ground ? prev_state[0] : 1'h0;
  assign _05_[0] = ground ? bump_left : 1'h0;
  assign _05_[1] = ~ground;
  assign walk_left = ~_02_;
  assign walk_right = ~_04_;
  assign next_state[0] = _09_ ? _08_[0] : _05_[0];
  assign next_state[1] = _09_ ? _08_[1] : _05_[1];
  assign { _06_[3], _06_[1] } = { _05_[1], _05_[1] };
  assign _10_[1] = 1'h0;
  assign prev_state[1] = 1'h0;
endmodule
