# Assassyn è¯­æ³•æŒ‡å— (Assassyn Grammar Guide)

> **ä½œè€…**: Claude (åŸºäº Assassyn å®˜æ–¹æ–‡æ¡£)
> **æ—¥æœŸ**: 2026-01-09
> **ç‰ˆæœ¬**: v1.0

---

## ç›®å½•

1. [æ ¸å¿ƒæ¦‚å¿µ](#1-æ ¸å¿ƒæ¦‚å¿µ)
2. [æ•°æ®ç±»å‹](#2-æ•°æ®ç±»å‹)
3. [æ¨¡å—ç³»ç»Ÿ](#3-æ¨¡å—ç³»ç»Ÿ)
4. [è¡¨è¾¾å¼ç³»ç»Ÿ](#4-è¡¨è¾¾å¼ç³»ç»Ÿ)
5. [æ§åˆ¶æµ](#5-æ§åˆ¶æµ)
6. [æ•°ç»„ä¸å¯„å­˜å™¨](#6-æ•°ç»„ä¸å¯„å­˜å™¨)
7. [å†…å­˜ç³»ç»Ÿ](#7-å†…å­˜ç³»ç»Ÿ)
8. [æ„å»ºå™¨ä¸è£…é¥°å™¨](#8-æ„å»ºå™¨ä¸è£…é¥°å™¨)
9. [å®Œæ•´ç¤ºä¾‹](#9-å®Œæ•´ç¤ºä¾‹)

---

## 1. æ ¸å¿ƒæ¦‚å¿µ

### 1.1 Trace-based DSL

Assassyn é‡‡ç”¨ **trace-based DSLï¼ˆé¢†åŸŸç‰¹å®šè¯­è¨€ï¼‰**åµŒå…¥åœ¨ Python ä¸­ï¼Œé€šè¿‡**è¿ç®—ç¬¦é‡è½½**æ„å»ºç¡¬ä»¶æŠ½è±¡è¯­æ³•æ ‘ (AST)ã€‚

**å…³é”®ç‰¹æ€§:**
- åœ¨ tracing ä½œç”¨åŸŸå†…ï¼Œ`a + b` ä¸è®¡ç®—ç»“æœï¼Œè€Œæ˜¯åˆ›å»º `Add` IR èŠ‚ç‚¹
- Python ä»£ç æ‰§è¡Œè¿‡ç¨‹ = IR æ„å»ºè¿‡ç¨‹
- è‡ªåŠ¨æ³¨å…¥: ä½¿ç”¨ `@ir_builder` è£…é¥°å™¨è‡ªåŠ¨å°†è¡¨è¾¾å¼åŠ å…¥ IR

### 1.2 Python `if` vs Assassyn `Condition`

| ç‰¹æ€§ | Python `if` | Assassyn `Condition` |
|------|------------|---------------------|
| **æ±‚å€¼æ—¶æœº** | ç¼–è¯‘æ—¶ (Python è¿è¡Œæ—¶) | ç¡¬ä»¶è¿è¡Œæ—¶ |
| **ä½œç”¨** | æ§åˆ¶ trace è·¯å¾„,æ¡ä»¶ç¼–è¯‘ | ç”Ÿæˆç¡¬ä»¶æ¡ä»¶é€»è¾‘ |
| **ç”Ÿæˆç¡¬ä»¶** | ä¸ç”Ÿæˆ,ç›´æ¥é€‰æ‹©åˆ†æ”¯ | ç”Ÿæˆ mux å’Œæ¡ä»¶å— |
| **ç±»æ¯”** | C/C++ çš„ `#if` é¢„å¤„ç† | Verilog çš„ `if` è¯­å¥ |

```python
# Python if - ç¼–è¯‘æ—¶å†³å®š
ENABLE_FEATURE = True
if ENABLE_FEATURE:
    result = a * 2  # åªæœ‰è¿™ä¸ªåˆ†æ”¯è¢« trace

# Assassyn Condition - è¿è¡Œæ—¶åˆ¤æ–­
with Condition(enable):
    result = a * 2  # ç”Ÿæˆæ¡ä»¶ç¡¬ä»¶
```

---

## 2. æ•°æ®ç±»å‹

### 2.1 åŸºç¡€ç±»å‹

#### `Int(bits)` - æœ‰ç¬¦å·æ•´æ•°
```python
counter = Int(32)  # 32ä½æœ‰ç¬¦å·æ•´æ•°
value = counter(42)  # åˆ›å»ºå¸¸é‡
# èŒƒå›´: -2^(bits-1) åˆ° 2^(bits-1)-1
```

#### `UInt(bits)` - æ— ç¬¦å·æ•´æ•°
```python
addr = UInt(32)  # 32ä½æ— ç¬¦å·æ•´æ•°
index = UInt(6)  # 6ä½æ— ç¬¦å·æ•´æ•° (0-63)
# èŒƒå›´: 0 åˆ° 2^bits - 1
```

#### `Bits(bits)` - åŸå§‹ä½å‘é‡
```python
data = Bits(64)  # 64ä½åŸå§‹æ•°æ®
flag = Bits(1)   # å•æ¯”ç‰¹ä¿¡å·
# æ— ç®—æœ¯è¯­ä¹‰,çº¯ä½å‘é‡
```

#### `Float` - æµ®ç‚¹æ•°
```python
fp = Float(32)  # 32ä½æµ®ç‚¹æ•°
```

### 2.2 å¤åˆç±»å‹

#### `Record` - ç»“æ„ä½“
```python
class MyRecord(Record):
    def __init__(self):
        super().__init__([
            ('field1', UInt(32)),
            ('field2', Int(16)),
        ])
```

---

## 3. æ¨¡å—ç³»ç»Ÿ

### 3.1 Module åŸºç±»

æ‰€æœ‰ç¡¬ä»¶æ¨¡å—ç»§æ‰¿è‡ª `Module`:

```python
from assassyn.frontend import *

class MyModule(Module):
    def __init__(self):
        super().__init__(
            ports={
                'input1': Port(UInt(32)),
                'output1': Port(UInt(32)),
            }
        )

    @module.combinational  # è£…é¥°å™¨: æ ‡è®°ä¸ºç»„åˆé€»è¾‘
    def build(self, other_module):
        # è·å–ç«¯å£
        input1 = self.pop_all_ports(True)

        # ç¡¬ä»¶é€»è¾‘
        result = input1 + UInt(32)(1)

        # è°ƒç”¨å…¶ä»–æ¨¡å—
        other_module.async_called(output1=result)
```

### 3.2 è£…é¥°å™¨ç±»å‹

#### `@module.combinational` - ç»„åˆé€»è¾‘
```python
@module.combinational
def build(self):
    # ç«‹å³æ±‚å€¼,æ— çŠ¶æ€
    result = a + b
```

#### `@module.sequential` - æ—¶åºé€»è¾‘ (Cycle-based)
```python
@module.sequential
def build(self):
    # å‘¨æœŸæ€§è¡Œä¸º
    with Condition(counter < UInt(32)(100)):
        counter[0] = counter[0] + UInt(32)(1)
```

---

## 4. è¡¨è¾¾å¼ç³»ç»Ÿ

### 4.1 ç®—æœ¯è¿ç®—

```python
# åŠ æ³•
result = a + b

# å‡æ³•
result = a - b

# ä¹˜æ³•
result = a * b

# é™¤æ³•
result = a / b

# ä½è¿ç®—
result = a & b   # AND
result = a | b   # OR
result = a ^ b   # XOR
result = ~a      # NOT
result = a << b  # å·¦ç§»
result = a >> b  # å³ç§»
```

### 4.2 æ¯”è¾ƒè¿ç®—

```python
# ç­‰äº
condition = (a == b)

# ä¸ç­‰äº
condition = (a != b)

# å¤§äº/å°äº
condition = (a < b)
condition = (a > b)
condition = (a <= b)
condition = (a >= b)
```

### 4.3 ä½é€‰æ‹©

```python
# ä½åˆ‡ç‰‡
bits = data[7:0]      # å–ä½8ä½
bit = data[5:5]       # å–ç¬¬5ä½

# Bitcast è½¬æ¢
uint_val = int_val.bitcast(UInt(32))
```

### 4.4 æ‹¼æ¥

```python
# æ‹¼æ¥æ“ä½œ
combined = concat(high_bits, low_bits)

# ç¤ºä¾‹: 32ä½ = 16ä½é«˜ + 16ä½ä½
result = concat(data[31:16], data[15:0])
```

### 4.5 ç‰¹æ®Šè¡¨è¾¾å¼

```python
# æ—¥å¿—è¾“å‡º (ç”¨äºä»¿çœŸè°ƒè¯•)
log("Value: {}", value)

# å†…å­˜æ“ä½œ
send_read_request(addr, size)
send_write_request(addr, data, size)
has_mem_resp()  # æ£€æŸ¥å†…å­˜å“åº”

# ç­‰å¾…æ¡ä»¶
wait_until(condition)

# å‡è®¾ (ç”¨äºéªŒè¯)
assume(condition)
```

---

## 5. æ§åˆ¶æµ

### 5.1 Condition - ç¡¬ä»¶æ¡ä»¶è¯­å¥

âš ï¸ **é‡è¦é™åˆ¶**: åœ¨ `Condition` å†…éƒ¨**åªå…è®¸å†™å¯„å­˜å™¨**ï¼Œä¸å…è®¸ç»„åˆé€»è¾‘èµ‹å€¼ï¼

```python
# âœ… æ­£ç¡®: åœ¨ Condition ä¸­å†™å¯„å­˜å™¨
with Condition(enable):
    counter[0] = counter[0] + UInt(32)(1)

# âŒ é”™è¯¯: åœ¨ Condition ä¸­å†™ç»„åˆé€»è¾‘å˜é‡
with Condition(enable):
    result = a + b  # è¿™æ˜¯ç»„åˆé€»è¾‘,ä¸å…è®¸!

# âœ… æ­£ç¡®: ä½¿ç”¨ select å®ç°æ¡ä»¶ç»„åˆé€»è¾‘
result = enable.select(a + b, c + d)
```

**åŸå› **:
- `Condition` ç”Ÿæˆæ—¶åºé€»è¾‘ (registers + enable logic)
- ç»„åˆé€»è¾‘åº”è¯¥åœ¨ Condition å¤–éƒ¨ä½¿ç”¨ `select` å®ç°

```python
# å•åˆ†æ”¯ - åªèƒ½å†™å¯„å­˜å™¨
with Condition(enable):
    counter[0] = counter[0] + UInt(32)(1)

# å¤šåˆ†æ”¯ (if-else) - åªèƒ½å†™å¯„å­˜å™¨
with Condition(enable):
    reg_a[0] = input_value
with Condition(~enable):
    reg_b[0] = input_value

# å¤æ‚æ¡ä»¶ - åªèƒ½å†™å¯„å­˜å™¨
with Condition((a > UInt(32)(10)) & (b < UInt(32)(20))):
    counter[0] = counter[0] + UInt(32)(1)
```

### 5.2 select - ä¸‰å…ƒè¿ç®—ç¬¦

```python
# condition ? true_val : false_val
result = condition.select(true_val, false_val)

# ç¤ºä¾‹: MUX
output = enable.select(value1, value0)
```

---

## 6. æ•°ç»„ä¸å¯„å­˜å™¨

### 6.1 RegArray - å¯„å­˜å™¨æ•°ç»„

```python
# å£°æ˜å¯„å­˜å™¨æ•°ç»„
reg_file = RegArray(UInt(32), 32)  # 32ä¸ª32ä½å¯„å­˜å™¨

# è¯»å†™
reg_file[5] = reg_file[5] + UInt(32)(1)
value = reg_file[5]

# å•ä¸ªå¯„å­˜å™¨
counter = RegArray(UInt(32), 1)
counter[0] = counter[0] + UInt(32)(1)
```

### 6.2 Array - ç»„åˆé€»è¾‘æ•°ç»„

```python
# ç»„åˆé€»è¾‘æ•°ç»„
memory = Array(UInt(8), 1024)  # 1KBç»„åˆé€»è¾‘å­˜å‚¨
data = memory[addr]
```

---

## 7. å†…å­˜ç³»ç»Ÿ

### 7.1 SRAM - é™æ€éšæœºå­˜å–å­˜å‚¨å™¨

```python
from assassyn.ir.memory.sram import SRAM

# åˆ›å»ºSRAM
data_sram = SRAM(width=32, depth=65536, init_file="data.hex")

# è¯»å–
read_data = data_sram[addr]

# å†™å…¥
data_sram[addr] = write_data
```

### 7.2 DRAM - åŠ¨æ€éšæœºå­˜å–å­˜å‚¨å™¨

```python
from assassyn.ir.memory.dram import DRAM

# åˆ›å»ºDRAM
dram = DRAM(width=64, addr_width=40)

# å¼‚æ­¥è¯»å†™
send_read_request(dram, addr, size)
send_write_request(dram, addr, data, size)
with Condition(has_mem_resp()):
    data = dram[addr]
```

---

## 8. æ„å»ºå™¨ä¸è£…é¥°å™¨

### 8.1 SysBuilder - ç³»ç»Ÿæ„å»ºå™¨

```python
from assassyn.frontend import SysBuilder

# åˆ›å»ºç³»ç»Ÿ
sys = SysBuilder('my_system')

with sys:
    # åœ¨ä¸Šä¸‹æ–‡ä¸­å®šä¹‰ç¡¬ä»¶
    reg = RegArray(UInt(32), 1)
    module = MyModule()
    module.build()

# æŸ¥çœ‹ç³»ç»Ÿ
print(sys)
```

### 8.2 @ir_builder - IRæ„å»ºè£…é¥°å™¨

```python
from assassyn.builder import ir_builder

@ir_builder
def my_function():
    return a + b  # è‡ªåŠ¨æ³¨å…¥åˆ°IR

# ç­‰ä»·äºæ‰‹åŠ¨:
@ir_builder
def my_function_manual():
    result = a + b
    return result  # è¿”å›å€¼è‡ªåŠ¨åŠ å…¥IR
```

### 8.3 elaborate - ç”Ÿæˆä»¿çœŸå™¨å’ŒVerilog

```python
from assassyn.backend import elaborate
from assassyn import utils

# ç”Ÿæˆä»¿çœŸå™¨å’ŒVerilog
simulator_path, verilator_path = elaborate(
    sys,
    verilog=utils.has_verilator()  # æ˜¯å¦ç”ŸæˆVerilog
)

# è¿è¡Œä»¿çœŸ
raw_output = utils.run_simulator(simulator_path)

# è¿è¡ŒVerilator (å¦‚æœå¯ç”¨)
if verilator_path:
    raw_output = utils.run_verilator(verilator_path)
```

---

## 9. Driver æ¨¡å—

### 9.1 Driver çš„è§’è‰²

`Driver` æ˜¯ Assassyn ä¸­çš„**ç‰¹æ®Šæ¨¡å—**,ç›¸å½“äºç¡¬ä»¶ç³»ç»Ÿçš„"ä¸»å‡½æ•°"å’Œ"æ—¶é’Ÿæº"ã€‚

**å…³é”®ç‰¹æ€§:**
- ğŸ“ **ç³»ç»Ÿçš„å…¥å£ç‚¹**: ç±»ä¼¼äºè½¯ä»¶çš„ `main()` å‡½æ•°
- â° **æ¯ä¸ªå‘¨æœŸæ— æ¡ä»¶æ¿€æ´»**: å……å½“ç³»ç»Ÿçš„"æ—¶é’Ÿ"
- â™¾ï¸ **æ— é™ç§¯åˆ† (Infinite Credits)**: å¯ä»¥æ— é™æ¬¡è°ƒç”¨å…¶ä»–æ¨¡å—
- ğŸ”„ **é©±åŠ¨æµæ°´çº¿**: é€šè¿‡ `async_called()` æ¿€æ´»ä¸‹æ¸¸æ¨¡å—

### 9.2 Driver çš„å·¥ä½œåŸç†

```python
class Driver(Module):
    def __init__(self):
        super().__init__(ports={})  # Driver é€šå¸¸æ²¡æœ‰ç«¯å£

    @module.combinational
    def build(self, first_stage):
        # æ¯ä¸ªå‘¨æœŸæ— æ¡ä»¶æ‰§è¡Œ
        first_stage.async_called()  # æ¿€æ´»æµæ°´çº¿ç¬¬ä¸€é˜¶æ®µ
```

**æ‰§è¡Œæµç¨‹:**
1. æ¯ä¸ªæ—¶é’Ÿå‘¨æœŸ,Driver è‡ªåŠ¨æ¿€æ´»
2. Driver è°ƒç”¨ `async_called()` å¢åŠ ä¸‹æ¸¸æ¨¡å—çš„ credit
3. ä¸‹æ¸¸æ¨¡å—æ£€æŸ¥ credit,å†³å®šæ˜¯å¦æ‰§è¡Œ
4. ä¸‹æ¸¸æ¨¡å—ä½¿ç”¨ `wait_until()` æ¶ˆè€— credit

### 9.3 ç§¯åˆ†ç³»ç»Ÿ (Credit System)

```
Driver (æ— é™ç§¯åˆ†)
   |
   | async_called() â†’ å¢åŠ  credit
   v
Stage 1 (credit counter)
   |
   | wait_until() â†’ æ¶ˆè€— credit
   v
Stage 2 (credit counter)
```

**è§„åˆ™:**
- `async_called()`: å¢åŠ ç›®æ ‡æ¨¡å—çš„ credit
- `wait_until(condition)`: æ¶ˆè´¹å½“å‰æ¨¡å—çš„ credit,ç­‰å¾…æ¡ä»¶æ»¡è¶³
- **Driver æ‹¥æœ‰æ— é™ credit**,å¯ä»¥æ— é™è°ƒç”¨å…¶ä»–æ¨¡å—

### 9.4 å®é™…ä¾‹å­

```python
class SimpleCPU(Module):
    @module.combinational
    def build(self):
        pc = RegArray(UInt(32), 1)

class Driver(Module):
    @module.combinational
    def build(self, cpu):
        # æ¯ä¸ªå‘¨æœŸæ¿€æ´» CPU
        cpu.async_called()

# æ„å»ºç³»ç»Ÿ
sys = SysBuilder('simple_cpu')
with sys:
    cpu = SimpleCPU()
    cpu.build()

    driver = Driver()
    driver.build(cpu)  # Driver æ¿€æ´» CPU
```

### 9.5 Driver åœ¨æµæ°´çº¿ä¸­çš„åº”ç”¨

```python
class Driver(Module):
    """äº”çº§æµæ°´çº¿ CPU çš„ Driver"""
    @module.combinational
    def build(self, fetch_stage):
        # æ¯ä¸ªå‘¨æœŸæ¿€æ´» IF é˜¶æ®µ
        fetch_stage.async_called()
```

**æµæ°´çº¿æ‰§è¡Œ:**
```
å‘¨æœŸ 1: Driver â†’ IF (credit++, æ‰§è¡Œ)
å‘¨æœŸ 2: Driver â†’ IF (credit++, æ‰§è¡Œ)
         IF â†’ ID (credit++, æ‰§è¡Œ)
å‘¨æœŸ 3: Driver â†’ IF (credit++, æ‰§è¡Œ)
         IF â†’ ID (credit++, æ‰§è¡Œ)
         ID â†’ EX (credit++, æ‰§è¡Œ)
```

---

## 10. å®Œæ•´ç¤ºä¾‹

### 10.1 ç®€å•è®¡æ•°å™¨

```python
from assassyn.frontend import *
from assassyn.backend import elaborate
from assassyn import utils

class Counter(Module):
    def __init__(self):
        super().__init__(
            ports={
                'enable': Port(Bits(1)),
                'reset': Port(Bits(1)),
            }
        )

    @module.combinational
    def build(self):
        enable, reset = self.pop_all_ports(True)

        # 32ä½è®¡æ•°å™¨
        counter = RegArray(UInt(32), 1)

        # å¤ä½é€»è¾‘ - Condition ä¸­åªèƒ½å†™å¯„å­˜å™¨
        with Condition(reset[0:0]):
            counter[0] = UInt(32)(0)

        # è®¡æ•°é€»è¾‘ - Condition ä¸­åªèƒ½å†™å¯„å­˜å™¨
        with Condition(enable[0:0]):
            counter[0] = counter[0] + UInt(32)(1)

        # æ—¥å¿—è¾“å‡º - ç”¨äºä»¿çœŸè°ƒè¯•
        with Condition(counter[0] == UInt(32)(10)):
            log("Counter reached 10!")

# æ„å»ºç³»ç»Ÿ
sys = SysBuilder('counter_test')
with sys:
    counter = Counter()
    counter.build()

# ç”Ÿæˆå¹¶è¿è¡Œ
sim_path, _ = elaborate(sys, verilog=False)
raw = utils.run_simulator(sim_path)
print(raw)
```

### 10.2 å¤šæ¨¡å—äº¤äº’

```python
class Producer(Module):
    def __init__(self):
        super().__init__(ports={'data_out': Port(UInt(32))})

    @module.combinational
    def build(self, consumer):
        data = RegArray(UInt(32), 1)
        data[0] = data[0] + UInt(32)(1)

        # è°ƒç”¨æ¶ˆè´¹è€…æ¨¡å—
        consumer.async_called(data_in=data[0])

class Consumer(Module):
    def __init__(self):
        super().__init__(ports={'data_in': Port(UInt(32))})

    @module.combinational
    def build(self):
        data_in = self.pop_all_ports(True)
        result = data_in * UInt(32)(2)

        with Condition(result == UInt(32)(100)):
            log("Result is 100!")

sys = SysBuilder('producer_consumer')
with sys:
    producer = Producer()
    consumer = Consumer()
    producer.build(consumer)
```

---

## 10. å…³é”®è§„åˆ™ä¸é™åˆ¶

### 10.1 âš ï¸ Condition vs Select çš„æ­£ç¡®ä½¿ç”¨

è¿™æ˜¯ Assassyn ä¸­**æœ€é‡è¦çš„è§„åˆ™**ï¼

#### è§„åˆ™:

| æ„é€  | ç”¨é€” | å…è®¸æ“ä½œ | ç¡¬ä»¶ç±»å‹ |
|------|------|---------|---------|
| `Condition` | æ—¶åºæ§åˆ¶ | **åªå†™å¯„å­˜å™¨** | æ—¶åºé€»è¾‘ |
| `select` | æ•°æ®é€‰æ‹© | ç»„åˆé€»è¾‘è®¡ç®— | ç»„åˆé€»è¾‘ |

#### âœ… æ­£ç¡®ç”¨æ³•:

```python
# åœºæ™¯1: æ¡ä»¶æ›´æ–°å¯„å­˜å™¨ - ä½¿ç”¨ Condition
with Condition(enable):
    counter[0] = counter[0] + UInt(32)(1)  # âœ… å†™å¯„å­˜å™¨

# åœºæ™¯2: æ¡ä»¶é€‰æ‹©æ•°æ® - ä½¿ç”¨ select
result = enable.select(value_a, value_b)  # âœ… ç»„åˆé€»è¾‘ MUX

# åœºæ™¯3: å¤æ‚æ¡ä»¶ç»„åˆé€»è¾‘ - ä½¿ç”¨ select
condition = (a > UInt(32)(10)) & (b < UInt(32)(20))
result = condition.select(a * b, c + d)  # âœ… ç»„åˆé€»è¾‘
```

#### âŒ é”™è¯¯ç”¨æ³•:

```python
# é”™è¯¯1: åœ¨ Condition ä¸­å†™ç»„åˆé€»è¾‘
with Condition(enable):
    result = a + b  # âŒ ä¸å…è®¸! è¿™æ˜¯ç»„åˆé€»è¾‘

# é”™è¯¯2: ç”¨ select æ›´æ–°å¯„å­˜å™¨
counter[0] = enable.select(counter[0] + UInt(32)(1), counter[0])  # âŒ è¯­ä¹‰é”™è¯¯
# åº”è¯¥ç”¨:
with Condition(enable):
    counter[0] = counter[0] + UInt(32)(1)  # âœ…
```

### 10.2 æ—¶åºé€»è¾‘ vs ç»„åˆé€»è¾‘

#### æ—¶åºé€»è¾‘ (ä½¿ç”¨ Condition):

```python
# å¯„å­˜å™¨æ›´æ–° - ç”Ÿæˆè§¦å‘å™¨ + ä½¿èƒ½é€»è¾‘
register = RegArray(UInt(32), 1)
with Condition(enable):
    register[0] = new_value  # ç”Ÿæˆ: if (enable) register <= new_value
```

#### ç»„åˆé€»è¾‘ (ä½¿ç”¨ select):

```python
# æ•°æ®é€‰æ‹© - ç”Ÿæˆå¤šè·¯é€‰æ‹©å™¨
result = condition.select(true_value, false_value)  # ç”Ÿæˆ: MUX
```

### 10.3 å®é™…æ¡ˆä¾‹å¯¹æ¯”

#### æ¡ˆä¾‹: å¸¦ä½¿èƒ½çš„è®¡æ•°å™¨

```python
class Counter(Module):
    @module.combinational
    def build(self):
        enable = self.pop_all_ports(True)
        counter = RegArray(UInt(32), 1)

        # âœ… æ­£ç¡®: æ—¶åºé€»è¾‘ç”¨ Condition
        with Condition(enable):
            counter[0] = counter[0] + UInt(32)(1)

        # âœ… æ­£ç¡®: ç»„åˆé€»è¾‘ç”¨ select
        next_count = counter[0] + UInt(32)(1)
        count_with_max_check = (next_count == UInt(32)(100)).select(
            UInt(32)(0),
            next_count
        )

        # æ›´å¥½çš„å†™æ³• - ç›´æ¥åœ¨ Condition ä¸­åˆ¤æ–­
        with Condition(enable & (counter[0] < UInt(32)(100))):
            counter[0] = counter[0] + UInt(32)(1)
```

---

## 11. æœ€ä½³å®è·µ

### 11.1 å‘½åè§„èŒƒ

```python
# æ¨¡å—å: PascalCase
class MyModule(Module):
    pass

# å˜é‡å: snake_case
register_file = RegArray(UInt(32), 32)

# å¸¸é‡: UPPER_SNAKE_CASE
MAX_COUNT = UInt(32)(100)
```

### 11.2 ç±»å‹å®‰å…¨

```python
# å§‹ç»ˆæ˜¾å¼ç±»å‹è½¬æ¢
result = UInt(32)(a) + UInt(32)(b)

# ä¸è¦ä¾èµ–éšå¼è½¬æ¢
# bad: result = a + b  # ç±»å‹å¯èƒ½ä¸æ˜ç¡®
```

### 11.3 è°ƒè¯•æŠ€å·§

```python
# ä½¿ç”¨ log è¿›è¡Œä»¿çœŸæ—¶è°ƒè¯•
log("PC={:08x}, Instruction={:08x}", pc, instruction)

# æ£€æŸ¥æ¡ä»¶
with Condition(debug_enable):
    log("Debug: counter={}", counter[0])
```

---

## 12. å‚è€ƒèµ„æº

- **å®˜æ–¹æ–‡æ¡£**: `assassyn-master/docs/`
- **æ•™ç¨‹**: `assassyn-master/tutorials/`
- **ç¤ºä¾‹**: `assassyn-master/examples/`
- **IRè®¾è®¡**: `assassyn-master/python/assassyn/ir/**/*.md`

---

## 13. é™„å½•: å¸¸ç”¨å¯¼å…¥

```python
# æ ‡å‡†å¯¼å…¥
from assassyn.frontend import *
from assassyn.backend import elaborate
from assassyn import utils
import assassyn

# ç±»å‹ç³»ç»Ÿ
from assassyn.frontend import Module, Port, RegArray, Array
from assassyn.frontend import Int, UInt, Bits, Float
from assassyn.frontend import Condition, log, concat

# å†…å­˜
from assassyn.ir.memory.sram import SRAM
from assassyn.ir.memory.dram import DRAM

# æ„å»ºå™¨
from assassyn.frontend import SysBuilder
from assassyn.builder import ir_builder
```

---

**æ–‡æ¡£ç‰ˆæœ¬**: v1.0
**æœ€åæ›´æ–°**: 2026-01-09
