Source Block: hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@356:373@HdlStmProcess
        wait_for_io <= 1'b1;
    end
  end
end

always @(posedge clk) begin
  if (transfer_active == 1'b1 || wait_for_io == 1'b1)
  begin
    sdo_t_int <= ~sdo_enabled;
  end else begin
    sdo_t_int <= 1'b1;
  end
end

// Load the SDO parallel data into the SDO shift register. In case of a custom
// data width, additional bit shifting must done at load.
always @(posedge clk) begin
  if ((inst_d1 == CMD_TRANSFER) && (!sdo_enabled)) begin

Diff Content:
- 361 always @(posedge clk) begin
- 362   if (transfer_active == 1'b1 || wait_for_io == 1'b1)
- 363   begin
- 364     sdo_t_int <= ~sdo_enabled;
- 365   end else begin
- 366     sdo_t_int <= 1'b1;
- 367   end
- 368 end

Clone Blocks:
