

================================================================
== Vivado HLS Report for 'okanonas284'
================================================================
* Date:           Sun Apr 21 19:20:37 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        my_ip_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 5.65ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rule1cnt_V_buf, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 3 [1/1] (3.40ns)   --->   "%rule1cnt_V_buf_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rule1cnt_V_buf)" [my_ip_hls/my_ip_hls.cpp:44]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%num1_V_load = load i32* @num1_V, align 4" [my_ip_hls/ziskasrules.cpp:9->my_ip_hls/my_ip_hls.cpp:44]
ST_1 : Operation 5 [1/1] (2.24ns)   --->   "%exodos2_V_assign_i_i = add i32 %rule1cnt_V_buf_read, %num1_V_load" [my_ip_hls/ziskasrules.cpp:9->my_ip_hls/my_ip_hls.cpp:44]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "store i32 %exodos2_V_assign_i_i, i32* @num1_V, align 4" [my_ip_hls/ziskasrules.cpp:9->my_ip_hls/my_ip_hls.cpp:44]
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rule1cnt_V_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ num1_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2           (specinterface) [ 00]
rule1cnt_V_buf_read  (read         ) [ 00]
num1_V_load          (load         ) [ 00]
exodos2_V_assign_i_i (add          ) [ 00]
StgValue_6           (store        ) [ 00]
StgValue_7           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rule1cnt_V_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rule1cnt_V_buf"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="num1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="rule1cnt_V_buf_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="32" slack="0"/>
<pin id="21" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rule1cnt_V_buf_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="num1_V_load_load_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num1_V_load/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="exodos2_V_assign_i_i_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exodos2_V_assign_i_i/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="StgValue_6_store_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_6/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="16" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="0" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="32"><net_src comp="18" pin="2"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="24" pin="1"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="28" pin="2"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: num1_V | {1 }
 - Input state : 
	Port: okanonas284 : rule1cnt_V_buf | {1 }
	Port: okanonas284 : num1_V | {1 }
  - Chain level:
	State 1
		exodos2_V_assign_i_i : 1
		StgValue_6 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    add   |   exodos2_V_assign_i_i_fu_28   |    0    |    39   |
|----------|--------------------------------|---------|---------|
|   read   | rule1cnt_V_buf_read_read_fu_18 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    39   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   39   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   39   |
+-----------+--------+--------+
