// Seed: 3484776526
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout supply0 id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input uwire id_3,
    output wor id_4,
    input tri1 id_5,
    input wire id_6,
    input tri id_7,
    output supply0 id_8,
    output tri0 id_9,
    output wor id_10,
    output tri0 id_11,
    output tri1 id_12,
    output supply1 id_13,
    input supply0 id_14,
    output tri1 id_15,
    output wire id_16
    , id_24,
    inout uwire id_17
    , id_25,
    input tri1 id_18,
    input tri1 id_19,
    input tri1 id_20,
    input tri id_21,
    output supply0 id_22
);
  logic [-1 : -1 'h0] id_26;
  module_0 modCall_1 (
      id_25,
      id_24,
      id_26,
      id_25,
      id_26,
      id_25
  );
  assign modCall_1.id_3 = 0;
endmodule
