
<h1 align="center">âš¡ Verilog HDL Design Tasks â€” Digital Systems Design</h1>

<p align="center">
  <em>This repository demonstrates advanced Verilog HDL design techniques for synchronous sequential systems, featuring FSM-based pulse generators and multi-level abstraction implementations.</em>
</p>

<p align="center">
  <strong>BEng Computer Systems Engineering | Brunel University London | EE2660 Module</strong>
</p>

<hr/>

## ğŸ“Œ Project Summary

This system demonstrates **advanced digital design techniques** using Verilog HDL to implement synchronous sequential systems with FSM-based pulse generators and hierarchical module integration.

- âœ… Built using **Verilog HDL** with multiple abstraction levels
- âœ… Implements **FSM-based pulse generators** with precise timing control
- âœ… Features **hierarchical design methodology** and module integration
- âœ… Verified through **comprehensive simulation testing**

---

## ğŸ¯ Objectives

- Implement **FSM-based pulse generators** using Verilog HDL
- Design systems using **gate-level** and **functional** abstraction levels
- Create integrated **ID number generator**, **binary-to-BCD encoder**, and **parity generator**
- Demonstrate **top-down digital design methodology**
- Verify functionality through **simulation outputs** and comprehensive testing
- Master **CAD tool workflows** using Quartus Web Edition

---

## ï¿½ï¸ System Architecture

<p align="center">
  <em>Hierarchical digital design using Verilog HDL with gate-level and functional abstraction</em>
</p>

- **Design Methodology**: Top-down hierarchical approach
- **Abstraction Levels**: Gate-level and functional implementations
- **FSM Design**: State-based pulse generation with precise timing
- **Module Integration**: Systematic partitioning and system-level assembly

---

## ğŸ“¦ Project Files

| File | Type | Purpose |
|------|------|---------|
| fsm-pulse=generator.v | Verilog HDL | Main FSM-based pulse generator implementation |
| README.md | Documentation | Project overview and implementation details |

**Complete System Architecture:**
- ğŸ”„ **FSM Pulse Generator**: State machine-based timing control
- ğŸ”¢ **ID Number Generator**: Brunel ID sequence generation
- ğŸ”€ **Binary to BCD Converter**: Number format conversion
- âš¡ **Parity Generator**: Error detection implementation
- ğŸ—ï¸ **System Integration**: Top-level module assembly


---

## ï¿½ Implementation Features

### âœ… FSM Pulse Generator Design
- **State machine implementation** with precise timing control
- **Sequential logic design** using Verilog always blocks
- **Clock-driven operations** with synchronous state transitions

### âœ… Multi-Level Abstraction
- **Gate-level implementation** for hardware-specific optimization
- **Functional-level design** for system behavior modeling
- **Hierarchical module structure** for design scalability

### âœ… System Integration Components
- **Brunel ID Generator**: Student identification sequence implementation
- **Binary-to-BCD Converter**: Numerical format conversion system
- **Parity Generator**: Error detection and data integrity verification

### âœ… Verification and Testing
- **Comprehensive simulation testing** with waveform analysis
- **Code-level verification** ensuring design correctness
- **Timing analysis** for synchronous operation validation

---

## ï¿½ Technical Specifications

| Specification | Details |
|---------------|---------|
| **HDL Language** | Verilog HDL (IEEE 1364 standard) |
| **Design Style** | Synchronous sequential systems |
| **Abstraction** | Gate-level and functional implementations |
| **FSM Type** | Moore/Mealy state machines |
| **Verification** | Simulation-based testing with waveforms |

---

## ğŸ› ï¸ Development Environment

- **HDL**: Verilog HDL (functional & gate-level implementations)
- **CAD Tool**: Quartus Web Edition 9.1/11
- **Platform**: Intel Horizon Virtual Desktop (optional remote access)
- **Simulation**: Internal waveform verification and timing analysis
- **Design Flow**: Synthesis, place & route, timing analysis

---

## ï¿½ Requirements

**Software Requirements:**
```
- Quartus Web Edition 9.1/11 or later
- Verilog HDL compiler and simulator
- Waveform viewer for simulation analysis
- Text editor with Verilog syntax highlighting
```

**Hardware Requirements:**
```
- Intel-compatible processor for Quartus
- Minimum 4GB RAM for large designs
- Graphics support for waveform visualization
```

ğŸ“Œ *Design follows strict academic constraints including student ID-based parameters (X1/X2/X3) and prohibition of automatic synthesis tools where specified.*

---

## â–¶ï¸ Simulation Instructions

1. **Setup Environment**: Install and configure Quartus Web Edition
2. **Create Project**: Import Verilog source files into new Quartus project
3. **Set Top-Level**: Assign `fsm-pulse=generator.v` as the top-level module
4. **Compile Design**: Run synthesis and compilation process
5. **Simulate**: Execute simulation with waveform analysis
6. **Verify**: Analyze timing diagrams and functional correctness

---

## ï¿½ Documentation

ğŸ“¥ **[Technical Report](./docs/final_report.pdf)** - Complete project documentation including:
- ğŸ”„ **FSM Design**: State diagrams and transition tables
- ğŸ§ª **Simulation Results**: Waveform analysis and verification
- ğŸ—ï¸ **System Integration**: Hierarchical design methodology
- ğŸ“Š **Testing Strategy**: Verification approach and results
- ğŸ¯ **Design Decisions**: Implementation rationale and trade-offs

---

## ğŸš€ Learning Outcomes

- Mastery of **Verilog HDL** for digital system design
- Understanding of **FSM design principles** and state machine implementation
- Experience with **hierarchical design methodology** and module integration
- Proficiency in **CAD tool workflows** using industry-standard software
- Knowledge of **verification techniques** and simulation-based testing

---

## ï¿½ Citation

```
Y. B. Perez Condori, "Verilog HDL Design Tasks â€” Digital Systems Design," 
EE2660 Digital Systems Design, Brunel University London, 2025.
```

---

## ğŸ“„ License

MIT License â€“ Free to use, modify, and distribute for educational purposes.

---

## ğŸ” Academic Integrity

This project represents original coursework submitted for EE2660. All implementations follow assignment constraints including student ID-based parameters and design methodology requirements.
