# for run quartus
for install quartus II 13.0.1.232(support for cyclone II lowest version)
debian-lxqt:
dpkg --add-architecture i386
apt upgrade
sudo apt-get install libstdc++6:i386 libc6:i386 libx11-dev:i386 libxext-dev:i386 libxau-dev:i386 libfreetype6:i386 fontconfig:i386 expat:i386

# for run qsys
apt-get install libxtst6:i386
apt-get install libxi6:i386
dpkg --add-architecture i386
apt-get install libcrypt1:i386

// Road Map
// Cyclone II FPGA Starter Board EP2C20F484C7 
// Onchip M4K 239616~=29.95 KB
// add cpu 
// add board
// add ram
// add rom
// add keyboard,let board blink keyboard key strokes
// add monitor, let board blink and print cpu arbitary number
// connect keyboard and monitor, let moniter print keyboard press
// add bus, let data through bus
// add bus controller(B) and interrupt controller(I), let keyboard trigger I to B to Cpu to Moniter
// add timer
// add CSR mechanism
// add bios and bootloader
// add shell
// add kernel and os
// add linux
// add bare neural-network
// add GPU Vector instructions
// add CUDA
// Next level toward deep: Draw digital map of basic sytem such as adder
// Next lever toward deep: Mathmatical thoeries of digital culculation
// cpu, neural network, compiler, Build Your Computer to Run Neural Network
// BYC2RNN



main protocol:
AXI4
DDR
SD
USB
HDMI
MAC

open source:
vexRiscv cva6
verilog-axi (Alex Forencich)
liteDRAM
verilog-sdc
LiteX

AI open source:
NVDLA
FINN
VTA


ASIC open source tools:
Synthesis:Yosys 
Fitter:Nextpnr,OpenROAD,Magic
Verification&Signoff:Magic, Netgen, OpenSTA
Tapeout:GDSII to foundry TMSC SMIC Samsung
LowcostStart:Efabless, MOSIS, Europractice, 
FreeStart:SkyWater130PDK
Tutorials:zerotoasic, TinyTapeout
Opensource FPGA: TangPrimer, Lattice ECP5/iCE 40: ULX3S, Xilinx 7 Series

open source friendly FPGA Board Tie1:
Enclustra Mercury+ KX2 / Radiona.ulx4s  with Xilinx Kintex UltraScale+  1500 USD
ULX3S
Tie2:
Digilent Genesys ZU
Terasic DE10-Pro
Tie3:
Digilent Nexys Video


Route: OpenLane(docker) zerotoasiccourse.com tinytapeout.com
1. verilog without verdor IP/block
2. Yosys
3. Floorplaining: OpenROAD ioPlacer pdnGen
4. Placement: OpenROAD RePlace
5. ClockTreeSynthesis: OpenROAD TritonCTS
6. Routing: OpenROAD TritonRoute
7. GDSII generating: Magic
8. Verification: Magic, Netgen, OpenSTA



Buildroot bootlin


Open Source Small riscv

github.com/riscvarchive/riscv-cores-list


Koala 175
Yarvi 1000 tommythorn/yarvi
MR1 1500
Minerva 2000
Hazard3 2500
SCR1 3000
Kronos 5000
FemtoRV32 500-1000
DarkRISCV 500-800
ultraembedded/riscv 2000-3000
ultraembedded/biriscv
wyvernSemi/riscV 3000-5000
cores-veer-EH1
RVSoc 5000
Serv  2-3k
PicoRV32 5-10k
Hummingbirdv2 E203 20k
Risc-v Steel 
CV32E40P 20k-30k
Core-v Wally 10k
Rocket Chip 10k
VexRiscv 20-30k
riscv_vhdl 10k
Klessydar T03/T13 5-15k
xiangshan 20k
Boom 100k
CVA6 100k
BlackParrot 100k
lbex 
Neorv32 10k
scarab
xuantie-910 150k
tinyriscv 5-10k
weiwei22844/risc-v-cpu
JuiceVM 5000 C99
RV32E-Minimun 400-600
simpleRisc 800-1000
Potato 1-2k
SCR1
Icicle
FlexPRET
Taiga
SweRV EH1/2
Lambda
RVcoreP
ORCA
Arty-Riscv
PULPissimo
Piccolo
Flute
Celerity
Fric-V
OpenPiton
Ariane
Zscale
Sodor
Ara
Snitch
Manticore
CVA5
Nutshell
SG2044 64bit
JH-7110
ESWIN EIC7702X
Lizard 5-10k
Shakti 20k
RiscyOO 20k
RV12 


Excellent work. You've created a very detailed list and attempted to categorize them by Lines of Code (LoC), which is a great starting point.

By combining your list with a deeper inspection of each project's repository, documentation, and community status, I have created an advanced, consolidated table. This new version aims to fix several key issues:

1.  **More Realistic "Size" Metric:** I've replaced LoC with **FPGA LUTs (Look-Up Tables) / ASIC K-Gates** for smaller cores, which is a much more accurate measure of hardware complexity. For larger cores, I've kept LoC but added context (e.g., "Source LoC" for generators).
2.  **Clearer Categorization:** I've organized the cores into more functional tiers: **Educational**, **Industrial**, **High-Performance**, and **Specialized Research**. This better reflects their intended purpose.
3.  **Consolidation and De-duplication:** I've merged entries for the same core (e.g., `SweRV EH1`) and clarified which projects are **full SoCs** versus just **CPU cores**.
4.  **Status and Viability:** I've noted which projects are highly active and production-ready versus those that are primarily academic or less maintained.

This refined table should give you a much more practical and accurate overview for selecting a core.

---

### Advanced RISC-V Core Comparison Table

#### Tier 1: Educational & Microcontroller Cores (RV32)
**Goal:** Simplicity, ease of understanding, and the smallest possible footprint. Ideal for learning, tiny FPGAs, and basic embedded control.

| Core Name | Approx. Size (FPGA LUTs / K-Gates) | Architecture | Source Language | Primary Use Case | Key Strength | Repository |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| **SERV** | **~300 LUTs** | RV32I, Bit-Serial | Verilog | Ultra-low-power, area-constrained SoCs | **World's smallest RISC-V core**, masterpiece of minimalism. | [olofk/serv](https://github.com/olofk/serv) |
| **Koala** | **~400 LUTs** | RV32I, Single-cycle | Verilog | Ultra-minimal educational | Extremely simple, single-file design. Excellent for first-time learners. | [innovativedesign/koala](https://github.com/innovativedesign/koala) |
| **FemtoRV32** | **~500 - 1,000 LUTs** | RV32IMC | Verilog | Education, FPGA hobbyists | Excellent documentation and tutorials, very easy to understand. | [BrunoLevy/learn-fpga](https://github.com/BrunoLevy/learn-fpga) |
| **DarkRISCV** | **~850 - 1,500 LUTs** | RV32IM | Verilog | Education, Embedded Control | Simple 5-stage classic pipeline, high frequency on small FPGAs. | [darklife/darkriscv](https://github.com/darklife/darkriscv) |
| **PicoRV32** | **~750 - 2,000 LUTs** | RV32IMC (Configurable) | Verilog | Reliable Embedded Controller | Hugely popular, robust, highly configurable, and widely tested. | [YosysHQ/picorv32](https://github.com/YosysHQ/picorv32) |
| **NEORV32** | **~3.5k - 9k LUTs** | RV32IMACZifencei | **VHDL** | VHDL Education, FPGA SoCs | **Complete SoC in one library**, exceptionally well-documented. | [stnolting/neorv32](https://github.com/stnolting/neorv32) |
| **Minerva** | **~2,000 LUTs** | RV32IM | Python (Migen) | FPGA-optimized Soft Core | Clean, simple design written in a Python-based HDL generator. | [lambdaconcept/minerva](https://github.com/lambdaconcept/minerva) |
| **TinyRISCV** | **~3,000 LUTs** | RV32IA | Verilog | Education, Learning | Well-documented 3-stage core designed for readability. | [li-sky/tinyriscv](https://gitee.com/li-sky/tinyriscv) |

#### Tier 2: Efficient & Industrial Cores (Mostly RV32, some RV64)
**Goal:** Production-ready designs optimized for a balance of Performance, Power, and Area (PPA). Used in real products.

| Core Name | Approx. Size (FPGA LUTs / K-Gates) | Architecture | Source Language | Primary Use Case | Key Strength | Repository |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| **Ibex** | **~13k - 25k Gates** | RV32IMC | Secure Embedded Systems | **Rigorously verified**, used in Google's OpenTitan secure chip. | SystemVerilog | [lowRISC/ibex](https://github.com/lowRISC/ibex) |
| **CV32E40P** | **~15k - 35k Gates** | RV32IMC | Power-Sensitive IoT, Edge AI | Mature, fully verified, from the industry-backed PULP Platform. | SystemVerilog | [openhwgroup/cv32e40p](https://github.com/openhwgroup/cv32e40p) |
| **SweRV EH1** | **~25k Gates** | RV32IMC | Industrial Embedded SoCs | Production-quality, 4-stage, in-order core from CHIPS Alliance. | SystemVerilog | [chipsalliance/Cores-SweRV](https://github.com/chipsalliance/Cores-SweRV) |
| **Hummingbird E203**| **~15k Gates** | RV32IMAC | Commercial IoT | Excellent documentation, SDK, and software ecosystem. | Verilog | [nucleisoc/e203_hbirdv2](httpsse/Cores-SweRV) |
| **Nutshell** | **~20k LUTs** | **RV64GC**, In-Order | **64-bit Core Education** | A simple, well-documented 64-bit core for learning. | Chisel (Scala) | [OSCPU/NutShell](https://github.com/OSCPU/NutShell) |
| **SHAKTI (I-Class)** | **~50k LUTs** | **RV64GC**, In-Order | Application SoCs | A major national project (India) with a wide range of cores. | Bluespec SV | [shaktiproject/cores](https://github.com/shaktiproject/cores) |

#### Tier 3: High-Performance, Linux-Capable Cores (RV64)
**Goal:** High performance for running operating systems (Linux) and demanding applications. These are the most complex designs.

| Core Name | Approx. Size (Source LoC / K-Gates) | Architecture | Source Language | Primary Use Case | Key Strength | Repository |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| **CVA6 (Ariane)** | **~30k LoC / 200k+ Gates**| RV64GC, In-Order | SystemVerilog | Reliable Application Processor| Mature, stable, and well-supported 6-stage core for ASICs. | [openhwgroup/cva6](https://github.com/openhwgroup/cva6) |
| **Rocket Chip** | **~10k LoC (Chisel)** | RV64GC, In-Order | Chisel (Scala) | SoC Research, Linux Systems | **Full SoC generator** (core + caches + interconnect), foundational. | [chipsalliance/rocket-chip](https://github.com/chipsalliance/rocket-chip) |
| **SweRV EH2** | **~100k Gates** | RV64GC, In-Order, **Dual-Issue**| Verilog | High-Efficiency Applications | Industrial-grade superscalar core (2 instructions/cycle). | [chipsalliance/Cores-SweRV](httpss://github.com/chipsalliance/Cores-SweRV) |
| **BlackParrot** | **~35k LoC** | RV64GC, In-Order | SystemVerilog | Multi-core & Accelerator Research | Designed for easy system integration and modification. | [black-parrot/black-parrot](https://github.com/black-parrot/black-parrot) |
| **BOOM** | **~15k LoC (Chisel)** | RV64GC, **Out-of-Order** | Chisel (Scala) | High-Perf. Architecture Research | The gold standard for open-source OoO research, highly parametric. | [riscv-boom/boom](https://github.com/riscv-boom/boom) |
| **XiangShan (香山)**| **~150k LoC (Chisel)** | RV64GC, **Out-of-Order** | Chisel (Scala) | High-Performance Computing | Industrial-strength, state-of-the-art OoO core. Major project. | [OpenXiangShan/XiangShan](https://github.com/OpenXiangShan/XiangShan) |
| **OpenC910** | **~400k LoC (Verilog)** | RV64GCV, **Out-of-Order** | Verilog | Commercial High-Performance | Partially open-sourced commercial core from T-Head/Alibaba. | [T-head-Semi/openc910](https://github.com/T-head-Semi/C910_RTL) |

#### Tier 4: Specialized & Advanced Research Cores
**Goal:** To explore novel architectures like multi-threading, vector processing, and large many-core systems.

| Core Name | Architecture | Source Language | Primary Use Case | Key Strength | Repository |
| :--- | :--- | :--- | :--- | :--- | :--- |
| **VexRiscv** | **RV32/64** (Configurable)| SpinalHDL | **CPU Generator**. | **CPU Factory**. Can create anything from a tiny MCU to a Linux-capable, dual-issue core. | [SpinalHDL/VexRiscv](https://github.com/SpinalHDL/VexRiscv) |
| **Ara** | RV64GC**V**, Vector Core | SystemVerilog | Vector Processing Research | A production-quality implementation of the RISC-V Vector extension. | [pulp-platform/ara](https://github.com/pulp-platform/ara) |
| **Snitch** | RV32/64IMAFD, Cluster | SystemVerilog | Many-core Clusters | A small, efficient core designed to be instantiated in large clusters with shared FPU and accelerator interfaces. | [pulp-platform/snitch](https://github.com/pulp-platform/snitch) |
| **FlexPRET** | RV32IM, **Multithreaded** | Chisel (Scala) | Real-time Systems | Supports fine-grained multithreading for predictable, real-time performance. | [pretis/FlexPRET](https://github.com/pretis/FlexPRET) |
| **OpenPiton** | RV64GC, **Many-core** | Verilog | Many-core Research | A research platform for building large, cache-coherent systems with thousands of cores. | [PrincetonUniversity/openpiton](https://github.com/PrincetonUniversity/openpiton) |

#### Clarifications on Other Entries from Your List

*   **SoC Platforms (Not just cores):** `PULPissimo`, `LiteX`, `RVSoc` are SoC generators/platforms that *use* cores like CV32E40P or VexRiscv. They are frameworks for building a whole chip.
*   **Commercial Chips (Not open-source IP):** `SG2044`, `JH-7110`, `ESWIN EIC7702X` are physical commercial chips. You cannot download their source code.
*   **Software Emulator:** `JuiceVM` is a RISC-V emulator written in C99, not a hardware design.






veriltor iverilog 仿真验证
yosys iEDA klayout ICSrout55nmPDK RTL2GDS
现有开源：chipyard PULP


https://luplab.gitlab.io/rvcodecjs/#q=00000001011000110001001100010011&abi=false&isa=AUTO
https://riscv-software-src.github.io/riscv-unified-db/manual/html/isa/isa_20240411/insts/slli.html



RISCV
C/C++/GO
POSIX/IEEE754
LINUX
TCP/IP
ASCII/UTF8
NeuralNetWork

quartus material
https://dcenet.fel.cvut.cz/edu/fpga/install_en.aspx
http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v

Cyclone II FPGA Starter Board with EP2C20F484C7
BRAM 29.25KB 234Kb
SRAM 512KB
SDRAM 8MB

-timer
-plic
mmu full sv39 page table walker
TLB translation lookaside buffer
VA->TLB(assembly->MMU->SDRAM->TLB)->PA->Cache(assembly->SDRAM->Cache)->ir/data
page fault
-atom lr.w/sc.w
amoswap.w/amoadd.w/lr.d/sc.d
-fence
-fence.i
sfence.vma ?
-mideleg/medeleg
sstatus/..
uart_16550
device tree
map to 0x80000000
mini opensbi
mini linux kernel
Cyclone II FPGA Starter Board with EP2C20F484C7
BRAM 29.25KB 234Kb
SRAM 512KB
SDRAM 8MB
c9479d067c156f59db5fe4e486422bcb18495723 tlb_i_hit_refill ok with plic
cfb5c680ac73052f15f49f69f4cf72d8dc14232c tlb_i_hit_refill and 64 bits bus/pc/ppc ok with plic
6ee114347731a217e55a324e77f166073e984865 fixed i_trap of j/b bubble
e36659d8b74f1ff0697e8c7706432546207a4e53 ls_va registed work ok
d4f4e1abccdb7fc8235370e53f881d5424c2db1a use check to registe ls_va ok
b74f2763c4afba28153d50f3870e4da67235f90e use hit to check simple hit ok
29b2ee3ad11684e4f6689fdb172800baec9691d2 use if hi successful ok
2024e0d7c1dfef6d38601d1fbfd2148bc9f85e34 load/store for ls_va/check/hit ok
b23ce398200c10d3d6bc1cecf24f8cc5ad5c1e53 back to pc-4 if hit successful ok
b7703c3ab89361fb2d5ca15254b82e93a6afee4c pc-4/uni_check/mmu_pc/mmu_da/raw_step/PLIC ok
b6651f409d9a311ee69952f44aa11ff3531999db pc-4/uni_check/mmu_pc/mmu_da/real_step/PLIC ok
d958b6eb624cac9e0d3c36e01027a1f4521b857f add standlong logic of mmu_cache_refill ok
b01408e4677bad1b430e5d947f308b33259c18ff fix sdram ld
4a5bd01a13348cfa582dc6717579e5a4bd2f5e38 fix sdram_controller CAS3 & sdram ld only! s/l no touch
be3d4f8044994b6be788524a19aca4a0a45445d4 no mmu and CAS3+invertClock sd/ld work
358c0e8b7d30589947766bd9068967283bb18151 mmu_pc CAS3+invertClock+WDELAY6+FDELAY5+sd+ld for SDRAM work!
863bfa871d0bd55b6fa6d5febedc35207a34c407 mmu_pc plic CAS2+normalClock+W6+D5+sd+ld+sdram_controller_pending for SDRAM ld work!
