

================================================================
== Vitis HLS Report for 'matmul_1'
================================================================
* Date:           Thu Oct  2 22:22:38 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.906 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   590629|   590629|  2.363 ms|  2.363 ms|  590604|  590604|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_load_vec_fu_128                             |load_vec                             |     1585|     1585|  6.340 us|  6.340 us|    1585|    1585|                                              no|
        |grp_load_mat_burst_fu_165                       |load_mat_burst                       |   589838|   589838|  2.359 ms|  2.359 ms|  589837|  589837|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_compute_vec_mat_fu_174                      |compute_vec_mat                      |   590603|   590603|  2.362 ms|  2.362 ms|  590603|  590603|                                              no|
        |grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_fu_181  |matmul_1_Loop_VITIS_LOOP_112_1_proc  |      783|      783|  3.132 us|  3.132 us|     783|     783|                                              no|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_mat_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %i_mat"   --->   Operation 7 'read' 'i_mat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%vec_stream = alloca i64 1" [kernel_MatMul.cpp:95]   --->   Operation 8 'alloca' 'vec_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.12> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mat_stream = alloca i64 1" [kernel_MatMul.cpp:96]   --->   Operation 9 'alloca' 'mat_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%res_stream = alloca i64 1" [kernel_MatMul.cpp:97]   --->   Operation 10 'alloca' 'res_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln104 = call void @load_vec, i32 %vec_stream, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43" [kernel_MatMul.cpp:104]   --->   Operation 11 'call' 'call_ln104' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln106 = call void @load_mat_burst, i32 %gmem2, i64 %i_mat_read, i32 %mat_stream" [kernel_MatMul.cpp:106]   --->   Operation 12 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.59>
ST_2 : Operation 13 [1/2] (0.59ns)   --->   "%call_ln104 = call void @load_vec, i32 %vec_stream, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43" [kernel_MatMul.cpp:104]   --->   Operation 13 'call' 'call_ln104' <Predicate = true> <Delay = 0.59> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln106 = call void @load_mat_burst, i32 %gmem2, i64 %i_mat_read, i32 %mat_stream" [kernel_MatMul.cpp:106]   --->   Operation 14 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln109 = call void @compute_vec_mat, i32 %vec_stream, i32 %mat_stream, i32 %res_stream" [kernel_MatMul.cpp:109]   --->   Operation 15 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln109 = call void @compute_vec_mat, i32 %vec_stream, i32 %mat_stream, i32 %res_stream" [kernel_MatMul.cpp:109]   --->   Operation 16 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 1.08>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%o_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %o_vec"   --->   Operation 17 'read' 'o_vec_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [2/2] (1.08ns)   --->   "%call_ln112 = call void @matmul.1_Loop_VITIS_LOOP_112_1_proc, i64 %o_vec_read, i32 %gmem1, i32 %res_stream" [kernel_MatMul.cpp:112]   --->   Operation 18 'call' 'call_ln112' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %i_mat, i1 1, void @p_str"   --->   Operation 19 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem2, i1 1, void @p_str"   --->   Operation 20 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %o_vec, i1 1, void @p_str"   --->   Operation 21 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_43, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_107"   --->   Operation 38 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_54, void @empty_53, void @empty_107, i32 16, i32 16, i32 16, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @vec_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %vec_stream, i32 %vec_stream"   --->   Operation 41 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vec_stream, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_191 = specchannel i32 @_ssdm_op_SpecChannel, void @mat_stream_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i32 %mat_stream, i32 %mat_stream"   --->   Operation 43 'specchannel' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_stream, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_192 = specchannel i32 @_ssdm_op_SpecChannel, void @res_stream_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %res_stream, i32 %res_stream"   --->   Operation 45 'specchannel' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_stream, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln112 = call void @matmul.1_Loop_VITIS_LOOP_112_1_proc, i64 %o_vec_read, i32 %gmem1, i32 %res_stream" [kernel_MatMul.cpp:112]   --->   Operation 47 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln116 = ret" [kernel_MatMul.cpp:116]   --->   Operation 48 'ret' 'ret_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ o_vec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ i_mat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZ11llama_layerE11norm_output_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_35]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_36]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_37]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_38]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_39]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_40]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_41]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_42]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_43]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_mat_read               (read                ) [ 0010000]
vec_stream               (alloca              ) [ 0111111]
mat_stream               (alloca              ) [ 0111111]
res_stream               (alloca              ) [ 0011111]
call_ln104               (call                ) [ 0000000]
call_ln106               (call                ) [ 0000000]
call_ln109               (call                ) [ 0000000]
o_vec_read               (read                ) [ 0000001]
specstablecontent_ln0    (specstablecontent   ) [ 0000000]
specstablecontent_ln0    (specstablecontent   ) [ 0000000]
specstablecontent_ln0    (specstablecontent   ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specmemcore_ln0          (specmemcore         ) [ 0000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty                    (specchannel         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty_191                (specchannel         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty_192                (specchannel         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
call_ln112               (call                ) [ 0000000]
ret_ln116                (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="o_vec">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="i_mat">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_mat"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZZ11llama_layerE11norm_output_10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZZ11llama_layerE11norm_output_11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZ11llama_layerE11norm_output_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZ11llama_layerE11norm_output_13">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ11llama_layerE11norm_output_14">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ11llama_layerE11norm_output_15">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="norm_output">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="norm_output_35">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_35"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="norm_output_36">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_36"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="norm_output_37">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_37"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="norm_output_38">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_38"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="norm_output_39">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_39"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="norm_output_40">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_40"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="norm_output_41">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_41"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="norm_output_42">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_42"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="norm_output_43">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_43"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_vec"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_mat_burst"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_vec_mat"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul.1_Loop_VITIS_LOOP_112_1_proc"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_stream_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_stream_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="vec_stream_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_stream/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mat_stream_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_stream/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="res_stream_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_stream/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_mat_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_mat_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="o_vec_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="o_vec_read/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_load_vec_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="0" index="3" bw="32" slack="0"/>
<pin id="133" dir="0" index="4" bw="32" slack="0"/>
<pin id="134" dir="0" index="5" bw="32" slack="0"/>
<pin id="135" dir="0" index="6" bw="32" slack="0"/>
<pin id="136" dir="0" index="7" bw="32" slack="0"/>
<pin id="137" dir="0" index="8" bw="32" slack="0"/>
<pin id="138" dir="0" index="9" bw="32" slack="0"/>
<pin id="139" dir="0" index="10" bw="32" slack="0"/>
<pin id="140" dir="0" index="11" bw="32" slack="0"/>
<pin id="141" dir="0" index="12" bw="32" slack="0"/>
<pin id="142" dir="0" index="13" bw="32" slack="0"/>
<pin id="143" dir="0" index="14" bw="32" slack="0"/>
<pin id="144" dir="0" index="15" bw="32" slack="0"/>
<pin id="145" dir="0" index="16" bw="32" slack="0"/>
<pin id="146" dir="0" index="17" bw="32" slack="0"/>
<pin id="147" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln104/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_load_mat_burst_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="64" slack="0"/>
<pin id="169" dir="0" index="3" bw="32" slack="0"/>
<pin id="170" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln106/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_compute_vec_mat_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2"/>
<pin id="177" dir="0" index="2" bw="32" slack="2"/>
<pin id="178" dir="0" index="3" bw="32" slack="2"/>
<pin id="179" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln109/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="0"/>
<pin id="185" dir="0" index="3" bw="32" slack="4"/>
<pin id="186" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/5 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_mat_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_mat_read "/>
</bind>
</comp>

<comp id="195" class="1005" name="vec_stream_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="vec_stream "/>
</bind>
</comp>

<comp id="201" class="1005" name="mat_stream_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mat_stream "/>
</bind>
</comp>

<comp id="207" class="1005" name="res_stream_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="2"/>
<pin id="209" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="res_stream "/>
</bind>
</comp>

<comp id="213" class="1005" name="o_vec_read_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="o_vec_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="128" pin=5"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="128" pin=6"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="128" pin=7"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="128" pin=8"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="128" pin=9"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="128" pin=10"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="128" pin=11"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="128" pin=12"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="128" pin=13"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="128" pin=14"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="128" pin=15"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="128" pin=16"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="128" pin=17"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="116" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="122" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="116" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="198"><net_src comp="104" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="204"><net_src comp="108" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="165" pin=3"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="210"><net_src comp="112" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="174" pin=3"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="181" pin=3"/></net>

<net id="216"><net_src comp="122" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="181" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {5 6 }
 - Input state : 
	Port: matmul.1 : o_vec | {5 }
	Port: matmul.1 : gmem2 | {1 2 }
	Port: matmul.1 : i_mat | {1 }
	Port: matmul.1 : p_ZZ11llama_layerE11norm_output_10 | {1 2 }
	Port: matmul.1 : p_ZZ11llama_layerE11norm_output_11 | {1 2 }
	Port: matmul.1 : p_ZZ11llama_layerE11norm_output_12 | {1 2 }
	Port: matmul.1 : p_ZZ11llama_layerE11norm_output_13 | {1 2 }
	Port: matmul.1 : p_ZZ11llama_layerE11norm_output_14 | {1 2 }
	Port: matmul.1 : p_ZZ11llama_layerE11norm_output_15 | {1 2 }
	Port: matmul.1 : norm_output | {1 2 }
	Port: matmul.1 : norm_output_35 | {1 2 }
	Port: matmul.1 : norm_output_36 | {1 2 }
	Port: matmul.1 : norm_output_37 | {1 2 }
	Port: matmul.1 : norm_output_38 | {1 2 }
	Port: matmul.1 : norm_output_39 | {1 2 }
	Port: matmul.1 : norm_output_40 | {1 2 }
	Port: matmul.1 : norm_output_41 | {1 2 }
	Port: matmul.1 : norm_output_42 | {1 2 }
	Port: matmul.1 : norm_output_43 | {1 2 }
  - Chain level:
	State 1
		call_ln104 : 1
		call_ln106 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |               grp_load_vec_fu_128              |    0    |    0    |   5.76  |   138   |   322   |
|   call   |            grp_load_mat_burst_fu_165           |    0    |    0    |   1.58  |   797   |   1833  |
|          |           grp_compute_vec_mat_fu_174           |    16   |    2    |  8.972  |   2322  |   1206  |
|          | grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_fu_181 |    0    |    0    |    0    |   168   |    14   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |             i_mat_read_read_fu_116             |    0    |    0    |    0    |    0    |    0    |
|          |             o_vec_read_read_fu_122             |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                |    16   |    2    |  16.312 |   3425  |   3375  |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|i_mat_read_reg_190|   64   |
|mat_stream_reg_201|   32   |
|o_vec_read_reg_213|   64   |
|res_stream_reg_207|   32   |
|vec_stream_reg_195|   32   |
+------------------+--------+
|       Total      |   224  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|            grp_load_mat_burst_fu_165           |  p2  |   2  |  64  |   128  ||    0    ||    63   |
| grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_fu_181 |  p1  |   2  |  64  |   128  ||    0    ||    63   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                     |      |      |      |   256  ||   0.92  ||    0    ||   126   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   16   |    2   |   16   |  3425  |  3375  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    0   |   126  |
|  Register |    -   |    -   |    -   |   224  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |    2   |   17   |  3649  |  3501  |
+-----------+--------+--------+--------+--------+--------+
