<profile>

<section name = "Vitis HLS Report for 'read_and_gen_2x2'" level="0">
<item name = "Date">Mon May  9 14:48:14 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">LLS_SineReconstructor</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.222 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">323, 323, 3.230 us, 3.230 us, 323, 323, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- INIT_ACC">16, 16, 1, -, -, 16, no</column>
<column name="- CALC_ELEMENTS">240, 240, 3, -, -, 80, no</column>
<column name="- ACCU">32, 32, 2, -, -, 16, no</column>
<column name="- VITIS_LOOP_645_4">16, 16, 2, -, -, 8, no</column>
<column name="- VITIS_LOOP_657_5">8, 8, 2, -, -, 4, no</column>
<column name="- VITIS_LOOP_668_6">4, 4, 2, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1707, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 12, 0, 108, -</column>
<column name="Memory">0, -, 1080, 42, -</column>
<column name="Multiplexer">-, -, -, 539, -</column>
<column name="Register">-, -, 414, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_60s_60s_99_1_1_U133">mul_60s_60s_99_1_1, 0, 4, 0, 36, 0</column>
<column name="mul_60s_60s_99_1_1_U134">mul_60s_60s_99_1_1, 0, 4, 0, 36, 0</column>
<column name="mul_60s_60s_99_1_1_U135">mul_60s_60s_99_1_1, 0, 4, 0, 36, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="alpha_sum_tmp0_V_U">read_and_gen_2x2_alpha_sum_tmp0_V, 0, 120, 8, 0, 8, 60, 1, 480</column>
<column name="beta_sum_tmp0_V_U">read_and_gen_2x2_alpha_sum_tmp0_V, 0, 120, 8, 0, 8, 60, 1, 480</column>
<column name="gamma_sum_tmp0_V_U">read_and_gen_2x2_alpha_sum_tmp0_V, 0, 120, 8, 0, 8, 60, 1, 480</column>
<column name="alpha_sum_tmp1_V_U">read_and_gen_2x2_alpha_sum_tmp1_V, 0, 120, 4, 0, 4, 60, 1, 240</column>
<column name="beta_sum_tmp1_V_U">read_and_gen_2x2_alpha_sum_tmp1_V, 0, 120, 4, 0, 4, 60, 1, 240</column>
<column name="gamma_sum_tmp1_V_U">read_and_gen_2x2_alpha_sum_tmp1_V, 0, 120, 4, 0, 4, 60, 1, 240</column>
<column name="alpha_sum_tmp2_V_U">read_and_gen_2x2_alpha_sum_tmp2_V, 0, 120, 2, 0, 2, 60, 1, 120</column>
<column name="beta_sum_tmp2_V_U">read_and_gen_2x2_alpha_sum_tmp2_V, 0, 120, 2, 0, 2, 60, 1, 120</column>
<column name="gamma_sum_tmp2_V_U">read_and_gen_2x2_alpha_sum_tmp2_V, 0, 120, 2, 0, 2, 60, 1, 120</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln415_3_fu_1013_p2">+, 0, 0, 67, 60, 60</column>
<column name="add_ln415_4_fu_1046_p2">+, 0, 0, 67, 60, 60</column>
<column name="add_ln415_fu_980_p2">+, 0, 0, 67, 60, 60</column>
<column name="add_ln581_fu_808_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln599_fu_836_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln610_fu_868_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln611_fu_878_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln645_fu_1096_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln657_fu_1159_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln668_fu_1222_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln691_fu_1053_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln703_1_fu_1082_p2">+, 0, 0, 67, 60, 60</column>
<column name="add_ln703_2_fu_1089_p2">+, 0, 0, 67, 60, 60</column>
<column name="add_ln703_fu_1075_p2">+, 0, 0, 67, 60, 60</column>
<column name="alpha_sum_tmp0_V_d0">+, 0, 0, 67, 60, 60</column>
<column name="alpha_sum_tmp1_V_d0">+, 0, 0, 67, 60, 60</column>
<column name="alpha_sum_tmp2_V_d0">+, 0, 0, 67, 60, 60</column>
<column name="beta_sum_tmp0_V_d0">+, 0, 0, 67, 60, 60</column>
<column name="beta_sum_tmp1_V_d0">+, 0, 0, 67, 60, 60</column>
<column name="beta_sum_tmp2_V_d0">+, 0, 0, 67, 60, 60</column>
<column name="gamma_sum_tmp0_V_d0">+, 0, 0, 67, 60, 60</column>
<column name="gamma_sum_tmp1_V_d0">+, 0, 0, 67, 60, 60</column>
<column name="gamma_sum_tmp2_V_d0">+, 0, 0, 67, 60, 60</column>
<column name="ret_V_3_fu_995_p2">+, 0, 0, 106, 99, 99</column>
<column name="ret_V_4_fu_1028_p2">+, 0, 0, 106, 99, 99</column>
<column name="ret_V_fu_962_p2">+, 0, 0, 106, 99, 99</column>
<column name="sine_reconstructor_16_1075_din">+, 0, 0, 67, 60, 60</column>
<column name="sine_reconstructor_16_873_din">+, 0, 0, 67, 60, 60</column>
<column name="sine_reconstructor_16_974_din">+, 0, 0, 67, 60, 60</column>
<column name="sub_ln610_fu_862_p2">-, 0, 0, 15, 8, 8</column>
<column name="icmp_ln581_fu_824_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln599_fu_888_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="icmp_ln623_fu_1069_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln645_fu_1106_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln657_fu_1169_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln668_fu_1232_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14">or, 0, 0, 2, 1, 1</column>
<column name="or_ln648_fu_1125_p2">or, 0, 0, 4, 4, 1</column>
<column name="or_ln660_fu_1188_p2">or, 0, 0, 3, 3, 1</column>
<column name="or_ln671_fu_1251_p2">or, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="alpha_sum_tmp0_V_address0">14, 3, 3, 9</column>
<column name="alpha_sum_tmp1_V_address0">14, 3, 2, 6</column>
<column name="alpha_sum_tmp2_V_address0">14, 3, 1, 3</column>
<column name="ap_NS_fsm">65, 15, 1, 15</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="beta_sum_tmp0_V_address0">14, 3, 3, 9</column>
<column name="beta_sum_tmp1_V_address0">14, 3, 2, 6</column>
<column name="beta_sum_tmp2_V_address0">14, 3, 1, 3</column>
<column name="col_i_blk_n">9, 2, 1, 2</column>
<column name="col_j_blk_n">9, 2, 1, 2</column>
<column name="gamma_sum_tmp0_V_address0">14, 3, 3, 9</column>
<column name="gamma_sum_tmp1_V_address0">14, 3, 2, 6</column>
<column name="gamma_sum_tmp2_V_address0">14, 3, 1, 3</column>
<column name="idx_V_reg_764">9, 2, 5, 10</column>
<column name="k_2_reg_775">9, 2, 4, 8</column>
<column name="k_3_reg_786">9, 2, 3, 6</column>
<column name="k_4_reg_797">9, 2, 2, 4</column>
<column name="k_reg_753">9, 2, 7, 14</column>
<column name="sine_reconstructor_16_1075_blk_n">9, 2, 1, 2</column>
<column name="sine_reconstructor_16_873_blk_n">9, 2, 1, 2</column>
<column name="sine_reconstructor_16_974_blk_n">9, 2, 1, 2</column>
<column name="t_reg_742">9, 2, 5, 10</column>
<column name="this_14_0_address0">26, 5, 4, 20</column>
<column name="this_14_0_d0">14, 3, 60, 180</column>
<column name="this_15_0_address0">26, 5, 4, 20</column>
<column name="this_15_0_d0">14, 3, 60, 180</column>
<column name="this_16_0_address0">26, 5, 4, 20</column>
<column name="this_16_0_d0">14, 3, 60, 180</column>
<column name="this_17_address0">26, 5, 4, 20</column>
<column name="this_17_d0">14, 3, 60, 180</column>
<column name="this_18_address0">26, 5, 4, 20</column>
<column name="this_18_d0">14, 3, 60, 180</column>
<column name="this_19_address0">26, 5, 4, 20</column>
<column name="this_19_d0">14, 3, 60, 180</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln599_reg_1334">7, 0, 7, 0</column>
<column name="add_ln645_reg_1446">4, 0, 4, 0</column>
<column name="add_ln657_reg_1491">3, 0, 3, 0</column>
<column name="add_ln668_reg_1536">2, 0, 2, 0</column>
<column name="add_ln691_reg_1408">5, 0, 5, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="col_i_load_cast_reg_1324">2, 0, 8, 6</column>
<column name="col_i_read_reg_1306">2, 0, 2, 0</column>
<column name="col_j_read_reg_1311">2, 0, 2, 0</column>
<column name="empty_reg_1358">4, 0, 4, 0</column>
<column name="idx_V_reg_764">5, 0, 5, 0</column>
<column name="k_2_reg_775">4, 0, 4, 0</column>
<column name="k_3_reg_786">3, 0, 3, 0</column>
<column name="k_4_reg_797">2, 0, 2, 0</column>
<column name="k_reg_753">7, 0, 7, 0</column>
<column name="r_V_23_reg_1363">99, 0, 99, 0</column>
<column name="r_V_27_reg_1378">99, 0, 99, 0</column>
<column name="r_V_28_reg_1393">99, 0, 99, 0</column>
<column name="t_reg_742">5, 0, 5, 0</column>
<column name="this_14_0_addr_1_reg_1368">4, 0, 4, 0</column>
<column name="this_15_0_addr_1_reg_1383">4, 0, 4, 0</column>
<column name="this_16_0_addr_1_reg_1398">4, 0, 4, 0</column>
<column name="this_17_addr_1_reg_1416">4, 0, 4, 0</column>
<column name="this_18_addr_1_reg_1426">4, 0, 4, 0</column>
<column name="this_19_addr_1_reg_1436">4, 0, 4, 0</column>
<column name="tmp_21_reg_1388">1, 0, 1, 0</column>
<column name="tmp_22_reg_1403">1, 0, 1, 0</column>
<column name="tmp_reg_1373">1, 0, 1, 0</column>
<column name="zext_ln599_1_reg_1329">2, 0, 8, 6</column>
<column name="zext_ln599_reg_1339">7, 0, 64, 57</column>
<column name="zext_ln645_reg_1451">4, 0, 64, 60</column>
<column name="zext_ln657_reg_1496">3, 0, 64, 61</column>
<column name="zext_ln668_reg_1541">2, 0, 64, 62</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_and_gen_2x2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_and_gen_2x2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_and_gen_2x2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_and_gen_2x2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_and_gen_2x2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_and_gen_2x2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_and_gen_2x2, return value</column>
<column name="sine_reconstructor_16_873_din">out, 60, ap_fifo, sine_reconstructor_16_873, pointer</column>
<column name="sine_reconstructor_16_873_full_n">in, 1, ap_fifo, sine_reconstructor_16_873, pointer</column>
<column name="sine_reconstructor_16_873_write">out, 1, ap_fifo, sine_reconstructor_16_873, pointer</column>
<column name="sine_reconstructor_16_974_din">out, 60, ap_fifo, sine_reconstructor_16_974, pointer</column>
<column name="sine_reconstructor_16_974_full_n">in, 1, ap_fifo, sine_reconstructor_16_974, pointer</column>
<column name="sine_reconstructor_16_974_write">out, 1, ap_fifo, sine_reconstructor_16_974, pointer</column>
<column name="sine_reconstructor_16_1075_din">out, 60, ap_fifo, sine_reconstructor_16_1075, pointer</column>
<column name="sine_reconstructor_16_1075_full_n">in, 1, ap_fifo, sine_reconstructor_16_1075, pointer</column>
<column name="sine_reconstructor_16_1075_write">out, 1, ap_fifo, sine_reconstructor_16_1075, pointer</column>
<column name="this_14_0_address0">out, 4, ap_memory, this_14_0, array</column>
<column name="this_14_0_ce0">out, 1, ap_memory, this_14_0, array</column>
<column name="this_14_0_we0">out, 1, ap_memory, this_14_0, array</column>
<column name="this_14_0_d0">out, 60, ap_memory, this_14_0, array</column>
<column name="this_14_0_q0">in, 60, ap_memory, this_14_0, array</column>
<column name="this_15_0_address0">out, 4, ap_memory, this_15_0, array</column>
<column name="this_15_0_ce0">out, 1, ap_memory, this_15_0, array</column>
<column name="this_15_0_we0">out, 1, ap_memory, this_15_0, array</column>
<column name="this_15_0_d0">out, 60, ap_memory, this_15_0, array</column>
<column name="this_15_0_q0">in, 60, ap_memory, this_15_0, array</column>
<column name="this_16_0_address0">out, 4, ap_memory, this_16_0, array</column>
<column name="this_16_0_ce0">out, 1, ap_memory, this_16_0, array</column>
<column name="this_16_0_we0">out, 1, ap_memory, this_16_0, array</column>
<column name="this_16_0_d0">out, 60, ap_memory, this_16_0, array</column>
<column name="this_16_0_q0">in, 60, ap_memory, this_16_0, array</column>
<column name="this_17_address0">out, 4, ap_memory, this_17, array</column>
<column name="this_17_ce0">out, 1, ap_memory, this_17, array</column>
<column name="this_17_we0">out, 1, ap_memory, this_17, array</column>
<column name="this_17_d0">out, 60, ap_memory, this_17, array</column>
<column name="this_17_q0">in, 60, ap_memory, this_17, array</column>
<column name="this_17_address1">out, 4, ap_memory, this_17, array</column>
<column name="this_17_ce1">out, 1, ap_memory, this_17, array</column>
<column name="this_17_q1">in, 60, ap_memory, this_17, array</column>
<column name="this_18_address0">out, 4, ap_memory, this_18, array</column>
<column name="this_18_ce0">out, 1, ap_memory, this_18, array</column>
<column name="this_18_we0">out, 1, ap_memory, this_18, array</column>
<column name="this_18_d0">out, 60, ap_memory, this_18, array</column>
<column name="this_18_q0">in, 60, ap_memory, this_18, array</column>
<column name="this_18_address1">out, 4, ap_memory, this_18, array</column>
<column name="this_18_ce1">out, 1, ap_memory, this_18, array</column>
<column name="this_18_q1">in, 60, ap_memory, this_18, array</column>
<column name="this_19_address0">out, 4, ap_memory, this_19, array</column>
<column name="this_19_ce0">out, 1, ap_memory, this_19, array</column>
<column name="this_19_we0">out, 1, ap_memory, this_19, array</column>
<column name="this_19_d0">out, 60, ap_memory, this_19, array</column>
<column name="this_19_q0">in, 60, ap_memory, this_19, array</column>
<column name="this_19_address1">out, 4, ap_memory, this_19, array</column>
<column name="this_19_ce1">out, 1, ap_memory, this_19, array</column>
<column name="this_19_q1">in, 60, ap_memory, this_19, array</column>
<column name="matA_0_address0">out, 8, ap_memory, matA_0, array</column>
<column name="matA_0_ce0">out, 1, ap_memory, matA_0, array</column>
<column name="matA_0_q0">in, 60, ap_memory, matA_0, array</column>
<column name="matA_0_address1">out, 8, ap_memory, matA_0, array</column>
<column name="matA_0_ce1">out, 1, ap_memory, matA_0, array</column>
<column name="matA_0_q1">in, 60, ap_memory, matA_0, array</column>
<column name="A_i_0_address0">out, 7, ap_memory, A_i_0, array</column>
<column name="A_i_0_ce0">out, 1, ap_memory, A_i_0, array</column>
<column name="A_i_0_we0">out, 1, ap_memory, A_i_0, array</column>
<column name="A_i_0_d0">out, 60, ap_memory, A_i_0, array</column>
<column name="A_j_0_address0">out, 7, ap_memory, A_j_0, array</column>
<column name="A_j_0_ce0">out, 1, ap_memory, A_j_0, array</column>
<column name="A_j_0_we0">out, 1, ap_memory, A_j_0, array</column>
<column name="A_j_0_d0">out, 60, ap_memory, A_j_0, array</column>
<column name="col_i_dout">in, 2, ap_fifo, col_i, pointer</column>
<column name="col_i_empty_n">in, 1, ap_fifo, col_i, pointer</column>
<column name="col_i_read">out, 1, ap_fifo, col_i, pointer</column>
<column name="col_j_dout">in, 2, ap_fifo, col_j, pointer</column>
<column name="col_j_empty_n">in, 1, ap_fifo, col_j, pointer</column>
<column name="col_j_read">out, 1, ap_fifo, col_j, pointer</column>
</table>
</item>
</section>
</profile>
