################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: ICer
#     Report Created on: Sun Aug 24 23:37:18 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     Report Location  : ./system_top_spyglass/cdc/cdc_verify/spyglass_reports/clock-reset/Ac_conv01/ac_conv_03.csv
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : clock-reset(SpyGlass_vL-2016.06)
#     Comment          : CSV File for Ac_conv Rule
#
################################################################################
##Sheet_Prop:disable_row_filtering
#CrossProbeTag:AC_CONV_SS_SCH
Schematic, Type, Signal Name, Sequential Depth, Source(s), Diverging Net(s), Destination Clock(s), Source Clock(s),File:Line
7,Converging Gate,SYSTEM_TOP.WR_DATA[0],-,"-","-","-","-",../rtl/SYSTEM_TOP.v:143
8,Destination flop,SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][1:0],0,"SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[1]\nSYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[0]\nSYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[2]","SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[1]\n\n","SYSTEM_TOP.REF_CLK","SYSTEM_TOP.TX_CLK\nSYSTEM_TOP.TX_CLK\nSYSTEM_TOP.TX_CLK",../rtl/BIT_SYNC.v:25
9,Destination flop,SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][3:2],0,"SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[3]\nSYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[2]","SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[3]\n","SYSTEM_TOP.REF_CLK","SYSTEM_TOP.TX_CLK\nSYSTEM_TOP.TX_CLK",../rtl/BIT_SYNC.v:25
10,Destination flop,SYSTEM_TOP.U0_DATA_SYNC.U0_BIT_SYNC.q[0][0],3,"SYSTEM_TOP.U0_UART.U0_RX.stp_chk_inst.stp_err\nSYSTEM_TOP.U0_UART.U0_RX.fsm_inst.cs[2:0]","-","SYSTEM_TOP.REF_CLK","SYSTEM_TOP.UART_CLK\nSYSTEM_TOP.UART_CLK",../rtl/BIT_SYNC.v:25
