-------------------------------------------------------------------------------
Questa PropCheck Version 10.7b linux_x86_64 12 Jun 2018
-------------------------------------------------------------------------------
Report Generated               : Fri Dec  3 21:33:17 2021
-------------------------------------------------------------------------------

Command-line arguments:
	-jobs 4 \
	-init qs_files/myinit.init \
	-timeout 5m 

-------------------------------------------------------------------------------

Clock Relationships
-------------------------------------------------------------------------------
busIf.CLK : P


Port Constraints
-------------------------------------------------------------------------------
Type                 Clock Domain         Value         Port
-------------------------------------------------------------------------------
Unconstrained        <none>               -            'busIf.A0'
Unconstrained        <none>               -            'busIf.A1'
Unconstrained        <none>               -            'busIf.A2'
Unconstrained        <none>               -            'busIf.A3'
Unconstrained        <none>               -            'busIf.A4'
Unconstrained        <none>               -            'busIf.A5'
Unconstrained        <none>               -            'busIf.A6'
Unconstrained        <none>               -            'busIf.A7'
Unconstrained        <none>               -            'busIf.ADSTB'
Unconstrained        <none>               -            'busIf.AEN'
Clock                <n/a>                -            'busIf.CLK'
Unconstrained        <none>               -            'busIf.CS_N'
Unconstrained        <none>               -            'busIf.DACK'
Unconstrained        <none>               -            'busIf.DB'
Unconstrained        <none>               -            'busIf.DREQ'
Unconstrained        <none>               -            'busIf.EOP_N'
Unconstrained        <none>               -            'busIf.HLDA'
Unconstrained        <none>               -            'busIf.HRQ'
Unconstrained        <none>               -            'busIf.IOR_N'
Unconstrained        <none>               -            'busIf.IOW_N'
Unconstrained        <none>               -            'busIf.MEMR_N'
Unconstrained        <none>               -            'busIf.MEMW_N'
Unconstrained        <none>               -            'busIf.READY'
Constraint           <none>               1'b0         'busIf.RESET'
-------------------------------------------------------------------------------



Using user-specified initialization sequence:

---------------- BEGIN RESET SEQUENCE --------------
$default_clock busIf.CLK
$default_input_value 0
busIf.RESET = 1'b1
##
busIf.RESET = 1'b0

---------------- END RESET SEQUENCE ----------------


-------------------------------------------------------------------------------
Assumptions (2)
-------------------------------------------------------------------------------
check1.CS_NisLow_assume
check1.HLDAisActive_assume
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Active Targets (26)
-------------------------------------------------------------------------------
check1.ADSTBactive_c
check1.AENactive_c
check1.DACK0isOne_c
check1.DACK1isOne_c
check1.DACK2isOne_c
check1.DACK3isOne_c
check1.DREQ0011ToDACK0001_a
check1.DREQ0111ToDACK0001_a
check1.DREQ1110ToDACK0010_a
check1.DREQ1111ToDACK0001_a
check1.HRQactive_c
check1.ioRead_c
check1.ioWrite_c
check1.memoryRead_c
check1.memoryWrite_c
check1.stateS1_c
check1.stateS2_c
check1.stateS4_c
check1.stateSI_c
check1.stateSO_c
check1.stateTransistionS1toS2_a
check1.stateTransistionS2toS4_a
check1.stateTransistionS4toSI_a
check1.stateTransistionSItoSO_a
check1.stateTransistionSOtoS1_a
check1.stateTransistions_a
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
X Registers in Starting State
-------------------------------------------------------------------------------
  2 registers (5.1% of 39 in sequential fanin of properties)
-------------------------------------------------------------------------------
  d.enUpperAddress (File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/datapath.sv, Line 35) 1'bx
  d.intRegIf.temporaryAddressReg (File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/datapath.sv, Line 1) 16'bxxxxxxxxxxxxxxxx
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Z Registers in Starting State
-------------------------------------------------------------------------------
  0 registers (0.0% of 39 in sequential fanin of properties)
-------------------------------------------------------------------------------


---------------------------------------
Formal Netlist Statistics         Count
---------------------------------------
Control Point Bits                   29
  DUT Input Bits                     19
  Cut Point Bits                      0
  Black Box Output Bits               0
  Undriven Wire Bits                  0
  Modeling Bits                      10
State Bits                           96
  Counter State Bits                 16
  RAM State Bits                      0
  Register State Bits                31
  Property State Bits                49
Logic Gates                         381
  Design Gates                      305
  Property Gates                     76
---------------------------------------


-------------------------------------------------------------------------------
Targets Proven (9)
-------------------------------------------------------------------------------
check1.DREQ0011ToDACK0001_a
check1.DREQ0111ToDACK0001_a
check1.DREQ1110ToDACK0010_a
check1.DREQ1111ToDACK0001_a
check1.stateTransistionS1toS2_a
check1.stateTransistionS2toS4_a
check1.stateTransistionS4toSI_a
check1.stateTransistionSItoSO_a
check1.stateTransistionSOtoS1_a
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Covered (17)
-------------------------------------------------------------------------------
check1.ADSTBactive_c
check1.AENactive_c
check1.DACK0isOne_c
check1.DACK1isOne_c
check1.DACK2isOne_c
check1.DACK3isOne_c
check1.HRQactive_c
check1.ioRead_c
check1.ioWrite_c
check1.memoryRead_c
check1.memoryWrite_c
check1.stateS1_c
check1.stateS2_c
check1.stateS4_c
check1.stateSI_c
check1.stateSO_c
check1.stateTransistions_a
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Proofs
-------------------------------------------------------------------------------
Target:  check1.stateTransistionSOtoS1_a
		check1.HLDAisActive_assume
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Proofs
-------------------------------------------------------------------------------
<no assumptions used in bounded proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in unsatisfiable sanity checks>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in bounded unsatisfiable sanity checkss>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Target Waveforms (17)
-------------------------------------------------------------------------------
  TB Time(ns) Dist  Target
-------------------------------------------------------------------------------
           40    3  check1.ADSTBactive_c
           40    3  check1.AENactive_c
           40    3  check1.DACK0isOne_c
           40    3  check1.DACK1isOne_c
           40    3  check1.DACK2isOne_c
           40    3  check1.DACK3isOne_c
           30    2  check1.HRQactive_c
           70    6  check1.ioRead_c
          120   11  check1.ioWrite_c
           70    6  check1.memoryRead_c
          120   11  check1.memoryWrite_c
           40    3  check1.stateS1_c
           50    4  check1.stateS2_c
           60    5  check1.stateS4_c
           70    6  check1.stateSI_c
           30    2  check1.stateSO_c
          160   15  check1.stateTransistions_a
-------------------------------------------------------------------------------


---------------------------------------
Target Waveforms Summary by Distance
---------------------------------------
Distance                          Count
---------------------------------------
  2 cycles                            2
  3 cycles                            7
  4 cycles                            1
  5 cycles                            1
  6 cycles                            3
 11 cycles                            2
 15 cycles                            1
---------------------------------------
Total                                17
---------------------------------------


-------------------------------------------------------------------------------
Proof Radius Summary by Target
-------------------------------------------------------------------------------
<all targets either proven or fired>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Engine Performance
---------------------- Proofs -------------------------- Waveforms ------------
   Engine |  Safety Liveness Vacuity  Sanity |  Safety Liveness Vacuity  Sanity
-------------------------------------------------------------------------------
        0 |       7        0       0       0 |       0        0       0       0
        7 |       2        0       0       0 |      11        0       2       0
       10 |       0        0       0       0 |       6        0       7       0
-------------------------------------------------------------------------------


---------------------------------------
Property Summary                  Count
---------------------------------------
Assumed                               2
Proven                                9
Covered                              17
Inconclusive                          0
Fired                                 0
Uncoverable                           0
---------------------------------------
Total                                28
---------------------------------------


--------- Process Statistics ----------
Elapsed Time                       2 s 
-------- Orchestration Process --------
-------- mo.ece.pdx.edu:25699 ---------
CPU Time                           0 s 
Peak Memory                      0.2 GB
---------- Engine Processes -----------
-------- mo.ece.pdx.edu:25718 ---------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
-------- mo.ece.pdx.edu:25715 ---------
CPU Time                           2 s 
Peak Memory                      0.3 GB
CPU Utilization                  100 % 
-------- mo.ece.pdx.edu:25717 ---------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
-------- mo.ece.pdx.edu:25716 ---------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
---------------------------------------

