$date
	Mon Jan 10 11:00:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_dff $end
$scope module U0 $end
$var wire 1 ! sys_clk $end
$upscope $end
$upscope $end
$scope module tb_dff $end
$scope module U0 $end
$var wire 1 " D $end
$upscope $end
$upscope $end
$scope module tb_dff $end
$scope module U0 $end
$var reg 1 # Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
0"
0!
$end
#5
0#
1!
#10
0!
#15
1!
#20
0!
#25
1!
#30
0!
#35
1!
#40
0!
#45
1"
1!
#50
0!
#55
1#
1!
#60
0!
#65
1!
#70
0!
#75
0"
1!
#80
0!
#85
0#
1!
#90
0!
#95
1!
#100
0!
#105
1!
#110
0!
#115
1!
#120
0!
#125
1"
1!
#130
0!
#135
1#
1!
#140
0!
#145
1!
#150
0!
#155
1!
