{
  "Top": "Direct_FIR_SRL",
  "RtlTop": "Direct_FIR_SRL",
  "RtlPrefix": "",
  "RtlSubPrefix": "Direct_FIR_SRL_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=Direct_FIR_SRL",
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Direct_FIR_SRL"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "392",
    "Latency": "391"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Direct_FIR_SRL",
    "Version": "1.0",
    "DisplayName": "Direct_FIR_SRL",
    "Revision": "2114350920",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Direct_FIR_SRL_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/FIR_HLS.cpp",
      "..\/..\/FIR_HLS.h",
      "..\/..\/..\/..\/Matlab\/FIR_normal_HLS.h"
    ],
    "TestBench": [
      "..\/..\/FIR_HLS_TB.cpp",
      "..\/..\/..\/..\/Matlab\/TS_HLS_normal.dat",
      "..\/..\/..\/..\/Matlab\/TS_HLS_normal.res"
    ],
    "Vhdl": [
      "impl\/vhdl\/Direct_FIR_SRL_am_addmul_16s_16s_8ns_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_am_addmul_16s_16s_8s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_am_addmul_16s_16s_9ns_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_am_addmul_16s_16s_9s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_am_addmul_16s_16s_10ns_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_am_addmul_16s_16s_10ns_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_am_addmul_16s_16s_10s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_am_addmul_16s_16s_11ns_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_am_addmul_16s_16s_11s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_am_addmul_16s_16s_11s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_am_addmul_16s_16s_12s_29_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_am_addmul_16s_16s_13ns_30_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_am_addmul_16s_16s_13ns_31_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_am_addmul_17s_17s_9s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_am_addmul_17s_18s_6ns_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_am_addmul_18s_18s_7ns_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_6ns_25s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_24s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_25s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_26s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_26s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_27s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_8s_26s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_20s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_25s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_27s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_28s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_25s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_26s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_27s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_10ns_28s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_28s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_11ns_28s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_26s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_28s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_29s_29_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_12ns_30s_30_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_12s_29s_29_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_26s_30_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_31s_31_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_16s_16s_14ns_30s_32_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_17s_17s_7ns_26s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_17s_17s_7s_22s_24_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_17s_17s_8s_25s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_24s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_17s_18s_7ns_27s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_18s_16s_8ns_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_18s_16s_9ns_27s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_addmuladd_19s_16s_6ns_25s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_22s_23_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_24s_24_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_ama_submuladd_19s_16s_6ns_25s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_fir_shiftreg_V_SHIFTREG_AUTO_0R0W.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_mul_16s_10s_26_1_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_mul_18s_7ns_25_1_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_mul_19s_8ns_26_1_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_mul_19s_8ns_27_1_1.vhd",
      "impl\/vhdl\/Direct_FIR_SRL_regslice_both.vhd",
      "impl\/vhdl\/Direct_FIR_SRL.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Direct_FIR_SRL_am_addmul_16s_16s_8ns_26_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_am_addmul_16s_16s_8s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_am_addmul_16s_16s_9ns_27_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_am_addmul_16s_16s_9s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_am_addmul_16s_16s_10ns_27_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_am_addmul_16s_16s_10ns_28_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_am_addmul_16s_16s_10s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_am_addmul_16s_16s_11ns_28_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_am_addmul_16s_16s_11s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_am_addmul_16s_16s_11s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_am_addmul_16s_16s_12s_29_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_am_addmul_16s_16s_13ns_30_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_am_addmul_16s_16s_13ns_31_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_am_addmul_17s_17s_9s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_am_addmul_17s_18s_6ns_25_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_am_addmul_18s_18s_7ns_27_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_6ns_25s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_24s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_8s_26s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_20s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_25s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_25s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_26s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_27s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_28s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_11ns_28s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_26s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_28s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_29s_29_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_12ns_30s_30_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_12s_29s_29_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_26s_30_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_16s_16s_14ns_30s_32_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_17s_17s_7ns_26s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_17s_17s_7s_22s_24_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_17s_17s_8s_25s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_24s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_17s_18s_7ns_27s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_18s_16s_8ns_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_18s_16s_9ns_27s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_addmuladd_19s_16s_6ns_25s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_22s_23_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_24s_24_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_ama_submuladd_19s_16s_6ns_25s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_SRL_fir_shiftreg_V_SHIFTREG_AUTO_0R0W.v",
      "impl\/verilog\/Direct_FIR_SRL_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/Direct_FIR_SRL_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/Direct_FIR_SRL_mul_16s_10s_26_1_1.v",
      "impl\/verilog\/Direct_FIR_SRL_mul_18s_7ns_25_1_1.v",
      "impl\/verilog\/Direct_FIR_SRL_mul_19s_8ns_26_1_1.v",
      "impl\/verilog\/Direct_FIR_SRL_mul_19s_8ns_27_1_1.v",
      "impl\/verilog\/Direct_FIR_SRL_regslice_both.v",
      "impl\/verilog\/Direct_FIR_SRL.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Direct_FIR_SRL.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TREADY",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Direct_FIR_SRL",
      "BindInstances": "mul_16s_10s_26_1_1_U1 tmp_fu_1549_p2 tmp12_fu_7104_p2 tmp1_fu_9319_p2 tmp21_fu_2162_p2 mul_19s_8ns_27_1_1_U3 tmp3_fu_2357_p2 tmp4_fu_3297_p2 tmp2_fu_3307_p2 tmp17_fu_5907_p2 tmp18_fu_7544_p2 tmp5_fu_7554_p2 tmp35_fu_7564_p2 tmp36_fu_7582_p2 tmp39_fu_1678_p2 tmp19_fu_1836_p2 tmp37_fu_7703_p2 tmp20_fu_7713_p2 ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72 ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72 ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72 tmp55_fu_1701_p2 tmp56_fu_3165_p2 tmp38_fu_3175_p2 tmp58_fu_7515_p2 tmp67_fu_8240_p2 tmp57_fu_8250_p2 tmp53_fu_8260_p2 p_neg975_fu_8278_p2 tmp59_fu_1301_p2 tmp60_fu_1978_p2 tmp68_fu_5607_p2 tmp71_fu_1632_p2 tmp72_fu_1655_p2 tmp69_fu_7756_p2 grp_fu_10419_p3 tmp83_fu_1912_p2 tmp84_fu_1945_p2 tmp70_fu_6789_p2 grp_fu_10430_p3 tmp80_fu_3396_p2 tmp79_fu_3406_p2 tmp82_fu_5307_p2 tmp81_fu_5317_p2 tmp95_fu_5327_p2 sum_fu_2195_p2 mul_19s_8ns_26_1_1_U2 tmp109_fu_2508_p2 tmp97_fu_7257_p2 ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68 ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68 ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68 sum1_fu_1427_p2 tmp122_fu_8358_p2 ama_submuladd_19s_16s_6ns_25s_25_4_1_U73 ama_submuladd_19s_16s_6ns_25s_25_4_1_U73 ama_submuladd_19s_16s_6ns_25s_25_4_1_U73 tmp99_fu_2597_p2 tmp98_fu_2607_p2 tmp101_fu_8628_p2 tmp100_fu_8638_p2 tmp1294_fu_8648_p2 tmp133_fu_1516_p2 tmp107_fu_8734_p2 am_addmul_17s_18s_6ns_25_4_1_U74 am_addmul_17s_18s_6ns_25_4_1_U74 am_addmul_17s_18s_6ns_25_4_1_U74 tmp143_fu_1278_p2 grp_fu_10400_p3 tmp115_fu_2847_p2 tmp108_fu_2857_p2 tmp117_fu_9581_p2 tmp116_fu_9591_p2 am_addmul_18s_18s_7ns_27_4_1_U80 am_addmul_18s_18s_7ns_27_4_1_U80 am_addmul_18s_18s_7ns_27_4_1_U80 tmp157_fu_2311_p2 tmp118_fu_9633_p2 ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81 ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81 ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81 tmp119_fu_3208_p2 tmp125_fu_5454_p2 tmp165_fu_5464_p2 grp_fu_10111_p3 tmp169_fu_3129_p2 tmp170_fu_5262_p2 ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48 ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48 ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48 tmp126_fu_3330_p2 tmp127_fu_5764_p2 ama_addmuladd_17s_17s_9s_26s_27_4_1_U55 ama_addmuladd_17s_17s_9s_26s_27_4_1_U55 ama_addmuladd_17s_17s_9s_26s_27_4_1_U55 tmp128_fu_3429_p2 tmp129_fu_6073_p2 ama_addmuladd_17s_17s_9s_24s_26_4_1_U58 ama_addmuladd_17s_17s_9s_24s_26_4_1_U58 ama_addmuladd_17s_17s_9s_24s_26_4_1_U58 tmp131_fu_3076_p2 tmp132_fu_6103_p2 am_addmul_17s_17s_9s_27_4_1_U59 am_addmul_17s_17s_9s_27_4_1_U59 am_addmul_17s_17s_9s_27_4_1_U59 tmp139_fu_3271_p2 tmp140_fu_6316_p2 tmp187_fu_6326_p2 grp_fu_10272_p30 tmp191_fu_2663_p2 tmp192_fu_6179_p2 ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63 ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63 ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63 tmp197_fu_2781_p2 tmp141_fu_2531_p2 tmp142_fu_6724_p2 tmp203_fu_6734_p2 tmp155_fu_3053_p2 tmp156_fu_7051_p2 tmp207_fu_7061_p2 tmp208_fu_7148_p2 tmp211_fu_2452_p2 tmp217_fu_3030_p2 mul_18s_7ns_25_1_1_U4 tmp167_fu_3602_p2 tmp168_fu_7442_p2 ama_addmuladd_17s_17s_8s_25s_26_4_1_U69 ama_addmuladd_17s_17s_8s_25s_26_4_1_U69 ama_addmuladd_17s_17s_8s_25s_26_4_1_U69 tmp189_fu_2630_p2 tmp190_fu_7919_p2 ama_addmuladd_17s_17s_7s_22s_24_4_1_U70 ama_addmuladd_17s_17s_7s_22s_24_4_1_U70 ama_addmuladd_17s_17s_7s_22s_24_4_1_U70 tmp195_fu_2001_p2 tmp196_fu_7987_p2 tmp231_fu_7997_p2 tmp232_fu_8027_p2 tmp209_fu_1770_p2 tmp210_fu_8070_p2 tmp235_fu_8080_p2 tmp236_fu_8156_p2 tmp239_fu_2485_p2 tmp245_fu_2334_p2 mul_18s_7ns_25_1_1_U5 tmp251_fu_2248_p2 tmp215_fu_2748_p2 tmp216_fu_8499_p2 tmp257_fu_8509_p2 tmp237_fu_2106_p2 tmp238_fu_8577_p2 tmp261_fu_8587_p2 tmp262_fu_8688_p2 tmp265_fu_1493_p2 tmp266_fu_8169_p2 ama_submuladd_18s_16s_5ns_24s_24_4_1_U76 ama_submuladd_18s_16s_5ns_24s_24_4_1_U76 ama_submuladd_18s_16s_5ns_24s_24_4_1_U76 tmp271_fu_1859_p2 tmp274_fu_9004_p2 tmp277_fu_1747_p2 tmp278_fu_7789_p2 ama_submuladd_18s_16s_5ns_22s_23_4_1_U77 ama_submuladd_18s_16s_5ns_22s_23_4_1_U77 ama_submuladd_18s_16s_5ns_22s_23_4_1_U77 tmp243_fu_1724_p2 tmp244_fu_9054_p2 tmp283_fu_9064_p2 tmp284_fu_9098_p2 tmp249_fu_1470_p2 tmp250_fu_9111_p2 tmp287_fu_9121_p2 tmp288_fu_9166_p2 tmp291_fu_2129_p2 tmp263_fu_1324_p2 tmp264_fu_9278_p2 tmp297_fu_9288_p2 tmp298_fu_9383_p2 tmp269_fu_1803_p2 tmp270_fu_9447_p2 ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78 ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78 ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78 ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7 ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7 ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7 ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6 ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6 ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6 am_addmul_16s_16s_13ns_31_4_1_U8 am_addmul_16s_16s_13ns_31_4_1_U8 am_addmul_16s_16s_13ns_31_4_1_U8 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9 am_addmul_16s_16s_13ns_30_4_1_U10 am_addmul_16s_16s_13ns_30_4_1_U10 am_addmul_16s_16s_13ns_30_4_1_U10 ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11 ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11 ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11 am_addmul_16s_16s_11ns_28_4_1_U12 am_addmul_16s_16s_11ns_28_4_1_U12 am_addmul_16s_16s_11ns_28_4_1_U12 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13 ama_addmuladd_16s_16s_11s_29s_29_4_1_U15 ama_addmuladd_16s_16s_11s_29s_29_4_1_U15 ama_addmuladd_16s_16s_11s_29s_29_4_1_U15 ama_addmuladd_16s_16s_11s_29s_29_4_1_U15 am_addmul_16s_16s_12s_29_4_1_U14 am_addmul_16s_16s_12s_29_4_1_U14 am_addmul_16s_16s_12s_29_4_1_U14 am_addmul_16s_16s_12s_29_4_1_U16 am_addmul_16s_16s_12s_29_4_1_U16 am_addmul_16s_16s_12s_29_4_1_U16 ama_addmuladd_16s_16s_12s_29s_29_4_1_U17 ama_addmuladd_16s_16s_12s_29s_29_4_1_U17 ama_addmuladd_16s_16s_12s_29s_29_4_1_U17 am_addmul_16s_16s_12s_29_4_1_U18 am_addmul_16s_16s_12s_29_4_1_U18 am_addmul_16s_16s_12s_29_4_1_U18 ama_addmuladd_16s_16s_12s_29s_29_4_1_U19 ama_addmuladd_16s_16s_12s_29s_29_4_1_U19 ama_addmuladd_16s_16s_12s_29s_29_4_1_U19 ama_addmuladd_16s_16s_11s_26s_28_4_1_U21 ama_addmuladd_16s_16s_11s_26s_28_4_1_U21 ama_addmuladd_16s_16s_11s_26s_28_4_1_U21 tmp333_fu_4142_p2 tmp334_fu_4241_p2 ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20 ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20 ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20 am_addmul_16s_16s_10ns_28_4_1_U22 am_addmul_16s_16s_10ns_28_4_1_U22 am_addmul_16s_16s_10ns_28_4_1_U22 ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23 ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23 ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23 tmp341_fu_4268_p2 grp_fu_9899_p3 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24 am_addmul_16s_16s_10ns_27_4_1_U25 am_addmul_16s_16s_10ns_27_4_1_U25 am_addmul_16s_16s_10ns_27_4_1_U25 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26 ama_addmuladd_16s_16s_10s_28s_28_4_1_U28 ama_addmuladd_16s_16s_10s_28s_28_4_1_U28 ama_addmuladd_16s_16s_10s_28s_28_4_1_U28 ama_addmuladd_16s_16s_10s_28s_28_4_1_U28 am_addmul_16s_16s_11s_28_4_1_U27 am_addmul_16s_16s_11s_28_4_1_U27 am_addmul_16s_16s_11s_28_4_1_U27 am_addmul_16s_16s_11s_28_4_1_U29 am_addmul_16s_16s_11s_28_4_1_U29 am_addmul_16s_16s_11s_28_4_1_U29 ama_addmuladd_16s_16s_11s_28s_28_4_1_U30 ama_addmuladd_16s_16s_11s_28s_28_4_1_U30 ama_addmuladd_16s_16s_11s_28s_28_4_1_U30 am_addmul_16s_16s_11s_27_4_1_U31 am_addmul_16s_16s_11s_27_4_1_U31 am_addmul_16s_16s_11s_27_4_1_U31 ama_addmuladd_16s_16s_10s_27s_27_4_1_U32 ama_addmuladd_16s_16s_10s_27s_27_4_1_U32 ama_addmuladd_16s_16s_10s_27s_27_4_1_U32 tmp361_fu_4517_p2 tmp363_fu_4540_p2 tmp364_fu_4681_p2 ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33 ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33 ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33 tmp367_fu_4636_p2 tmp368_fu_4713_p2 tmp369_fu_4723_p2 am_addmul_16s_16s_10ns_27_4_1_U34 am_addmul_16s_16s_10ns_27_4_1_U34 am_addmul_16s_16s_10ns_27_4_1_U34 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35 tmp375_fu_4863_p2 grp_fu_10014_p30 ama_addmuladd_16s_16s_10s_26s_27_4_1_U36 ama_addmuladd_16s_16s_10s_26s_27_4_1_U36 ama_addmuladd_16s_16s_10s_26s_27_4_1_U36 am_addmul_16s_16s_10s_27_4_1_U37 am_addmul_16s_16s_10s_27_4_1_U37 am_addmul_16s_16s_10s_27_4_1_U37 ama_addmuladd_16s_16s_10s_27s_27_4_1_U38 ama_addmuladd_16s_16s_10s_27s_27_4_1_U38 ama_addmuladd_16s_16s_10s_27s_27_4_1_U38 ama_addmuladd_16s_16s_10s_26s_27_4_1_U39 ama_addmuladd_16s_16s_10s_26s_27_4_1_U39 ama_addmuladd_16s_16s_10s_26s_27_4_1_U39 tmp385_fu_5074_p2 grp_fu_10043_p30 am_addmul_16s_16s_9ns_27_4_1_U40 am_addmul_16s_16s_9ns_27_4_1_U40 am_addmul_16s_16s_9ns_27_4_1_U40 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43 am_addmul_16s_16s_9s_26_4_1_U42 am_addmul_16s_16s_9s_26_4_1_U42 am_addmul_16s_16s_9s_26_4_1_U42 ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46 am_addmul_16s_16s_9ns_27_4_1_U47 am_addmul_16s_16s_9ns_27_4_1_U47 am_addmul_16s_16s_9ns_27_4_1_U47 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49 tmp405_fu_5584_p2 grp_fu_10139_p30 am_addmul_16s_16s_9s_26_4_1_U50 am_addmul_16s_16s_9s_26_4_1_U50 am_addmul_16s_16s_9s_26_4_1_U50 ama_addmuladd_16s_16s_9s_26s_26_4_1_U51 ama_addmuladd_16s_16s_9s_26s_26_4_1_U51 ama_addmuladd_16s_16s_9s_26s_26_4_1_U51 ama_addmuladd_16s_16s_9s_26s_26_4_1_U52 ama_addmuladd_16s_16s_9s_26s_26_4_1_U52 ama_addmuladd_16s_16s_9s_26s_26_4_1_U52 tmp413_fu_5741_p2 grp_fu_10167_p3 am_addmul_16s_16s_8ns_26_4_1_U53 am_addmul_16s_16s_8ns_26_4_1_U53 am_addmul_16s_16s_8ns_26_4_1_U53 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54 am_addmul_16s_16s_8ns_26_4_1_U56 am_addmul_16s_16s_8ns_26_4_1_U56 am_addmul_16s_16s_8ns_26_4_1_U56 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57 tmp423_fu_6027_p2 tmp424_fu_6152_p2 ama_addmuladd_16s_16s_9s_27s_27_4_1_U60 ama_addmuladd_16s_16s_9s_27s_27_4_1_U60 ama_addmuladd_16s_16s_9s_27s_27_4_1_U60 ama_addmuladd_16s_16s_9s_27s_27_4_1_U60 am_addmul_16s_16s_8s_25_4_1_U61 am_addmul_16s_16s_8s_25_4_1_U61 am_addmul_16s_16s_8s_25_4_1_U61 ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62 ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62 ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62 tmp431_fu_6531_p2 ama_addmuladd_16s_16s_9s_25s_26_4_1_U66 ama_addmuladd_16s_16s_9s_25s_26_4_1_U66 ama_addmuladd_16s_16s_9s_25s_26_4_1_U66 am_addmul_16s_16s_8s_25_4_1_U64 am_addmul_16s_16s_8s_25_4_1_U64 am_addmul_16s_16s_8s_25_4_1_U64 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65 tmp439_fu_6853_p2 tmp440_fu_6883_p2 ama_addmuladd_16s_16s_8s_26s_26_4_1_U67 ama_addmuladd_16s_16s_8s_26s_26_4_1_U67 ama_addmuladd_16s_16s_8s_26s_26_4_1_U67 ama_addmuladd_16s_16s_8s_26s_26_4_1_U67 tmp443_fu_7492_p2 ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71 ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71 ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71 ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75 ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75 ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75 ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79 ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6 ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9 ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13 ama_addmuladd_16s_16s_11s_29s_29_4_1_U15 add_ln18_8_fu_4110_p2 ama_addmuladd_16s_16s_12s_29s_29_4_1_U17 ama_addmuladd_16s_16s_12s_29s_29_4_1_U19 add_ln18_11_fu_4174_p2 add_ln18_12_fu_4184_p2 ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20 ama_addmuladd_16s_16s_11s_26s_28_4_1_U21 ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24 add_ln18_18_fu_4375_p2 add_ln18_19_fu_4385_p2 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26 ama_addmuladd_16s_16s_10s_28s_28_4_1_U28 add_ln18_22_fu_4495_p2 ama_addmuladd_16s_16s_11s_28s_28_4_1_U30 ama_addmuladd_16s_16s_10s_27s_27_4_1_U32 add_ln18_25_fu_4583_p2 add_ln18_26_fu_4593_p2 add_ln18_27_fu_4603_p2 ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33 add_ln18_30_fu_4823_p2 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35 ama_addmuladd_16s_16s_10s_26s_27_4_1_U36 ama_addmuladd_16s_16s_10s_27s_27_4_1_U38 add_ln18_37_fu_5041_p2 ama_addmuladd_16s_16s_10s_26s_27_4_1_U39 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41 add_ln18_40_fu_5186_p2 add_ln18_41_fu_5196_p2 add_ln18_42_fu_5206_p2 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44 ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46 add_ln18_47_fu_5535_p2 add_ln18_48_fu_5544_p2 ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49 ama_addmuladd_16s_16s_9s_26s_26_4_1_U51 ama_addmuladd_16s_16s_9s_26s_26_4_1_U52 add_ln18_54_fu_5854_p2 add_ln18_56_fu_5874_p2 add_ln18_57_fu_5884_p2 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54 ama_addmuladd_17s_17s_9s_26s_27_4_1_U55 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57 ama_addmuladd_17s_17s_9s_24s_26_4_1_U58 add_ln18_63_fu_6194_p2 add_ln18_64_fu_6204_p2 ama_addmuladd_16s_16s_9s_27s_27_4_1_U60 ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62 add_ln18_67_fu_6359_p2 ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63 add_ln18_72_fu_6608_p2 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65 ama_addmuladd_16s_16s_9s_25s_26_4_1_U66 ama_addmuladd_16s_16s_8s_26s_26_4_1_U67 add_ln18_77_fu_7015_p2 add_ln18_78_fu_7025_p2 ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68 add_ln18_81_fu_7353_p2 ama_addmuladd_17s_17s_8s_25s_26_4_1_U69 add_ln18_84_fu_7633_p2 add_ln18_85_fu_7642_p2 add_ln18_86_fu_7667_p2 add_ln18_87_fu_7677_p2 ama_addmuladd_17s_17s_7s_22s_24_4_1_U70 ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71 ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72 add_ln18_92_fu_8326_p2 add_ln18_93_fu_8335_p2 ama_submuladd_19s_16s_6ns_25s_25_4_1_U73 add_ln18_96_fu_8599_p2 add_ln18_97_fu_8698_p2 ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75 add_ln18_99_fu_8824_p2 add_ln18_100_fu_8834_p2 add_ln18_101_fu_8844_p2 ama_submuladd_18s_16s_5ns_24s_24_4_1_U76 ama_submuladd_18s_16s_5ns_22s_23_4_1_U77 add_ln18_107_fu_9242_p2 ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78 add_ln18_111_fu_9607_p2 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79 ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81 add_ln18_114_fu_9666_p2 add_ln18_115_fu_9675_p2 add_ln18_118_fu_9701_p2 fir_shiftreg_V_U"
    },
    "Info": {"Direct_FIR_SRL": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"Direct_FIR_SRL": {
        "Latency": {
          "LatencyBest": "391",
          "LatencyAvg": "391",
          "LatencyWorst": "391",
          "PipelineII": "392",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.863"
        },
        "Area": {
          "DSP": "81",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "6",
          "FF": "7141",
          "AVAIL_FF": "234240",
          "UTIL_FF": "3",
          "LUT": "11927",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "10",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-16 16:00:51 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
