// Seed: 2773268754
module module_0 #(
    parameter id_33 = 32'd13
) (
    output logic id_1,
    input logic id_4,
    input id_5,
    output id_6,
    inout logic id_7,
    output id_8,
    input id_9,
    input id_10,
    output logic id_11,
    output id_12,
    output id_13,
    inout logic id_14,
    input logic id_15,
    output logic id_16,
    input id_17,
    output id_18,
    input id_19,
    input logic id_20,
    output id_21,
    output logic id_22,
    output id_23,
    input id_24
    , id_25,
    input id_26,
    output logic id_27,
    output id_28,
    input logic id_29
    , id_30,
    input id_31,
    input logic id_32,
    input logic _id_33,
    input logic id_34
);
  assign id_12 = 1;
  assign id_26 = id_13 & id_3 | id_23;
  logic id_35;
  logic id_36;
  type_53(
      .id_0(1),
      .id_1(id_31),
      .id_2(id_18),
      .id_3(id_18),
      .id_4(1'b0),
      .id_5(id_6.id_31),
      .id_6(1),
      .id_7(1),
      .id_8(id_33 | id_35),
      .id_9(1),
      .id_10(1'b0 && 1),
      .id_11(id_20),
      .id_12(1),
      .id_13(id_5),
      .id_14(id_2),
      .id_15({id_3, "" - ""}),
      .id_16(1'b0),
      .id_17(id_27[1]),
      .id_18(1)
  );
  assign id_27 = id_25;
  assign id_4.id_23 = 1;
  logic id_37;
  assign id_32[id_33] = id_36;
endmodule
`endcelldefine `timescale 1ps / 1 ps `timescale 1ps / 1 ps
