# ispMach learn Verilog

Learning Verilog HDL using cheap [ispMACH 4256ZE Breakout Board][]

> The goal is to learn Verilog HDL basics using simples possible tools...

Requirements - please read/setup following:
* [Getting started with ispMACH 4256ZE Breakout Board][]
* [Adding RESET button to ispMACH 4256ZE Breakout Board][]

# List of lessons

* [Lesson 1 - direct wire]
* [Lesson 2 - inverter]
* [Lesson 3 - counter with RESET]
* [Lesson 4 - counter as module]
* [Lesson 5 - running light with decoder 2to4]

# Latest project output
Here are outputs from latest `master` branch:
* [Latest project reports]  - splash screen
* [HTML report] - main synthesis report 
* [PostFit Equations] - latest postfit equations

[ispMACH 4256ZE Breakout Board]: http://www.latticesemi.com/Products/DevelopmentBoardsAndKits/ispMACH4256ZEBreakoutBoard.aspx
[Getting started with ispMACH 4256ZE Breakout Board]: https://github.com/hpaluch/hpaluch.github.io/wiki/Getting-started-with-ispMACH-4256ZE-Breakout-Board
[Adding RESET button to ispMACH 4256ZE Breakout Board]: https://github.com/hpaluch/hpaluch.github.io/wiki/Adding-RESET-button-to-ispMACH-4256ZE-Breakout-Board
[Latest project reports]: https://hpaluch.github.io/ispMach-learn-verilog/
[HTML report]: https://hpaluch.github.io/ispMach-learn-verilog/bb_learn.html
[JEDEC]: https://hpaluch.github.io/ispMach-learn-verilog/bb_learn.jed
[PostFit Equations]:https://hpaluch.github.io/ispMach-learn-verilog/bb_learn_rpt.html#PostFit_Equations
[Lesson 1 - direct wire]: https://github.com/hpaluch/ispMach-learn-verilog/tree/b-lesson1-direct-wire
[Lesson 2 - inverter]: https://github.com/hpaluch/ispMach-learn-verilog/tree/b-lesson2-invert
[Lesson 3 - counter with RESET]:  https://github.com/hpaluch/ispMach-learn-verilog/tree/b-lesson3-counter-w-rst
[Lesson 4 - counter as module]: https://github.com/hpaluch/ispMach-learn-verilog/tree/b-lesson4-counter-module
[Lesson 5 - running light with decoder 2to4]: https://github.com/hpaluch/ispMach-learn-verilog/tree/b-lesson5-dec2to4
  