{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673393042726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673393042726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 18:24:02 2023 " "Processing started: Tue Jan 10 18:24:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673393042726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1673393042726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DUNE_DAT_FPGA -c DUNE_DAT_FPGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DUNE_DAT_FPGA -c DUNE_DAT_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1673393042726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1673393043558 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUNE_DAT_FPGA_7_1200mv_85c_slow.vho C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/simulation/modelsim/ simulation " "Generated file DUNE_DAT_FPGA_7_1200mv_85c_slow.vho in folder \"C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673393045058 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUNE_DAT_FPGA_7_1200mv_0c_slow.vho C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/simulation/modelsim/ simulation " "Generated file DUNE_DAT_FPGA_7_1200mv_0c_slow.vho in folder \"C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673393045787 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUNE_DAT_FPGA_min_1200mv_0c_fast.vho C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/simulation/modelsim/ simulation " "Generated file DUNE_DAT_FPGA_min_1200mv_0c_fast.vho in folder \"C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673393046490 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUNE_DAT_FPGA.vho C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/simulation/modelsim/ simulation " "Generated file DUNE_DAT_FPGA.vho in folder \"C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673393047200 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUNE_DAT_FPGA_7_1200mv_85c_vhd_slow.sdo C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/simulation/modelsim/ simulation " "Generated file DUNE_DAT_FPGA_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673393047988 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUNE_DAT_FPGA_7_1200mv_0c_vhd_slow.sdo C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/simulation/modelsim/ simulation " "Generated file DUNE_DAT_FPGA_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673393048786 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUNE_DAT_FPGA_min_1200mv_0c_vhd_fast.sdo C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/simulation/modelsim/ simulation " "Generated file DUNE_DAT_FPGA_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673393049585 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUNE_DAT_FPGA_vhd.sdo C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/simulation/modelsim/ simulation " "Generated file DUNE_DAT_FPGA_vhd.sdo in folder \"C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673393050373 ""}
{ "Warning" "WQNETO_VIEWDRAW_SYM_GENERATION_FAMILY_NOT_SUPPORTED" "" "Can't generate files for ViewDraw EDA tool -- device family not supported in ViewDraw Flow" {  } {  } 0 199059 "Can't generate files for ViewDraw EDA tool -- device family not supported in ViewDraw Flow" 0 0 "EDA Netlist Writer" 0 -1 1673393051115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673393051258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 18:24:11 2023 " "Processing ended: Tue Jan 10 18:24:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673393051258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673393051258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673393051258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1673393051258 ""}
