<stg><name>tpgPatternDPColorSquare</name>


<trans_list>

<trans id="139" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %dpYUVCoef_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpYUVCoef

]]></Node>
<StgValue><ssdm name="dpYUVCoef_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %dpDynamicRange_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpDynamicRange

]]></Node>
<StgValue><ssdm name="dpDynamicRange_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color

]]></Node>
<StgValue><ssdm name="color_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="16">
<![CDATA[
entry:5 %trunc_ln1689 = trunc i16 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln1689"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:6 %icmp_ln1701 = icmp_eq  i16 %x_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1701"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:7 %or_ln1701 = or i16 %x_read, i16 %y_read

]]></Node>
<StgValue><ssdm name="or_ln1701"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:8 %icmp_ln1701_1 = icmp_eq  i16 %or_ln1701, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1701_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1">
<![CDATA[
entry:9 %vBarSel_1_load = load i1 %vBarSel_1

]]></Node>
<StgValue><ssdm name="vBarSel_1_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6">
<![CDATA[
entry:10 %yCount_V_1_load = load i6 %yCount_V_1

]]></Node>
<StgValue><ssdm name="yCount_V_1_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:11 %br_ln1701 = br i1 %icmp_ln1701_1, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln1701"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.else:0 %icmp_ln1073 = icmp_ne  i6 %yCount_V_1_load, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln1073"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:1 %and_ln1706 = and i1 %icmp_ln1073, i1 %icmp_ln1701

]]></Node>
<StgValue><ssdm name="and_ln1706"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:2 %br_ln1706 = br i1 %and_ln1706, void %if.else12, void %if.then11

]]></Node>
<StgValue><ssdm name="br_ln1706"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701_1" val="0"/>
<literal name="and_ln1706" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else12:0 %br_ln1710 = br i1 %icmp_ln1701, void %VITIS_LOOP_1716_1, void %if.then15

]]></Node>
<StgValue><ssdm name="br_ln1710"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701_1" val="0"/>
<literal name="and_ln1706" val="0"/>
<literal name="icmp_ln1701" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
if.then15:0 %store_ln1712 = store i6 0, i6 %yCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln1712"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701_1" val="0"/>
<literal name="and_ln1706" val="0"/>
<literal name="icmp_ln1701" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then15:1 %xor_ln1713 = xor i1 %vBarSel_1_load, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1713"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701_1" val="0"/>
<literal name="and_ln1706" val="0"/>
<literal name="icmp_ln1701" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then15:2 %store_ln1713 = store i1 %xor_ln1713, i1 %vBarSel_1

]]></Node>
<StgValue><ssdm name="store_ln1713"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701_1" val="0"/>
<literal name="and_ln1706" val="0"/>
<literal name="icmp_ln1701" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
if.then15:3 %br_ln1714 = br void %VITIS_LOOP_1716_1

]]></Node>
<StgValue><ssdm name="br_ln1714"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701_1" val="0"/>
<literal name="and_ln1706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then11:0 %add_ln886 = add i6 %yCount_V_1_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701_1" val="0"/>
<literal name="and_ln1706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
if.then11:1 %store_ln886 = store i6 %add_ln886, i6 %yCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701_1" val="0"/>
<literal name="and_ln1706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
if.then11:2 %br_ln1709 = br void %VITIS_LOOP_1716_1

]]></Node>
<StgValue><ssdm name="br_ln1709"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
if.then:0 %store_ln1703 = store i6 0, i6 %yCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln1703"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then:1 %store_ln1704 = store i1 0, i1 %vBarSel_1

]]></Node>
<StgValue><ssdm name="store_ln1704"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
if.then:2 %br_ln1705 = br void %VITIS_LOOP_1716_1

]]></Node>
<StgValue><ssdm name="br_ln1705"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
VITIS_LOOP_1716_1:0 %vBarSel_3_loc_2 = phi i1 0, void %if.then, i1 %vBarSel_1_load, void %if.then11, i1 %xor_ln1713, void %if.then15, i1 %vBarSel_1_load, void %if.else12

]]></Node>
<StgValue><ssdm name="vBarSel_3_loc_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1716_1:1 %cmp56 = icmp_eq  i8 %color_read, i8 0

]]></Node>
<StgValue><ssdm name="cmp56"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1716_1:2 %cmp126 = icmp_eq  i8 %dpYUVCoef_read, i8 0

]]></Node>
<StgValue><ssdm name="cmp126"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3">
<![CDATA[
VITIS_LOOP_1716_1:3 %hBarSel_1_load = load i3 %hBarSel_1

]]></Node>
<StgValue><ssdm name="hBarSel_1_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_1716_1:4 %xCount_V_1_load = load i10 %xCount_V_1

]]></Node>
<StgValue><ssdm name="xCount_V_1_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="10">
<![CDATA[
VITIS_LOOP_1716_1:5 %trunc_ln1718 = trunc i10 %xCount_V_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln1718"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1716_1:6 %br_ln1718 = br i1 %icmp_ln1701, void %if.else28, void %if.then24

]]></Node>
<StgValue><ssdm name="br_ln1718"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else28:0 %icmp_ln1073_2 = icmp_ult  i10 %xCount_V_1_load, i10 63

]]></Node>
<StgValue><ssdm name="icmp_ln1073_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else28:1 %br_ln1723 = br i1 %icmp_ln1073_2, void %if.else36, void %if.then32

]]></Node>
<StgValue><ssdm name="br_ln1723"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701" val="0"/>
<literal name="icmp_ln1073_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else36:0 %add_ln887 = add i10 %xCount_V_1_load, i10 961

]]></Node>
<StgValue><ssdm name="add_ln887"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701" val="0"/>
<literal name="icmp_ln1073_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.else36:1 %store_ln887 = store i10 %add_ln887, i10 %xCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln887"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701" val="0"/>
<literal name="icmp_ln1073_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else36:2 %add_ln1730 = add i3 %hBarSel_1_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1730"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701" val="0"/>
<literal name="icmp_ln1073_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.else36:3 %store_ln1730 = store i3 %add_ln1730, i3 %hBarSel_1

]]></Node>
<StgValue><ssdm name="store_ln1730"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701" val="0"/>
<literal name="icmp_ln1073_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
if.else36:4 %br_ln0 = br void %if.end49_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701" val="0"/>
<literal name="icmp_ln1073_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then32:0 %add_ln886_2 = add i6 %trunc_ln1718, i6 1

]]></Node>
<StgValue><ssdm name="add_ln886_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701" val="0"/>
<literal name="icmp_ln1073_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="6">
<![CDATA[
if.then32:1 %zext_ln886 = zext i6 %add_ln886_2

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701" val="0"/>
<literal name="icmp_ln1073_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then32:2 %store_ln886 = store i10 %zext_ln886, i10 %xCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701" val="0"/>
<literal name="icmp_ln1073_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
if.then32:3 %br_ln1726 = br void %if.end49_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1726"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then24:0 %store_ln1720 = store i3 0, i3 %hBarSel_1

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then24:1 %store_ln1721 = store i10 0, i10 %xCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln1721"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1701" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
if.then24:2 %br_ln1722 = br void %if.end49_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1722"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
if.end49_ifconv:0 %hBarSel_5_loc_1 = phi i3 0, void %if.then24, i3 %hBarSel_1_load, void %if.then32, i3 %add_ln1730, void %if.else36

]]></Node>
<StgValue><ssdm name="hBarSel_5_loc_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
if.end49_ifconv:1 %or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %vBarSel_3_loc_2, i3 %hBarSel_5_loc_1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="4">
<![CDATA[
if.end49_ifconv:2 %zext_ln1739 = zext i4 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln1739"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49_ifconv:3 %DPtpgBarArray_addr = getelementptr i3 %DPtpgBarArray, i64 0, i64 %zext_ln1739

]]></Node>
<StgValue><ssdm name="DPtpgBarArray_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="4">
<![CDATA[
if.end49_ifconv:4 %DPtpgBarArray_load = load i4 %DPtpgBarArray_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarArray_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end49_ifconv:6 %icmp_ln1756 = icmp_ne  i8 %color_read, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln1756"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end49_ifconv:7 %and_ln1756 = and i1 %trunc_ln1689, i1 %icmp_ln1756

]]></Node>
<StgValue><ssdm name="and_ln1756"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end49_ifconv:38 %empty = or i8 %color_read, i8 %dpDynamicRange_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end49_ifconv:39 %empty_56 = icmp_eq  i8 %empty, i8 0

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end49_ifconv:40 %sel_tmp2 = icmp_ne  i8 %dpDynamicRange_read, i8 0

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end49_ifconv:41 %sel_tmp3 = and i1 %cmp56, i1 %sel_tmp2

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end49_ifconv:42 %sel_tmp5 = xor i1 %cmp56, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end49_ifconv:43 %sel_tmp6 = and i1 %cmp126, i1 %sel_tmp5

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end49_ifconv:47 %sel_tmp16_demorgan = or i1 %cmp56, i1 %cmp126

]]></Node>
<StgValue><ssdm name="sel_tmp16_demorgan"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end49_ifconv:48 %sel_tmp16 = xor i1 %sel_tmp16_demorgan, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end49_ifconv:49 %and_ln1756_3 = and i1 %and_ln1756, i1 %sel_tmp16

]]></Node>
<StgValue><ssdm name="and_ln1756_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="4">
<![CDATA[
if.end49_ifconv:4 %DPtpgBarArray_load = load i4 %DPtpgBarArray_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarArray_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="3">
<![CDATA[
if.end49_ifconv:5 %zext_ln1739_1 = zext i3 %DPtpgBarArray_load

]]></Node>
<StgValue><ssdm name="zext_ln1739_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49_ifconv:8 %DPtpgBarSelRgb_VESA_r_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_r, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_r_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="3">
<![CDATA[
if.end49_ifconv:9 %pix_val_V = load i3 %DPtpgBarSelRgb_VESA_r_addr

]]></Node>
<StgValue><ssdm name="pix_val_V"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49_ifconv:11 %DPtpgBarSelRgb_VESA_g_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_g, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_g_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="3">
<![CDATA[
if.end49_ifconv:12 %DPtpgBarSelRgb_VESA_g_load = load i3 %DPtpgBarSelRgb_VESA_g_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_g_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49_ifconv:14 %DPtpgBarSelRgb_VESA_b_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_b, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_b_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="3">
<![CDATA[
if.end49_ifconv:15 %DPtpgBarSelRgb_VESA_b_load = load i3 %DPtpgBarSelRgb_VESA_b_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_b_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49_ifconv:17 %DPtpgBarSelRgb_CEA_r_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_r, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_r_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="3">
<![CDATA[
if.end49_ifconv:18 %pix_val_V_3 = load i3 %DPtpgBarSelRgb_CEA_r_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49_ifconv:20 %DPtpgBarSelRgb_CEA_g_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_g, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_g_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="3">
<![CDATA[
if.end49_ifconv:21 %DPtpgBarSelRgb_CEA_g_load = load i3 %DPtpgBarSelRgb_CEA_g_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_g_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49_ifconv:23 %DPtpgBarSelRgb_CEA_b_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_b, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_b_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="3">
<![CDATA[
if.end49_ifconv:24 %DPtpgBarSelRgb_CEA_b_load = load i3 %DPtpgBarSelRgb_CEA_b_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_b_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49_ifconv:26 %DPtpgBarSelYuv_601_y_addr = getelementptr i8 %DPtpgBarSelYuv_601_y, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_y_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="3">
<![CDATA[
if.end49_ifconv:27 %pix_val_V_4 = load i3 %DPtpgBarSelYuv_601_y_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_4"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49_ifconv:28 %DPtpgBarSelYuv_601_v_addr = getelementptr i8 %DPtpgBarSelYuv_601_v, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_v_addr"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="3">
<![CDATA[
if.end49_ifconv:29 %DPtpgBarSelYuv_601_v_load = load i3 %DPtpgBarSelYuv_601_v_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_v_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49_ifconv:30 %DPtpgBarSelYuv_709_y_addr = getelementptr i8 %DPtpgBarSelYuv_709_y, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_y_addr"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="3">
<![CDATA[
if.end49_ifconv:31 %pix_val_V_5 = load i3 %DPtpgBarSelYuv_709_y_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_5"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49_ifconv:32 %DPtpgBarSelYuv_709_v_addr = getelementptr i8 %DPtpgBarSelYuv_709_v, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_v_addr"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="3">
<![CDATA[
if.end49_ifconv:33 %DPtpgBarSelYuv_709_v_load = load i3 %DPtpgBarSelYuv_709_v_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_v_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1756_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49_ifconv:34 %DPtpgBarSelYuv_601_u_addr = getelementptr i8 %DPtpgBarSelYuv_601_u, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u_addr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1756_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="3">
<![CDATA[
if.end49_ifconv:35 %DPtpgBarSelYuv_601_u_load = load i3 %DPtpgBarSelYuv_601_u_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49_ifconv:36 %DPtpgBarSelYuv_709_u_addr = getelementptr i8 %DPtpgBarSelYuv_709_u, i64 0, i64 %zext_ln1739_1

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u_addr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="3">
<![CDATA[
if.end49_ifconv:37 %DPtpgBarSelYuv_709_u_load = load i3 %DPtpgBarSelYuv_709_u_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="93" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="3">
<![CDATA[
if.end49_ifconv:9 %pix_val_V = load i3 %DPtpgBarSelRgb_VESA_r_addr

]]></Node>
<StgValue><ssdm name="pix_val_V"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="2">
<![CDATA[
if.end49_ifconv:10 %sext_ln259 = sext i2 %pix_val_V

]]></Node>
<StgValue><ssdm name="sext_ln259"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="3">
<![CDATA[
if.end49_ifconv:12 %DPtpgBarSelRgb_VESA_g_load = load i3 %DPtpgBarSelRgb_VESA_g_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_g_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="2">
<![CDATA[
if.end49_ifconv:13 %val_assign_8_cast = sext i2 %DPtpgBarSelRgb_VESA_g_load

]]></Node>
<StgValue><ssdm name="val_assign_8_cast"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="3">
<![CDATA[
if.end49_ifconv:15 %DPtpgBarSelRgb_VESA_b_load = load i3 %DPtpgBarSelRgb_VESA_b_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_b_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="2">
<![CDATA[
if.end49_ifconv:16 %val_assign_9_cast = sext i2 %DPtpgBarSelRgb_VESA_b_load

]]></Node>
<StgValue><ssdm name="val_assign_9_cast"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="3">
<![CDATA[
if.end49_ifconv:18 %pix_val_V_3 = load i3 %DPtpgBarSelRgb_CEA_r_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="6">
<![CDATA[
if.end49_ifconv:19 %pix_val_V_3_cast = sext i6 %pix_val_V_3

]]></Node>
<StgValue><ssdm name="pix_val_V_3_cast"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="3">
<![CDATA[
if.end49_ifconv:21 %DPtpgBarSelRgb_CEA_g_load = load i3 %DPtpgBarSelRgb_CEA_g_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_g_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="6">
<![CDATA[
if.end49_ifconv:22 %val_assign_11_cast = sext i6 %DPtpgBarSelRgb_CEA_g_load

]]></Node>
<StgValue><ssdm name="val_assign_11_cast"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="3">
<![CDATA[
if.end49_ifconv:24 %DPtpgBarSelRgb_CEA_b_load = load i3 %DPtpgBarSelRgb_CEA_b_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_b_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="6">
<![CDATA[
if.end49_ifconv:25 %val_assign_12_cast = sext i6 %DPtpgBarSelRgb_CEA_b_load

]]></Node>
<StgValue><ssdm name="val_assign_12_cast"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="3">
<![CDATA[
if.end49_ifconv:27 %pix_val_V_4 = load i3 %DPtpgBarSelYuv_601_y_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_4"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="3">
<![CDATA[
if.end49_ifconv:29 %DPtpgBarSelYuv_601_v_load = load i3 %DPtpgBarSelYuv_601_v_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_v_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="3">
<![CDATA[
if.end49_ifconv:31 %pix_val_V_5 = load i3 %DPtpgBarSelYuv_709_y_addr

]]></Node>
<StgValue><ssdm name="pix_val_V_5"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="3">
<![CDATA[
if.end49_ifconv:33 %DPtpgBarSelYuv_709_v_load = load i3 %DPtpgBarSelYuv_709_v_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_v_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1756_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="3">
<![CDATA[
if.end49_ifconv:35 %DPtpgBarSelYuv_601_u_load = load i3 %DPtpgBarSelYuv_601_u_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="3">
<![CDATA[
if.end49_ifconv:37 %DPtpgBarSelYuv_709_u_load = load i3 %DPtpgBarSelYuv_709_u_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end49_ifconv:44 %and_ln1756_1 = and i1 %sel_tmp6, i1 %and_ln1756

]]></Node>
<StgValue><ssdm name="and_ln1756_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end49_ifconv:45 %xor_ln1756 = xor i1 %and_ln1756, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1756"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end49_ifconv:46 %and_ln1756_2 = and i1 %sel_tmp6, i1 %xor_ln1756

]]></Node>
<StgValue><ssdm name="and_ln1756_2"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end49_ifconv:50 %select_ln1756 = select i1 %and_ln1756_3, i8 %DPtpgBarSelYuv_709_v_load, i8 %DPtpgBarSelYuv_601_u_load

]]></Node>
<StgValue><ssdm name="select_ln1756"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end49_ifconv:51 %or_ln1756 = or i1 %and_ln1756_3, i1 %and_ln1756_2

]]></Node>
<StgValue><ssdm name="or_ln1756"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end49_ifconv:52 %select_ln1756_1 = select i1 %and_ln1756_1, i8 %DPtpgBarSelYuv_601_v_load, i8 %val_assign_11_cast

]]></Node>
<StgValue><ssdm name="select_ln1756_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end49_ifconv:53 %or_ln1756_1 = or i1 %and_ln1756_1, i1 %sel_tmp3

]]></Node>
<StgValue><ssdm name="or_ln1756_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end49_ifconv:54 %select_ln1756_2 = select i1 %empty_56, i8 %val_assign_8_cast, i8 %DPtpgBarSelYuv_709_u_load

]]></Node>
<StgValue><ssdm name="select_ln1756_2"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end49_ifconv:55 %select_ln1756_3 = select i1 %or_ln1756, i8 %select_ln1756, i8 %select_ln1756_1

]]></Node>
<StgValue><ssdm name="select_ln1756_3"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end49_ifconv:56 %or_ln1756_2 = or i1 %or_ln1756, i1 %or_ln1756_1

]]></Node>
<StgValue><ssdm name="or_ln1756_2"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end49_ifconv:57 %pix_val_V_6 = select i1 %or_ln1756_2, i8 %select_ln1756_3, i8 %select_ln1756_2

]]></Node>
<StgValue><ssdm name="pix_val_V_6"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end49_ifconv:58 %newSel43 = select i1 %sel_tmp6, i8 %pix_val_V_4, i8 %pix_val_V_3_cast

]]></Node>
<StgValue><ssdm name="newSel43"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end49_ifconv:59 %or_cond44 = or i1 %sel_tmp6, i1 %sel_tmp3

]]></Node>
<StgValue><ssdm name="or_cond44"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end49_ifconv:60 %newSel45 = select i1 %empty_56, i8 %sext_ln259, i8 %pix_val_V_5

]]></Node>
<StgValue><ssdm name="newSel45"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end49_ifconv:61 %newSel47 = select i1 %or_cond44, i8 %newSel43, i8 %newSel45

]]></Node>
<StgValue><ssdm name="newSel47"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end49_ifconv:62 %newSel49 = select i1 %sel_tmp6, i8 %DPtpgBarSelYuv_601_v_load, i8 %val_assign_12_cast

]]></Node>
<StgValue><ssdm name="newSel49"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end49_ifconv:63 %newSel51 = select i1 %empty_56, i8 %val_assign_9_cast, i8 %DPtpgBarSelYuv_709_v_load

]]></Node>
<StgValue><ssdm name="newSel51"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end49_ifconv:64 %pix_val_V_7 = select i1 %or_cond44, i8 %newSel49, i8 %newSel51

]]></Node>
<StgValue><ssdm name="pix_val_V_7"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
if.end49_ifconv:65 %mrv = insertvalue i24 <undef>, i8 %newSel47

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
if.end49_ifconv:66 %mrv_1 = insertvalue i24 %mrv, i8 %pix_val_V_6

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
if.end49_ifconv:67 %mrv_2 = insertvalue i24 %mrv_1, i8 %pix_val_V_7

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="24">
<![CDATA[
if.end49_ifconv:68 %ret_ln1776 = ret i24 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln1776"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
