module partsel_00629(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [25:0] x4;
  wire signed [29:2] x5;
  wire [27:2] x6;
  wire signed [0:28] x7;
  wire [31:3] x8;
  wire signed [25:3] x9;
  wire [26:6] x10;
  wire signed [25:2] x11;
  wire [1:26] x12;
  wire [28:7] x13;
  wire [2:26] x14;
  wire [3:27] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [3:24] p0 = 6280974;
  localparam signed [29:5] p1 = 290462124;
  localparam [0:24] p2 = 777762246;
  localparam [26:4] p3 = 250489247;
  assign x4 = p2[13 +: 2];
  assign x5 = ((ctrl[0] && !ctrl[3] && ctrl[0] ? (((p0[10] ^ x1[30 + s0 -: 1]) ^ (p0[6 + s0] - x0[20 -: 4])) ^ ((p1[11] - (p3[11 + s2 +: 5] ^ p2)) + p0)) : ({{2{x3[13]}}, (x1[15 -: 4] - x4[8 + s2 +: 1])} | x4[22 + s1 -: 6])) + (x3 + (x2 | {2{(x4[16] + (x4[23 + s0 +: 5] & p1))}})));
  assign x6 = p3;
  assign x7 = ((x5[18 +: 3] + x4[17 + s2]) | p1);
  assign x8 = p3[15 -: 3];
  assign x9 = (!ctrl[2] && ctrl[2] && !ctrl[1] ? x4[18 + s1 -: 8] : {2{((ctrl[3] || !ctrl[1] && ctrl[2] ? {2{p3}} : (x3 + p3[3 + s0 +: 7])) ^ x4[6 + s3 -: 7])}});
  assign x10 = (ctrl[1] && ctrl[3] || ctrl[1] ? ((p0 & ((p3 + x7[20 -: 4]) | (p0[7 + s2] & p1[22 -: 1]))) ^ ((p0 | (ctrl[3] && !ctrl[2] && ctrl[0] ? x9[18] : p2[19 + s3 -: 4])) | (((p2[18 -: 1] - p2[7 + s1]) | p1[5 + s0]) & p2[12]))) : x8[21]);
  assign x11 = ((p2[4 + s0] - p1[21]) | x8);
  assign x12 = {2{{2{(!ctrl[0] || !ctrl[0] && ctrl[0] ? {2{x10[11 + s0]}} : x11[14 + s3 +: 2])}}}};
  assign x13 = ((p0[9 +: 2] + x6) & (!ctrl[1] && ctrl[0] || !ctrl[2] ? x1[18] : x7[17 +: 1]));
  assign x14 = x9[14 -: 1];
  assign x15 = (p3 + {x11[11 + s0 -: 1], {2{((x14[21 + s1 -: 7] & p3) ^ p3[31 + s1 -: 5])}}});
  assign y0 = p3;
  assign y1 = ((p0[1 + s3 +: 1] - x9) + {2{{x6[14 -: 4], ((!ctrl[1] && ctrl[1] && !ctrl[2] ? p1[13 +: 3] : (x0[8 +: 4] | x14)) + {x8[18 -: 1], p1[15 + s0]})}}});
  assign y2 = ((ctrl[2] || !ctrl[0] && ctrl[2] ? p3[17 + s2] : {2{p1[6 + s2]}}) + x0[11]);
  assign y3 = p1[20 -: 2];
endmodule
