# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_5_46_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_46 {C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:51 on Oct 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_46" C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46.v 
# -- Compiling module q_5_46
# 
# Top level modules:
# 	q_5_46
# End time: 20:37:51 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:57 on Oct 19,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46_tb.v 
# -- Compiling module q_5_46_tb
# 
# Top level modules:
# 	q_5_46_tb
# End time: 20:37:57 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_5_46_tb
# vsim work.q_5_46_tb 
# Start time: 20:38:01 on Oct 19,2019
# Loading work.q_5_46_tb
# Loading work.q_5_46
# ** Warning: (vsim-3015) C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46_tb.v(6): [PCDPC] - Port size (3) does not match connection size (1) for port 'state'. The port definition is at: C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /q_5_46_tb/dut File: C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46.v
# ** Warning: (vsim-3015) C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46_tb.v(6): [PCDPC] - Port size (1) does not match connection size (3) for port 'y_out'. The port definition is at: C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /q_5_46_tb/dut File: C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46.v
add wave -position insertpoint  \
sim:/q_5_46_tb/rstn \
sim:/q_5_46_tb/clk \
sim:/q_5_46_tb/x_in \
sim:/q_5_46_tb/y_out \
sim:/q_5_46_tb/state
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46_tb.v(19)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_46_tb
# 1
# Break in Module q_5_46_tb at C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46_tb.v line 19
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:07 on Oct 19,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46_tb.v 
# -- Compiling module q_5_46_tb
# 
# Top level modules:
# 	q_5_46_tb
# End time: 20:39:07 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_46_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46_tb.v(19)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_46_tb
# 1
# Break in Module q_5_46_tb at C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46_tb.v line 19
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_46 C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:39 on Oct 19,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_46" C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46.v 
# -- Compiling module q_5_46
# 
# Top level modules:
# 	q_5_46
# End time: 20:41:39 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_46
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46_tb.v(19)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_46_tb
# 1
# Break in Module q_5_46_tb at C:/Users/home/Documents/Fpga_proj/q_5_46/q_5_46_tb.v line 19
# End time: 20:42:24 on Oct 19,2019, Elapsed time: 0:04:23
# Errors: 0, Warnings: 2
