// Seed: 397901572
module module_0 (
    input wire  id_0,
    input uwire id_1
);
  assign module_1.type_2 = 0;
  wire id_3;
  tri1 id_4 = id_0 && id_0;
  always id_4 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output wire  id_2,
    input  tri1  id_3
    , id_7,
    output tri0  id_4
    , id_8,
    input  uwire id_5
);
  initial id_7 = ~1'd0;
  module_0 modCall_1 (
      id_1,
      id_5
  );
  uwire id_9;
  uwire id_10 = id_3 ? id_9 : 1'd0;
endmodule
