{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.165888",
   "Default View_TopLeft":"-211,-1085",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_RESET -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port port-id_CLOCK -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_RX_VALID -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port port-id_RX_ENABLE -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port port-id_RX_CLOCK -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port port-id_RX_RESET -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port port-id_FPGA_REG_WRITE_STROBE -pg 1 -lvl 11 -x 5980 -y 820 -defaultsOSRD
preplace portBus RX_IDATA -pg 1 -lvl 0 -x 0 -y 370 -defaultsOSRD
preplace portBus RX_QDATA -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace portBus POWER -pg 1 -lvl 11 -x 5980 -y 460 -defaultsOSRD
preplace portBus DETECTION_THRESHOLD -pg 1 -lvl 0 -x 0 -y 430 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_ADDRESS -pg 1 -lvl 11 -x 5980 -y 760 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_DATA -pg 1 -lvl 11 -x 5980 -y 790 -defaultsOSRD
preplace portBus SELECT_AXI_REGS_MODE -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace inst rx_clock_domain_cros_0 -pg 1 -lvl 1 -x 200 -y 300 -defaultsOSRD
preplace inst data_interleaver_0 -pg 1 -lvl 2 -x 550 -y 290 -defaultsOSRD
preplace inst data_delay_0 -pg 1 -lvl 3 -x 960 -y 200 -defaultsOSRD
preplace inst act_power_0 -pg 1 -lvl 10 -x 5680 -y 450 -defaultsOSRD
preplace inst timing_acquisition_8_0 -pg 1 -lvl 4 -x 1480 -y 190 -defaultsOSRD
preplace inst hier_fft_ofdm -pg 1 -lvl 6 -x 2850 -y 610 -defaultsOSRD
preplace inst hier_atan -pg 1 -lvl 4 -x 1480 -y 520 -defaultsOSRD
preplace inst hier_rotation -pg 1 -lvl 4 -x 1480 -y 760 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 10 -x 5680 -y 200 -defaultsOSRD
preplace inst equalizer_time_frequ_0 -pg 1 -lvl 5 -x 2100 -y 510 -defaultsOSRD
preplace inst axi_regs_mux_0 -pg 1 -lvl 10 -x 5680 -y 790 -defaultsOSRD
preplace inst hier_atan_constellation -pg 1 -lvl 6 -x 2850 -y 310 -defaultsOSRD
preplace inst hier_rotation_constellation -pg 1 -lvl 6 -x 2850 -y 910 -defaultsOSRD
preplace inst constellation_tracker_0 -pg 1 -lvl 7 -x 3690 -y 540 -defaultsOSRD
preplace inst demapper_0 -pg 1 -lvl 8 -x 4430 -y 460 -defaultsOSRD
preplace inst deinterleaver_0 -pg 1 -lvl 9 -x 4970 -y 440 -defaultsOSRD
preplace netloc CLOCK_0_1 1 0 10 50 170 370 170 770 40 1170 610 1770 280 2460 460 3290 310 4110 320 4720 240 5400
preplace netloc DETECTION_THRESHOLD_0_1 1 0 4 NJ 430 NJ 430 NJ 430 1200J
preplace netloc RESET_0_1 1 0 10 40 160 380 160 750 30 1180 390 1730 270 2490 470 3220 330 4140 330 4740 320 5310
preplace netloc RX_CLOCK_0_1 1 0 1 20J 250n
preplace netloc RX_ENABLE_0_1 1 0 1 NJ 310
preplace netloc RX_IDATA_0_1 1 0 1 20J 350n
preplace netloc RX_QDATA_0_1 1 0 1 30J 370n
preplace netloc RX_RESET_0_1 1 0 1 20J 280n
preplace netloc RX_VALID_0_1 1 0 1 30J 330n
preplace netloc SELECT_AXI_REGS_MODE_0_1 1 0 10 NJ 620 NJ 620 NJ 620 NJ 620 1800J 750 NJ 750 NJ 750 4150J 630 NJ 630 NJ
preplace netloc act_power_0_POWER 1 10 1 NJ 460
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_DATA 1 10 1 NJ 790
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_STROBE 1 10 1 5960J 810n
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_CNTR 1 5 3 2530 410 3170J 340 4080
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_I 1 5 3 2510 420 3300J 350 4050
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_Q 1 5 3 2530 140 NJ 140 4070
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_STROBE 1 5 3 2500 430 3230J 300 4060
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER 1 7 3 4090 280 NJ 280 5230J
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_VALID 1 7 3 4150 340 4710J 250 5280
preplace netloc constellation_tracker_0_CONSTELLATION_IDATA_OUT 1 7 3 4100 290 NJ 290 5240J
preplace netloc constellation_tracker_0_CONSTELLATION_QDATA_OUT 1 7 3 4130 270 NJ 270 5250J
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_CNTR_IN 1 5 3 2510 740 NJ 740 4040
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_DATA_IN_STROBE 1 5 3 2530 760 NJ 760 4060
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_IDATA_IN 1 5 3 2520 790 NJ 790 4050
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_PHASE_IN 1 5 3 2500 1030 NJ 1030 4070
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_QDATA_IN 1 5 3 2530 1020 NJ 1020 4120
preplace netloc data_delay_0_DATA_OUT_STROBE 1 3 7 1230 410 1830 150 NJ 150 NJ 150 4090J 160 NJ 160 5390
preplace netloc data_delay_0_IDATA_OUT 1 3 7 1220 400 1790 160 NJ 160 NJ 160 4130J 150 NJ 150 5370
preplace netloc data_delay_0_IDATA_OUT_DELAY_16 1 3 1 N 160
preplace netloc data_delay_0_IDATA_OUT_DELAY_32 1 3 1 N 200
preplace netloc data_delay_0_IDATA_OUT_DELAY_48 1 3 1 N 240
preplace netloc data_delay_0_IDATA_OUT_DELAY_64 1 3 1 N 280
preplace netloc data_delay_0_QDATA_OUT 1 3 7 1210 380 1760 170 NJ 170 NJ 170 NJ 170 NJ 170 5320
preplace netloc data_delay_0_QDATA_OUT_DELAY_16 1 3 1 N 180
preplace netloc data_delay_0_QDATA_OUT_DELAY_32 1 3 1 N 220
preplace netloc data_delay_0_QDATA_OUT_DELAY_48 1 3 1 N 260
preplace netloc data_delay_0_QDATA_OUT_DELAY_64 1 3 1 N 300
preplace netloc data_interleaver_0_DATA_OUT_STROBE 1 2 1 740 240n
preplace netloc data_interleaver_0_IDATA_OUT 1 2 1 720 200n
preplace netloc data_interleaver_0_QDATA_OUT 1 2 1 730 220n
preplace netloc deinterleaver_0_DEINTERLEAVER_BPSK 1 9 1 5340 270n
preplace netloc deinterleaver_0_DEINTERLEAVER_START_MARKER 1 9 1 5270 210n
preplace netloc deinterleaver_0_DEINTERLEAVER_STROBE 1 9 1 5330 230n
preplace netloc demapper_0_DEMAPPING_16QAM 1 8 1 N 500
preplace netloc demapper_0_DEMAPPING_BPSK 1 8 1 N 460
preplace netloc demapper_0_DEMAPPING_QPSK 1 8 1 N 480
preplace netloc demapper_0_DEMAPPING_START_MARKER 1 8 1 N 420
preplace netloc demapper_0_DEMAPPING_STROBE 1 8 2 4730 260 5290J
preplace netloc equalizer_time_frequ_0_FFT_DATA_IN_FIRST_SYMBOL_MARKER 1 5 1 N 670
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_DATA 1 5 5 2470 180 NJ 180 NJ 180 NJ 180 5360J
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_1 1 5 5 2480 440 3270J 320 4120J 310 NJ 310 5290J
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_2 1 5 5 2420 450 3250J 290 4080J 300 NJ 300 5300J
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_MARKER 1 3 3 1230 880 NJ 880 2390
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_STROBE 1 3 3 1230 630 1790J 730 2380
preplace netloc equalizer_time_frequ_0_ROTATION_IDATA_IN 1 3 3 1220 890 NJ 890 2370
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF 1 3 3 1180 930 NJ 930 2420
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF_STROBE 1 3 3 1190 920 NJ 920 2430
preplace netloc equalizer_time_frequ_0_ROTATION_QDATA_IN 1 3 3 1170 940 NJ 940 2440
preplace netloc fft_ofdm_0_FFT_DATA_OUT_LAST 1 6 1 3170 510n
preplace netloc fft_ofdm_0_FFT_DATA_OUT_VALID 1 6 4 3260 220 NJ 220 NJ 220 5380
preplace netloc fft_ofdm_0_FFT_IDATA_OUT 1 6 4 3300 770 NJ 770 NJ 770 NJ
preplace netloc fft_ofdm_0_FFT_QDATA_OUT 1 6 4 3230 780 NJ 780 NJ 780 5220J
preplace netloc hier_atan_ATAN_PHASE_OUT 1 4 1 1730 530n
preplace netloc hier_atan_ATAN_PHASE_OUT_STROBE 1 4 1 1760 510n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT 1 6 1 3280 310n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_CNTR 1 6 1 3180 330n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_STROBE 1 6 1 3240 290n
preplace netloc hier_fft_ofdm_FFT_DATA_OUT_FIRST_SYMBOL_MARKER 1 6 4 3330 730 NJ 730 NJ 730 5350
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_CNTR 1 6 1 3340 670n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_STROBE 1 6 1 3170 610n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_IDATA_OUT 1 6 1 3310 630n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_QDATA_OUT 1 6 1 3320 650n
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_I 1 3 3 1210 900 NJ 900 2410
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_Q 1 3 3 1200 910 NJ 910 2400
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_STROBE 1 3 3 1230 420 1740J 290 2370
preplace netloc receiver_802_11p_0_FFT_DATA_IN_START 1 5 1 N 650
preplace netloc receiver_802_11p_0_FFT_DATA_IN_STROBE 1 5 1 N 630
preplace netloc receiver_802_11p_0_FFT_IDATA_IN 1 5 1 N 590
preplace netloc receiver_802_11p_0_FFT_QDATA_IN 1 5 1 N 610
preplace netloc receiver_802_11p_0_FPGA_REG_WRITE_ADDRESS 1 10 1 5960J 760n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_MARKER 1 4 1 1810 620n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_STROBE 1 4 1 1780 600n
preplace netloc rotation_block_0_ROTATION_IDATA_OUT 1 4 1 1820 640n
preplace netloc rotation_block_0_ROTATION_QDATA_OUT 1 4 1 1830 660n
preplace netloc rx_clock_domain_cros_0_DATA_STROBE 1 1 1 360 320n
preplace netloc rx_clock_domain_cros_0_IDATA 1 1 1 360 280n
preplace netloc rx_clock_domain_cros_0_QDATA 1 1 1 350 300n
preplace netloc timing_acquisition_8_0_CONTINUOUS_XCORR 1 4 6 N 200 NJ 200 3290J 230 NJ 230 NJ 230 5310J
preplace netloc timing_acquisition_8_0_DETECTION_SIGNAL_DETECTED 1 4 6 1750 130 NJ 130 NJ 130 NJ 130 NJ 130 N
preplace netloc timing_acquisition_8_0_DETECTION_STROBE 1 4 1 1810 140n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_I 1 4 1 1800 220n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_Q 1 4 1 1780 240n
preplace netloc timing_acquisition_8_0_DETECTION_XCORR 1 4 6 1820 190 NJ 190 NJ 190 NJ 190 NJ 190 5260J
preplace netloc deinterleaver_0_DEINTERLEAVER_QPSK 1 9 1 5210 460n
preplace netloc deinterleaver_0_DEINTERLEAVER_16QAM 1 9 1 5200 480n
levelinfo -pg 1 0 200 550 960 1480 2100 2850 3690 4430 4970 5680 5980
pagesize -pg 1 -db -bbox -sgen -250 0 6240 1050
"
}
0
