

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Wed Dec  8 22:36:55 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        Project_DFT_1024
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+----------+-----+
    |       Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |          |          |     |
    |       & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ dft               |     -|  2.17|     1026|  1.026e+04|         -|     1027|     -|        no|     -|   -|  13 (~0%)|  51 (~0%)|    -|
    | o VITIS_LOOP_45_3  |     -|  7.30|     1024|  1.024e+04|         1|        1|  1024|       yes|     -|   -|         -|         -|    -|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| sample_imag_address0 | 10       |
| sample_imag_d0       | 32       |
| sample_real_address0 | 10       |
| sample_real_d0       | 32       |
| sample_temp_address0 | 10       |
| sample_temp_address1 | 10       |
| sample_temp_d0       | 32       |
| sample_temp_d1       | 32       |
| sample_temp_q0       | 32       |
| sample_temp_q1       | 32       |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| sample_real | out       | float*   |
| sample_imag | out       | float*   |
| sample_temp | unused    | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Name              | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| sample_real | sample_real_address0 | port    | offset   |
| sample_real | sample_real_ce0      | port    |          |
| sample_real | sample_real_we0      | port    |          |
| sample_real | sample_real_d0       | port    |          |
| sample_imag | sample_imag_address0 | port    | offset   |
| sample_imag | sample_imag_ce0      | port    |          |
| sample_imag | sample_imag_we0      | port    |          |
| sample_imag | sample_imag_d0       | port    |          |
| sample_temp | sample_temp_address0 | port    | offset   |
| sample_temp | sample_temp_ce0      | port    |          |
| sample_temp | sample_temp_we0      | port    |          |
| sample_temp | sample_temp_d0       | port    |          |
| sample_temp | sample_temp_q0       | port    |          |
| sample_temp | sample_temp_address1 | port    | offset   |
| sample_temp | sample_temp_ce1      | port    |          |
| sample_temp | sample_temp_we1      | port    |          |
| sample_temp | sample_temp_d1       | port    |          |
| sample_temp | sample_temp_q1       | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================

