; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_leaky_relu_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %6 = shl i32 %5, 8, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = shl i32 %7, 1, !dbg !12
  %9 = and i32 %8, 254, !dbg !12
  %10 = or disjoint i32 %6, %9, !dbg !13
  %11 = or disjoint i32 %10, 1, !dbg !13
  %12 = icmp slt i32 %10, 1024, !dbg !14
  %.frozen = freeze i32 %10, !dbg !15
  %13 = sdiv i32 %.frozen, 8, !dbg !15
  %14 = mul i32 %13, 8, !dbg !16
  %.decomposed = sub i32 %.frozen, %14, !dbg !16
  %15 = sdiv i32 %10, 64, !dbg !17
  %16 = srem i32 %15, 4, !dbg !18
  %17 = insertelement <2 x i32> poison, i32 %11, i64 0, !dbg !16
  %18 = insertelement <2 x i32> %17, i32 %13, i64 1, !dbg !16
  %19 = srem <2 x i32> %18, splat (i32 8), !dbg !16
  %20 = trunc nsw <2 x i32> %19 to <2 x i8>, !dbg !19
  %21 = extractelement <2 x i8> %20, i64 1, !dbg !20
  %22 = sdiv i8 %21, 2, !dbg !20
  %.sext = sext i8 %22 to i32, !dbg !20
  %23 = srem <2 x i8> %20, splat (i8 2), !dbg !19
  %24 = insertelement <4 x i32> poison, i32 %.sext, i64 0, !dbg !21
  %25 = insertelement <4 x i32> %24, i32 %15, i64 1, !dbg !21
  %26 = sext <2 x i8> %23 to <2 x i32>, !dbg !21
  %27 = shufflevector <2 x i32> %26, <2 x i32> poison, <4 x i32> <i32 0, i32 1, i32 poison, i32 poison>, !dbg !21
  %28 = shufflevector <4 x i32> %25, <4 x i32> %27, <4 x i32> <i32 0, i32 1, i32 4, i32 5>, !dbg !21
  %29 = shl nsw <4 x i32> %28, <i32 2, i32 6, i32 4, i32 5>, !dbg !21
  %.lhs.trunc7 = trunc nsw i32 %.decomposed to i8, !dbg !22
  %30 = ashr exact i8 %.lhs.trunc7, 1, !dbg !22
  %.sext8 = sext i8 %30 to i32, !dbg !22
  %31 = extractelement <2 x i8> %20, i64 0, !dbg !22
  %32 = sdiv i8 %31, 2, !dbg !22
  %.sext10 = sext i8 %32 to i32, !dbg !22
  %shift = shufflevector <4 x i32> %29, <4 x i32> poison, <4 x i32> <i32 poison, i32 3, i32 poison, i32 poison>, !dbg !23
  %33 = add <4 x i32> %shift, %29, !dbg !23
  %34 = extractelement <4 x i32> %33, i64 1, !dbg !23
  %35 = add i32 %34, %.sext8, !dbg !24
  %36 = extractelement <4 x i32> %29, i64 0, !dbg !25
  %37 = add i32 %35, %36, !dbg !25
  %38 = tail call i32 @llvm.vector.reduce.add.v4i32(<4 x i32> %29), !dbg !25
  %op.rdx = add i32 %38, %.sext10, !dbg !23
  %39 = sext i32 %37 to i64, !dbg !26
  %40 = getelementptr float, ptr addrspace(1) %0, i64 %39, !dbg !26
  %41 = sext i32 %op.rdx to i64, !dbg !26
  %42 = getelementptr float, ptr addrspace(1) %0, i64 %41, !dbg !26
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %40, i1 %12) #2, !dbg !27
  %44 = bitcast i32 %43 to float, !dbg !27
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %42, i1 %12) #2, !dbg !27
  %46 = bitcast i32 %45 to float, !dbg !27
  %47 = extractelement <2 x i8> %23, i64 1, !dbg !28
  %48 = sext i8 %47 to i32, !dbg !28
  %49 = shl nsw i32 %48, 1, !dbg !28
  %50 = shl nsw i32 %16, 2, !dbg !29
  %51 = add nsw i32 %49, %50, !dbg !30
  %52 = extractelement <2 x i8> %23, i64 0, !dbg !31
  %53 = sext i8 %52 to i32, !dbg !31
  %54 = add nsw i32 %51, %53, !dbg !31
  %55 = sext i32 %51 to i64, !dbg !32
  %56 = getelementptr float, ptr addrspace(1) %1, i64 %55, !dbg !32
  %57 = sext i32 %54 to i64, !dbg !32
  %58 = getelementptr float, ptr addrspace(1) %1, i64 %57, !dbg !32
  %59 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %56, i1 %12) #2, !dbg !33
  %60 = bitcast i32 %59 to float, !dbg !33
  %61 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %58, i1 %12) #2, !dbg !33
  %62 = bitcast i32 %61 to float, !dbg !33
  %63 = fadd float %44, %60, !dbg !34
  %64 = fadd float %46, %62, !dbg !34
  %65 = fcmp ogt float %63, 0.000000e+00, !dbg !35
  %66 = fcmp ogt float %64, 0.000000e+00, !dbg !35
  %67 = fmul float %63, 0x3F847AE140000000, !dbg !36
  %68 = fmul float %64, 0x3F847AE140000000, !dbg !36
  %69 = select i1 %65, float %63, float %67, !dbg !37
  %70 = select i1 %66, float %64, float %68, !dbg !37
  %71 = sext i32 %10 to i64, !dbg !38
  %72 = getelementptr float, ptr addrspace(1) %2, i64 %71, !dbg !38
  %73 = bitcast float %69 to i32, !dbg !39
  %74 = bitcast float %70 to i32, !dbg !39
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %73, i32 %74, ptr addrspace(1) %72, i1 %12) #2, !dbg !39
  ret void, !dbg !40
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.vector.reduce.add.v4i32(<4 x i32>) #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cjiwfb553g7acjbw4s5onkax7q4ha7m44rx2drnd72kbywjhm432.py", directory: "inductor_cache/ji")
!4 = !{ptr @triton_poi_fused_leaky_relu_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_leaky_relu_0, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_leaky_relu_0", linkageName: "triton_poi_fused_leaky_relu_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 21, scope: !7)
!16 = !DILocation(line: 24, column: 19, scope: !7)
!17 = !DILocation(line: 26, column: 19, scope: !7)
!18 = !DILocation(line: 27, column: 27, scope: !7)
!19 = !DILocation(line: 29, column: 54, scope: !7)
!20 = !DILocation(line: 29, column: 39, scope: !7)
!21 = !DILocation(line: 29, column: 33, scope: !7)
!22 = !DILocation(line: 29, column: 91, scope: !7)
!23 = !DILocation(line: 29, column: 60, scope: !7)
!24 = !DILocation(line: 29, column: 76, scope: !7)
!25 = !DILocation(line: 29, column: 85, scope: !7)
!26 = !DILocation(line: 29, column: 30, scope: !7)
!27 = !DILocation(line: 29, column: 96, scope: !7)
!28 = !DILocation(line: 30, column: 34, scope: !7)
!29 = !DILocation(line: 30, column: 47, scope: !7)
!30 = !DILocation(line: 30, column: 45, scope: !7)
!31 = !DILocation(line: 30, column: 54, scope: !7)
!32 = !DILocation(line: 30, column: 30, scope: !7)
!33 = !DILocation(line: 30, column: 65, scope: !7)
!34 = !DILocation(line: 31, column: 18, scope: !7)
!35 = !DILocation(line: 33, column: 18, scope: !7)
!36 = !DILocation(line: 35, column: 18, scope: !7)
!37 = !DILocation(line: 36, column: 32, scope: !7)
!38 = !DILocation(line: 37, column: 25, scope: !7)
!39 = !DILocation(line: 37, column: 36, scope: !7)
!40 = !DILocation(line: 37, column: 4, scope: !7)
