{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 01 17:12:58 2018 " "Info: Processing started: Mon Jan 01 17:12:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_DSC -c CPU_DSC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_DSC -c CPU_DSC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_M\$latch " "Warning: Node \"ALU_M\$latch\" is a latch" {  } { { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 46 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_L\$latch " "Warning: Node \"ALU_L\$latch\" is a latch" {  } { { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 46 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "IR\[7\] " "Info: Assuming node \"IR\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "IR\[4\] " "Info: Assuming node \"IR\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "IR\[6\] " "Info: Assuming node \"IR\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "IR\[5\] " "Info: Assuming node \"IR\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Equal1~0 " "Info: Detected gated clock \"Equal1~0\" as buffer" {  } { { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 102 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ALU_L\$latch IR\[0\] IR\[7\] 7.786 ns register " "Info: tsu for register \"ALU_L\$latch\" (data pin = \"IR\[0\]\", clock pin = \"IR\[7\]\") is 7.786 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.611 ns + Longest pin register " "Info: + Longest pin to register delay is 9.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IR\[0\] 1 PIN PIN_43 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_43; Fanout = 2; PIN Node = 'IR\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.700 ns) + CELL(0.442 ns) 9.611 ns ALU_L\$latch 2 REG LC_X34_Y7_N2 1 " "Info: 2: + IC(7.700 ns) + CELL(0.442 ns) = 9.611 ns; Loc. = LC_X34_Y7_N2; Fanout = 1; REG Node = 'ALU_L\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.142 ns" { IR[0] ALU_L$latch } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 19.88 % ) " "Info: Total cell delay = 1.911 ns ( 19.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.700 ns ( 80.12 % ) " "Info: Total interconnect delay = 7.700 ns ( 80.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.611 ns" { IR[0] ALU_L$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.611 ns" { IR[0] {} IR[0]~out0 {} ALU_L$latch {} } { 0.000ns 0.000ns 7.700ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.853 ns + " "Info: + Micro setup delay of destination is 0.853 ns" {  } { { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 46 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR\[7\] destination 2.678 ns - Shortest register " "Info: - Shortest clock path from clock \"IR\[7\]\" to destination register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IR\[7\] 1 CLK PIN_138 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_138; Fanout = 3; CLK Node = 'IR\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.114 ns) 2.382 ns Equal1~0 2 COMB LC_X34_Y7_N1 2 " "Info: 2: + IC(0.799 ns) + CELL(0.114 ns) = 2.382 ns; Loc. = LC_X34_Y7_N1; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { IR[7] Equal1~0 } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.678 ns ALU_L\$latch 3 REG LC_X34_Y7_N2 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 2.678 ns; Loc. = LC_X34_Y7_N2; Fanout = 1; REG Node = 'ALU_L\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Equal1~0 ALU_L$latch } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 63.37 % ) " "Info: Total cell delay = 1.697 ns ( 63.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 36.63 % ) " "Info: Total interconnect delay = 0.981 ns ( 36.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { IR[7] Equal1~0 ALU_L$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { IR[7] {} IR[7]~out0 {} Equal1~0 {} ALU_L$latch {} } { 0.000ns 0.000ns 0.799ns 0.182ns } { 0.000ns 1.469ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.611 ns" { IR[0] ALU_L$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.611 ns" { IR[0] {} IR[0]~out0 {} ALU_L$latch {} } { 0.000ns 0.000ns 7.700ns } { 0.000ns 1.469ns 0.442ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { IR[7] Equal1~0 ALU_L$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { IR[7] {} IR[7]~out0 {} Equal1~0 {} ALU_L$latch {} } { 0.000ns 0.000ns 0.799ns 0.182ns } { 0.000ns 1.469ns 0.114ns 0.114ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "IR\[6\] ALU_L ALU_L\$latch 8.720 ns register " "Info: tco from clock \"IR\[6\]\" to destination pin \"ALU_L\" through register \"ALU_L\$latch\" is 8.720 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR\[6\] source 3.850 ns + Longest register " "Info: + Longest clock path from clock \"IR\[6\]\" to source register is 3.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IR\[6\] 1 CLK PIN_128 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_128; Fanout = 3; CLK Node = 'IR\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.442 ns) 3.554 ns Equal1~0 2 COMB LC_X34_Y7_N1 2 " "Info: 2: + IC(1.643 ns) + CELL(0.442 ns) = 3.554 ns; Loc. = LC_X34_Y7_N1; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.085 ns" { IR[6] Equal1~0 } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.850 ns ALU_L\$latch 3 REG LC_X34_Y7_N2 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 3.850 ns; Loc. = LC_X34_Y7_N2; Fanout = 1; REG Node = 'ALU_L\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Equal1~0 ALU_L$latch } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.025 ns ( 52.60 % ) " "Info: Total cell delay = 2.025 ns ( 52.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.825 ns ( 47.40 % ) " "Info: Total interconnect delay = 1.825 ns ( 47.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.850 ns" { IR[6] Equal1~0 ALU_L$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.850 ns" { IR[6] {} IR[6]~out0 {} Equal1~0 {} ALU_L$latch {} } { 0.000ns 0.000ns 1.643ns 0.182ns } { 0.000ns 1.469ns 0.442ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 46 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.870 ns + Longest register pin " "Info: + Longest register to pin delay is 4.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU_L\$latch 1 REG LC_X34_Y7_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X34_Y7_N2; Fanout = 1; REG Node = 'ALU_L\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_L$latch } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.762 ns) + CELL(2.108 ns) 4.870 ns ALU_L 2 PIN PIN_184 0 " "Info: 2: + IC(2.762 ns) + CELL(2.108 ns) = 4.870 ns; Loc. = PIN_184; Fanout = 0; PIN Node = 'ALU_L'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.870 ns" { ALU_L$latch ALU_L } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 43.29 % ) " "Info: Total cell delay = 2.108 ns ( 43.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.762 ns ( 56.71 % ) " "Info: Total interconnect delay = 2.762 ns ( 56.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.870 ns" { ALU_L$latch ALU_L } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.870 ns" { ALU_L$latch {} ALU_L {} } { 0.000ns 2.762ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.850 ns" { IR[6] Equal1~0 ALU_L$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.850 ns" { IR[6] {} IR[6]~out0 {} Equal1~0 {} ALU_L$latch {} } { 0.000ns 0.000ns 1.643ns 0.182ns } { 0.000ns 1.469ns 0.442ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.870 ns" { ALU_L$latch ALU_L } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.870 ns" { ALU_L$latch {} ALU_L {} } { 0.000ns 2.762ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "MOVC JSQ_INC 18.278 ns Longest " "Info: Longest tpd from source pin \"MOVC\" to destination pin \"JSQ_INC\" is 18.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns MOVC 1 PIN PIN_118 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_118; Fanout = 2; PIN Node = 'MOVC'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOVC } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.448 ns) + CELL(0.442 ns) 7.365 ns REGFILE_WE~6 2 COMB LC_X34_Y6_N2 1 " "Info: 2: + IC(5.448 ns) + CELL(0.442 ns) = 7.365 ns; Loc. = LC_X34_Y6_N2; Fanout = 1; COMB Node = 'REGFILE_WE~6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.890 ns" { MOVC REGFILE_WE~6 } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.442 ns) 8.985 ns REGFILE_WE~7 3 COMB LC_X34_Y7_N9 1 " "Info: 3: + IC(1.178 ns) + CELL(0.442 ns) = 8.985 ns; Loc. = LC_X34_Y7_N9; Fanout = 1; COMB Node = 'REGFILE_WE~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { REGFILE_WE~6 REGFILE_WE~7 } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.590 ns) 10.007 ns REGFILE_WE~8 4 COMB LC_X34_Y7_N4 4 " "Info: 4: + IC(0.432 ns) + CELL(0.590 ns) = 10.007 ns; Loc. = LC_X34_Y7_N4; Fanout = 4; COMB Node = 'REGFILE_WE~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { REGFILE_WE~7 REGFILE_WE~8 } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.147 ns) + CELL(2.124 ns) 18.278 ns JSQ_INC 5 PIN PIN_38 0 " "Info: 5: + IC(6.147 ns) + CELL(2.124 ns) = 18.278 ns; Loc. = PIN_38; Fanout = 0; PIN Node = 'JSQ_INC'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.271 ns" { REGFILE_WE~8 JSQ_INC } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.073 ns ( 27.75 % ) " "Info: Total cell delay = 5.073 ns ( 27.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.205 ns ( 72.25 % ) " "Info: Total interconnect delay = 13.205 ns ( 72.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "18.278 ns" { MOVC REGFILE_WE~6 REGFILE_WE~7 REGFILE_WE~8 JSQ_INC } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "18.278 ns" { MOVC {} MOVC~out0 {} REGFILE_WE~6 {} REGFILE_WE~7 {} REGFILE_WE~8 {} JSQ_INC {} } { 0.000ns 0.000ns 5.448ns 1.178ns 0.432ns 6.147ns } { 0.000ns 1.475ns 0.442ns 0.442ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ALU_L\$latch IR\[0\] IR\[6\] -5.761 ns register " "Info: th for register \"ALU_L\$latch\" (data pin = \"IR\[0\]\", clock pin = \"IR\[6\]\") is -5.761 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR\[6\] destination 3.850 ns + Longest register " "Info: + Longest clock path from clock \"IR\[6\]\" to destination register is 3.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IR\[6\] 1 CLK PIN_128 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_128; Fanout = 3; CLK Node = 'IR\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.442 ns) 3.554 ns Equal1~0 2 COMB LC_X34_Y7_N1 2 " "Info: 2: + IC(1.643 ns) + CELL(0.442 ns) = 3.554 ns; Loc. = LC_X34_Y7_N1; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.085 ns" { IR[6] Equal1~0 } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.850 ns ALU_L\$latch 3 REG LC_X34_Y7_N2 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 3.850 ns; Loc. = LC_X34_Y7_N2; Fanout = 1; REG Node = 'ALU_L\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Equal1~0 ALU_L$latch } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.025 ns ( 52.60 % ) " "Info: Total cell delay = 2.025 ns ( 52.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.825 ns ( 47.40 % ) " "Info: Total interconnect delay = 1.825 ns ( 47.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.850 ns" { IR[6] Equal1~0 ALU_L$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.850 ns" { IR[6] {} IR[6]~out0 {} Equal1~0 {} ALU_L$latch {} } { 0.000ns 0.000ns 1.643ns 0.182ns } { 0.000ns 1.469ns 0.442ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 46 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.611 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IR\[0\] 1 PIN PIN_43 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_43; Fanout = 2; PIN Node = 'IR\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.700 ns) + CELL(0.442 ns) 9.611 ns ALU_L\$latch 2 REG LC_X34_Y7_N2 1 " "Info: 2: + IC(7.700 ns) + CELL(0.442 ns) = 9.611 ns; Loc. = LC_X34_Y7_N2; Fanout = 1; REG Node = 'ALU_L\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.142 ns" { IR[0] ALU_L$latch } "NODE_NAME" } } { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/CPU_DSC/CPU_DSC.vhd" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 19.88 % ) " "Info: Total cell delay = 1.911 ns ( 19.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.700 ns ( 80.12 % ) " "Info: Total interconnect delay = 7.700 ns ( 80.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.611 ns" { IR[0] ALU_L$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.611 ns" { IR[0] {} IR[0]~out0 {} ALU_L$latch {} } { 0.000ns 0.000ns 7.700ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.850 ns" { IR[6] Equal1~0 ALU_L$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.850 ns" { IR[6] {} IR[6]~out0 {} Equal1~0 {} ALU_L$latch {} } { 0.000ns 0.000ns 1.643ns 0.182ns } { 0.000ns 1.469ns 0.442ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.611 ns" { IR[0] ALU_L$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.611 ns" { IR[0] {} IR[0]~out0 {} ALU_L$latch {} } { 0.000ns 0.000ns 7.700ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 01 17:12:58 2018 " "Info: Processing ended: Mon Jan 01 17:12:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
