{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624393115329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624393115329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 22 15:18:35 2021 " "Processing started: Tue Jun 22 15:18:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624393115329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393115329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p3 -c p3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p3 -c p3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393115330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624393115579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624393115579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos/p_3/upcount/upcount.sv 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos/p_3/upcount/upcount.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/p_3/upcount/upcount.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624393122340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos/p_3/regn #/regn.sv 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos/p_3/regn #/regn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "../regn #/regn.sv" "" { Text "X:/proyectos/p_3/regn #/regn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624393122347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos/p_3/multip/multip.sv 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos/p_3/multip/multip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multip " "Found entity 1: multip" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624393122348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos/p_3/dec3to8/dec3to8.sv 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos/p_3/dec3to8/dec3to8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "../dec3to8/dec3to8.sv" "" { Text "X:/proyectos/p_3/dec3to8/dec3to8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624393122350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos/p_3/addsub/addsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos/p_3/addsub/addsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "../AddSub/AddSub.sv" "" { Text "X:/proyectos/p_3/AddSub/AddSub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624393122351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p3.sv 1 1 " "Found 1 design units, including 1 entities, in source file p3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p3 " "Found entity 1: p3" {  } { { "p3.sv" "" { Text "X:/proyectos/p_3/p3/p3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624393122353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122353 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "p3.sv(99) " "Verilog HDL Instantiation warning at p3.sv(99): instance has no name" {  } { { "p3.sv" "" { Text "X:/proyectos/p_3/p3/p3.sv" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1624393122353 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p3 " "Elaborating entity \"p3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624393122376 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Run p3.sv(40) " "Verilog HDL Always Construct warning at p3.sv(40): variable \"Run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "p3.sv" "" { Text "X:/proyectos/p_3/p3/p3.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624393122377 "|p3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "p3.sv(45) " "Verilog HDL Case Statement warning at p3.sv(45): incomplete case statement has no default case item" {  } { { "p3.sv" "" { Text "X:/proyectos/p_3/p3/p3.sv" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1624393122377 "|p3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "p3.sv(67) " "Verilog HDL Case Statement warning at p3.sv(67): incomplete case statement has no default case item" {  } { { "p3.sv" "" { Text "X:/proyectos/p_3/p3/p3.sv" 67 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1624393122378 "|p3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "p3.sv(37) " "Verilog HDL Case Statement warning at p3.sv(37): incomplete case statement has no default case item" {  } { { "p3.sv" "" { Text "X:/proyectos/p_3/p3/p3.sv" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1624393122378 "|p3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount upcount:Tstep " "Elaborating entity \"upcount\" for hierarchy \"upcount:Tstep\"" {  } { { "p3.sv" "Tstep" { Text "X:/proyectos/p_3/p3/p3.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624393122389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "p3.sv" "decX" { Text "X:/proyectos/p_3/p3/p3.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624393122394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_IR " "Elaborating entity \"regn\" for hierarchy \"regn:reg_IR\"" {  } { { "p3.sv" "reg_IR" { Text "X:/proyectos/p_3/p3/p3.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624393122398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "p3.sv" "reg_0" { Text "X:/proyectos/p_3/p3/p3.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624393122403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub AddSub:SR " "Elaborating entity \"AddSub\" for hierarchy \"AddSub:SR\"" {  } { { "p3.sv" "SR" { Text "X:/proyectos/p_3/p3/p3.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624393122409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multip multip:comb_129 " "Elaborating entity \"multip\" for hierarchy \"multip:comb_129\"" {  } { { "p3.sv" "comb_129" { Text "X:/proyectos/p_3/p3/p3.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624393122414 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 multip.sv(11) " "Verilog HDL Always Construct warning at multip.sv(11): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624393122415 "|p3|multip:comb_129"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 multip.sv(12) " "Verilog HDL Always Construct warning at multip.sv(12): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624393122415 "|p3|multip:comb_129"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 multip.sv(13) " "Verilog HDL Always Construct warning at multip.sv(13): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624393122415 "|p3|multip:comb_129"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 multip.sv(14) " "Verilog HDL Always Construct warning at multip.sv(14): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624393122415 "|p3|multip:comb_129"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 multip.sv(15) " "Verilog HDL Always Construct warning at multip.sv(15): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624393122415 "|p3|multip:comb_129"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 multip.sv(16) " "Verilog HDL Always Construct warning at multip.sv(16): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624393122415 "|p3|multip:comb_129"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 multip.sv(17) " "Verilog HDL Always Construct warning at multip.sv(17): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624393122415 "|p3|multip:comb_129"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 multip.sv(18) " "Verilog HDL Always Construct warning at multip.sv(18): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624393122415 "|p3|multip:comb_129"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "multip.sv(10) " "Verilog HDL Case Statement warning at multip.sv(10): incomplete case statement has no default case item" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1624393122415 "|p3|multip:comb_129"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multip.sv(10) " "Verilog HDL Case Statement information at multip.sv(10): all case item expressions in this case statement are onehot" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624393122415 "|p3|multip:comb_129"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gout multip.sv(20) " "Verilog HDL Always Construct warning at multip.sv(20): variable \"Gout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624393122416 "|p3|multip:comb_129"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G multip.sv(21) " "Verilog HDL Always Construct warning at multip.sv(21): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624393122416 "|p3|multip:comb_129"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DINout multip.sv(23) " "Verilog HDL Always Construct warning at multip.sv(23): variable \"DINout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624393122416 "|p3|multip:comb_129"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN multip.sv(24) " "Verilog HDL Always Construct warning at multip.sv(24): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624393122416 "|p3|multip:comb_129"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Bus multip.sv(9) " "Verilog HDL Always Construct warning at multip.sv(9): inferring latch(es) for variable \"Bus\", which holds its previous value in one or more paths through the always construct" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624393122417 "|p3|multip:comb_129"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[0\] multip.sv(23) " "Inferred latch for \"Bus\[0\]\" at multip.sv(23)" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122418 "|p3|multip:comb_129"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[1\] multip.sv(23) " "Inferred latch for \"Bus\[1\]\" at multip.sv(23)" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122418 "|p3|multip:comb_129"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[2\] multip.sv(23) " "Inferred latch for \"Bus\[2\]\" at multip.sv(23)" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122418 "|p3|multip:comb_129"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[3\] multip.sv(23) " "Inferred latch for \"Bus\[3\]\" at multip.sv(23)" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122418 "|p3|multip:comb_129"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[4\] multip.sv(23) " "Inferred latch for \"Bus\[4\]\" at multip.sv(23)" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122418 "|p3|multip:comb_129"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[5\] multip.sv(23) " "Inferred latch for \"Bus\[5\]\" at multip.sv(23)" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122418 "|p3|multip:comb_129"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[6\] multip.sv(23) " "Inferred latch for \"Bus\[6\]\" at multip.sv(23)" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122418 "|p3|multip:comb_129"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[7\] multip.sv(23) " "Inferred latch for \"Bus\[7\]\" at multip.sv(23)" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122418 "|p3|multip:comb_129"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[8\] multip.sv(23) " "Inferred latch for \"Bus\[8\]\" at multip.sv(23)" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122418 "|p3|multip:comb_129"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[9\] multip.sv(23) " "Inferred latch for \"Bus\[9\]\" at multip.sv(23)" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122418 "|p3|multip:comb_129"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[10\] multip.sv(23) " "Inferred latch for \"Bus\[10\]\" at multip.sv(23)" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122418 "|p3|multip:comb_129"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[11\] multip.sv(23) " "Inferred latch for \"Bus\[11\]\" at multip.sv(23)" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122419 "|p3|multip:comb_129"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[12\] multip.sv(23) " "Inferred latch for \"Bus\[12\]\" at multip.sv(23)" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122419 "|p3|multip:comb_129"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[13\] multip.sv(23) " "Inferred latch for \"Bus\[13\]\" at multip.sv(23)" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122419 "|p3|multip:comb_129"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[14\] multip.sv(23) " "Inferred latch for \"Bus\[14\]\" at multip.sv(23)" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122419 "|p3|multip:comb_129"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[15\] multip.sv(23) " "Inferred latch for \"Bus\[15\]\" at multip.sv(23)" {  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393122419 "|p3|multip:comb_129"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multip:comb_129\|Bus\[0\] " "Latch multip:comb_129\|Bus\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[1\]" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/p_3/upcount/upcount.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624393122839 ""}  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624393122839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multip:comb_129\|Bus\[1\] " "Latch multip:comb_129\|Bus\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[0\]" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/p_3/upcount/upcount.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624393122839 ""}  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624393122839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multip:comb_129\|Bus\[2\] " "Latch multip:comb_129\|Bus\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[1\]" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/p_3/upcount/upcount.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624393122839 ""}  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624393122839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multip:comb_129\|Bus\[3\] " "Latch multip:comb_129\|Bus\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[0\]" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/p_3/upcount/upcount.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624393122839 ""}  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624393122839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multip:comb_129\|Bus\[4\] " "Latch multip:comb_129\|Bus\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[1\]" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/p_3/upcount/upcount.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624393122839 ""}  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624393122839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multip:comb_129\|Bus\[5\] " "Latch multip:comb_129\|Bus\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[0\]" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/p_3/upcount/upcount.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624393122839 ""}  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624393122839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multip:comb_129\|Bus\[6\] " "Latch multip:comb_129\|Bus\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[1\]" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/p_3/upcount/upcount.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624393122839 ""}  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624393122839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multip:comb_129\|Bus\[7\] " "Latch multip:comb_129\|Bus\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[0\]" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/p_3/upcount/upcount.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624393122839 ""}  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624393122839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multip:comb_129\|Bus\[8\] " "Latch multip:comb_129\|Bus\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[1\]" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/p_3/upcount/upcount.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624393122839 ""}  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624393122839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multip:comb_129\|Bus\[9\] " "Latch multip:comb_129\|Bus\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[0\]" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/p_3/upcount/upcount.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624393122840 ""}  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624393122840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multip:comb_129\|Bus\[10\] " "Latch multip:comb_129\|Bus\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[1\]" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/p_3/upcount/upcount.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624393122840 ""}  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624393122840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multip:comb_129\|Bus\[11\] " "Latch multip:comb_129\|Bus\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[0\]" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/p_3/upcount/upcount.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624393122840 ""}  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624393122840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multip:comb_129\|Bus\[12\] " "Latch multip:comb_129\|Bus\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[1\]" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/p_3/upcount/upcount.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624393122840 ""}  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624393122840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multip:comb_129\|Bus\[13\] " "Latch multip:comb_129\|Bus\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[0\]" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/p_3/upcount/upcount.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624393122840 ""}  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624393122840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multip:comb_129\|Bus\[14\] " "Latch multip:comb_129\|Bus\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[1\]" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/p_3/upcount/upcount.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624393122840 ""}  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624393122840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multip:comb_129\|Bus\[15\] " "Latch multip:comb_129\|Bus\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal upcount:Tstep\|Q\[0\]" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/p_3/upcount/upcount.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624393122840 ""}  } { { "../multip/multip.sv" "" { Text "X:/proyectos/p_3/multip/multip.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624393122840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624393123006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624393124787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624393124787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "465 " "Implemented 465 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624393124829 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624393124829 ""} { "Info" "ICUT_CUT_TM_LCELLS" "354 " "Implemented 354 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624393124829 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624393124829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624393124841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 22 15:18:44 2021 " "Processing ended: Tue Jun 22 15:18:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624393124841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624393124841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624393124841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624393124841 ""}
