Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec 18 20:47:36 2024
| Host         : DESKTOP-CFC9RNF running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 13
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 12         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on com_out[0] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on com_out[1] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on com_out[2] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on com_out[3] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on seg_out[0] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on seg_out[1] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on seg_out[2] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on seg_out[3] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on seg_out[4] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on seg_out[5] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on seg_out[6] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on seg_out[7] relative to clock(s) clk_pl_0
Related violations: <none>


