Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Sep 15 13:38:10 2023
| Host         : DESKTOP-B5G40IL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Proto_timing_summary_routed.rpt -pb Proto_timing_summary_routed.pb -rpx Proto_timing_summary_routed.rpx -warn_on_violation
| Design       : Proto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           
XDCH-2     Warning   Same min and max delay values on IO port                                                               35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.570        0.000                      0                  607        0.167        0.000                      0                  607        3.000        0.000                       0                   308  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)               Period(ns)      Frequency(MHz)
-----        ------------               ----------      --------------
sys_clk_pin  {0.000 5.000}              10.000          100.000         
  CLKFBIN    {0.000 5.000}              10.000          100.000         
  CLKOUT_48  {0.000 10.417}             20.833          48.000          
uart_clk     {0.000 52083.498}          104166.997      0.010           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                       8.751        0.000                       0                     2  
  CLKOUT_48         0.570        0.000                      0                  605        0.167        0.000                      0                  605        9.917        0.000                       0                   305  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT_48          CLKOUT_48               17.000        0.000                      0                    2        0.972        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        uart_clk      CLKOUT_48     
(none)        CLKOUT_48     uart_clk      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT_48
  To Clock:  CLKOUT_48

Setup :            0  Failing Endpoints,  Worst Slack        0.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        20.176ns  (logic 8.156ns (40.425%)  route 12.020ns (59.575%))
  Logic Levels:           28  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 26.589 - 20.833 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.558     6.109    bldcUart/clk_48mhz
    SLICE_X54Y20         FDRE                                         r  bldcUart/setData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.518     6.627 f  bldcUart/setData_reg[1]/Q
                         net (fo=124, routed)         1.128     7.755    bldcUart/setData[1]
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.879 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=10, routed)          0.838     8.717    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.150     8.867 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=85, routed)          0.966     9.833    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X51Y22         LUT3 (Prop_lut3_I2_O)        0.348    10.181 r  bldcUart/msgBuffer[2][1]_i_188/O
                         net (fo=3, routed)           0.839    11.020    bldcUart/msgBuffer[2][1]_i_188_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.418 r  bldcUart/msgBuffer_reg[2][1]_i_290/CO[3]
                         net (fo=1, routed)           0.000    11.418    bldcUart/msgBuffer_reg[2][1]_i_290_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.752 r  bldcUart/msgBuffer_reg[2][1]_i_261/O[1]
                         net (fo=2, routed)           0.740    12.492    bldcUart/msgBuffer_reg[2][1]_i_261_n_6
    SLICE_X52Y21         LUT3 (Prop_lut3_I1_O)        0.329    12.821 r  bldcUart/msgBuffer[2][1]_i_301/O
                         net (fo=2, routed)           0.857    13.678    bldcUart/msgBuffer[2][1]_i_301_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I0_O)        0.328    14.006 r  bldcUart/msgBuffer[2][1]_i_305/O
                         net (fo=1, routed)           0.000    14.006    bldcUart/msgBuffer[2][1]_i_305_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.539 r  bldcUart/msgBuffer_reg[2][1]_i_267/CO[3]
                         net (fo=1, routed)           0.000    14.539    bldcUart/msgBuffer_reg[2][1]_i_267_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.656 r  bldcUart/msgBuffer_reg[2][1]_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.656    bldcUart/msgBuffer_reg[2][1]_i_238_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  bldcUart/msgBuffer_reg[2][1]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.773    bldcUart/msgBuffer_reg[2][1]_i_210_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  bldcUart/msgBuffer_reg[2][1]_i_177/CO[3]
                         net (fo=1, routed)           0.009    14.899    bldcUart/msgBuffer_reg[2][1]_i_177_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.138 r  bldcUart/msgBuffer_reg[2][1]_i_164/O[2]
                         net (fo=2, routed)           0.756    15.894    bldcUart/msgBuffer_reg[2][1]_i_164_n_5
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.330    16.224 r  bldcUart/msgBuffer[2][1]_i_153/O
                         net (fo=2, routed)           0.679    16.904    bldcUart/msgBuffer[2][1]_i_153_n_0
    SLICE_X50Y24         LUT4 (Prop_lut4_I3_O)        0.331    17.235 r  bldcUart/msgBuffer[2][1]_i_157/O
                         net (fo=1, routed)           0.000    17.235    bldcUart/msgBuffer[2][1]_i_157_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.611 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.009    17.620    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.943 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.583    18.526    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    19.256 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.457    19.712    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.303    20.015 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    20.015    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.391 r  bldcUart/msgBuffer_reg[2][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.391    bldcUart/msgBuffer_reg[2][1]_i_46_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.610 r  bldcUart/msgBuffer_reg[2][1]_i_47/O[0]
                         net (fo=299, routed)         0.932    21.543    bldcUart/msgBuffer_reg[2][1]_i_47_n_7
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.295    21.838 r  bldcUart/msgBuffer[2][1]_i_120/O
                         net (fo=4, routed)           1.013    22.851    bldcUart/msgBuffer[2][1]_i_120_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.358 r  bldcUart/msgBuffer_reg[2][2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.358    bldcUart/msgBuffer_reg[2][2]_i_70_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.472 r  bldcUart/msgBuffer_reg[2][2]_i_40/CO[3]
                         net (fo=1, routed)           0.009    23.481    bldcUart/msgBuffer_reg[2][2]_i_40_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.595 r  bldcUart/msgBuffer_reg[2][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.595    bldcUart/msgBuffer_reg[2][2]_i_11_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.709 f  bldcUart/msgBuffer_reg[2][2]_i_5/CO[3]
                         net (fo=3, routed)           1.314    25.023    bldcUart/p_16_in
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.147 f  bldcUart/msgBuffer[2][2]_i_3/O
                         net (fo=3, routed)           0.588    25.735    bldcUart/msgBuffer[2][2]_i_3_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124    25.859 f  bldcUart/msgBuffer[2][1]_i_3/O
                         net (fo=1, routed)           0.302    26.161    bldcUart/msgBuffer[2][1]_i_3_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.124    26.285 r  bldcUart/msgBuffer[2][1]_i_1/O
                         net (fo=1, routed)           0.000    26.285    bldcUart/msgBuffer[2][1]_i_1_n_0
    SLICE_X44Y28         FDRE                                         r  bldcUart/msgBuffer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.436    26.589    bldcUart/clk_48mhz
    SLICE_X44Y28         FDRE                                         r  bldcUart/msgBuffer_reg[2][1]/C
                         clock pessimism              0.312    26.901    
                         clock uncertainty           -0.075    26.826    
    SLICE_X44Y28         FDRE (Setup_fdre_C_D)        0.029    26.855    bldcUart/msgBuffer_reg[2][1]
  -------------------------------------------------------------------
                         required time                         26.855    
                         arrival time                         -26.285    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        20.130ns  (logic 8.358ns (41.521%)  route 11.772ns (58.479%))
  Logic Levels:           27  (CARRY4=15 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 26.583 - 20.833 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.558     6.109    bldcUart/clk_48mhz
    SLICE_X54Y20         FDRE                                         r  bldcUart/setData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.518     6.627 f  bldcUart/setData_reg[1]/Q
                         net (fo=124, routed)         1.128     7.755    bldcUart/setData[1]
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.879 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=10, routed)          0.838     8.717    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.150     8.867 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=85, routed)          0.966     9.833    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X51Y22         LUT3 (Prop_lut3_I2_O)        0.348    10.181 r  bldcUart/msgBuffer[2][1]_i_188/O
                         net (fo=3, routed)           0.839    11.020    bldcUart/msgBuffer[2][1]_i_188_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.418 r  bldcUart/msgBuffer_reg[2][1]_i_290/CO[3]
                         net (fo=1, routed)           0.000    11.418    bldcUart/msgBuffer_reg[2][1]_i_290_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.752 r  bldcUart/msgBuffer_reg[2][1]_i_261/O[1]
                         net (fo=2, routed)           0.740    12.492    bldcUart/msgBuffer_reg[2][1]_i_261_n_6
    SLICE_X52Y21         LUT3 (Prop_lut3_I1_O)        0.329    12.821 r  bldcUart/msgBuffer[2][1]_i_301/O
                         net (fo=2, routed)           0.857    13.678    bldcUart/msgBuffer[2][1]_i_301_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I0_O)        0.328    14.006 r  bldcUart/msgBuffer[2][1]_i_305/O
                         net (fo=1, routed)           0.000    14.006    bldcUart/msgBuffer[2][1]_i_305_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.539 r  bldcUart/msgBuffer_reg[2][1]_i_267/CO[3]
                         net (fo=1, routed)           0.000    14.539    bldcUart/msgBuffer_reg[2][1]_i_267_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.656 r  bldcUart/msgBuffer_reg[2][1]_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.656    bldcUart/msgBuffer_reg[2][1]_i_238_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  bldcUart/msgBuffer_reg[2][1]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.773    bldcUart/msgBuffer_reg[2][1]_i_210_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  bldcUart/msgBuffer_reg[2][1]_i_177/CO[3]
                         net (fo=1, routed)           0.009    14.899    bldcUart/msgBuffer_reg[2][1]_i_177_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.138 r  bldcUart/msgBuffer_reg[2][1]_i_164/O[2]
                         net (fo=2, routed)           0.756    15.894    bldcUart/msgBuffer_reg[2][1]_i_164_n_5
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.330    16.224 r  bldcUart/msgBuffer[2][1]_i_153/O
                         net (fo=2, routed)           0.679    16.904    bldcUart/msgBuffer[2][1]_i_153_n_0
    SLICE_X50Y24         LUT4 (Prop_lut4_I3_O)        0.331    17.235 r  bldcUart/msgBuffer[2][1]_i_157/O
                         net (fo=1, routed)           0.000    17.235    bldcUart/msgBuffer[2][1]_i_157_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.611 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.009    17.620    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.943 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.583    18.526    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    19.256 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.457    19.712    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.303    20.015 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    20.015    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.270 r  bldcUart/msgBuffer_reg[2][1]_i_46/O[3]
                         net (fo=299, routed)         1.590    21.860    bldcUart/msgBuffer_reg[2][1]_i_46_n_4
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.307    22.167 r  bldcUart/msgBuffer[2][1]_i_124/O
                         net (fo=1, routed)           0.663    22.830    bldcUart/msgBuffer[2][1]_i_124_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    23.467 r  bldcUart/msgBuffer_reg[2][1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.467    bldcUart/msgBuffer_reg[2][1]_i_86_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.584 r  bldcUart/msgBuffer_reg[2][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.584    bldcUart/msgBuffer_reg[2][1]_i_48_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.701 r  bldcUart/msgBuffer_reg[2][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.701    bldcUart/msgBuffer_reg[2][1]_i_17_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.930 r  bldcUart/msgBuffer_reg[2][1]_i_6/CO[2]
                         net (fo=3, routed)           1.188    25.119    bldcUart/p_19_in
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.310    25.429 r  bldcUart/msgBuffer[2][0]_i_5/O
                         net (fo=1, routed)           0.469    25.898    bldcUart/msgBuffer[2][0]_i_5_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I4_O)        0.124    26.022 r  bldcUart/msgBuffer[2][0]_i_3/O
                         net (fo=1, routed)           0.000    26.022    bldcUart/msgBuffer[2][0]_i_3_n_0
    SLICE_X43Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    26.239 r  bldcUart/msgBuffer_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.000    26.239    bldcUart/msgBuffer_reg[2][0]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  bldcUart/msgBuffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.430    26.583    bldcUart/clk_48mhz
    SLICE_X43Y25         FDRE                                         r  bldcUart/msgBuffer_reg[2][0]/C
                         clock pessimism              0.312    26.895    
                         clock uncertainty           -0.075    26.820    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.064    26.884    bldcUart/msgBuffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                         26.884    
                         arrival time                         -26.239    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        20.023ns  (logic 7.913ns (39.519%)  route 12.110ns (60.481%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 26.597 - 20.833 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.558     6.109    bldcUart/clk_48mhz
    SLICE_X54Y20         FDRE                                         r  bldcUart/setData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.518     6.627 r  bldcUart/setData_reg[1]/Q
                         net (fo=124, routed)         1.128     7.755    bldcUart/setData[1]
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.879 f  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=10, routed)          0.838     8.717    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I1_O)        0.124     8.841 f  bldcUart/msgBuffer[4][3]_i_61/O
                         net (fo=65, routed)          1.014     9.855    bldcUart/msgBuffer[4][3]_i_61_n_0
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.979 r  bldcUart/msgBuffer[2][1]_i_213/O
                         net (fo=3, routed)           0.662    10.641    bldcUart/msgBuffer[2][1]_i_213_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.148 r  bldcUart/msgBuffer_reg[4][3]_i_193/CO[3]
                         net (fo=1, routed)           0.009    11.157    bldcUart/msgBuffer_reg[4][3]_i_193_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.491 r  bldcUart/msgBuffer_reg[4][3]_i_172/O[1]
                         net (fo=2, routed)           0.750    12.241    bldcUart/msgBuffer_reg[4][3]_i_172_n_6
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.329    12.570 r  bldcUart/msgBuffer[4][3]_i_235/O
                         net (fo=2, routed)           0.606    13.176    bldcUart/msgBuffer[4][3]_i_235_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I3_O)        0.348    13.524 r  bldcUart/msgBuffer[4][3]_i_239/O
                         net (fo=1, routed)           0.000    13.524    bldcUart/msgBuffer[4][3]_i_239_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.057 r  bldcUart/msgBuffer_reg[4][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.057    bldcUart/msgBuffer_reg[4][3]_i_200_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  bldcUart/msgBuffer_reg[4][3]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.174    bldcUart/msgBuffer_reg[4][3]_i_177_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.291 r  bldcUart/msgBuffer_reg[4][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.291    bldcUart/msgBuffer_reg[4][3]_i_161_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.408 r  bldcUart/msgBuffer_reg[4][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.408    bldcUart/msgBuffer_reg[4][3]_i_145_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.731 f  bldcUart/msgBuffer_reg[4][3]_i_138/O[1]
                         net (fo=9, routed)           0.737    15.468    bldcUart/msgBuffer_reg[4][3]_i_138_n_6
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.306    15.774 r  bldcUart/msgBuffer[4][3]_i_147/O
                         net (fo=2, routed)           0.529    16.303    bldcUart/msgBuffer[4][3]_i_147_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.699 r  bldcUart/msgBuffer_reg[4][3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.699    bldcUart/msgBuffer_reg[4][3]_i_137_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.918 r  bldcUart/msgBuffer_reg[4][3]_i_160/O[0]
                         net (fo=2, routed)           0.555    17.473    bldcUart/msgBuffer_reg[4][3]_i_160_n_7
    SLICE_X53Y31         LUT4 (Prop_lut4_I2_O)        0.295    17.768 r  bldcUart/msgBuffer[4][3]_i_142/O
                         net (fo=1, routed)           0.000    17.768    bldcUart/msgBuffer[4][3]_i_142_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.016 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[2]
                         net (fo=1, routed)           0.443    18.459    bldcUart/msgBuffer_reg[4][3]_i_101_n_5
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.302    18.761 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    18.761    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.341 r  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=227, routed)         0.492    19.832    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.302    20.134 r  bldcUart/msgBuffer[4][3]_i_67/O
                         net (fo=26, routed)          0.679    20.813    bldcUart/msgBuffer[4][3]_i_67_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I1_O)        0.124    20.937 r  bldcUart/msgBuffer[4][3]_i_43/O
                         net (fo=112, routed)         1.082    22.019    bldcUart/msgBuffer[4][3]_i_43_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124    22.143 r  bldcUart/msgBuffer[4][2]_i_155/O
                         net (fo=3, routed)           0.693    22.837    bldcUart/msgBuffer[4][2]_i_155_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.222 r  bldcUart/msgBuffer_reg[4][2]_i_131/CO[3]
                         net (fo=1, routed)           0.000    23.222    bldcUart/msgBuffer_reg[4][2]_i_131_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.336 r  bldcUart/msgBuffer_reg[4][2]_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.336    bldcUart/msgBuffer_reg[4][2]_i_89_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.450 r  bldcUart/msgBuffer_reg[4][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.450    bldcUart/msgBuffer_reg[4][2]_i_49_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.678 r  bldcUart/msgBuffer_reg[4][2]_i_19/CO[2]
                         net (fo=2, routed)           1.036    24.713    bldcUart/p_66_in
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.313    25.026 r  bldcUart/msgBuffer[4][0]_i_3/O
                         net (fo=1, routed)           0.573    25.600    bldcUart/msgBuffer[4][0]_i_3_n_0
    SLICE_X43Y38         LUT5 (Prop_lut5_I2_O)        0.124    25.724 r  bldcUart/msgBuffer[4][0]_i_2/O
                         net (fo=1, routed)           0.285    26.009    bldcUart/msgBuffer[4][0]_i_2_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.124    26.133 r  bldcUart/msgBuffer[4][0]_i_1/O
                         net (fo=1, routed)           0.000    26.133    bldcUart/msgBuffer[4][0]_i_1_n_0
    SLICE_X41Y38         FDRE                                         r  bldcUart/msgBuffer_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.444    26.597    bldcUart/clk_48mhz
    SLICE_X41Y38         FDRE                                         r  bldcUart/msgBuffer_reg[4][0]/C
                         clock pessimism              0.312    26.909    
                         clock uncertainty           -0.075    26.834    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)        0.031    26.865    bldcUart/msgBuffer_reg[4][0]
  -------------------------------------------------------------------
                         required time                         26.865    
                         arrival time                         -26.133    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        19.784ns  (logic 8.032ns (40.599%)  route 11.752ns (59.401%))
  Logic Levels:           27  (CARRY4=16 LUT3=3 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 26.587 - 20.833 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.558     6.109    bldcUart/clk_48mhz
    SLICE_X54Y20         FDRE                                         r  bldcUart/setData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.518     6.627 f  bldcUart/setData_reg[1]/Q
                         net (fo=124, routed)         1.128     7.755    bldcUart/setData[1]
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.879 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=10, routed)          0.838     8.717    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.150     8.867 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=85, routed)          0.966     9.833    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X51Y22         LUT3 (Prop_lut3_I2_O)        0.348    10.181 r  bldcUart/msgBuffer[2][1]_i_188/O
                         net (fo=3, routed)           0.839    11.020    bldcUart/msgBuffer[2][1]_i_188_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.418 r  bldcUart/msgBuffer_reg[2][1]_i_290/CO[3]
                         net (fo=1, routed)           0.000    11.418    bldcUart/msgBuffer_reg[2][1]_i_290_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.752 r  bldcUart/msgBuffer_reg[2][1]_i_261/O[1]
                         net (fo=2, routed)           0.740    12.492    bldcUart/msgBuffer_reg[2][1]_i_261_n_6
    SLICE_X52Y21         LUT3 (Prop_lut3_I1_O)        0.329    12.821 r  bldcUart/msgBuffer[2][1]_i_301/O
                         net (fo=2, routed)           0.857    13.678    bldcUart/msgBuffer[2][1]_i_301_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I0_O)        0.328    14.006 r  bldcUart/msgBuffer[2][1]_i_305/O
                         net (fo=1, routed)           0.000    14.006    bldcUart/msgBuffer[2][1]_i_305_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.539 r  bldcUart/msgBuffer_reg[2][1]_i_267/CO[3]
                         net (fo=1, routed)           0.000    14.539    bldcUart/msgBuffer_reg[2][1]_i_267_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.656 r  bldcUart/msgBuffer_reg[2][1]_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.656    bldcUart/msgBuffer_reg[2][1]_i_238_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  bldcUart/msgBuffer_reg[2][1]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.773    bldcUart/msgBuffer_reg[2][1]_i_210_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  bldcUart/msgBuffer_reg[2][1]_i_177/CO[3]
                         net (fo=1, routed)           0.009    14.899    bldcUart/msgBuffer_reg[2][1]_i_177_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.138 r  bldcUart/msgBuffer_reg[2][1]_i_164/O[2]
                         net (fo=2, routed)           0.756    15.894    bldcUart/msgBuffer_reg[2][1]_i_164_n_5
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.330    16.224 r  bldcUart/msgBuffer[2][1]_i_153/O
                         net (fo=2, routed)           0.679    16.904    bldcUart/msgBuffer[2][1]_i_153_n_0
    SLICE_X50Y24         LUT4 (Prop_lut4_I3_O)        0.331    17.235 r  bldcUart/msgBuffer[2][1]_i_157/O
                         net (fo=1, routed)           0.000    17.235    bldcUart/msgBuffer[2][1]_i_157_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.611 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.009    17.620    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.943 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.583    18.526    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    19.256 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.457    19.712    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.303    20.015 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    20.015    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.391 r  bldcUart/msgBuffer_reg[2][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.391    bldcUart/msgBuffer_reg[2][1]_i_46_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.610 r  bldcUart/msgBuffer_reg[2][1]_i_47/O[0]
                         net (fo=299, routed)         0.932    21.543    bldcUart/msgBuffer_reg[2][1]_i_47_n_7
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.295    21.838 r  bldcUart/msgBuffer[2][1]_i_120/O
                         net (fo=4, routed)           1.013    22.851    bldcUart/msgBuffer[2][1]_i_120_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.358 r  bldcUart/msgBuffer_reg[2][2]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.358    bldcUart/msgBuffer_reg[2][2]_i_70_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.472 r  bldcUart/msgBuffer_reg[2][2]_i_40/CO[3]
                         net (fo=1, routed)           0.009    23.481    bldcUart/msgBuffer_reg[2][2]_i_40_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.595 r  bldcUart/msgBuffer_reg[2][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.595    bldcUart/msgBuffer_reg[2][2]_i_11_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.709 r  bldcUart/msgBuffer_reg[2][2]_i_5/CO[3]
                         net (fo=3, routed)           1.314    25.023    bldcUart/p_16_in
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.124    25.147 r  bldcUart/msgBuffer[2][2]_i_3/O
                         net (fo=3, routed)           0.622    25.769    bldcUart/msgBuffer[2][2]_i_3_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.124    25.893 r  bldcUart/msgBuffer[2][2]_i_1/O
                         net (fo=1, routed)           0.000    25.893    bldcUart/msgBuffer[2][2]_i_1_n_0
    SLICE_X44Y27         FDRE                                         r  bldcUart/msgBuffer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.434    26.587    bldcUart/clk_48mhz
    SLICE_X44Y27         FDRE                                         r  bldcUart/msgBuffer_reg[2][2]/C
                         clock pessimism              0.312    26.899    
                         clock uncertainty           -0.075    26.824    
    SLICE_X44Y27         FDRE (Setup_fdre_C_D)        0.031    26.855    bldcUart/msgBuffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                         26.855    
                         arrival time                         -25.893    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        19.709ns  (logic 7.913ns (40.150%)  route 11.796ns (59.850%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 26.598 - 20.833 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.558     6.109    bldcUart/clk_48mhz
    SLICE_X54Y20         FDRE                                         r  bldcUart/setData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.518     6.627 r  bldcUart/setData_reg[1]/Q
                         net (fo=124, routed)         1.128     7.755    bldcUart/setData[1]
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.879 f  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=10, routed)          0.838     8.717    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I1_O)        0.124     8.841 f  bldcUart/msgBuffer[4][3]_i_61/O
                         net (fo=65, routed)          1.014     9.855    bldcUart/msgBuffer[4][3]_i_61_n_0
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.979 r  bldcUart/msgBuffer[2][1]_i_213/O
                         net (fo=3, routed)           0.662    10.641    bldcUart/msgBuffer[2][1]_i_213_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.148 r  bldcUart/msgBuffer_reg[4][3]_i_193/CO[3]
                         net (fo=1, routed)           0.009    11.157    bldcUart/msgBuffer_reg[4][3]_i_193_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.491 r  bldcUart/msgBuffer_reg[4][3]_i_172/O[1]
                         net (fo=2, routed)           0.750    12.241    bldcUart/msgBuffer_reg[4][3]_i_172_n_6
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.329    12.570 r  bldcUart/msgBuffer[4][3]_i_235/O
                         net (fo=2, routed)           0.606    13.176    bldcUart/msgBuffer[4][3]_i_235_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I3_O)        0.348    13.524 r  bldcUart/msgBuffer[4][3]_i_239/O
                         net (fo=1, routed)           0.000    13.524    bldcUart/msgBuffer[4][3]_i_239_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.057 r  bldcUart/msgBuffer_reg[4][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.057    bldcUart/msgBuffer_reg[4][3]_i_200_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  bldcUart/msgBuffer_reg[4][3]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.174    bldcUart/msgBuffer_reg[4][3]_i_177_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.291 r  bldcUart/msgBuffer_reg[4][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.291    bldcUart/msgBuffer_reg[4][3]_i_161_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.408 r  bldcUart/msgBuffer_reg[4][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.408    bldcUart/msgBuffer_reg[4][3]_i_145_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.731 f  bldcUart/msgBuffer_reg[4][3]_i_138/O[1]
                         net (fo=9, routed)           0.737    15.468    bldcUart/msgBuffer_reg[4][3]_i_138_n_6
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.306    15.774 r  bldcUart/msgBuffer[4][3]_i_147/O
                         net (fo=2, routed)           0.529    16.303    bldcUart/msgBuffer[4][3]_i_147_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.699 r  bldcUart/msgBuffer_reg[4][3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.699    bldcUart/msgBuffer_reg[4][3]_i_137_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.918 r  bldcUart/msgBuffer_reg[4][3]_i_160/O[0]
                         net (fo=2, routed)           0.555    17.473    bldcUart/msgBuffer_reg[4][3]_i_160_n_7
    SLICE_X53Y31         LUT4 (Prop_lut4_I2_O)        0.295    17.768 r  bldcUart/msgBuffer[4][3]_i_142/O
                         net (fo=1, routed)           0.000    17.768    bldcUart/msgBuffer[4][3]_i_142_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.016 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[2]
                         net (fo=1, routed)           0.443    18.459    bldcUart/msgBuffer_reg[4][3]_i_101_n_5
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.302    18.761 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    18.761    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.341 r  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=227, routed)         0.492    19.832    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.302    20.134 r  bldcUart/msgBuffer[4][3]_i_67/O
                         net (fo=26, routed)          0.679    20.813    bldcUart/msgBuffer[4][3]_i_67_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I1_O)        0.124    20.937 r  bldcUart/msgBuffer[4][3]_i_43/O
                         net (fo=112, routed)         1.082    22.019    bldcUart/msgBuffer[4][3]_i_43_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124    22.143 r  bldcUart/msgBuffer[4][2]_i_155/O
                         net (fo=3, routed)           0.898    23.042    bldcUart/msgBuffer[4][2]_i_155_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.427 r  bldcUart/msgBuffer_reg[4][2]_i_120/CO[3]
                         net (fo=1, routed)           0.000    23.427    bldcUart/msgBuffer_reg[4][2]_i_120_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.541 r  bldcUart/msgBuffer_reg[4][2]_i_79/CO[3]
                         net (fo=1, routed)           0.000    23.541    bldcUart/msgBuffer_reg[4][2]_i_79_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.655 r  bldcUart/msgBuffer_reg[4][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.655    bldcUart/msgBuffer_reg[4][2]_i_40_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.883 f  bldcUart/msgBuffer_reg[4][2]_i_17/CO[2]
                         net (fo=1, routed)           0.792    24.675    bldcUart/p_63_in
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.313    24.988 f  bldcUart/msgBuffer[4][2]_i_4/O
                         net (fo=3, routed)           0.428    25.416    bldcUart/msgBuffer[4][2]_i_4_n_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I0_O)        0.124    25.540 f  bldcUart/msgBuffer[4][1]_i_3/O
                         net (fo=1, routed)           0.154    25.694    bldcUart/msgBuffer[4][1]_i_3_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.124    25.818 r  bldcUart/msgBuffer[4][1]_i_1/O
                         net (fo=1, routed)           0.000    25.818    bldcUart/msgBuffer[1]
    SLICE_X43Y39         FDRE                                         r  bldcUart/msgBuffer_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.445    26.598    bldcUart/clk_48mhz
    SLICE_X43Y39         FDRE                                         r  bldcUart/msgBuffer_reg[4][1]/C
                         clock pessimism              0.312    26.910    
                         clock uncertainty           -0.075    26.835    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)        0.029    26.864    bldcUart/msgBuffer_reg[4][1]
  -------------------------------------------------------------------
                         required time                         26.864    
                         arrival time                         -25.818    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        19.675ns  (logic 8.714ns (44.289%)  route 10.961ns (55.711%))
  Logic Levels:           27  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 26.587 - 20.833 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.558     6.109    bldcUart/clk_48mhz
    SLICE_X54Y20         FDRE                                         r  bldcUart/setData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.518     6.627 f  bldcUart/setData_reg[1]/Q
                         net (fo=124, routed)         1.128     7.755    bldcUart/setData[1]
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.879 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=10, routed)          0.838     8.717    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.150     8.867 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=85, routed)          0.966     9.833    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X51Y22         LUT3 (Prop_lut3_I2_O)        0.348    10.181 r  bldcUart/msgBuffer[2][1]_i_188/O
                         net (fo=3, routed)           0.839    11.020    bldcUart/msgBuffer[2][1]_i_188_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.418 r  bldcUart/msgBuffer_reg[2][1]_i_290/CO[3]
                         net (fo=1, routed)           0.000    11.418    bldcUart/msgBuffer_reg[2][1]_i_290_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.752 r  bldcUart/msgBuffer_reg[2][1]_i_261/O[1]
                         net (fo=2, routed)           0.740    12.492    bldcUart/msgBuffer_reg[2][1]_i_261_n_6
    SLICE_X52Y21         LUT3 (Prop_lut3_I1_O)        0.329    12.821 r  bldcUart/msgBuffer[2][1]_i_301/O
                         net (fo=2, routed)           0.857    13.678    bldcUart/msgBuffer[2][1]_i_301_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I0_O)        0.328    14.006 r  bldcUart/msgBuffer[2][1]_i_305/O
                         net (fo=1, routed)           0.000    14.006    bldcUart/msgBuffer[2][1]_i_305_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.539 r  bldcUart/msgBuffer_reg[2][1]_i_267/CO[3]
                         net (fo=1, routed)           0.000    14.539    bldcUart/msgBuffer_reg[2][1]_i_267_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.656 r  bldcUart/msgBuffer_reg[2][1]_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.656    bldcUart/msgBuffer_reg[2][1]_i_238_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  bldcUart/msgBuffer_reg[2][1]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.773    bldcUart/msgBuffer_reg[2][1]_i_210_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  bldcUart/msgBuffer_reg[2][1]_i_177/CO[3]
                         net (fo=1, routed)           0.009    14.899    bldcUart/msgBuffer_reg[2][1]_i_177_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.138 r  bldcUart/msgBuffer_reg[2][1]_i_164/O[2]
                         net (fo=2, routed)           0.756    15.894    bldcUart/msgBuffer_reg[2][1]_i_164_n_5
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.330    16.224 r  bldcUart/msgBuffer[2][1]_i_153/O
                         net (fo=2, routed)           0.679    16.904    bldcUart/msgBuffer[2][1]_i_153_n_0
    SLICE_X50Y24         LUT4 (Prop_lut4_I3_O)        0.331    17.235 r  bldcUart/msgBuffer[2][1]_i_157/O
                         net (fo=1, routed)           0.000    17.235    bldcUart/msgBuffer[2][1]_i_157_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.611 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.009    17.620    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.943 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.583    18.526    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    19.256 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.457    19.712    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.303    20.015 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    20.015    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.391 r  bldcUart/msgBuffer_reg[2][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.391    bldcUart/msgBuffer_reg[2][1]_i_46_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.610 r  bldcUart/msgBuffer_reg[2][1]_i_47/O[0]
                         net (fo=299, routed)         1.049    21.660    bldcUart/msgBuffer_reg[2][1]_i_47_n_7
    SLICE_X49Y24         LUT6 (Prop_lut6_I2_O)        0.295    21.955 r  bldcUart/msgBuffer[2][3]_i_69/O
                         net (fo=1, routed)           0.505    22.460    bldcUart/msgBuffer[2][3]_i_69_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.116 r  bldcUart/msgBuffer_reg[2][3]_i_46/CO[3]
                         net (fo=1, routed)           0.009    23.125    bldcUart/msgBuffer_reg[2][3]_i_46_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.239 r  bldcUart/msgBuffer_reg[2][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.239    bldcUart/msgBuffer_reg[2][3]_i_26_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.353 r  bldcUart/msgBuffer_reg[2][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.353    bldcUart/msgBuffer_reg[2][3]_i_7_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.581 r  bldcUart/msgBuffer_reg[2][3]_i_3/CO[2]
                         net (fo=2, routed)           1.066    24.647    bldcUart/p_21_in
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.341    24.988 f  bldcUart/msgBuffer[2][3]_i_2/O
                         net (fo=3, routed)           0.471    25.459    bldcUart/msgBuffer[2][3]_i_2_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.326    25.785 r  bldcUart/msgBuffer[2][3]_i_1/O
                         net (fo=1, routed)           0.000    25.785    bldcUart/msgBuffer[2][3]_i_1_n_0
    SLICE_X44Y27         FDRE                                         r  bldcUart/msgBuffer_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.434    26.587    bldcUart/clk_48mhz
    SLICE_X44Y27         FDRE                                         r  bldcUart/msgBuffer_reg[2][3]/C
                         clock pessimism              0.312    26.899    
                         clock uncertainty           -0.075    26.824    
    SLICE_X44Y27         FDRE (Setup_fdre_C_D)        0.031    26.855    bldcUart/msgBuffer_reg[2][3]
  -------------------------------------------------------------------
                         required time                         26.855    
                         arrival time                         -25.785    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        19.574ns  (logic 7.789ns (39.792%)  route 11.785ns (60.208%))
  Logic Levels:           28  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 26.598 - 20.833 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.558     6.109    bldcUart/clk_48mhz
    SLICE_X54Y20         FDRE                                         r  bldcUart/setData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.518     6.627 r  bldcUart/setData_reg[1]/Q
                         net (fo=124, routed)         1.128     7.755    bldcUart/setData[1]
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.879 f  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=10, routed)          0.838     8.717    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I1_O)        0.124     8.841 f  bldcUart/msgBuffer[4][3]_i_61/O
                         net (fo=65, routed)          1.014     9.855    bldcUart/msgBuffer[4][3]_i_61_n_0
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.979 r  bldcUart/msgBuffer[2][1]_i_213/O
                         net (fo=3, routed)           0.662    10.641    bldcUart/msgBuffer[2][1]_i_213_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.148 r  bldcUart/msgBuffer_reg[4][3]_i_193/CO[3]
                         net (fo=1, routed)           0.009    11.157    bldcUart/msgBuffer_reg[4][3]_i_193_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.491 r  bldcUart/msgBuffer_reg[4][3]_i_172/O[1]
                         net (fo=2, routed)           0.750    12.241    bldcUart/msgBuffer_reg[4][3]_i_172_n_6
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.329    12.570 r  bldcUart/msgBuffer[4][3]_i_235/O
                         net (fo=2, routed)           0.606    13.176    bldcUart/msgBuffer[4][3]_i_235_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I3_O)        0.348    13.524 r  bldcUart/msgBuffer[4][3]_i_239/O
                         net (fo=1, routed)           0.000    13.524    bldcUart/msgBuffer[4][3]_i_239_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.057 r  bldcUart/msgBuffer_reg[4][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.057    bldcUart/msgBuffer_reg[4][3]_i_200_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  bldcUart/msgBuffer_reg[4][3]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.174    bldcUart/msgBuffer_reg[4][3]_i_177_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.291 r  bldcUart/msgBuffer_reg[4][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.291    bldcUart/msgBuffer_reg[4][3]_i_161_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.408 r  bldcUart/msgBuffer_reg[4][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.408    bldcUart/msgBuffer_reg[4][3]_i_145_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.731 f  bldcUart/msgBuffer_reg[4][3]_i_138/O[1]
                         net (fo=9, routed)           0.737    15.468    bldcUart/msgBuffer_reg[4][3]_i_138_n_6
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.306    15.774 r  bldcUart/msgBuffer[4][3]_i_147/O
                         net (fo=2, routed)           0.529    16.303    bldcUart/msgBuffer[4][3]_i_147_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.699 r  bldcUart/msgBuffer_reg[4][3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.699    bldcUart/msgBuffer_reg[4][3]_i_137_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.918 r  bldcUart/msgBuffer_reg[4][3]_i_160/O[0]
                         net (fo=2, routed)           0.555    17.473    bldcUart/msgBuffer_reg[4][3]_i_160_n_7
    SLICE_X53Y31         LUT4 (Prop_lut4_I2_O)        0.295    17.768 r  bldcUart/msgBuffer[4][3]_i_142/O
                         net (fo=1, routed)           0.000    17.768    bldcUart/msgBuffer[4][3]_i_142_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.016 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[2]
                         net (fo=1, routed)           0.443    18.459    bldcUart/msgBuffer_reg[4][3]_i_101_n_5
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.302    18.761 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    18.761    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.341 r  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=227, routed)         0.492    19.832    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.302    20.134 r  bldcUart/msgBuffer[4][3]_i_67/O
                         net (fo=26, routed)          0.679    20.813    bldcUart/msgBuffer[4][3]_i_67_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I1_O)        0.124    20.937 r  bldcUart/msgBuffer[4][3]_i_43/O
                         net (fo=112, routed)         1.082    22.019    bldcUart/msgBuffer[4][3]_i_43_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124    22.143 r  bldcUart/msgBuffer[4][2]_i_155/O
                         net (fo=3, routed)           0.898    23.042    bldcUart/msgBuffer[4][2]_i_155_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.427 r  bldcUart/msgBuffer_reg[4][2]_i_120/CO[3]
                         net (fo=1, routed)           0.000    23.427    bldcUart/msgBuffer_reg[4][2]_i_120_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.541 r  bldcUart/msgBuffer_reg[4][2]_i_79/CO[3]
                         net (fo=1, routed)           0.000    23.541    bldcUart/msgBuffer_reg[4][2]_i_79_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.655 r  bldcUart/msgBuffer_reg[4][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.655    bldcUart/msgBuffer_reg[4][2]_i_40_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.883 r  bldcUart/msgBuffer_reg[4][2]_i_17/CO[2]
                         net (fo=1, routed)           0.792    24.675    bldcUart/p_63_in
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.313    24.988 r  bldcUart/msgBuffer[4][2]_i_4/O
                         net (fo=3, routed)           0.572    25.559    bldcUart/msgBuffer[4][2]_i_4_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I2_O)        0.124    25.683 r  bldcUart/msgBuffer[4][2]_i_1/O
                         net (fo=1, routed)           0.000    25.683    bldcUart/msgBuffer[2]
    SLICE_X43Y39         FDRE                                         r  bldcUart/msgBuffer_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.445    26.598    bldcUart/clk_48mhz
    SLICE_X43Y39         FDRE                                         r  bldcUart/msgBuffer_reg[4][2]/C
                         clock pessimism              0.312    26.910    
                         clock uncertainty           -0.075    26.835    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)        0.031    26.866    bldcUart/msgBuffer_reg[4][2]
  -------------------------------------------------------------------
                         required time                         26.866    
                         arrival time                         -25.683    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 6.710ns (36.142%)  route 11.856ns (63.858%))
  Logic Levels:           25  (CARRY4=12 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 26.599 - 20.833 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.558     6.109    bldcUart/clk_48mhz
    SLICE_X54Y20         FDRE                                         r  bldcUart/setData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.518     6.627 f  bldcUart/setData_reg[1]/Q
                         net (fo=124, routed)         1.128     7.755    bldcUart/setData[1]
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.879 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=10, routed)          0.838     8.717    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.150     8.867 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=85, routed)          0.935     9.802    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X55Y19         LUT5 (Prop_lut5_I4_O)        0.348    10.150 r  bldcUart/msgBuffer[3][3]_i_321/O
                         net (fo=1, routed)           0.514    10.664    bldcUart/msgBuffer[3][3]_i_321_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    11.306 r  bldcUart/msgBuffer_reg[3][3]_i_299/O[3]
                         net (fo=2, routed)           0.875    12.182    bldcUart/msgBuffer_reg[3][3]_i_299_n_4
    SLICE_X59Y19         LUT2 (Prop_lut2_I0_O)        0.332    12.514 r  bldcUart/msgBuffer[3][3]_i_257/O
                         net (fo=2, routed)           0.645    13.159    bldcUart/msgBuffer[3][3]_i_257_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I3_O)        0.332    13.491 r  bldcUart/msgBuffer[3][3]_i_261/O
                         net (fo=1, routed)           0.000    13.491    bldcUart/msgBuffer[3][3]_i_261_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.023 r  bldcUart/msgBuffer_reg[3][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    14.023    bldcUart/msgBuffer_reg[3][3]_i_216_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.137 r  bldcUart/msgBuffer_reg[3][3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.137    bldcUart/msgBuffer_reg[3][3]_i_192_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.251 r  bldcUart/msgBuffer_reg[3][3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.251    bldcUart/msgBuffer_reg[3][3]_i_176_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.365 r  bldcUart/msgBuffer_reg[3][3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.365    bldcUart/msgBuffer_reg[3][3]_i_166_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.678 r  bldcUart/msgBuffer_reg[3][3]_i_161/O[3]
                         net (fo=3, routed)           0.844    15.523    bldcUart/msgBuffer_reg[3][3]_i_161_n_4
    SLICE_X58Y26         LUT4 (Prop_lut4_I1_O)        0.306    15.829 r  bldcUart/msgBuffer[3][3]_i_164/O
                         net (fo=1, routed)           0.000    15.829    bldcUart/msgBuffer[3][3]_i_164_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.409 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[2]
                         net (fo=1, routed)           0.549    16.957    bldcUart/msgBuffer_reg[3][3]_i_160_n_5
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.302    17.259 r  bldcUart/msgBuffer[3][3]_i_124/O
                         net (fo=1, routed)           0.000    17.259    bldcUart/msgBuffer[3][3]_i_124_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.507 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[3]
                         net (fo=6, routed)           0.644    18.152    bldcUart/msgBuffer_reg[3][3]_i_83_n_4
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.306    18.458 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          0.801    19.259    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.124    19.383 f  bldcUart/msgBuffer[3][2]_i_38/O
                         net (fo=99, routed)          0.995    20.378    bldcUart/msgBuffer[3][2]_i_38_n_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.150    20.528 r  bldcUart/msgBuffer[3][2]_i_166/O
                         net (fo=1, routed)           0.000    20.528    bldcUart/msgBuffer[3][2]_i_166_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.338    20.866 r  bldcUart/msgBuffer_reg[3][2]_i_92/CO[3]
                         net (fo=1, routed)           0.000    20.866    bldcUart/msgBuffer_reg[3][2]_i_92_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.983 r  bldcUart/msgBuffer_reg[3][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.983    bldcUart/msgBuffer_reg[3][2]_i_28_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.100 r  bldcUart/msgBuffer_reg[3][2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.100    bldcUart/msgBuffer_reg[3][2]_i_6_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.217 r  bldcUart/msgBuffer_reg[3][2]_i_2/CO[3]
                         net (fo=3, routed)           1.751    22.968    bldcUart/p_46_in
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.092 r  bldcUart/msgBuffer[3][0]_i_3/O
                         net (fo=1, routed)           0.883    23.975    bldcUart/msgBuffer[3][0]_i_3_n_0
    SLICE_X56Y33         LUT5 (Prop_lut5_I2_O)        0.124    24.099 f  bldcUart/msgBuffer[3][0]_i_2/O
                         net (fo=1, routed)           0.452    24.551    bldcUart/msgBuffer[3][0]_i_2_n_0
    SLICE_X56Y33         LUT5 (Prop_lut5_I0_O)        0.124    24.675 r  bldcUart/msgBuffer[3][0]_i_1/O
                         net (fo=1, routed)           0.000    24.675    bldcUart/msgBuffer[3][0]_i_1_n_0
    SLICE_X56Y33         FDRE                                         r  bldcUart/msgBuffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.446    26.599    bldcUart/clk_48mhz
    SLICE_X56Y33         FDRE                                         r  bldcUart/msgBuffer_reg[3][0]/C
                         clock pessimism              0.312    26.911    
                         clock uncertainty           -0.075    26.836    
    SLICE_X56Y33         FDRE (Setup_fdre_C_D)        0.077    26.913    bldcUart/msgBuffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                         26.913    
                         arrival time                         -24.675    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        18.469ns  (logic 7.673ns (41.545%)  route 10.796ns (58.455%))
  Logic Levels:           26  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 26.595 - 20.833 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.558     6.109    bldcUart/clk_48mhz
    SLICE_X54Y20         FDRE                                         r  bldcUart/setData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.518     6.627 r  bldcUart/setData_reg[1]/Q
                         net (fo=124, routed)         1.128     7.755    bldcUart/setData[1]
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.879 f  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=10, routed)          0.838     8.717    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I1_O)        0.124     8.841 f  bldcUart/msgBuffer[4][3]_i_61/O
                         net (fo=65, routed)          1.014     9.855    bldcUart/msgBuffer[4][3]_i_61_n_0
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.979 r  bldcUart/msgBuffer[2][1]_i_213/O
                         net (fo=3, routed)           0.662    10.641    bldcUart/msgBuffer[2][1]_i_213_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.148 r  bldcUart/msgBuffer_reg[4][3]_i_193/CO[3]
                         net (fo=1, routed)           0.009    11.157    bldcUart/msgBuffer_reg[4][3]_i_193_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.491 r  bldcUart/msgBuffer_reg[4][3]_i_172/O[1]
                         net (fo=2, routed)           0.750    12.241    bldcUart/msgBuffer_reg[4][3]_i_172_n_6
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.329    12.570 r  bldcUart/msgBuffer[4][3]_i_235/O
                         net (fo=2, routed)           0.606    13.176    bldcUart/msgBuffer[4][3]_i_235_n_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I3_O)        0.348    13.524 r  bldcUart/msgBuffer[4][3]_i_239/O
                         net (fo=1, routed)           0.000    13.524    bldcUart/msgBuffer[4][3]_i_239_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.057 r  bldcUart/msgBuffer_reg[4][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.057    bldcUart/msgBuffer_reg[4][3]_i_200_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  bldcUart/msgBuffer_reg[4][3]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.174    bldcUart/msgBuffer_reg[4][3]_i_177_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.291 r  bldcUart/msgBuffer_reg[4][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.291    bldcUart/msgBuffer_reg[4][3]_i_161_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.408 r  bldcUart/msgBuffer_reg[4][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    14.408    bldcUart/msgBuffer_reg[4][3]_i_145_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.731 f  bldcUart/msgBuffer_reg[4][3]_i_138/O[1]
                         net (fo=9, routed)           0.737    15.468    bldcUart/msgBuffer_reg[4][3]_i_138_n_6
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.306    15.774 r  bldcUart/msgBuffer[4][3]_i_147/O
                         net (fo=2, routed)           0.529    16.303    bldcUart/msgBuffer[4][3]_i_147_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.699 r  bldcUart/msgBuffer_reg[4][3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.699    bldcUart/msgBuffer_reg[4][3]_i_137_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.918 r  bldcUart/msgBuffer_reg[4][3]_i_160/O[0]
                         net (fo=2, routed)           0.555    17.473    bldcUart/msgBuffer_reg[4][3]_i_160_n_7
    SLICE_X53Y31         LUT4 (Prop_lut4_I2_O)        0.295    17.768 r  bldcUart/msgBuffer[4][3]_i_142/O
                         net (fo=1, routed)           0.000    17.768    bldcUart/msgBuffer[4][3]_i_142_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.016 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[2]
                         net (fo=1, routed)           0.443    18.459    bldcUart/msgBuffer_reg[4][3]_i_101_n_5
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.302    18.761 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    18.761    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.341 r  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=227, routed)         0.492    19.832    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.302    20.134 r  bldcUart/msgBuffer[4][3]_i_67/O
                         net (fo=26, routed)          0.679    20.813    bldcUart/msgBuffer[4][3]_i_67_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I1_O)        0.124    20.937 f  bldcUart/msgBuffer[4][3]_i_43/O
                         net (fo=112, routed)         0.638    21.575    bldcUart/msgBuffer[4][3]_i_43_n_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.699 r  bldcUart/msgBuffer[4][3]_i_17/O
                         net (fo=90, routed)          0.918    22.617    bldcUart/msgBuffer[4][3]_i_17_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.124 r  bldcUart/msgBuffer_reg[4][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.124    bldcUart/msgBuffer_reg[4][3]_i_38_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.238 r  bldcUart/msgBuffer_reg[4][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.238    bldcUart/msgBuffer_reg[4][3]_i_16_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.466 r  bldcUart/msgBuffer_reg[4][3]_i_6/CO[2]
                         net (fo=3, routed)           0.799    24.265    bldcUart/p_78_in
    SLICE_X41Y36         LUT6 (Prop_lut6_I3_O)        0.313    24.578 r  bldcUart/msgBuffer[4][3]_i_2/O
                         net (fo=1, routed)           0.000    24.578    bldcUart/msgBuffer[3]
    SLICE_X41Y36         FDRE                                         r  bldcUart/msgBuffer_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.442    26.595    bldcUart/clk_48mhz
    SLICE_X41Y36         FDRE                                         r  bldcUart/msgBuffer_reg[4][3]/C
                         clock pessimism              0.312    26.907    
                         clock uncertainty           -0.075    26.832    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.029    26.861    bldcUart/msgBuffer_reg[4][3]
  -------------------------------------------------------------------
                         required time                         26.861    
                         arrival time                         -24.578    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/msgBuffer_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        17.844ns  (logic 6.962ns (39.017%)  route 10.882ns (60.983%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.766ns = ( 26.600 - 20.833 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.558     6.109    bldcUart/clk_48mhz
    SLICE_X54Y20         FDRE                                         r  bldcUart/setData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.518     6.627 f  bldcUart/setData_reg[1]/Q
                         net (fo=124, routed)         1.128     7.755    bldcUart/setData[1]
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.879 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=10, routed)          0.838     8.717    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.150     8.867 r  bldcUart/msgBuffer[4][3]_i_62/O
                         net (fo=85, routed)          0.935     9.802    bldcUart/msgBuffer[4][3]_i_62_n_0
    SLICE_X55Y19         LUT5 (Prop_lut5_I4_O)        0.348    10.150 r  bldcUart/msgBuffer[3][3]_i_321/O
                         net (fo=1, routed)           0.514    10.664    bldcUart/msgBuffer[3][3]_i_321_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    11.306 r  bldcUart/msgBuffer_reg[3][3]_i_299/O[3]
                         net (fo=2, routed)           0.875    12.182    bldcUart/msgBuffer_reg[3][3]_i_299_n_4
    SLICE_X59Y19         LUT2 (Prop_lut2_I0_O)        0.332    12.514 r  bldcUart/msgBuffer[3][3]_i_257/O
                         net (fo=2, routed)           0.645    13.159    bldcUart/msgBuffer[3][3]_i_257_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I3_O)        0.332    13.491 r  bldcUart/msgBuffer[3][3]_i_261/O
                         net (fo=1, routed)           0.000    13.491    bldcUart/msgBuffer[3][3]_i_261_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.023 r  bldcUart/msgBuffer_reg[3][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    14.023    bldcUart/msgBuffer_reg[3][3]_i_216_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.137 r  bldcUart/msgBuffer_reg[3][3]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.137    bldcUart/msgBuffer_reg[3][3]_i_192_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.251 r  bldcUart/msgBuffer_reg[3][3]_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.251    bldcUart/msgBuffer_reg[3][3]_i_176_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.365 r  bldcUart/msgBuffer_reg[3][3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.365    bldcUart/msgBuffer_reg[3][3]_i_166_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.678 r  bldcUart/msgBuffer_reg[3][3]_i_161/O[3]
                         net (fo=3, routed)           0.844    15.523    bldcUart/msgBuffer_reg[3][3]_i_161_n_4
    SLICE_X58Y26         LUT4 (Prop_lut4_I1_O)        0.306    15.829 r  bldcUart/msgBuffer[3][3]_i_164/O
                         net (fo=1, routed)           0.000    15.829    bldcUart/msgBuffer[3][3]_i_164_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.409 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[2]
                         net (fo=1, routed)           0.549    16.957    bldcUart/msgBuffer_reg[3][3]_i_160_n_5
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.302    17.259 r  bldcUart/msgBuffer[3][3]_i_124/O
                         net (fo=1, routed)           0.000    17.259    bldcUart/msgBuffer[3][3]_i_124_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.507 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[3]
                         net (fo=6, routed)           0.644    18.152    bldcUart/msgBuffer_reg[3][3]_i_83_n_4
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.306    18.458 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          0.801    19.259    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.124    19.383 f  bldcUart/msgBuffer[3][2]_i_38/O
                         net (fo=99, routed)          1.167    20.550    bldcUart/msgBuffer[3][2]_i_38_n_0
    SLICE_X59Y36         LUT3 (Prop_lut3_I2_O)        0.124    20.674 r  bldcUart/msgBuffer[3][2]_i_126/O
                         net (fo=1, routed)           0.000    20.674    bldcUart/msgBuffer[3][2]_i_126_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.224 r  bldcUart/msgBuffer_reg[3][2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    21.224    bldcUart/msgBuffer_reg[3][2]_i_56_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.452 f  bldcUart/msgBuffer_reg[3][2]_i_23/CO[2]
                         net (fo=3, routed)           0.970    22.421    bldcUart/p_42_in
    SLICE_X59Y38         LUT6 (Prop_lut6_I1_O)        0.313    22.734 f  bldcUart/msgBuffer[3][2]_i_4/O
                         net (fo=3, routed)           0.816    23.551    bldcUart/msgBuffer[3][2]_i_4_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I0_O)        0.124    23.675 f  bldcUart/msgBuffer[3][1]_i_2/O
                         net (fo=1, routed)           0.154    23.829    bldcUart/msgBuffer[3][1]_i_2_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I1_O)        0.124    23.953 r  bldcUart/msgBuffer[3][1]_i_1/O
                         net (fo=1, routed)           0.000    23.953    bldcUart/msgBuffer[3][1]_i_1_n_0
    SLICE_X55Y36         FDRE                                         r  bldcUart/msgBuffer_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.447    26.600    bldcUart/clk_48mhz
    SLICE_X55Y36         FDRE                                         r  bldcUart/msgBuffer_reg[3][1]/C
                         clock pessimism              0.312    26.912    
                         clock uncertainty           -0.075    26.837    
    SLICE_X55Y36         FDRE (Setup_fdre_C_D)        0.029    26.866    bldcUart/msgBuffer_reg[3][1]
  -------------------------------------------------------------------
                         required time                         26.866    
                         arrival time                         -23.953    
  -------------------------------------------------------------------
                         slack                                  2.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uin/DI_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.261%)  route 0.376ns (72.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.563     1.806    uin/clk_48mhz
    SLICE_X48Y12         FDRE                                         r  uin/DI_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141     1.947 r  uin/DI_reg[7]/Q
                         net (fo=1, routed)           0.376     2.323    uin/FIFO_SYNC_MACRO_inst/DI[7]
    RAMB18_X1Y6          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.871     2.394    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y6          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.533     1.861    
    RAMB18_X1Y6          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[7])
                                                      0.296     2.157    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dbc/debounced_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/btnsReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.824%)  route 0.366ns (72.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.559     1.802    dbc/clk_48mhz
    SLICE_X32Y15         FDRE                                         r  dbc/debounced_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.943 r  dbc/debounced_reg[3]/Q
                         net (fo=7, routed)           0.366     2.309    bldcUart/btns[3]
    SLICE_X39Y16         FDRE                                         r  bldcUart/btnsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.825     2.347    bldcUart/clk_48mhz
    SLICE_X39Y16         FDRE                                         r  bldcUart/btnsReg_reg[3]/C
                         clock pessimism             -0.284     2.063    
    SLICE_X39Y16         FDRE (Hold_fdre_C_D)         0.070     2.133    bldcUart/btnsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dbc/debounced_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/btnsReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.326%)  route 0.357ns (71.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.559     1.802    dbc/clk_48mhz
    SLICE_X33Y15         FDRE                                         r  dbc/debounced_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.141     1.943 r  dbc/debounced_reg[4]/Q
                         net (fo=7, routed)           0.357     2.300    bldcUart/btns[4]
    SLICE_X38Y16         FDRE                                         r  bldcUart/btnsReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.825     2.347    bldcUart/clk_48mhz
    SLICE_X38Y16         FDRE                                         r  bldcUart/btnsReg_reg[4]/C
                         clock pessimism             -0.284     2.063    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.059     2.122    bldcUart/btnsReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uout/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uout/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.619%)  route 0.145ns (43.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.555     1.798    uout/clk_48mhz
    SLICE_X47Y20         FDRE                                         r  uout/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     1.939 r  uout/state_reg[0]/Q
                         net (fo=14, routed)          0.145     2.084    uout/state[0]
    SLICE_X46Y20         LUT4 (Prop_lut4_I0_O)        0.048     2.132 r  uout/state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.132    uout/p_1_in[3]
    SLICE_X46Y20         FDRE                                         r  uout/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.823     2.345    uout/clk_48mhz
    SLICE_X46Y20         FDRE                                         r  uout/state_reg[3]/C
                         clock pessimism             -0.534     1.811    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.131     1.942    uout/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/buffer_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.553     1.796    bldcUart/clk_48mhz
    SLICE_X37Y21         FDRE                                         r  bldcUart/buffer_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     1.937 r  bldcUart/buffer_reg[1][6]/Q
                         net (fo=2, routed)           0.121     2.058    bldcUart/buffer_reg[1][6]
    SLICE_X37Y21         FDRE                                         r  bldcUart/buffer_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.820     2.342    bldcUart/clk_48mhz
    SLICE_X37Y21         FDRE                                         r  bldcUart/buffer_reg[2][6]/C
                         clock pessimism             -0.546     1.796    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.072     1.868    bldcUart/buffer_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uin/DI_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.164ns (28.855%)  route 0.404ns (71.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.560     1.803    uin/clk_48mhz
    SLICE_X46Y13         FDRE                                         r  uin/DI_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDRE (Prop_fdre_C_Q)         0.164     1.967 r  uin/DI_reg[0]/Q
                         net (fo=1, routed)           0.404     2.371    uin/FIFO_SYNC_MACRO_inst/DI[0]
    RAMB18_X1Y6          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.871     2.394    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y6          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.881    
    RAMB18_X1Y6          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[0])
                                                      0.296     2.177    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[1][4]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            bldcUart/buffer_reg[2][4]/D
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.070%)  route 0.125ns (46.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.554     1.797    bldcUart/clk_48mhz
    SLICE_X36Y20         FDSE                                         r  bldcUart/buffer_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDSE (Prop_fdse_C_Q)         0.141     1.938 r  bldcUart/buffer_reg[1][4]/Q
                         net (fo=2, routed)           0.125     2.063    bldcUart/buffer_reg[1][4]
    SLICE_X36Y20         FDSE                                         r  bldcUart/buffer_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.821     2.343    bldcUart/clk_48mhz
    SLICE_X36Y20         FDSE                                         r  bldcUart/buffer_reg[2][4]/C
                         clock pessimism             -0.546     1.797    
    SLICE_X36Y20         FDSE (Hold_fdse_C_D)         0.070     1.867    bldcUart/buffer_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 bldcUart/setReq_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            setAck_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.556     1.799    bldcUart/clk_48mhz
    SLICE_X46Y19         FDRE                                         r  bldcUart/setReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     1.963 r  bldcUart/setReq_reg/Q
                         net (fo=5, routed)           0.104     2.067    setReq
    SLICE_X47Y19         LUT4 (Prop_lut4_I0_O)        0.048     2.115 r  setAck_i_1/O
                         net (fo=1, routed)           0.000     2.115    setAck_i_1_n_0
    SLICE_X47Y19         FDRE                                         r  setAck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.824     2.346    CLKOUT_48_BUFG
    SLICE_X47Y19         FDRE                                         r  setAck_reg/C
                         clock pessimism             -0.534     1.812    
    SLICE_X47Y19         FDRE (Hold_fdre_C_D)         0.107     1.919    setAck_reg
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uout/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uout/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.225%)  route 0.145ns (43.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.555     1.798    uout/clk_48mhz
    SLICE_X47Y20         FDRE                                         r  uout/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     1.939 r  uout/state_reg[0]/Q
                         net (fo=14, routed)          0.145     2.084    uout/state[0]
    SLICE_X46Y20         LUT4 (Prop_lut4_I0_O)        0.045     2.129 r  uout/state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.129    uout/p_1_in[2]
    SLICE_X46Y20         FDRE                                         r  uout/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.823     2.345    uout/clk_48mhz
    SLICE_X46Y20         FDRE                                         r  uout/state_reg[2]/C
                         clock pessimism             -0.534     1.811    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.120     1.931    uout/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 bldcUart/setData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ampData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT_48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.622%)  route 0.138ns (49.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.560     1.803    bldcUart/clk_48mhz
    SLICE_X51Y17         FDRE                                         r  bldcUart/setData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     1.944 r  bldcUart/setData_reg[0]/Q
                         net (fo=58, routed)          0.138     2.082    setData[0]
    SLICE_X52Y17         FDRE                                         r  ampData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.829     2.351    CLKOUT_48_BUFG
    SLICE_X52Y17         FDRE                                         r  ampData_reg[0]/C
                         clock pessimism             -0.534     1.817    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.059     1.876    ampData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT_48
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         20.833      18.257     RAMB18_X1Y6     uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         20.833      18.257     RAMB18_X1Y6     uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         20.833      18.257     RAMB18_X1Y8     uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         20.833      18.257     RAMB18_X1Y8     uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I             n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0   CLKOUT_48_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         20.833      18.679     DSP48_X1Y6      dbc/squareWare/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         20.833      18.679     DSP48_X0Y2      segDisp/squareWare/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.833      19.584     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X47Y19    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X47Y19    FSM_sequential_state_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.833      139.167    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X47Y19    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X47Y19    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X47Y19    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X47Y19    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X52Y17    ampData_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X52Y17    ampData_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X52Y17    ampData_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X52Y17    ampData_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X52Y17    ampData_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X52Y17    ampData_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X47Y19    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X47Y19    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X47Y19    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X47Y19    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X52Y17    ampData_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X52Y17    ampData_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X52Y17    ampData_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X52Y17    ampData_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X52Y17    ampData_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.417      9.917      SLICE_X52Y17    ampData_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT_48
  To Clock:  CLKOUT_48

Setup :            0  Failing Endpoints,  Worst Slack       17.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.972ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.000ns  (required time - arrival time)
  Source:                 uin/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.456ns (32.757%)  route 0.936ns (67.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.803ns = ( 26.636 - 20.833 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.562     6.113    uin/clk_48mhz
    SLICE_X45Y13         FDRE                                         r  uin/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.456     6.569 f  uin/RST_reg/Q
                         net (fo=1, routed)           0.936     7.505    uin/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y6          FIFO18E1                                     f  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.484    26.636    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y6          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.312    26.948    
                         clock uncertainty           -0.075    26.874    
    RAMB18_X1Y6          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    24.506    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         24.506    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                 17.000    

Slack (MET) :             17.227ns  (required time - arrival time)
  Source:                 uout/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT_48 rise@20.833ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.518ns (44.130%)  route 0.656ns (55.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.798ns = ( 26.631 - 20.833 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.549     6.100    uout/clk_48mhz
    SLICE_X46Y23         FDRE                                         r  uout/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     6.618 f  uout/RST_reg/Q
                         net (fo=1, routed)           0.656     7.274    uout/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y8          FIFO18E1                                     f  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                     20.833    20.833 r  
    W5                                                0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    22.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    23.402    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.485 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    25.061    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.152 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.479    26.631    uout/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y8          FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.312    26.943    
                         clock uncertainty           -0.075    26.869    
    RAMB18_X1Y8          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    24.501    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         24.501    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                 17.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 uout/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.360%)  route 0.300ns (64.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.552     1.795    uout/clk_48mhz
    SLICE_X46Y23         FDRE                                         r  uout/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.959 f  uout/RST_reg/Q
                         net (fo=1, routed)           0.300     2.259    uout/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y8          FIFO18E1                                     f  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.866     2.389    uout/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y8          FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.876    
    RAMB18_X1Y8          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.287    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 uin/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_48 rise@0.000ns - CLKOUT_48 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.141ns (24.953%)  route 0.424ns (75.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.560     1.803    uin/clk_48mhz
    SLICE_X45Y13         FDRE                                         r  uin/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.141     1.944 f  uin/RST_reg/Q
                         net (fo=1, routed)           0.424     2.368    uin/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y6          FIFO18E1                                     f  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.871     2.394    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y6          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.513     1.881    
    RAMB18_X1Y6          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.292    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  1.077    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  uart_clk
  To Clock:  CLKOUT_48

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.470ns  (logic 1.704ns (20.119%)  route 6.766ns (79.881%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          5.916     7.472    uin/RsRx
    SLICE_X45Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.596 r  uin/state[3]_i_6/O
                         net (fo=1, routed)           0.263     7.859    uin/state[3]_i_6_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  uin/state[3]_i_1/O
                         net (fo=4, routed)           0.587     8.570    uin/state[3]_i_1_n_0
    SLICE_X45Y11         FDRE                                         r  uin/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.445     5.764    uin/clk_48mhz
    SLICE_X45Y11         FDRE                                         r  uin/state_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.470ns  (logic 1.704ns (20.119%)  route 6.766ns (79.881%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          5.916     7.472    uin/RsRx
    SLICE_X45Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.596 r  uin/state[3]_i_6/O
                         net (fo=1, routed)           0.263     7.859    uin/state[3]_i_6_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  uin/state[3]_i_1/O
                         net (fo=4, routed)           0.587     8.570    uin/state[3]_i_1_n_0
    SLICE_X45Y11         FDRE                                         r  uin/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.445     5.764    uin/clk_48mhz
    SLICE_X45Y11         FDRE                                         r  uin/state_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.470ns  (logic 1.704ns (20.119%)  route 6.766ns (79.881%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          5.916     7.472    uin/RsRx
    SLICE_X45Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.596 r  uin/state[3]_i_6/O
                         net (fo=1, routed)           0.263     7.859    uin/state[3]_i_6_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  uin/state[3]_i_1/O
                         net (fo=4, routed)           0.587     8.570    uin/state[3]_i_1_n_0
    SLICE_X45Y11         FDRE                                         r  uin/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.445     5.764    uin/clk_48mhz
    SLICE_X45Y11         FDRE                                         r  uin/state_reg[2]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.470ns  (logic 1.704ns (20.119%)  route 6.766ns (79.881%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          5.916     7.472    uin/RsRx
    SLICE_X45Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.596 r  uin/state[3]_i_6/O
                         net (fo=1, routed)           0.263     7.859    uin/state[3]_i_6_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  uin/state[3]_i_1/O
                         net (fo=4, routed)           0.587     8.570    uin/state[3]_i_1_n_0
    SLICE_X45Y11         FDRE                                         r  uin/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.445     5.764    uin/clk_48mhz
    SLICE_X45Y11         FDRE                                         r  uin/state_reg[3]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/WREN_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.765ns  (logic 1.704ns (21.946%)  route 6.061ns (78.054%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          5.260     6.816    uin/RsRx
    SLICE_X46Y13         LUT6 (Prop_lut6_I2_O)        0.124     6.940 f  uin/WREN_i_3/O
                         net (fo=1, routed)           0.801     7.741    uin/WREN_i_3_n_0
    SLICE_X45Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.865 r  uin/WREN_i_1/O
                         net (fo=1, routed)           0.000     7.865    uin/WREN_i_1_n_0
    SLICE_X45Y13         FDRE                                         r  uin/WREN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.443     5.762    uin/clk_48mhz
    SLICE_X45Y13         FDRE                                         r  uin/WREN_reg/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.970ns  (logic 1.456ns (20.892%)  route 5.514ns (79.108%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          5.514     7.070    uin/RsRx
    SLICE_X48Y12         FDRE                                         r  uin/DI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.447     5.766    uin/clk_48mhz
    SLICE_X48Y12         FDRE                                         r  uin/DI_reg[7]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.876ns  (logic 1.456ns (21.179%)  route 5.420ns (78.821%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          5.420     6.976    uin/RsRx
    SLICE_X46Y11         FDRE                                         r  uin/DI_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.445     5.764    uin/clk_48mhz
    SLICE_X46Y11         FDRE                                         r  uin/DI_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.736ns  (logic 1.456ns (21.619%)  route 5.280ns (78.381%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          5.280     6.836    uin/RsRx
    SLICE_X46Y12         FDRE                                         r  uin/DI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.444     5.763    uin/clk_48mhz
    SLICE_X46Y12         FDRE                                         r  uin/DI_reg[4]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.722ns  (logic 1.456ns (21.663%)  route 5.266ns (78.337%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          5.266     6.822    uin/RsRx
    SLICE_X46Y16         FDRE                                         r  uin/DI_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.441     5.760    uin/clk_48mhz
    SLICE_X46Y16         FDRE                                         r  uin/DI_reg[2]/C

Slack:                    inf
  Source:                 RsRx
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            uin/DI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.643ns  (logic 1.456ns (21.921%)  route 5.187ns (78.079%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    B18                                               0.000     0.100 r  RsRx (IN)
                         net (fo=0)                   0.000     0.100    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.556 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          5.187     6.743    uin/RsRx
    SLICE_X49Y15         FDRE                                         r  uin/DI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.652 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576     4.228    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.445     5.764    uin/clk_48mhz
    SLICE_X49Y15         FDRE                                         r  uin/DI_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.267ns (25.971%)  route 0.761ns (74.029%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T18                                               0.000     0.100 r  btnU (IN)
                         net (fo=0)                   0.000     0.100    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.322 r  btnU_IBUF_inst/O
                         net (fo=3, routed)           0.761     1.083    dbc/raw[3]
    SLICE_X32Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.128 r  dbc/counterArray[3][2]_i_1/O
                         net (fo=1, routed)           0.000     1.128    dbc/counterArray[3][2]_i_1_n_0
    SLICE_X32Y15         FDRE                                         r  dbc/counterArray_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.826     2.348    dbc/clk_48mhz
    SLICE_X32Y15         FDRE                                         r  dbc/counterArray_reg[3][2]/C

Slack:                    inf
  Source:                 btnC
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.255ns (24.315%)  route 0.792ns (75.685%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    U18                                               0.000     0.100 r  btnC (IN)
                         net (fo=0)                   0.000     0.100    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.310 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           0.792     1.102    dbc/raw[4]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.147 r  dbc/counterArray[4][2]_i_1/O
                         net (fo=1, routed)           0.000     1.147    dbc/counterArray[4][2]_i_1_n_0
    SLICE_X33Y15         FDRE                                         r  dbc/counterArray_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.826     2.348    dbc/clk_48mhz
    SLICE_X33Y15         FDRE                                         r  dbc/counterArray_reg[4][2]/C

Slack:                    inf
  Source:                 btnU
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.267ns (24.125%)  route 0.839ns (75.875%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T18                                               0.000     0.100 r  btnU (IN)
                         net (fo=0)                   0.000     0.100    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.322 r  btnU_IBUF_inst/O
                         net (fo=3, routed)           0.839     1.161    dbc/raw[3]
    SLICE_X32Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.206 r  dbc/counterArray[3][1]_i_1/O
                         net (fo=1, routed)           0.000     1.206    dbc/counterArray[3][1]_i_1_n_0
    SLICE_X32Y15         FDRE                                         r  dbc/counterArray_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.826     2.348    dbc/clk_48mhz
    SLICE_X32Y15         FDRE                                         r  dbc/counterArray_reg[3][1]/C

Slack:                    inf
  Source:                 btnU
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.267ns (23.926%)  route 0.849ns (76.074%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T18                                               0.000     0.100 r  btnU (IN)
                         net (fo=0)                   0.000     0.100    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.322 r  btnU_IBUF_inst/O
                         net (fo=3, routed)           0.849     1.170    dbc/raw[3]
    SLICE_X32Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.215 r  dbc/counterArray[3][0]_i_1/O
                         net (fo=1, routed)           0.000     1.215    dbc/counterArray[3][0]_i_1_n_0
    SLICE_X32Y15         FDRE                                         r  dbc/counterArray_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.826     2.348    dbc/clk_48mhz
    SLICE_X32Y15         FDRE                                         r  dbc/counterArray_reg[3][0]/C

Slack:                    inf
  Source:                 btnR
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.124ns  (logic 0.264ns (23.505%)  route 0.860ns (76.495%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T17                                               0.000     0.100 r  btnR (IN)
                         net (fo=0)                   0.000     0.100    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           0.860     1.179    dbc/raw[1]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.224 r  dbc/counterArray[1][1]_i_1/O
                         net (fo=1, routed)           0.000     1.224    dbc/counterArray[1][1]_i_1_n_0
    SLICE_X38Y14         FDRE                                         r  dbc/counterArray_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.827     2.349    dbc/clk_48mhz
    SLICE_X38Y14         FDRE                                         r  dbc/counterArray_reg[1][1]/C

Slack:                    inf
  Source:                 btnR
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.264ns (23.464%)  route 0.862ns (76.536%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    T17                                               0.000     0.100 r  btnR (IN)
                         net (fo=0)                   0.000     0.100    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           0.862     1.181    dbc/raw[1]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.226 r  dbc/counterArray[1][0]_i_1/O
                         net (fo=1, routed)           0.000     1.226    dbc/counterArray[1][0]_i_1_n_0
    SLICE_X38Y14         FDRE                                         r  dbc/counterArray_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.827     2.349    dbc/clk_48mhz
    SLICE_X38Y14         FDRE                                         r  dbc/counterArray_reg[1][0]/C

Slack:                    inf
  Source:                 btnC
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.255ns (22.469%)  route 0.878ns (77.531%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    U18                                               0.000     0.100 r  btnC (IN)
                         net (fo=0)                   0.000     0.100    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.310 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           0.878     1.188    dbc/raw[4]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.233 r  dbc/counterArray[4][0]_i_1/O
                         net (fo=1, routed)           0.000     1.233    dbc/counterArray[4][0]_i_1_n_0
    SLICE_X33Y15         FDRE                                         r  dbc/counterArray_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.826     2.348    dbc/clk_48mhz
    SLICE_X33Y15         FDRE                                         r  dbc/counterArray_reg[4][0]/C

Slack:                    inf
  Source:                 btnC
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.255ns (22.469%)  route 0.878ns (77.531%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    U18                                               0.000     0.100 r  btnC (IN)
                         net (fo=0)                   0.000     0.100    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.310 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           0.878     1.188    dbc/raw[4]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.233 r  dbc/counterArray[4][1]_i_1/O
                         net (fo=1, routed)           0.000     1.233    dbc/counterArray[4][1]_i_1_n_0
    SLICE_X33Y15         FDRE                                         r  dbc/counterArray_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.826     2.348    dbc/clk_48mhz
    SLICE_X33Y15         FDRE                                         r  dbc/counterArray_reg[4][1]/C

Slack:                    inf
  Source:                 btnL
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.264ns (23.309%)  route 0.870ns (76.691%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W19                                               0.000     0.100 r  btnL (IN)
                         net (fo=0)                   0.000     0.100    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           0.870     1.189    dbc/raw[2]
    SLICE_X37Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.234 r  dbc/counterArray[2][0]_i_1/O
                         net (fo=1, routed)           0.000     1.234    dbc/counterArray[2][0]_i_1_n_0
    SLICE_X37Y15         FDRE                                         r  dbc/counterArray_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.826     2.348    dbc/clk_48mhz
    SLICE_X37Y15         FDRE                                         r  dbc/counterArray_reg[2][0]/C

Slack:                    inf
  Source:                 btnL
                            (input port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Destination:            dbc/counterArray_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.135ns  (logic 0.264ns (23.288%)  route 0.871ns (76.712%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W19                                               0.000     0.100 r  btnL (IN)
                         net (fo=0)                   0.000     0.100    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.319 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           0.871     1.190    dbc/raw[2]
    SLICE_X37Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.235 r  dbc/counterArray[2][1]_i_1/O
                         net (fo=1, routed)           0.000     1.235    dbc/counterArray[2][1]_i_1_n_0
    SLICE_X37Y15         FDRE                                         r  dbc/counterArray_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.948 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.494    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.826     2.348    dbc/clk_48mhz
    SLICE_X37Y15         FDRE                                         r  dbc/counterArray_reg[2][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKOUT_48
  To Clock:  uart_clk

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[15]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.416ns  (logic 4.329ns (41.566%)  route 6.086ns (58.434%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X43Y18         FDRE                                         r  bldcUart/setType_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setType_reg/Q
                         net (fo=63, routed)          2.322     8.884    setType
    SLICE_X61Y25         LUT3 (Prop_lut3_I2_O)        0.150     9.034 r  led_OBUF[15]_inst_i_1/O
                         net (fo=30, routed)          3.765    12.799    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.723    16.522 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.522    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[14]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.036ns  (logic 4.325ns (43.099%)  route 5.710ns (56.901%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X43Y18         FDRE                                         r  bldcUart/setType_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setType_reg/Q
                         net (fo=63, routed)          2.682     9.244    setType
    SLICE_X59Y26         LUT3 (Prop_lut3_I2_O)        0.152     9.396 r  led_OBUF[14]_inst_i_1/O
                         net (fo=60, routed)          3.029    12.425    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.717    16.142 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.142    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[12]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.918ns  (logic 4.098ns (41.319%)  route 5.820ns (58.681%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X43Y18         FDRE                                         r  bldcUart/setType_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setType_reg/Q
                         net (fo=63, routed)          2.508     9.070    setType
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.194 r  led_OBUF[12]_inst_i_1/O
                         net (fo=110, routed)         3.312    12.506    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    16.024 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.024    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 uout/RsTx_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            RsTx
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.787ns  (logic 3.974ns (40.603%)  route 5.813ns (59.397%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.556     6.107    uout/clk_48mhz
    SLICE_X48Y21         FDRE                                         r  uout/RsTx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     6.563 r  uout/RsTx_reg/Q
                         net (fo=1, routed)           5.813    12.376    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    15.894 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    15.894    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[10]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.750ns  (logic 4.105ns (42.108%)  route 5.644ns (57.892%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X43Y18         FDRE                                         r  bldcUart/setType_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setType_reg/Q
                         net (fo=63, routed)          1.622     8.184    setType
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124     8.308 r  led_OBUF[10]_inst_i_1/O
                         net (fo=58, routed)          4.023    12.331    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    15.856 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.856    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[13]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.675ns  (logic 4.087ns (42.246%)  route 5.588ns (57.754%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X43Y18         FDRE                                         r  bldcUart/setType_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setType_reg/Q
                         net (fo=63, routed)          2.322     8.884    setType
    SLICE_X61Y25         LUT3 (Prop_lut3_I2_O)        0.124     9.008 r  led_OBUF[13]_inst_i_1/O
                         net (fo=26, routed)          3.266    12.274    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    15.781 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.781    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[11]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.663ns  (logic 4.316ns (44.662%)  route 5.347ns (55.338%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X43Y18         FDRE                                         r  bldcUart/setType_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setType_reg/Q
                         net (fo=63, routed)          1.622     8.184    setType
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.153     8.337 r  led_OBUF[11]_inst_i_1/O
                         net (fo=105, routed)         3.726    12.063    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.707    15.769 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.769    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[9]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.452ns  (logic 4.318ns (45.687%)  route 5.134ns (54.313%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X43Y18         FDRE                                         r  bldcUart/setType_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setType_reg/Q
                         net (fo=63, routed)          2.508     9.070    setType
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.150     9.220 r  led_OBUF[9]_inst_i_1/O
                         net (fo=100, routed)         2.626    11.846    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.712    15.558 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.558    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[8]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.055ns  (logic 4.084ns (45.102%)  route 4.971ns (54.898%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.555     6.106    bldcUart/clk_48mhz
    SLICE_X43Y18         FDRE                                         r  bldcUart/setType_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     6.562 r  bldcUart/setType_reg/Q
                         net (fo=63, routed)          1.391     7.953    setType
    SLICE_X52Y16         LUT3 (Prop_lut3_I2_O)        0.124     8.077 r  led_OBUF[8]_inst_i_1/O
                         net (fo=98, routed)          3.580    11.657    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    15.161 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.161    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 ampData_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            led[1]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.416ns  (logic 3.986ns (53.746%)  route 3.430ns (46.254%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -6.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     4.455    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         1.553     6.104    CLKOUT_48_BUFG
    SLICE_X48Y27         FDRE                                         r  ampData_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.456     6.560 r  ampData_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.430     9.990    ampData_reg[3]_lopt_replica_1
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.520 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.520    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segDisp/dp_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dp
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.363ns (79.166%)  route 0.359ns (20.834%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.591     1.834    segDisp/clk_48mhz
    SLICE_X64Y14         FDRE                                         r  segDisp/dp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.998 r  segDisp/dp_reg/Q
                         net (fo=1, routed)           0.359     2.357    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.555 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.555    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[5]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.347ns (77.121%)  route 0.399ns (22.879%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.587     1.830    segDisp/clk_48mhz
    SLICE_X63Y19         FDSE                                         r  segDisp/seg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDSE (Prop_fdse_C_Q)         0.141     1.971 r  segDisp/seg_reg[5]/Q
                         net (fo=1, routed)           0.399     2.371    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.576 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.576    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[4]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.362ns (77.907%)  route 0.386ns (22.093%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.589     1.832    segDisp/clk_48mhz
    SLICE_X62Y17         FDSE                                         r  segDisp/seg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDSE (Prop_fdse_C_Q)         0.141     1.973 r  segDisp/seg_reg[4]/Q
                         net (fo=1, routed)           0.386     2.359    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.580 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.580    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[3]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.400ns (79.749%)  route 0.356ns (20.251%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.588     1.831    segDisp/clk_48mhz
    SLICE_X64Y18         FDSE                                         r  segDisp/seg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDSE (Prop_fdse_C_Q)         0.164     1.995 r  segDisp/seg_reg[3]/Q
                         net (fo=1, routed)           0.356     2.351    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.587 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.587    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[1]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.774ns  (logic 1.371ns (77.305%)  route 0.402ns (22.695%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.588     1.831    segDisp/clk_48mhz
    SLICE_X63Y18         FDSE                                         r  segDisp/seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDSE (Prop_fdse_C_Q)         0.141     1.972 r  segDisp/seg_reg[1]/Q
                         net (fo=1, routed)           0.402     2.375    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.605 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.605    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[0]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.376ns (76.783%)  route 0.416ns (23.217%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.588     1.831    segDisp/clk_48mhz
    SLICE_X64Y18         FDSE                                         r  segDisp/seg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDSE (Prop_fdse_C_Q)         0.164     1.995 r  segDisp/seg_reg[0]/Q
                         net (fo=1, routed)           0.416     2.411    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.623 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.623    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[6]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.396ns (77.386%)  route 0.408ns (22.614%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.589     1.832    segDisp/clk_48mhz
    SLICE_X64Y17         FDRE                                         r  segDisp/seg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.996 r  segDisp/seg_reg[6]/Q
                         net (fo=1, routed)           0.408     2.404    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.637 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.637    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/seg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            seg[2]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.400ns (77.200%)  route 0.413ns (22.800%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.588     1.831    segDisp/clk_48mhz
    SLICE_X64Y18         FDSE                                         r  segDisp/seg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDSE (Prop_fdse_C_Q)         0.164     1.995 r  segDisp/seg_reg[2]/Q
                         net (fo=1, routed)           0.413     2.409    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.645 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.645    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            an[3]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.352ns (74.216%)  route 0.470ns (25.784%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.587     1.830    segDisp/clk_48mhz
    SLICE_X62Y19         FDRE                                         r  segDisp/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  segDisp/an_reg[3]/Q
                         net (fo=1, routed)           0.470     2.441    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.652 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.652    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 segDisp/an_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT_48  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            an[1]
                            (output port clocked by uart_clk  {rise@0.000ns fall@52083.500ns period=104167.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.341ns (72.002%)  route 0.522ns (27.998%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_48 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.218    CLKOUT_48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  CLKOUT_48_BUFG_inst/O
                         net (fo=303, routed)         0.587     1.830    segDisp/clk_48mhz
    SLICE_X61Y18         FDSE                                         r  segDisp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDSE (Prop_fdse_C_Q)         0.141     1.971 r  segDisp/an_reg[1]/Q
                         net (fo=1, routed)           0.522     2.493    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.693 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.693    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)    5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.711    clk_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.799 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.813    CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





