$date
  Sat Feb 10 16:20:21 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module sequence_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # input_sig $end
$var reg 1 $ output_sig $end
$scope module dut $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 1 ' input $end
$var reg 1 ( output $end
$comment current_state is not handled $end
$comment next_state is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
0%
1&
0'
0(
#5000000
1!
1%
#10000000
0!
0"
0%
0&
#15000000
1!
1%
#20000000
0!
1#
0%
1'
#25000000
1!
1%
#30000000
0!
0#
0%
0'
#35000000
1!
1%
#40000000
0!
0%
#45000000
1!
1%
#50000000
0!
1#
0%
1'
#55000000
1!
1%
#60000000
0!
0%
#65000000
1!
1%
#70000000
0!
0#
0%
0'
#75000000
1!
1%
#80000000
0!
1#
0%
1'
#85000000
1!
1$
1%
1(
#90000000
0!
0%
#95000000
1!
1%
#100000000
#200000000
