/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  wire [15:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_2z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[44] | ~(in_data[81]);
  assign celloutsig_0_6z = _00_ | ~(in_data[56]);
  assign celloutsig_1_2z = in_data[163] | ~(celloutsig_1_0z);
  assign celloutsig_1_5z = celloutsig_1_1z | ~(celloutsig_1_0z);
  assign celloutsig_1_6z = celloutsig_1_1z | ~(celloutsig_1_4z);
  assign celloutsig_1_8z = celloutsig_1_1z | ~(celloutsig_1_5z);
  assign celloutsig_0_2z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_1_18z = celloutsig_1_6z | ~(_03_);
  assign celloutsig_1_19z = celloutsig_1_3z | ~(celloutsig_1_12z);
  reg [3:0] _15_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 4'h0;
    else _15_ <= { in_data[84], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign { _00_, _04_[2:0] } = _15_;
  reg [15:0] _16_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 16'h0000;
    else _16_ <= { in_data[134:120], celloutsig_1_6z };
  assign { _03_, _05_[14:9], _01_, _02_, _05_[6:0] } = _16_;
  assign celloutsig_0_5z = in_data[13:2] && { in_data[56:46], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[174:169] && in_data[169:164];
  assign celloutsig_1_1z = { in_data[120:96], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } && { in_data[169:144], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[117:114] && { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[153:150], celloutsig_1_1z } && { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_9z = { in_data[107:105], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z } && { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z } && { in_data[179:168], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_12z = { _01_, _02_, _05_[6:2], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_10z } && { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z };
  assign _04_[3] = _00_;
  assign { _05_[15], _05_[8:7] } = { _03_, _01_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
