

================================================================
== Vitis HLS Report for 'compute_derivatives'
================================================================
* Date:           Thu Dec 18 23:21:23 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.082 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |    12290|    12290|  0.123 ms|  0.123 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1_VITIS_LOOP_13_2  |    12288|    12288|         4|          3|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.08>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 7 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 8 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img2, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img1, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.02ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 13 [1/1] (1.02ns)   --->   "%store_ln12 = store i7 0, i7 %y" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 13 'store' 'store_ln12' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 14 [1/1] (1.02ns)   --->   "%store_ln13 = store i7 0, i7 %x" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 14 'store' 'store_ln13' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body4" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 15 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.45ns)   --->   "%icmp_ln12 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 17 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.45ns)   --->   "%add_ln12 = add i13 %indvar_flatten_load, i13 1" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 18 'add' 'add_ln12' <Predicate = true> <Delay = 1.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc69, void %for.end71" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 19 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_load = load i7 %x" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 20 'load' 'x_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_load = load i7 %y" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 21 'load' 'y_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i7 %y_load" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 22 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_12_1_VITIS_LOOP_13_2_str"   --->   Operation 23 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.37ns)   --->   "%icmp_ln13 = icmp_eq  i7 %x_load, i7 64" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 25 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln12)> <Delay = 1.37> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.66ns)   --->   "%select_ln12 = select i1 %icmp_ln13, i7 0, i7 %x_load" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 26 'select' 'select_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "%add_ln29 = add i6 %trunc_ln12, i6 2" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 27 'add' 'add_ln29' <Predicate = (!icmp_ln12)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.37ns)   --->   "%add_ln29_3 = add i7 %y_load, i7 1" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 28 'add' 'add_ln29_3' <Predicate = (!icmp_ln12)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%trunc_ln12_1 = trunc i7 %add_ln29_3" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 29 'trunc' 'trunc_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.66ns)   --->   "%select_ln12_1 = select i1 %icmp_ln13, i7 %add_ln29_3, i7 %y_load" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 30 'select' 'select_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i7 %select_ln12_1" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 31 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln32, i6 0" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 32 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.37ns)   --->   "%icmp_ln19 = icmp_eq  i7 %select_ln12_1, i7 0" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 33 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln12)> <Delay = 1.37> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.37ns)   --->   "%icmp_ln19_1 = icmp_eq  i7 %select_ln12_1, i7 63" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 34 'icmp' 'icmp_ln19_1' <Predicate = (!icmp_ln12)> <Delay = 1.37> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%select_ln29_2 = select i1 %icmp_ln13, i6 %add_ln29, i6 %trunc_ln12_1" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 35 'select' 'select_ln29_2' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln29_2, i6 0" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.35ns)   --->   "%add_ln29_2 = add i6 %trunc_ln32, i6 63" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 37 'add' 'add_ln29_2' <Predicate = (!icmp_ln12)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln29_2, i6 0" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 38 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i7 %select_ln12" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 39 'zext' 'zext_ln32' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.44ns)   --->   "%add_ln32 = add i12 %tmp, i12 %zext_ln32" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 40 'add' 'add_ln32' <Predicate = (!icmp_ln12)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i12 %add_ln32" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 41 'zext' 'zext_ln32_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%It64_addr = getelementptr i16 %It64, i64 0, i64 %zext_ln32_3" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 42 'getelementptr' 'It64_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%Ix64_addr = getelementptr i16 %Ix64, i64 0, i64 %zext_ln32_3" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 43 'getelementptr' 'Ix64_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%Iy64_addr = getelementptr i16 %Iy64, i64 0, i64 %zext_ln32_3" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 44 'getelementptr' 'Iy64_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.44ns) (out node of the LUT)   --->   "%add_ln29_4 = add i12 %tmp_s, i12 %zext_ln32" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 45 'add' 'add_ln29_4' <Predicate = (!icmp_ln12)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i12 %add_ln29_4" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 46 'zext' 'zext_ln29' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%img1_addr_5 = getelementptr i16 %img1, i64 0, i64 %zext_ln29" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 47 'getelementptr' 'img1_addr_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.44ns)   --->   "%add_ln29_5 = add i12 %tmp_70, i12 %zext_ln32" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 48 'add' 'add_ln29_5' <Predicate = (!icmp_ln12)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i12 %add_ln29_5" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 49 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%img1_addr_6 = getelementptr i16 %img1, i64 0, i64 %zext_ln29_1" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 50 'getelementptr' 'img1_addr_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%img1_addr_7 = getelementptr i16 %img1, i64 0, i64 %zext_ln32_3" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 51 'getelementptr' 'img1_addr_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%img2_addr = getelementptr i16 %img2, i64 0, i64 %zext_ln32_3" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 52 'getelementptr' 'img2_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i7 %select_ln12" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 53 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/derivatives_hls.cpp:14]   --->   Operation 54 'specpipeline' 'specpipeline_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.37ns)   --->   "%icmp_ln19_2 = icmp_eq  i7 %select_ln12, i7 0" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 55 'icmp' 'icmp_ln19_2' <Predicate = (!icmp_ln12)> <Delay = 1.37> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.37ns)   --->   "%icmp_ln19_3 = icmp_eq  i7 %select_ln12, i7 63" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 56 'icmp' 'icmp_ln19_3' <Predicate = (!icmp_ln12)> <Delay = 1.37> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%or_ln19 = or i1 %icmp_ln19_1, i1 %icmp_ln19_3" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 57 'or' 'or_ln19' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%or_ln19_1 = or i1 %icmp_ln19, i1 %icmp_ln19_2" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 58 'or' 'or_ln19_1' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln19_2 = or i1 %or_ln19_1, i1 %or_ln19" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 59 'or' 'or_ln19_2' <Predicate = (!icmp_ln12)> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %or_ln19_2, void %if.else, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 60 'br' 'br_ln19' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.35ns)   --->   "%add_ln28 = add i6 %trunc_ln13, i6 1" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 61 'add' 'add_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln32, i6 %add_ln28" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 62 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i12 %tmp_71" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 63 'zext' 'zext_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%img1_addr = getelementptr i16 %img1, i64 0, i64 %zext_ln28" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 64 'getelementptr' 'img1_addr' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.35ns)   --->   "%add_ln28_1 = add i6 %trunc_ln13, i6 63" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 65 'add' 'add_ln28_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln32, i6 %add_ln28_1" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 66 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i12 %tmp_72" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 67 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%img1_addr_4 = getelementptr i16 %img1, i64 0, i64 %zext_ln28_1" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 68 'getelementptr' 'img1_addr_4' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (0.00ns)   --->   "%img1_load = load i12 %img1_addr" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 69 'load' 'img1_load' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 70 [2/2] (0.00ns)   --->   "%img1_load_4 = load i12 %img1_addr_4" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 70 'load' 'img1_load_4' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 71 [2/2] (0.00ns)   --->   "%img2_load = load i12 %img2_addr" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 71 'load' 'img2_load' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 72 [1/1] (1.02ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 72 'br' 'br_ln0' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.02>
ST_1 : Operation 73 [1/1] (1.37ns)   --->   "%add_ln13 = add i7 %select_ln12, i7 1" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 73 'add' 'add_ln13' <Predicate = (!icmp_ln12)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.02ns)   --->   "%store_ln12 = store i13 %add_ln12, i13 %indvar_flatten" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 74 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.02>
ST_1 : Operation 75 [1/1] (1.02ns)   --->   "%store_ln12 = store i7 %select_ln12_1, i7 %y" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 75 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.02>
ST_1 : Operation 76 [1/1] (1.02ns)   --->   "%store_ln13 = store i7 %add_ln13, i7 %x" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 76 'store' 'store_ln13' <Predicate = (!icmp_ln12)> <Delay = 1.02>
ST_1 : Operation 113 [1/1] (1.02ns)   --->   "%ret_ln36 = ret" [../HS_hls/src/derivatives_hls.cpp:36]   --->   Operation 113 'ret' 'ret_ln36' <Predicate = (icmp_ln12)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 5.03>
ST_2 : Operation 77 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load = load i12 %img1_addr" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 77 'load' 'img1_load' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i16 %img1_load" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 78 'sext' 'sext_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_2 : Operation 79 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_4 = load i12 %img1_addr_4" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 79 'load' 'img1_load_4' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i16 %img1_load_4" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 80 'sext' 'sext_ln28_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.48ns)   --->   "%sub_ln28 = sub i17 %sext_ln28, i17 %sext_ln28_1" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 81 'sub' 'sub_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln28, i32 16" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 82 'bitselect' 'tmp_85' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.50ns)   --->   "%sub_ln28_1 = sub i17 0, i17 %sub_ln28" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 83 'sub' 'sub_ln28_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln28_1, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 84 'partselect' 'trunc_ln28_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln28, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 85 'partselect' 'trunc_ln28_2' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.48ns)   --->   "%sub_ln28_2 = sub i16 0, i16 %trunc_ln28_1" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 86 'sub' 'sub_ln28_2' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.54ns)   --->   "%select_ln28 = select i1 %tmp_85, i16 %sub_ln28_2, i16 %trunc_ln28_2" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 87 'select' 'select_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [2/2] (0.00ns)   --->   "%img1_load_5 = load i12 %img1_addr_5" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 88 'load' 'img1_load_5' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 89 [2/2] (0.00ns)   --->   "%img1_load_6 = load i12 %img1_addr_6" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 89 'load' 'img1_load_6' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 90 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img2_load = load i12 %img2_addr" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 90 'load' 'img2_load' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 91 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln20 = store i16 0, i12 %Ix64_addr" [../HS_hls/src/derivatives_hls.cpp:20]   --->   Operation 91 'store' 'store_ln20' <Predicate = (!icmp_ln12 & or_ln19_2)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 92 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln21 = store i16 0, i12 %Iy64_addr" [../HS_hls/src/derivatives_hls.cpp:21]   --->   Operation 92 'store' 'store_ln21' <Predicate = (!icmp_ln12 & or_ln19_2)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 93 [1/1] (1.02ns)   --->   "%br_ln23 = br void %for.inc" [../HS_hls/src/derivatives_hls.cpp:23]   --->   Operation 93 'br' 'br_ln23' <Predicate = (!icmp_ln12 & or_ln19_2)> <Delay = 1.02>

State 3 <SV = 2> <Delay = 5.03>
ST_3 : Operation 94 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln28 = store i16 %select_ln28, i12 %Ix64_addr" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 94 'store' 'store_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 95 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_5 = load i12 %img1_addr_5" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 95 'load' 'img1_load_5' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i16 %img1_load_5" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 96 'sext' 'sext_ln29' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_3 : Operation 97 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_6 = load i12 %img1_addr_6" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 97 'load' 'img1_load_6' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i16 %img1_load_6" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 98 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.48ns)   --->   "%sub_ln29 = sub i17 %sext_ln29, i17 %sext_ln29_1" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 99 'sub' 'sub_ln29' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln29, i32 16" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 100 'bitselect' 'tmp_86' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.50ns)   --->   "%sub_ln29_1 = sub i17 0, i17 %sub_ln29" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 101 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln29_1, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 102 'partselect' 'trunc_ln29_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln29, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 103 'partselect' 'trunc_ln29_2' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.48ns)   --->   "%sub_ln29_2 = sub i16 0, i16 %trunc_ln29_1" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 104 'sub' 'sub_ln29_2' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.54ns)   --->   "%select_ln29 = select i1 %tmp_86, i16 %sub_ln29_2, i16 %trunc_ln29_2" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 105 'select' 'select_ln29' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [2/2] (0.00ns)   --->   "%img1_load_7 = load i12 %img1_addr_7" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 106 'load' 'img1_load_7' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 4.15>
ST_4 : Operation 107 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln29 = store i16 %select_ln29, i12 %Iy64_addr" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 107 'store' 'store_ln29' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 108 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_7 = load i12 %img1_addr_7" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 108 'load' 'img1_load_7' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 109 [1/1] (1.48ns)   --->   "%sub_ln32 = sub i16 %img2_load, i16 %img1_load_7" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 109 'sub' 'sub_ln32' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%storemerge = phi i16 %sub_ln32, void %if.else, i16 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 110 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln32 = store i16 %storemerge, i12 %It64_addr" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 111 'store' 'store_ln32' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.body4" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 112 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.082ns
The critical path consists of the following:
	'store' operation ('store_ln12', ../HS_hls/src/derivatives_hls.cpp:12) of constant 0 7 bit on local variable 'y', ../HS_hls/src/derivatives_hls.cpp:12 [12]  (1.029 ns)
	'load' operation 7 bit ('y_load', ../HS_hls/src/derivatives_hls.cpp:29) on local variable 'y', ../HS_hls/src/derivatives_hls.cpp:12 [22]  (0.000 ns)
	'add' operation 7 bit ('add_ln29_3', ../HS_hls/src/derivatives_hls.cpp:29) [29]  (1.374 ns)
	'select' operation 7 bit ('select_ln12_1', ../HS_hls/src/derivatives_hls.cpp:12) [31]  (0.660 ns)
	'add' operation 6 bit ('add_ln29_2', ../HS_hls/src/derivatives_hls.cpp:29) [38]  (1.356 ns)
	'add' operation 12 bit ('add_ln29_5', ../HS_hls/src/derivatives_hls.cpp:29) [49]  (1.440 ns)
	blocking operation 0.223 ns on control path)

 <State 2>: 5.032ns
The critical path consists of the following:
	'load' operation 16 bit ('img1_load', ../HS_hls/src/derivatives_hls.cpp:28) on array 'img1' [71]  (0.000 ns)
	'sub' operation 17 bit ('sub_ln28', ../HS_hls/src/derivatives_hls.cpp:28) [75]  (1.488 ns)
	'sub' operation 17 bit ('sub_ln28_1', ../HS_hls/src/derivatives_hls.cpp:28) [77]  (1.507 ns)
	'sub' operation 16 bit ('sub_ln28_2', ../HS_hls/src/derivatives_hls.cpp:28) [80]  (1.488 ns)
	'select' operation 16 bit ('select_ln28', ../HS_hls/src/derivatives_hls.cpp:28) [81]  (0.549 ns)

 <State 3>: 5.032ns
The critical path consists of the following:
	'load' operation 16 bit ('img1_load_5', ../HS_hls/src/derivatives_hls.cpp:29) on array 'img1' [83]  (0.000 ns)
	'sub' operation 17 bit ('sub_ln29', ../HS_hls/src/derivatives_hls.cpp:29) [87]  (1.488 ns)
	'sub' operation 17 bit ('sub_ln29_1', ../HS_hls/src/derivatives_hls.cpp:29) [89]  (1.507 ns)
	'sub' operation 16 bit ('sub_ln29_2', ../HS_hls/src/derivatives_hls.cpp:29) [92]  (1.488 ns)
	'select' operation 16 bit ('select_ln29', ../HS_hls/src/derivatives_hls.cpp:29) [93]  (0.549 ns)

 <State 4>: 4.152ns
The critical path consists of the following:
	'load' operation 16 bit ('img1_load_7', ../HS_hls/src/derivatives_hls.cpp:32) on array 'img1' [96]  (0.000 ns)
	'sub' operation 16 bit ('sub_ln32', ../HS_hls/src/derivatives_hls.cpp:32) [97]  (1.488 ns)
	'phi' operation 16 bit ('storemerge', ../HS_hls/src/derivatives_hls.cpp:32) with incoming values : ('sub_ln32', ../HS_hls/src/derivatives_hls.cpp:32) [104]  (0.000 ns)
	'store' operation ('store_ln32', ../HS_hls/src/derivatives_hls.cpp:32) of variable 'storemerge', ../HS_hls/src/derivatives_hls.cpp:32 16 bit on array 'It64' [105]  (2.664 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
