int\r\nF_1 ( const T_1 * V_1 ,\r\nint V_2 ,\r\nint V_3 )\r\n{\r\nT_2 * V_4 = F_2 ( V_1 , - 1 , NULL , NULL , NULL ) ;\r\nint V_5 ;\r\nint V_6 ;\r\nif ( V_4 == NULL )\r\n{\r\nV_7 = V_8 ;\r\nreturn - 1 ;\r\n}\r\nV_5 = F_3 ( V_4 , V_2 , V_3 ) ;\r\nV_6 = V_7 ;\r\nF_4 ( V_4 ) ;\r\nV_7 = V_6 ;\r\nreturn V_5 ;\r\n}\r\nint\r\nF_5 ( const T_1 * V_9 ,\r\nconst T_1 * V_10 )\r\n{\r\nT_2 * V_11 = F_2 ( V_9 , - 1 , NULL , NULL , NULL ) ;\r\nT_2 * V_12 ;\r\nint V_5 ;\r\nint V_6 = 0 ;\r\nif ( V_11 == NULL )\r\n{\r\nV_7 = V_8 ;\r\nreturn - 1 ;\r\n}\r\nV_12 = F_2 ( V_10 , - 1 , NULL , NULL , NULL ) ;\r\nif ( V_12 == NULL )\r\n{\r\nF_4 ( V_11 ) ;\r\nV_7 = V_8 ;\r\nreturn - 1 ;\r\n}\r\nif ( F_6 ( V_11 , V_12 , V_13 ) )\r\nV_5 = 0 ;\r\nelse\r\n{\r\nV_5 = - 1 ;\r\nswitch ( F_7 () )\r\n{\r\n#define CASE ( T_3 , T_4 ) case ERROR_##a: save_errno = b; break\r\nCASE ( V_14 , V_15 ) ;\r\nCASE ( V_16 , V_15 ) ;\r\nCASE ( V_17 , V_18 ) ;\r\nCASE ( V_19 , V_20 ) ;\r\nCASE ( V_21 , V_18 ) ;\r\nCASE ( V_22 , V_18 ) ;\r\nCASE ( V_23 , V_24 ) ;\r\nCASE ( V_25 , V_24 ) ;\r\n#undef CASE\r\ndefault: V_6 = V_26 ;\r\n}\r\n}\r\nF_4 ( V_11 ) ;\r\nF_4 ( V_12 ) ;\r\nV_7 = V_6 ;\r\nreturn V_5 ;\r\n}\r\nint\r\nF_8 ( const T_1 * V_1 ,\r\nint V_3 )\r\n{\r\nT_2 * V_4 = F_2 ( V_1 , - 1 , NULL , NULL , NULL ) ;\r\nint V_5 ;\r\nint V_6 ;\r\nif ( V_4 == NULL )\r\n{\r\nV_7 = V_8 ;\r\nreturn - 1 ;\r\n}\r\nV_5 = F_9 ( V_4 ) ;\r\nV_6 = V_7 ;\r\nF_4 ( V_4 ) ;\r\nV_7 = V_6 ;\r\nreturn V_5 ;\r\n}\r\nint\r\nF_10 ( const T_1 * V_1 ,\r\nT_5 * V_27 )\r\n{\r\nT_2 * V_4 = F_2 ( V_1 , - 1 , NULL , NULL , NULL ) ;\r\nint V_5 ;\r\nint V_6 ;\r\nT_6 V_28 ;\r\nif ( V_4 == NULL )\r\n{\r\nV_7 = V_8 ;\r\nreturn - 1 ;\r\n}\r\nV_28 = wcslen ( V_4 ) ;\r\nwhile ( V_28 > 0 && F_11 ( V_4 [ V_28 - 1 ] ) )\r\nV_28 -- ;\r\nif ( V_28 > 0 &&\r\n( ! F_12 ( V_1 ) || V_28 > ( T_6 ) ( F_13 ( V_1 ) - V_1 ) ) )\r\nV_4 [ V_28 ] = '\0' ;\r\nV_5 = F_14 ( V_4 , V_27 ) ;\r\nV_6 = V_7 ;\r\nF_4 ( V_4 ) ;\r\nV_7 = V_6 ;\r\nreturn V_5 ;\r\n}\r\nint\r\nF_15 ( const T_1 * V_1 )\r\n{\r\nT_2 * V_4 = F_2 ( V_1 , - 1 , NULL , NULL , NULL ) ;\r\nint V_5 ;\r\nint V_6 ;\r\nif ( V_4 == NULL )\r\n{\r\nV_7 = V_8 ;\r\nreturn - 1 ;\r\n}\r\nV_5 = F_16 ( V_4 ) ;\r\nV_6 = V_7 ;\r\nF_4 ( V_4 ) ;\r\nV_7 = V_6 ;\r\nreturn V_5 ;\r\n}\r\nint\r\nF_17 ( const T_1 * V_1 )\r\n{\r\nT_2 * V_4 = F_2 ( V_1 , - 1 , NULL , NULL , NULL ) ;\r\nint V_5 ;\r\nint V_6 ;\r\nif ( V_4 == NULL )\r\n{\r\nV_7 = V_8 ;\r\nreturn - 1 ;\r\n}\r\nV_5 = F_18 ( V_4 ) ;\r\nif ( V_5 == - 1 )\r\nV_5 = F_19 ( V_4 ) ;\r\nV_6 = V_7 ;\r\nF_4 ( V_4 ) ;\r\nV_7 = V_6 ;\r\nreturn V_5 ;\r\n}\r\nT_7 *\r\nF_20 ( const T_1 * V_1 ,\r\nconst T_1 * V_3 )\r\n{\r\nT_2 * V_4 = F_2 ( V_1 , - 1 , NULL , NULL , NULL ) ;\r\nT_2 * V_29 ;\r\nT_7 * V_5 ;\r\nint V_6 ;\r\nif ( V_4 == NULL )\r\n{\r\nV_7 = V_8 ;\r\nreturn NULL ;\r\n}\r\nV_29 = F_2 ( V_3 , - 1 , NULL , NULL , NULL ) ;\r\nif ( V_29 == NULL )\r\n{\r\nF_4 ( V_4 ) ;\r\nV_7 = V_8 ;\r\nreturn NULL ;\r\n}\r\nV_5 = F_21 ( V_4 , V_29 ) ;\r\nV_6 = V_7 ;\r\nF_4 ( V_4 ) ;\r\nF_4 ( V_29 ) ;\r\nV_7 = V_6 ;\r\nreturn V_5 ;\r\n}\r\nT_7 *\r\nF_22 ( const T_1 * V_1 ,\r\nconst T_1 * V_3 ,\r\nT_7 * V_30 )\r\n{\r\nT_2 * V_4 = F_2 ( V_1 , - 1 , NULL , NULL , NULL ) ;\r\nT_2 * V_29 ;\r\nT_7 * V_5 ;\r\nint V_6 ;\r\nif ( V_4 == NULL )\r\n{\r\nV_7 = V_8 ;\r\nreturn NULL ;\r\n}\r\nV_29 = F_2 ( V_3 , - 1 , NULL , NULL , NULL ) ;\r\nif ( V_29 == NULL )\r\n{\r\nF_4 ( V_4 ) ;\r\nV_7 = V_8 ;\r\nreturn NULL ;\r\n}\r\nV_5 = F_23 ( V_4 , V_29 , V_30 ) ;\r\nV_6 = V_7 ;\r\nF_4 ( V_4 ) ;\r\nF_4 ( V_29 ) ;\r\nV_7 = V_6 ;\r\nreturn V_5 ;\r\n}\r\nstatic T_8\r\nF_24 ()\r\n{\r\nT_9 V_31 [ V_32 ] ;\r\nif ( V_33 && V_34 )\r\nreturn TRUE ;\r\nif ( F_25 ( NULL , V_31 , V_32 ) == 0 || F_7 () == V_35 ) {\r\nreturn FALSE ;\r\n}\r\nif ( ! V_33 ) {\r\nT_1 * V_36 ;\r\nV_36 = F_26 ( V_31 , - 1 , NULL , NULL , NULL ) ;\r\nV_33 = F_27 ( V_36 ) ;\r\nF_4 ( V_36 ) ;\r\n}\r\nif ( F_28 ( V_31 , V_32 ) == 0 ) {\r\nreturn FALSE ;\r\n}\r\nif ( ! V_34 ) {\r\nV_34 = F_26 ( V_31 , - 1 , NULL , NULL , NULL ) ;\r\n}\r\nif ( V_33 && V_34 )\r\nreturn TRUE ;\r\nreturn FALSE ;\r\n}\r\nT_8\r\nF_29 ()\r\n{\r\nT_8 V_37 = FALSE ;\r\nT_2 * V_38 ;\r\ntypedef BOOL (F_30 * F_31)( T_10 );\r\nF_31 V_39 ;\r\nV_39 = ( F_31 ) F_32 ( F_33 ( F_34 ( L_1 ) ) , L_2 ) ;\r\nif ( V_39 ) {\r\nV_37 = V_39 ( F_34 ( L_3 ) ) ;\r\n}\r\nif ( ! V_37 && F_24 () ) {\r\nV_38 = F_2 ( V_33 , - 1 , NULL , NULL , NULL ) ;\r\nF_35 ( V_38 ) ;\r\nF_4 ( V_38 ) ;\r\n}\r\nreturn V_37 ;\r\n}\r\nvoid *\r\nF_36 ( T_1 * V_40 )\r\n{\r\nT_1 * V_41 ;\r\nT_2 * V_42 ;\r\nT_11 V_43 ;\r\nif ( ! F_24 () || ! V_40 )\r\nreturn NULL ;\r\nV_41 = F_37 ( V_33 , V_40 ) ;\r\nV_42 = F_2 ( V_41 , - 1 , NULL , NULL , NULL ) ;\r\nif ( V_41 && V_42 ) {\r\nV_43 = F_38 ( V_42 ) ;\r\nif ( V_43 ) {\r\nF_4 ( V_41 ) ;\r\nF_4 ( V_42 ) ;\r\nreturn V_43 ;\r\n}\r\n}\r\nV_41 = F_37 ( V_34 , V_40 ) ;\r\nV_42 = F_2 ( V_41 , - 1 , NULL , NULL , NULL ) ;\r\nif ( V_41 && V_42 ) {\r\nV_43 = F_38 ( V_42 ) ;\r\nif ( V_43 ) {\r\nF_4 ( V_41 ) ;\r\nF_4 ( V_42 ) ;\r\nreturn V_43 ;\r\n}\r\n}\r\nreturn NULL ;\r\n}\r\nT_12 *\r\nF_39 ( T_1 * V_44 , T_13 V_2 )\r\n{\r\nT_1 * V_41 ;\r\nT_12 * V_45 ;\r\nif ( ! F_24 () || ! V_44 )\r\nreturn NULL ;\r\nV_41 = F_37 ( V_33 , V_44 ) ;\r\nif ( V_41 ) {\r\nV_45 = F_40 ( V_41 , V_2 ) ;\r\nif ( V_45 ) {\r\nF_4 ( V_41 ) ;\r\nreturn V_45 ;\r\n}\r\n}\r\nV_41 = F_37 ( V_34 , V_44 ) ;\r\nif ( V_41 ) {\r\nV_45 = F_40 ( V_41 , V_2 ) ;\r\nif ( V_45 ) {\r\nF_4 ( V_41 ) ;\r\nreturn V_45 ;\r\n}\r\n}\r\nreturn NULL ;\r\n}\r\nchar *\r\nF_41 ( const char * V_46 )\r\n{\r\nchar * V_47 ;\r\nT_2 * V_48 ;\r\nT_2 * V_49 ;\r\nV_47 = getenv ( V_46 ) ;\r\nV_49 = F_2 ( V_46 , - 1 , NULL , NULL , NULL ) ;\r\nif ( V_49 == NULL ) {\r\nreturn V_47 ;\r\n}\r\nV_48 = F_42 ( V_49 ) ;\r\nF_4 ( V_49 ) ;\r\nif ( V_48 == NULL ) {\r\nreturn V_47 ;\r\n}\r\nV_47 = F_26 ( V_48 , - 1 , NULL , NULL , NULL ) ;\r\nreturn V_47 ;\r\n}\r\nvoid F_43 () {\r\nT_14 * V_50 = NULL ;\r\nif ( ! V_51 ) V_51 = F_44 ( T_14 , 1 ) ;\r\nV_51 -> V_52 = sizeof( T_14 ) ;\r\nV_51 -> V_53 = F_44 ( V_54 , 1 ) ;\r\nV_51 -> V_55 = TRUE ;\r\nif ( F_45 ( V_51 -> V_53 , V_56 ) ) {\r\nif ( F_46 ( V_51 -> V_53 , TRUE , NULL , FALSE ) ) {\r\nV_50 = V_51 ;\r\n}\r\n}\r\nif ( ! V_50 ) {\r\nF_4 ( V_51 -> V_53 ) ;\r\nF_4 ( V_51 ) ;\r\nV_51 = NULL ;\r\n}\r\nF_47 ( V_50 , FALSE , F_34 ( L_4 ) F_34 (WIRESHARK_IS_RUNNING_UUID) F_34 ( L_5 ) ) ;\r\nF_47 ( V_50 , FALSE , F_34 ( L_6 ) F_34 (WIRESHARK_IS_RUNNING_UUID) F_34 ( L_5 ) ) ;\r\n}
