{"nbformat":4,"nbformat_minor":0,"metadata":{"colab":{"provenance":[{"file_id":"1MBeohQU9NgHaCZ1AjU3sz0GXPxlPvexy","timestamp":1718725726273}],"authorship_tag":"ABX9TyMZnLy+LgSCawBMQoDJXS9B"},"kernelspec":{"name":"python3","display_name":"Python 3"},"language_info":{"name":"python"}},"cells":[{"cell_type":"code","source":["# TODO\n","#\n","# Consider changing 'search'es to 'findall's for efficiency when it's known that a match occurs, or even if it's not known and then take care of it that way\n","#\n","# Need to be able to handle module declaration format of\n","#   ./FilesToParse/minispartan6-audio/src_v/core_soc/spi_lite.v\n","#\n","# Check other TODO notes"],"metadata":{"id":"Xq1omwyUsnwF"},"execution_count":null,"outputs":[]},{"cell_type":"code","source":["# Hide the output of this cell\n","%%capture\n","\n","import os\n","\n","# Remove the folder if it's already there, then make the folder and go into it\n","! rm -rf FilesToParse\n","! mkdir FilesToParse\n","os.chdir('FilesToParse')\n","\n","# These are a bunch of example repos I found that have some Verilog files in them\n","! git clone https://github.com/sudhamshu091/32-Verilog-Mini-Projects.git\n","! git clone https://github.com/snbk001/Verilog-Design-Examples.git\n","! git clone https://github.com/ashishrana160796/verilog-starter-tutorials.git\n","! git clone https://github.com/mongrelgem/Verilog-Adders.git\n","! git clone https://github.com/mihir8181/VerilogHDL-Codes.git\n","! git clone https://github.com/sudhamshu091/Single-Cycle-Risc-Processor-32-bit-Verilog.git\n","! git clone https://github.com/ultraembedded/minispartan6-audio.git\n","\n","# Move back to the starting directory to continue with program\n","os.chdir('..')\n","\n","# Remove the sample directory of files that Colab spawns every time we open it again\n","! rm -rf sample_data"],"metadata":{"id":"6n58IE-I5YmC","collapsed":true},"execution_count":null,"outputs":[]},{"cell_type":"code","source":["import re\n","\n","keywords = ['input', 'output', 'reg', 'wire']\n","\n","def clean_lists(list_):\n","    whole = ''.join(letter for letter in list_)                        # the list returned from group matching in re search was a list of single characters\n","    elements = [e.strip() for e in re.split(',|\\)|;', whole) if e]     # split the string to create a list, then strip each item in the list\n","    for e in elements:\n","        if not e:\n","            elements.remove(e)                                        # get rid of empty strings\n","    return elements\n","\n","\n","def print_keyword(keyword, keyword_list):\n","    print('    {} ({}):'.format(keyword, len(clean_lists(keyword_list[keywords.index(keyword)]))), file=output_file)\n","    for i in clean_lists(keyword_list[keywords.index(keyword)]):\n","        print('      ', i, sep='', file=output_file)\n","\n","\n","def check_if_in_module(in_module, keyword_list):\n","    if in_module:                                    # this checks to see if we're already in a module, in case the previous module did not have had an 'endmodule'\n","        for keyword in keywords:\n","            print_keyword(keyword, keyword_list)\n","    return True\n","\n","\n","# This function is used for the cases in which a bit width is specified for some inputs,\n","#   but only noted once, resulting in the need for it to be distributed to each element for display\n","def bit_width_distributor(elements, bit_width_specifier):\n","    elements = elements.strip(',')                       # get rid of any commas at the end that may add a blank element when splitting\n","    s = elements.split(',')\n","    for i in range(1, len(s)):\n","        s[i] = bit_width_specifier + s[i]\n","    elements_with_bit_width = ''\n","    for string in s:\n","        elements_with_bit_width += ' ' + string + ','    # add a comma after each one because that's what we split by when cleaning the list\n","    return elements_with_bit_width\n","\n","\n","def search_module_dec(line, keyword_list):\n","    inputs, outputs = [], []\n","    inputs_string, outputs_string = '', ''\n","\n","#TODO: probably here and in the bit width thing I can condense it into a for loop with an iteration for input and output\n","#      (then I could add other keywords if it turns out others can exist in the module declaration)\n","#\n","# (I did this and made it the first change in V5 of the program, so see that one)\n","\n","    if re.search('input', line):\n","        inputs = re.findall(r'\\binput\\b\\s*(.*?)\\s*(?=\\binput\\b|\\boutput\\b|$)', line)\n","    if re.search('output', line):\n","        outputs = re.findall(r'\\boutput\\b\\s*(.*?)\\s*(?=\\binput\\b|\\boutput\\b|$)', line)\n","\n","    for i in inputs:\n","        bit_width = re.search('\\[\\d+:\\d+\\]', i)                     # regex to check for bit width indicator ([number:number])\n","        if bit_width:\n","            bit_width_specifier = bit_width.group()                 # if the matched group contains a bit width indicator\n","            elements_with_bit_width = bit_width_distributor(i, bit_width_specifier)\n","            inputs[inputs.index(i)] = elements_with_bit_width\n","\n","    for o in outputs:\n","        bit_width = re.search('\\[\\d+:\\d+\\]', o)                     # regex to check for bit width indicator ([number:number])\n","        if bit_width:\n","            bit_width_specifier = bit_width.group()                 # if the matched group contains a bit width indicator\n","            elements_with_bit_width = bit_width_distributor(o, bit_width_specifier)\n","            outputs[outputs.index(o)] = elements_with_bit_width\n","\n","    inputs_string = ''.join(inputs)\n","    outputs_string = ''.join(outputs)\n","\n","    keyword_list[keywords.index('input')].append(inputs_string)\n","    keyword_list[keywords.index('output')].append(outputs_string)\n","\n","    return keyword_list\n","\n","\n","def parse_lines(lines, output_file):\n","    in_comment_block = False\n","    in_module = False\n","    in_module_dec = False       # module declaration example: module RCA4(output [3:0] sum, output cout, input [3:0] a, b, input cin);\n","\n","    keyword_list = [[] for keyword in keywords]\n","\n","    # Search through each line\n","\n","    for line in lines:\n","\n","        line = line.split('//')[0]              # remove any in-line comments\n","        if '=' in line:\n","            line = line.split('=')[0]           # this will get rid of the value part any assignments, such as\n","                                                #   wire read_en_w  = cfg_arvalid_i & cfg_arready_o;\n","                                                #   - currently we do not keep track of assignments, so this is fine\n","            line += ';'                         # this will make sure the element is treated as its own thing and not part of the next\n","\n","        # Look for comment blocks\n","        if re.search('\\s/\\*', line):            # look for /* at the beginning of the text in the line\n","            in_comment_block = True             # we are now in a comment block\n","            continue                            # go to the next line\n","\n","        if in_comment_block:                    # if currently in a comment block\n","            if re.search('\\s\\*/', line):        # end of the comment block\n","                in_comment_block = False        # we are no longer in the comment block\n","            continue                            # go to the next line\n","\n","        # The first line this checks is the second line of the module declaration\n","        if in_module_dec:\n","            keyword_list = search_module_dec(line, keyword_list)\n","            if re.search('\\);$', line):         # if the line ends with );\n","                in_module_dec = False           # we are no longer in the module declaration\n","            continue                            # go to the next line\n","\n","        # Search based on module declaration format 1:\n","        #   1: if there is at least one named listing of inputs or outputs in the module declaration\n","        match_ = re.search('module.*input|module.*output', line)\n","\n","        if match_:\n","            in_module = check_if_in_module(in_module, keyword_list)\n","            module_name = re.search('module (\\w+)', line).group(1)\n","            print(\"  Module:\", module_name, file=output_file)\n","            keyword_list = search_module_dec(line, keyword_list)\n","            if not re.search('\\);$', line):       # if there is no closing parenthesis in the module declaration - it spans multiple lines\n","                in_module_dec = True\n","            continue\n","\n","        # Search based on module declaration format 2 or 3:\n","        #   2: if if there are variable names in the module declaration but they're not specified as input or output\n","        #   3: if there is only an open parenthesis (no variable names) in the module declaration\n","        elif re.search(r'\\bmodule\\b', line):\n","            in_module = check_if_in_module(in_module, keyword_list)\n","            module_name = re.search('module (\\w+)', line).group(1)\n","            print(\"  Module:\", module_name, file=output_file)\n","\n","        elif re.search('endmodule', line):    # end of a module\n","            in_module = False\n","            for keyword in keywords:\n","                print_keyword(keyword, keyword_list)\n","            keyword_list = [[] for keyword in keywords]\n","\n","\n","        for keyword in keywords:\n","            if re.search(keyword, line):\n","                regex = '\\A\\s*' + keyword + '\\s+(.*)'                           # regex to find keyword\n","                match_ = re.search(regex, line)                                 # search for the keyword in the line\n","                if match_:\n","                    elements = match_.group(1)\n","                    bit_width = re.search('\\[\\d+:\\d+\\]', elements)              # regex to check for bit width indicator ([number:number])\n","                    if bit_width:\n","                        bit_width_specifier = bit_width.group()                 # if the matched group contains a bit width indicator\n","                        elements_with_bit_width = bit_width_distributor(elements, bit_width_specifier)\n","                        keyword_list[keywords.index(keyword)].append(elements_with_bit_width)\n","                    else:\n","                        keyword_list[keywords.index(keyword)].append(elements)\n","\n","    # Print the inputs and outputs if we have gotten to the end of the file and there was only one module but it had no 'endmodule'\n","    check_if_in_module(in_module, keyword_list)"],"metadata":{"id":"7kzYs30U3cOZ","executionInfo":{"status":"ok","timestamp":1718922758443,"user_tz":420,"elapsed":309,"user":{"displayName":"EJ Bailey","userId":"09031349691365003247"}}},"execution_count":176,"outputs":[]},{"source":["parsed_files_filename = 'parsed_file_output2.txt'\n","output_file = open(parsed_files_filename, 'w')\n","\n","def traverse_directory(directory, extension, output_file):\n","    files_parsed = 0\n","    for filename in os.listdir(directory):\n","        filepath = os.path.join(directory, filename)\n","\n","        if os.path.isfile(filepath) and filename.endswith(extension):\n","            file = open(filepath, 'r')\n","            lines = file.readlines()\n","            print(\"File:\", filepath, file=output_file)\n","            parse_lines(lines, output_file)\n","            print(file=output_file)                                     # print a new line after the information for the current file\n","            file.close()\n","            files_parsed += 1\n","        elif os.path.isdir(filepath):\n","            files_parsed += traverse_directory(filepath, extension, output_file)\n","\n","    return files_parsed\n","\n","files_parsed = traverse_directory(\".\", \".v\", output_file)\n","output_file.close()\n","print(\"Files parsed:\", files_parsed)\n","print(\"Parsed output has been saved to {}\".format(parsed_files_filename))"],"cell_type":"code","metadata":{"id":"zIkGK6NbA3AS","colab":{"base_uri":"https://localhost:8080/"},"executionInfo":{"status":"ok","timestamp":1718922759606,"user_tz":420,"elapsed":653,"user":{"displayName":"EJ Bailey","userId":"09031349691365003247"}},"outputId":"48b5ff47-1f8b-496c-a4bd-9df695f33aa3"},"execution_count":177,"outputs":[{"output_type":"stream","name":"stdout","text":["Files parsed: 287\n","Parsed output has been saved to parsed_file_output2.txt\n"]}]},{"cell_type":"code","source":["# Cell to parse the lines of just one file\n","\n","parsed_files_filename = 'single_file_parsed_output.txt'\n","output_file = open(parsed_files_filename, 'w')\n","\n","def traverse_directory(directory, extension, output_file):\n","    files_parsed = 0\n","    for filename in os.listdir(directory):\n","        filepath = os.path.join(directory, filename)\n","\n","        if os.path.isfile(filepath) and filename.endswith(extension):\n","            file = open(filepath, 'r')\n","            lines = file.readlines()\n","            print(\"File:\", filepath, file=output_file)\n","            parse_lines(lines, output_file)\n","            print(file=output_file)                                     # print a new line after the information for the current file\n","            file.close()\n","            files_parsed += 1\n","        elif os.path.isdir(filepath):\n","            files_parsed += traverse_directory(filepath, extension, output_file)\n","\n","    return files_parsed\n","\n","files_parsed = traverse_directory(\"/content/FilesToParse/Verilog-Adders/Carry Skip Adder\", \".v\", output_file)\n","output_file.close()\n","print(\"Files parsed:\", files_parsed)\n","print(\"Parsed output has been saved to {}\".format(parsed_files_filename))"],"metadata":{"id":"6AF4rOunhLpr"},"execution_count":null,"outputs":[]}]}