// Seed: 2954618054
module module_0 #(
    parameter id_2 = 32'd38,
    parameter id_4 = 32'd67
);
  wire id_1 = (-1) + id_1;
  wire _id_2;
  wire id_3;
  assign id_1 = 1;
  parameter id_4 = 1'b0;
  always_comb assign id_1[id_4[1*1 : id_2] :-1'b0] = 1;
  localparam id_5 = -1;
  wire id_6;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output tri1 id_2,
    output logic id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wand id_6,
    input wire id_7,
    input wor id_8,
    output wire id_9,
    output supply0 id_10,
    input tri1 id_11,
    output wire id_12,
    output supply0 id_13,
    output supply0 id_14
);
  id_16 :
  assert property (@(*) -1) id_3 <= id_5 * id_4;
  wire id_17 = 1;
  module_0 modCall_1 ();
  wire id_18;
endmodule
