*PADS-LIBRARY-PART-TYPES-V9*

1086-3.3 TO252-2 I TTL 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" 1086-3.3
"Source_Path" H:\NXP_RT1050\SCH\SCHLIB\YHSCHLIB.OLB
GATE 1 3 0
1086-3.3
1 0 L GND
2 0 L OUT
3 0 L IN

12MHZ_1 XTAL-DIP:XTAL_SMD I OSC 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" 
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052_MB.DSN
GATE 1 2 0
12MHZ_1
1 0 L 1
2 0 L 2

2SK3018_0 SOT23 I TRX 13 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IC
"Value" 2SK3018
"Source_Path" H:\NXP_RT1050\SCH\CORE_SCH\IMXRT1052_180113.DSN
"AGILE_PN" 480-75317
"DESCRIPTION" TRANS MOSFET N-CH 30V .1A SOT-323
"MFG_NAME01" ROHM
"MFG_PN01" 2SK3018T106
"ROHS" Yes
"PRE_APN" 
"ASSY_OPT" 
"CAD_APPROVED" Yes
"HEIGHT" 0.9MM
"SILK" 
GATE 1 3 0
2SK3018_0
1 0 L GATE
2 0 L SOURCE
3 0 L DRAIN

2X15P_2.0MM_DIP DIP-2X15-2P0 I CON 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" DIP-2X15-2P0
"Source_Path" H:\NXP_RT1050\SCH\SCHLIB\YHSCHLIB.OLB
GATE 1 30 0
2X15P_2.0MM_DIP
1 0 L VCC1
2 0 L VCC2
3 0 L VCC3
4 0 L GND4
5 0 L GND5
6 0 L GND6
7 0 L TX0-
8 0 L TX0+
9 0 L TX1-
10 0 L TX1+
11 0 L TX2-
12 0 L TX2+
13 0 L GND13
14 0 L GND14
15 0 L TXC-
16 0 L TXC+
17 0 L TX3-
18 0 L TX3+
19 0 L NC19
20 0 L NC20
21 0 L NC21
22 0 L NC22
23 0 L NC23
24 0 L NC24
25 0 L INT
26 0 L RST
27 0 L SCL
28 0 L SDA
29 0 L 3V3
30 0 L GND30

2X4_1 DIP-2X4-2P54 I CON 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" DIP-2X4-2P54
"Source_Path" D:\NXP_RT1050\RT1050_MB_PRO\SCH\IMXRT1052_MB_PRO_0321.DSN
GATE 1 8 0
2X4_1
1 0 L 1
2 0 L 2
3 0 L 3
4 0 L 4
5 0 L 5
6 0 L 6
7 0 L 7
8 0 L 8

6PIN-2_0.0-D-H PH-1X6-2P0 I CON 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" PH-1X6-2P0
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052_MB.DSN
GATE 1 6 0
6PIN-2_0.0-D-H
1 0 L 12V_1
2 0 L 12V_2
3 0 L BL_ON
4 0 L ADJ
5 0 L GND5
6 0 L GND6

AP3216C_0 AP3216C I TTL 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" AP3216C
"Source_Path" D:\NXP_RT1050\RT1050_MB_PRO\SCH\IMXRT1052_MB_PRO_0414.DSN
GATE 1 8 0
AP3216C_0
1 0 L VDD
2 0 L SCL
8 0 L SDA
3 0 L GND
4 0 L LEDA
5 0 L LEDC
6 0 L LDR
7 0 L INT

AP6181 AP6181 I TTL 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" AP6181
"Source_Path" H:\NXP_RT1050\SCH\SCHLIB\YHSCHLIB.OLB
GATE 1 47 0
AP6181
1 0 L GND1
2 0 L WIFI_ANT
3 0 L GND3
4 0 L NC4
5 0 L NC5
6 0 L NC6
7 0 L NC7
8 0 L NC8
9 0 L VDD33
10 0 L XI
11 0 L XO
23 0 L VIN_LDO
24 0 L LPO
25 0 L NC25
26 0 L NC26
27 0 L NC27
28 0 L NC28
29 0 L WL_VDD_TCXO
30 0 L TCXO_IN
31 0 L GND31
32 0 L NC32
33 0 L GND33
34 0 L NC34
35 0 L NC35
36 0 L GND36
37 0 L NC37
38 0 L NC38
39 0 L NC39
40 0 L NC40
41 0 L NC41
42 0 L NC42
43 0 L NC43
44 0 L NC44
45 0 L NC45
46 0 L NC46
47 0 L NC47
12 0 L WL_REG_ON
13 0 L WL_HOST_WAKE
14 0 L SD_D2
15 0 L SD_D3
16 0 L SD_CMD
17 0 L SD_CLK
18 0 L SD_D0
19 0 L SD_D1
20 0 L GND20
21 0 L VIN_LDO_OUT
22 0 L VDDIO

B2BF_2X40_0P8 B2BF-2X40-0P8 I UND 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" B2BF_2X40_0P8
"Source_Path" D:\NXP_RT1050\RT1050_MB_PRO\SCH\LIBRARY1.OLB
GATE 1 80 0
B2BF_2X40_0P8
1 0 L 1
2 0 L 2
3 0 L 3
4 0 L 4
5 0 L 5
6 0 L 6
7 0 L 7
8 0 L 8
9 0 L 9
10 0 L 10
11 0 L 11
12 0 L 12
13 0 L 13
14 0 L 14
15 0 L 15
16 0 L 16
17 0 L 17
18 0 L 18
19 0 L 19
20 0 L 20
21 0 L 21
22 0 L 22
23 0 L 23
24 0 L 24
25 0 L 25
26 0 L 26
27 0 L 27
28 0 L 28
29 0 L 29
30 0 L 30
31 0 L 31
32 0 L 32
33 0 L 33
34 0 L 34
35 0 L 35
36 0 L 36
37 0 L 37
38 0 L 38
39 0 L 39
40 0 L 40
41 0 L 41
42 0 L 42
43 0 L 43
44 0 L 44
45 0 L 45
46 0 L 46
47 0 L 47
48 0 L 48
49 0 L 49
50 0 L 50
51 0 L 51
52 0 L 52
53 0 L 53
54 0 L 54
55 0 L 55
56 0 L 56
57 0 L 57
58 0 L 58
59 0 L 59
60 0 L 60
61 0 L 61
62 0 L 62
63 0 L 63
64 0 L 64
65 0 L 65
66 0 L 66
67 0 L 67
68 0 L 68
69 0 L 69
70 0 L 70
71 0 L 71
72 0 L 72
73 0 L 73
74 0 L 74
75 0 L 75
76 0 L 76
77 0 L 77
78 0 L 78
79 0 L 79
80 0 L 80

B2B_2X40_0_1 DIP-2X19-2P54 I UND 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" DIP-2X19-2P54
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052_MB.DSN
GATE 1 38 0
B2B_2X40_0_1
1 0 L 3_3V
2 0 L 5V
3 0 L GND3
4 0 L R0
5 0 L R1
6 0 L R2
7 0 L R3
8 0 L R4
9 0 L R5
10 0 L R6
11 0 L R7
12 0 L G0
13 0 L G1
14 0 L G2
15 0 L G3
16 0 L G4
17 0 L G5
18 0 L G6
19 0 L G7
20 0 L B0
21 0 L B1
22 0 L B2
23 0 L B3
24 0 L B4
25 0 L B5
26 0 L B6
27 0 L B7
28 0 L CLK
29 0 L HS
30 0 L VS
31 0 L DE
32 0 L DISP
33 0 L BL
34 0 L NC
35 0 L INT
36 0 L RST
37 0 L SDA
38 0 L SCL

BEAD L0603 I IND 19 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" DISCRETE
"VALUE" 330@100MHz
"Source_Path" Q:\ORCADCIS\SYMBOLS\FCL_INDUCTOR.OLB
"Temp_Range" 
"Simulation_Model" 
"TOL" 25%
"PART_TYPE" FERRITE\BEAD
"HEIGHT" 0.95MM
"CAD_APPROVED" Yes
"ASSY_OPT" 
"PRE_APN" 
"ICA_MFR_NAME" 
"ICA_PARTNUM" 
"ROHS" Yes
"MFG_PN01" MPZ1608S331A
"MFG_NAME01" TDK
"Tolerance" 25%
"DESCRIPTION" IND FER BEAD 330OHM@100MHZ 1.7A 0603
"AGILE_PN" 180-78156
GATE 1 2 0
BEAD
1 0 L 1
2 0 L 2

C0603_0 C0603 I CAP 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" 
"Source_Path" E:\WORK\迅为\郭建岭\4412核心板_底板\谭工_底板\MAINBOARD_V1-1128.DSN
GATE 1 2 0
C0603_0
1 0 L 1
2 0 L 2

C1608 C0603 I CAP 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" 
"Source_Path" D:\SOPGODS_VIEW_AP\MOBILE_AP_APPLICATION\LIBRARY\ORCAD\DEVICE.OLB
GATE 1 2 0
C1608
1 0 L 1
2 0 L 2

CAP_NP C0603 I CAP 16 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" DISCRETE
"Value" 
"Source_Path" Q:\ORCADCIS\SYMBOLS\FCL_CAPACITOR.OLB
"AGILE_PN" 150-75634
"Tolerance" 10%
"DESCRIPTION" CAP CER 0.1UF 10V 10% X5R 0402
"MFG_NAME01" KEMET
"MFG_PN01" C0402C104K8PAC
"ROHS" Yes
"PRE_APN" 
"ASSY_OPT"  
"CAD_APPROVED" Yes
"HEIGHT" 0.64MM
"FPLIST" CC0402_25,CC0402_HD,0402_CC
"VOLTAGE" 10V
"SILK" 
GATE 1 2 0
CAP_NP
1 0 L 1
2 0 L 2

CHS_06B1 CHS_06B1 I CON 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" CHS_06B1
"Source_Path" D:\NXP_RT1050\RT1050_MB_PRO\SCH\LIBRARY1.OLB
GATE 1 12 0
CHS_06B1
1 0 L 1
2 0 L 2
3 0 L 3
4 0 L 4
5 0 L 5
7 0 L 7
8 0 L 8
9 0 L 9
11 0 L 11
6 0 L 6
10 0 L 10
12 0 L 12

CHS_08B1 CHS_08B1 I CON 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" CHS_08B1
"Source_Path" D:\NXP_RT1050\RT1050_MB_PRO\SCH\LIBRARY1.OLB
GATE 1 16 0
CHS_08B1
1 0 L 1
2 0 L 2
3 0 L 3
4 0 L 4
5 0 L 5
7 0 L 7
8 0 L 8
9 0 L 9
11 0 L 11
6 0 L 6
10 0 L 10
12 0 L 12
13 0 L 13
14 0 L 14
15 0 L 15
16 0 L 16

CONN_HDR_1 PH-1X4-2P0 I CON 17 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IO
"Value" PH-1X4-2P0
"Source_Path" D:\NXP_RT1050\RT1050_MB_PRO\SCH\IMXRT1052_MB_PRO_0417_3.DSN
"SILK" 
"VOLTAGE" 
"Simulation_Model" 
"Tolerance" 
"PSPICE" 
"HEIGHT" 8.71 MM
"CAD_APPROVED" YES
"ASSY_OPT" DNP
"PRE_APN" 
"ROHS" Yes
"MFG_PN01" TSW-102-07-G-S
"MFG_NAME01" SAMTEC
"DESCRIPTION" HDR 1X2 TH 100MIL SP 339H AU 98L
"AGILE_PN" 210-75439
GATE 1 4 0
CONN_HDR_1
1 0 L 1
2 0 L 2
3 0 L 3
4 0 L 4

CONN_HDR_2X1 HDR102:CON_2PIN I CON 17 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IO
"Value" HDR 1X2 TH
"Source_Path" Q:\ORCADCIS\SYMBOLS\FCL_CONNECTOR.OLB
"AGILE_PN" 210-75439
"DESCRIPTION" HDR 1X2 TH 100MIL SP 339H AU 98L
"MFG_NAME01" SAMTEC
"MFG_PN01" TSW-102-07-G-S
"ROHS" Yes
"PRE_APN" 
"ASSY_OPT"  
"CAD_APPROVED" YES
"HEIGHT" 8.71 MM
"PSPICE" 
"Tolerance" 
"Simulation_Model" 
"VOLTAGE" 
"SILK" 
GATE 1 2 0
CONN_HDR_2X1
1 0 L 1
2 0 L 2

CON_8_SDCARD_DETECT_1 TFCARD I CON 15 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IO
"Value" TF卡座
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052_MB.DSN
"SILK" 
"PSPICE" 
"HEIGHT" 2.1 MM
"CAD_APPROVED" Yes
"ASSY_OPT" 
"PRE_APN" 
"Temp_Range" 
"ROHS" Yes
"MFG_PN01" 95060030-14RRF
"MFG_NAME01" ANYTRONIC CORPORATION LIMITED
"DESCRIPTION" CON 8 SKT SD/MMC PUSH-PUSH RA SMT 1.1MM SP 83H AU
"AGILE_PN" 211-80105
GATE 1 15 0
CON_8_SDCARD_DETECT_1
1 0 L DAT2
2 0 L CD/DAT3
3 0 L CMD
4 0 P VDD
5 0 L CLK
6 0 P VSS
7 0 L DAT0
8 0 L DAT1
9 0 L CD
12 0 L GND12
11 0 L GND11
10 0 L GND10
13 0 L GND13
14 0 L GND14
15 0 L GND15

CON_DB9 DB9-F:DB9-M I CON 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" CON_DB9
"Source_Path" E:\WORK\LIB\ORCAD_SCH\MYLIB_10120926.OLB
GATE 1 11 0
CON_DB9
5 0 L 5
9 0 L 9
4 0 L 4
8 0 L 8
3 0 L 3
7 0 L 7
2 0 L 2
6 0 L 6
1 0 L 1
10 0 L 10
11 0 L 11

CR1220 CR1220 I UND 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" CR1220
"Source_Path" H:\NXP_RT1050\SCH\SCHLIB\YHSCHLIB.OLB
GATE 1 2 0
CR1220
1 0 L BAT
2 0 L GND

CRYSTAL_JXS63 3225 I OSC 15 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IC
"Value" 26MHZ
"Source_Path" Q:\ORCADCIS\SYMBOLS\FCL_XTAL_OSC.OLB
"HEIGHT" 0.9MM
"CAD_APPROVED" Yes
"ASSY_OPT" 
"PRE_APN" 
"ICA_MFR_NAME" 
"ICA_PARTNUM" 
"ROHS" Yes
"MFG_PN01" 7V24000002
"MFG_NAME01" TXC CORP
"Description" XTAL 24MHZ -- 30PPM 3.2X2.5MM SMD
"AGILE_PN" 230-77452
"Temp_Range" 
GATE 1 4 0
CRYSTAL_JXS63
1 0 L 1
2 0 P GND1
3 0 L 3
4 0 P GND2

CT2012_0 EC6P3:CAP100 I CAP 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" 
"Source_Path" D:\01_LSI_PROJECT\C100\00.SMDK俺惯\SCHEMATICS\C100\C100_CPU.OLB
GATE 1 2 0
CT2012_0
1 0 L 1
2 0 L 2

DHT11_DS18B20 SIP4-2P54 I CON 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" DHT11_DS18B20
"Source_Path" H:\NXP_RT1050\SCH\SCHLIB\YHSCHLIB.OLB
GATE 1 4 0
DHT11_DS18B20
1 0 L VDD
2 0 L DATA
3 0 L NC/GND
4 0 L GND

DHT11_DS18B20_1 SIP3-2P54 I CON 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" HS0038B
"Source_Path" D:\NXP_RT1050\RT1050_MB_PRO\SCH\IMXRT1052_MB_PRO_0413.DSN
GATE 1 3 0
DHT11_DS18B20_1
3 0 L VCC
1 0 L OUT
2 0 L GND

DIODE D1206 I DIO 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" IN4148
"Source_Path" C:\CADENCE\SPB_16.2\TOOLS\CAPTURE\LIBRARY\DISCRETE.OLB
GATE 1 2 0
DIODE
1 0 L A
2 0 L K

DIODE_BI-DIR_TRIG SOD323 I DIO 6 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Filename" 
"Value" PESD3V3L1BA
"Source_Path" D:\PCB_DATA\ORCAD_LIB\LRY2.OLB
"Package" D0603
"ROOM" B-VGA_IN
"Assembly" NC
GATE 1 2 0
DIODE_BI-DIR_TRIG
1 0 L 1
2 0 L 2

DIODE_SCHTKY_0 SOD523 I DIO 13 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IC
"Value" RB521S30
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052_CORE\CORE\IMXRT1052_1207.DSN
"Temp_Range" 
"HEIGHT" 0.65MM
"CAD_APPROVED" Yes
"ASSY_OPT" 
"PRE_APN" 
"ROHS" Yes
"MFG_PN01" RB521S30,115
"MFG_NAME01" NEXPERIA
"DESCRIPTION" DIODE SCH RECT 200MA 30V AEC-Q101 SOD-523
"AGILE_PN" 480-79672
GATE 1 2 0
DIODE_SCHTKY_0
1 0 L 1
2 0 L 2

DIP-2X10-2P54 DIP-2X10-2P54 I CON 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" DIP-2X10-2P54
"Source_Path" H:\NXP_RT1050\SCH\SCHLIB\YHSCHLIB.OLB
GATE 1 20 0
DIP-2X10-2P54
1 0 L VDD
2 0 L D0
4 0 L D1
6 0 L D2
8 0 L D3
10 0 L D4
12 0 L D5
14 0 L D6
16 0 L D7
3 0 L PDN
5 0 L RST
7 0 L CLKIN
9 0 L PCLK
11 0 L VSYNC
17 0 L HSYNC
13 0 L NC13
15 0 L NC15
19 0 L GND
18 0 L SCL
20 0 L SDA

DIP_2X40_2P54 DIP-2X402P54: I UND 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" DIP_2X40_2P54
"Source_Path" D:\NXP_RT1050\RT1050_MB_PRO\SCH\LIBRARY1.OLB
GATE 1 80 0
DIP_2X40_2P54
1 0 L 1
2 0 L 2
3 0 L 3
4 0 L 4
5 0 L 5
6 0 L 6
7 0 L 7
8 0 L 8
9 0 L 9
10 0 L 10
11 0 L 11
12 0 L 12
13 0 L 13
14 0 L 14
15 0 L 15
16 0 L 16
17 0 L 17
18 0 L 18
19 0 L 19
20 0 L 20
21 0 L 21
22 0 L 22
23 0 L 23
24 0 L 24
25 0 L 25
26 0 L 26
27 0 L 27
28 0 L 28
29 0 L 29
30 0 L 30
31 0 L 31
32 0 L 32
33 0 L 33
34 0 L 34
35 0 L 35
36 0 L 36
37 0 L 37
38 0 L 38
39 0 L 39
40 0 L 40
41 0 L 41
42 0 L 42
43 0 L 43
44 0 L 44
45 0 L 45
46 0 L 46
47 0 L 47
48 0 L 48
49 0 L 49
50 0 L 50
51 0 L 51
52 0 L 52
53 0 L 53
54 0 L 54
55 0 L 55
56 0 L 56
57 0 L 57
58 0 L 58
59 0 L 59
60 0 L 60
61 0 L 61
62 0 L 62
63 0 L 63
64 0 L 64
65 0 L 65
66 0 L 66
67 0 L 67
68 0 L 68
69 0 L 69
70 0 L 70
71 0 L 71
72 0 L 72
73 0 L 73
74 0 L 74
75 0 L 75
76 0 L 76
77 0 L 77
78 0 L 78
79 0 L 79
80 0 L 80

DLR1150 DLR1150 I UND 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" DLR1150
"Source_Path" H:\NXP_RT1050\SCH\SCHLIB\YHSCHLIB.OLB
GATE 1 3 0
DLR1150
2 0 L GND
3 0 L VCC
1 0 L VOUT

DLR1150_1 DLT1150 I UND 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" DLT1150
"Source_Path" D:\NXP_RT1050\RT1050_MB_PRO\SCH\IMXRT1052_MB_PRO_0325.DSN
GATE 1 3 0
DLR1150_1
1 0 L GND
2 0 L VCC
3 0 L VIN

FE1.1S SSOP-28 I TTL 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" FE1.1S
"Source_Path" G:\开发板代码\郭老师资料\IMX6资料\原理图\SABRESDB_DESIGNFILES\DEVELOP\LIBRARY1.OLB
GATE 1 28 0
FE1.1S
1 0 L VSS
2 0 L XOUT
3 0 L XIN
4 0 L DM4
5 0 L DP4
6 0 L DM3
7 0 L DP3
8 0 L DM2
9 0 L DP2
10 0 L DM1
11 0 L DP1
12 0 L VDD18_O
13 0 L VD33
14 0 L REXT
15 0 L DMU
16 0 L DPU
17 0 L XRSTJ
18 0 L VBUSM
19 0 L BUSJ
20 0 L VDD5
21 0 L VD33_O
22 0 L DRV
23 0 L LED1
24 0 L LED2
25 0 L PWRJ
26 0 L OVCJ
27 0 L TESTJ
28 0 L VD18

FUSE F0805 I FUS 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" 0
"Source_Path" E:\WORK\LIB\ORCAD_SCH\MYLIB_10120926.OLB
GATE 1 2 0
FUSE
1 0 L 1
2 0 L 2

HDR_1X3_TH HDR_1X3_TH I CON 4 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"ASSY_OPT"  
"CLASS" IO
"Value" HDR_1X3_TH
"Source_Path" D:\NXP_RT1050\RT1050_MB_PRO\SCH\LIBRARY1.OLB
GATE 1 3 0
HDR_1X3_TH
1 0 L 1
2 0 L 2
3 0 L 3

LED_0 LED_RGB_5MM I DIO 14 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IC
"Value" RGB_LED
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052_MB.DSN
"AGILE_PN" 370-76549
"DESCRIPTION" LED GRN SGL 25MA 0603
"MFG_NAME01" KINGBRIGHT
"MFG_PN01" KPT-1608SGC
"ROHS" Yes
"Temp_Range" 
"PRE_APN" 
"ASSY_OPT"  
"CAD_APPROVED" Yes
"HEIGHT" 0.85MM
"SILK" 
GATE 1 4 0
LED_0
1 0 L ANODE
2 0 L R
3 0 L G
4 0 L B

LED_0_2 LED0603 I DIO 14 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IC
"Value" RED
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052_CORE\CORE\IMXRT1052_1207.DSN
"AGILE_PN" 370-76549
"DESCRIPTION" LED GRN SGL 25MA 0603
"MFG_NAME01" KINGBRIGHT
"MFG_PN01" KPT-1608SGC
"ROHS" Yes
"Temp_Range" 
"PRE_APN" 
"ASSY_OPT"  
"CAD_APPROVED" Yes
"HEIGHT" 0.85MM
"SILK" 
GATE 1 2 0
LED_0B
1 0 L ANODE
2 0 L CATHODE

LQH32C_0 L1207:L4018 I IND 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" 
"Source_Path" D:\USER\ALLEGRO\2009\APR\SMDK_S5PC110_BASE\CAPTURE\S5PC110_SMDK_BASE_BD_SCHEMATIC_REV0.0.DSN
GATE 1 2 0
LQH32C_0
1 0 L 1
2 0 L 2

MAX3232EEAE SOIC16 I TTL 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" MAX3232CSE
"Source_Path" E:\WORKS\PCB_DESIGN\CADENCE\LIB\PACKAGE_LIB\PACKAGE.OLB
GATE 1 16 0
MAX3232EEAE
1 0 L C1+
2 0 L V+
3 0 L C1-
4 0 L C2+
5 0 L C2-
6 0 L V-
7 0 L T2OUT
8 0 L R2IN
9 0 L R2OUT
10 0 L T2IN
11 0 L T1IN
12 0 L R1OUT
13 0 L R1IN
14 0 L T1OUT
15 0 P GND
16 0 P VCC

MAX3232EEAE_1 SOIC16 I TTL 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" CH340G
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052_MB.DSN
GATE 1 16 0
MAX3232EEAE_1
1 0 L GND
2 0 L TXD
3 0 L RXD
4 0 L V3
5 0 L UD+
6 0 L UD-
7 0 L XI
8 0 L XO
9 0 L \CTS
10 0 L \DSR
11 0 L \RI
12 0 L \DCD
13 0 L \DTR
14 0 L \RTS
15 0 L R232
16 0 P VCC

MIC_JACK EAR_JACK I CON 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" 
"Source_Path" H:\NXP_RT1050\SCH\SCHLIB\YHSCHLIB.OLB
GATE 1 5 0
MIC_JACK
1 0 L 1
2 0 L 2
3 0 L 3
4 0 L 4
5 0 L 5

MIC_POM MIC-6X3MM I POT 15 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IC
"Value" MIC
"Source_Path" Q:\ORCADCIS\SYMBOLS\FCL_MISC.OLB
"SILK" 
"REUSE_NAME" 
"REUSE_MODULE" 
"HEIGHT" 2.4MM
"CAD_APPROVED" Yes
"ASSY_OPT" 
"PRE_APN" 
"ROHS" Yes
"MFG_PN01" EM6022P
"MFG_NAME01" Soberton Inc
"DESCRIPTION" AUDIO DEVICE MIC 0.5MA 2V 38-48+/-3dB 2.2KOHM 6MM TH
"AGILE_PN" 510-77987
GATE 1 2 0
MIC_POM
2 0 L GND
1 0 L OUT

MOSFET_P SOT23 I TRX 12 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IC
"Value" SSM3J328R
"Source_Path" Q:\ORCADCIS\SYMBOLS\FCL_SEMICONDUCTOR.OLB
"HEIGHT" 1.12MM
"CAD_APPROVED" Yes
"ASSY_OPT" 
"PRE_APN" 
"ROHS" Yes
"MFG_PN01" IRLML6401TRPBF
"MFG_NAME01" INTERNATIONAL RECTIFIER
"DESCRIPTION" TRAN PMOS PWR 12V 4.3A SOT23
"AGILE_PN" 480-77718
GATE 1 3 0
MOSFET_P
1 0 L GATE
3 0 L DRAIN
2 0 L SOURCE

MP2482DN_2 SOIC8E I TTL 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" MP2482DN
"Source_Path" D:\NXP_RT1050\PCB\IMXRT1052-180207\SCH\RT1050_MB_PRO\IMXRT1052_MB_PRO_0320.DSN
GATE 1 9 0
MP2482DN_2
8 0 L IN
3 0 L VCC
6 0 L PG
7 0 L EN
2 0 L BST
1 0 L SW
5 0 L FB
4 0 L GND
9 0 P E

MPU-6050_1 QFN24 I TTL 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" MPU-6050
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052_MB.DSN
GATE 1 25 0
MPU-6050_1
1 0 L CLKIN
2 0 L NC2
3 0 L NC3
4 0 L NC4
5 0 L NC5
6 0 L AUX_DA
7 0 L AUX_CL
8 0 L VLOGIC
9 0 L AD0
10 0 L REGOUT
11 0 L FSYNC
12 0 L INT
13 0 L VDD
14 0 L NC14
15 0 L NC15
16 0 L NC16
17 0 L NC17
18 0 L GND18
19 0 L RESV19
20 0 L CPOUT
21 0 L RESV21
22 0 L RESV22
23 0 L SCL
24 0 L SDA
25 0 L GND25

MS90C385_0 TSSOP56 I TTL 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" MS90C385
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052_MB.DSN
GATE 1 56 0
MS90C385_0
1 0 L RS
2 0 L TX5
3 0 L TX6
4 0 L TX7
5 0 L GND5
6 0 L TX8
7 0 L TX9
8 0 L TX10
9 0 L VCC9
10 0 L TX11
11 0 L TX12
12 0 L TX13
13 0 L GND13
14 0 L TX14
15 0 L TX15
16 0 L TX16
17 0 L R_FB
18 0 L TX17
19 0 L TX18
20 0 L TX19
21 0 L GND21
22 0 L TX20
23 0 L TX21
24 0 L TX22
25 0 L TX23
26 0 L VCC26
27 0 L TX24
28 0 L TX25
29 0 L GND29
30 0 L TX26
31 0 L TXCLKIN
32 0 L PWR_DWN
33 0 L PLL_GND33
34 0 L PLL_VCC34
35 0 L PLL_GND35
36 0 L LVDS_GND36
37 0 L TXOUT3+
38 0 L TXOUT3-
39 0 L TXCLK_OUT3+
40 0 L TXCLK_OUT3-
41 0 L TXOUT2+
42 0 L TXOUT2-
43 0 L LVDS_GND43
44 0 L LVDS_VCC44
45 0 L TXOUT1+
46 0 L TXOUT1-
47 0 L TXOUT0+
48 0 L TXOUT0-
49 0 L LVDS_GND49
50 0 L TX27
51 0 L TX0
52 0 L TX1
53 0 L GND53
54 0 L TX2
55 0 L TX3
56 0 L TX4

NPN SOT23 I TRX 14 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IC
"Value" SS8050
"Source_Path" Q:\ORCADCIS\SYMBOLS\FCL_SEMICONDUCTOR.OLB
"SILK" 
"HEIGHT" 1.1 MM
"CAD_APPROVED" Yes
"ASSY_OPT"  
"PRE_APN" 
"Temp_Range" 
"ROHS" Yes
"MFG_PN01" BC817,215
"MFG_NAME01" NEXPERIA
"DESCRIPTION" TRAN NPN GEN 0.5A 45V AEC-Q101 SOT23
"AGILE_PN" 480-78842
GATE 1 3 0
NPN
2 0 L EMITTER
3 0 L COLLECTOR
1 0 L BASE

PIEZO_BUZZER_0 BUZZER I UND 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" BUZZER
"Source_Path" D:\NXP_RT1050\RT1050_MB_PRO\SCH\IMXRT1052_MB_PRO_0417_4.DSN
GATE 1 2 0
PIEZO_BUZZER_0
2 0 L -
1 0 L +

POWER_JACK_3 JACK-2_5MM_B I CON 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" POWER JACK_3
"Source_Path" E:\WORK\SCH5\X\SCH\DEVELOP_BOARD_V1-5-21.DSN
GATE 1 3 0
POWER_JACK_3
1 0 L P
2 0 L G2
3 0 L G3

R1005_0 R0603 I RES 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" 2.7K/1%
"Source_Path" D:\SOPGODS_VIEW_AP\MOBILE_AP_APPLICATION\S3C6410\OUTPUT_DATA\HW\SMDK\INTEGRATION_BOARD\SMDK6410_CPU_BD_SCHEMATICS_REV0.0_EDITING.DSN
GATE 1 2 0
R1005_0
1 0 L 1
2 0 L 2

RES R0603 I RES 18 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"SIGNAL_MODEL" DEFAULT_RESISTOR_10000OHM_2_1
"Simulation_Model" 
"TOL" 5%
"CLASS" DISCRETE
"Value" 
"Source_Path" Q:\ORCADCIS\SYMBOLS\FCL_RESISTOR.OLB
"SILK" 
"FPLIST" 
"CAD_APPROVED" Yes
"ASSY_OPT" 
"PRE_APN" 
"ROHS" Yes
"MFG_PN01" 
"MFG_NAME01" 
"DESCRIPTION" 
"Tolerance" 
"AGILE_PN" 
"HEIGHT" 
GATE 1 2 0
RES
1 0 L 1
2 0 L 2

RES_ADJ_0 RM065-V1 I UND 13 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" 1K
"Source_Path" D:\NXP_RT1050\PCB\IMXRT1052-180207\SCH\RT1050_MB_PRO\IMXRT1052_MB_PRO_0502.DSN
"Part_Number" RE700010-01
"Description" Single Turn Top Adjust, 3362P
"Power" 1/2W
"Mfr_Part_Number" 3362P-1-203LF
"Mfr" Bourns
"ICA_PARTNUM" 
"ICA_MFR_NAME" 
"Gtech_Number" 50700011202KR0201
"Remarks" Checked
"Partname" DIP可调电阻 3362
"Spec" 20K,3362P-1-203LF(Bourns)
GATE 1 3 0
RES_ADJ_0
1 0 L 1
3 0 L 3
2 0 L 2

RJ45_HR961160C_0 RJ45 I CON 15 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IO
"Value" HR911105A
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052_MB.DSN
"AGILE_PN" 211-79967
"DESCRIPTION" CON 12 RJ45 SHLD RA SM 1.02MM SP 625H --
"MFG_NAME01" HanRun Electronics Co., Ltd
"MFG_PN01" HR961160C
"ROHS" Yes
"Temp_Range" 
"PRE_APN" 
"ASSY_OPT" 
"CAD_APPROVED" Yes
"HEIGHT" 15.88 MM
"PSPICE" 
"SILK" 
GATE 1 14 0
RJ45_HR961160C_0
6 0 L RD-
5 0 L CT1
3 0 L RD+
2 0 L TD-
4 0 L CT2
1 0 L TD+
7 0 L NC
8 0 L CHS_GND
12 0 L LED_Y_A
11 0 L LED_Y_K
9 0 L LED_G_A
10 0 L LED_G_K
13 0 L SH1
14 0 L SH2

SPACER_0 T3 I UND 14 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IC
"VALUE" 3.0mm
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052.DSN
"AGILE_PN" 280-76498
"DESCRIPTION" FASTENER, STANDOFF 4.5MMX3.53XM3.0X0.5 ROUND THR .635"L BRASS
"MFG_NAME01" UNICORP
"MFG_PN01" MSS251-R-1-A-16
"ROHS" Yes
"ICA_PARTNUM" 
"ICA_MFR_NAME" 
"PRE_APN" 
"ASSY_OPT" DNP
"CAD_APPROVED" Yes
"HEIGHT" 16.13MM
GATE 1 1 0
SPACER_0
1 0 L NC_1

SW_PB_ESW_0 SW4_PB_ESW_SM_P177 I SWI 16 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IC
"Value" SPST PB
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052_MB.DSN
"SILK" 
"REUSE_NAME" 
"REUSE_MODULE" 
"Simulation_Model" 
"HEIGHT" 5MM
"CAD_APPROVED" Yes
"ASSY_OPT" 
"PRE_APN" 
"ROHS" Yes
"MFG_PN01" TL3301AF260QG/TR
"MFG_NAME01" E SWITCH
"DESCRIPTION" SW SPST MOM NO PB TACT 50mA 50V SMT
"AGILE_PN" 510-77562
GATE 1 4 0
SW_PB_ESW_0
1 0 L A1
3 0 L B1
4 0 L B2
2 0 L A2

TJA1057GT3_1 SOP8 I TTL 13 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IC
"Value" SP3485E
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052_MB.DSN
"AGILE_PN" 312-81479
"DESCRIPTION" IC XCVR CAN 4.75-5.25V/2.95-5.25V AEC-Q100 SO8
"MFG_NAME01" NXP SEMICONDUCTORS
"MFG_PN01" TJA1057GT/3
"ROHS" Yes
"PRE_APN" 
"ASSY_OPT" 
"CAD_APPROVED" Yes
"HEIGHT" 1.75MM
"SILK" 
GATE 1 8 0
TJA1057GT3_1
4 0 L TXD
2 0 L \RE
1 0 L RXD
6 0 L A
5 0 L GND
7 0 L B
8 0 L VCC
3 0 L DE

TJA1057GT3_8P SOP8 I TTL 13 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IC
"Value" TJA1042T/3
"Source_Path" Q:\ORCADCIS\SYMBOLS\FCL_IC5.OLB
"AGILE_PN" 312-81479
"DESCRIPTION" IC XCVR CAN 4.75-5.25V/2.95-5.25V AEC-Q100 SO8
"MFG_NAME01" NXP SEMICONDUCTORS
"MFG_PN01" TJA1057GT/3
"ROHS" Yes
"PRE_APN" 
"ASSY_OPT" 
"CAD_APPROVED" Yes
"HEIGHT" 1.75MM
"SILK" 
GATE 1 8 0
TJA1057GT3_8P
1 0 L TXD
2 0 P GND
3 0 P VCC
4 0 S RXD
5 0 P VIO
6 0 B CANL
7 0 B CANH
8 0 L S

U-MP2012DQ_2 SWITCH_DDSZ I TTL 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" 自锁开关
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052_MB.DSN
GATE 1 6 0
U-MP2012DQ_2
6 0 L 6
5 0 L 5
4 0 L 4
3 0 L 3
2 0 L 2
1 0 L 1

USB-A-D_0 USB-A-D I CON 2 2 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" USB-A-D
"Source_Path" D:\NXP_RT1050\RT1050_MB_PRO\SCH\IMXRT1052_MB_PRO_0313.DSN
GATE 1 6 0
USB-A-D_0
1 0 L VBUS
2 0 L D-
3 0 L D+
4 0 L GND
5 0 L SH1
6 0 L SH2
GATE 1 6 0
USB-A-D_0
7 0 L VBUS
8 0 L D-
9 0 L D+
10 0 L GND
11 0 L SH1
12 0 L SH2

USB_MINI_AB_RECEPTACLE_1 MINI_USB_5S I CON 15 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IO
"Value" USB_MINI
"Source_Path" D:\NXP_RT1050\RT1050_MB_PRO\SCH\IMXRT1052_MB_PRO_0319.DSN
"AGILE_PN" 211-80104
"DESCRIPTION" CON 5 USB MICRO_AB RA SKT SMT 0.65MM SP 110H AU
"MFG_NAME01" ANYTRONIC CORPORATION LIMITED
"MFG_PN01" 23970101#LCP-58LF
"ROHS" Yes
"Temp_Range" -55&#8451; to 105&#8451;
"PRE_APN" 
"ASSY_OPT" 
"CAD_APPROVED" Yes
"HEIGHT" 2.8MM
"PSPICE" 
"SILK" 
GATE 1 9 0
USB_MINI_AB_RECEPTACLE_1
1 0 L P1
2 0 L P2
3 0 L P3
4 0 L P4
8 0 L SHLD2
5 0 L P5
6 0 L SHLD1
7 0 L SHLD3
9 0 L SHLD4

USB_MINI_AB_RECEPTACLE_3 MICRO_USB_5S I CON 15 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IO
"Value" MICRO_USB_5S
"Source_Path" D:\NXP_RT1050\RT1050_MB_PRO\SCH\IMXRT1052_MB_PRO_0418.DSN
"SILK" 
"PSPICE" 
"HEIGHT" 2.8MM
"CAD_APPROVED" Yes
"ASSY_OPT" 
"PRE_APN" 
"Temp_Range" -55&#8451; to 105&#8451;
"ROHS" Yes
"MFG_PN01" 23970101#LCP-58LF
"MFG_NAME01" ANYTRONIC CORPORATION LIMITED
"DESCRIPTION" CON 5 USB MICRO_AB RA SKT SMT 0.65MM SP 110H AU
"AGILE_PN" 211-80104
GATE 1 11 0
USB_MINI_AB_RECEPTACLE_3
1 0 L P1
2 0 L P2
3 0 L P3
4 0 L P4
9 0 L SHLD4
5 0 L P5
7 0 L SHLD2
8 0 L SHLD3
10 0 L SHLD5
6 0 L SHLD1
11 0 L SHLD6

WF_PAD_0 WF_PAD I UND 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" WF_PAD
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052_MB.DSN
GATE 1 1 0
WF_PAD_0
1 0 L 1

WIFI_ANT_1 UFL-3 I UND 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" WIFI_ANT
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052_MB.DSN
GATE 1 3 0
WIFI_ANT_1
1 0 L 1
2 0 L 2
3 0 L 3

WM8960_QFN_33P QFN32 I TTL 14 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IC
"Value" WM8960
"Source_Path" Q:\ORCADCIS\SYMBOLS\FCL_IC2.OLB
"SILK" 
"HEIGHT" 1MM
"CAD_APPROVED" Yes
"ASSY_OPT" 
"PRE_APN" 
"Temp_Range" 
"ROHS" Yes
"MFG_PN01" WM8960CGEFL/RV
"MFG_NAME01" WOLFSON MICROELECTRONICS
"DESCRIPTION" IC CODEC STEREO WITH CLASS D SPEAKER DRIVER 1.71-3.6V QFN32
"AGILE_PN" 315-79450
GATE 1 33 0
WM8960_QFN_33P
27 0 S VMID
33 0 P GND_PADDLE
19 0 S SPK_RN
22 0 S SPK_RP
20 0 P SPKGND2
24 0 P SPKGND1
28 0 P AGND
9 0 P DGND
17 0 L SCLK
5 0 L RINPUT1
6 0 L RINPUT2
23 0 S SPK_LN
25 0 S SPK_LP
30 0 S OUT3
29 0 S HP_R
31 0 S HP_L
1 0 S MICBIAS
13 0 B DACLRC
12 0 B BCLK
32 0 P AVDD
15 0 B ADCLRC/GPIO1
8 0 P DCVDD
11 0 L MCLK
21 0 P SPKVDD2
2 0 L LINPUT3/JD2
3 0 L LINPUT2
4 0 L LINPUT1
18 0 B SDIN
7 0 L RINPUT3/JD3
16 0 S ADCDAT
14 0 L DACDAT
10 0 P DBVDD
26 0 P SPKVDD1

XH2P54-5P_1 XH2P54-5P_1 I CON 2 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"Value" XH2P54-5P_1
"Source_Path" D:\NXP_RT1050\RT1050_MB_PRO\SCH\IMXRT1052_MB_PRO_0417_5.DSN
GATE 1 5 0
XH2P54-5P_1
1 0 L RST
2 0 L TCK
3 0 L GND
4 0 L TMS
5 0 L 3V3_OUT

ZDIODE_0 SMC:DO214:D1206 I DIO 12 1 0 0 0
TIMESTAMP 2018.05.16.09.03.22
"CLASS" IC
"Value" 
"Source_Path" H:\NXP_RT1050\SCH\IMXRT1052_MB.DSN
"HEIGHT" 0.7MM
"CAD_APPROVED" Yes
"ASSY_OPT" 
"PRE_APN" 
"ROHS" Yes
"MFG_PN01" MM5Z5V1ST1G
"MFG_NAME01" ON SEMICONDUCTOR
"DESCRIPTION" DIODE ZNR -- 0.2W 5.1V AEC-Q101 SOD523
"AGILE_PN" 480-77217
GATE 1 2 0
ZDIODE_0
1 0 L ANODE
2 0 L CATHODE


*END*
