Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Parameter3,FF_Value,Flow
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5649.717514124294,catapult,CLB,192,FF,393,asic_fpga_area
Throughput,5649.717514124294,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5649.717514124294,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5649.717514124294,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5649.717514124294,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5649.717514124294,catapult,CLB,192,FF,393,asic_fpga_area
Throughput,5649.717514124294,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5649.717514124294,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5649.717514124294,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5649.717514124294,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4000.0,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,4000.0,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,4000.0,catapult,FF,468,FF,468,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,5263.157894736842,catapult,CLB,217,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,LUT,999,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,5263.157894736842,catapult,CLB,217,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,LUT,999,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,5263.157894736842,catapult,CLB,217,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,LUT,999,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,220,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,998,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,322,FF,548,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,4000.0,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,4000.0,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,4000.0,catapult,FF,468,FF,468,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,118,FF,386,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,154,FF,248,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,755,FF,248,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,248,FF,248,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,266,FF,468,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,1202,FF,468,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,28571.428571428572,catapult,CLB,241,FF,298,asic_fpga_area
Throughput,28571.428571428572,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,28571.428571428572,catapult,FF,298,FF,298,asic_fpga_area
Throughput,28571.428571428572,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,28571.428571428572,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,130,FF,421,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,150,FF,266,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,806,FF,266,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,5263.157894736842,catapult,CLB,217,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,LUT,999,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,5263.157894736842,catapult,CLB,217,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,LUT,999,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,5263.157894736842,catapult,CLB,217,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,LUT,999,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,5263.157894736842,catapult,CLB,217,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,LUT,999,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,111,FF,386,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,560,FF,386,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,135,FF,329,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,723,FF,329,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,329,FF,329,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,130,FF,421,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,3787.8787878787875,catapult,CLB,269,FF,422,asic_fpga_area
Throughput,3787.8787878787875,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3787.8787878787875,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3787.8787878787875,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3787.8787878787875,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,5263.157894736842,catapult,CLB,217,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,LUT,999,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,5263.157894736842,catapult,CLB,217,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,LUT,999,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,4587.155963302752,catapult,CLB,279,FF,368,asic_fpga_area
Throughput,4587.155963302752,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4587.155963302752,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4587.155963302752,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4587.155963302752,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,5263.157894736842,catapult,CLB,217,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,LUT,999,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3484.3205574912895,catapult,CLB,181,FF,439,asic_fpga_area
Throughput,3484.3205574912895,catapult,LUT,966,FF,439,asic_fpga_area
Throughput,3484.3205574912895,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3484.3205574912895,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3484.3205574912895,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,420,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,5263.157894736842,catapult,CLB,217,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,LUT,999,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,456,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,CLB,204,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,127,FF,322,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,CLB,204,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,17241.379310344826,catapult,CLB,293,FF,335,asic_fpga_area
Throughput,17241.379310344826,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,17241.379310344826,catapult,FF,335,FF,335,asic_fpga_area
Throughput,17241.379310344826,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,17241.379310344826,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,109,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,555,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4081.6326530612246,catapult,CLB,170,FF,515,asic_fpga_area
Throughput,4081.6326530612246,catapult,LUT,938,FF,515,asic_fpga_area
Throughput,4081.6326530612246,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4081.6326530612246,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4081.6326530612246,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4081.6326530612246,catapult,CLB,140,FF,395,asic_fpga_area
Throughput,4081.6326530612246,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4081.6326530612246,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4081.6326530612246,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4081.6326530612246,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,124,FF,421,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,613,FF,421,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6172.839506172839,catapult,CLB,251,FF,442,asic_fpga_area
Throughput,6172.839506172839,catapult,LUT,1305,FF,442,asic_fpga_area
Throughput,6172.839506172839,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6172.839506172839,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6172.839506172839,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6993.006993006993,catapult,CLB,151,FF,444,asic_fpga_area
Throughput,6993.006993006993,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6993.006993006993,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6993.006993006993,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6993.006993006993,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,220,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,998,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,218,FF,456,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,456,FF,456,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,253,FF,343,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,343,FF,343,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,5263.157894736842,catapult,CLB,217,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,LUT,999,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,220,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,998,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4587.155963302752,catapult,CLB,279,FF,368,asic_fpga_area
Throughput,4587.155963302752,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4587.155963302752,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4587.155963302752,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4587.155963302752,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5494.505494505494,catapult,CLB,365,FF,470,asic_fpga_area
Throughput,5494.505494505494,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5494.505494505494,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5494.505494505494,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5494.505494505494,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,253,FF,343,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,343,FF,343,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24390.243902439022,catapult,CLB,298,FF,446,asic_fpga_area
Throughput,24390.243902439022,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24390.243902439022,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24390.243902439022,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24390.243902439022,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,5263.157894736842,catapult,CLB,217,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,LUT,999,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,118,FF,386,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,201,FF,407,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,201,FF,407,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,CLB,204,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3802.2813688212927,catapult,CLB,268,FF,404,asic_fpga_area
Throughput,3802.2813688212927,catapult,LUT,1304,FF,404,asic_fpga_area
Throughput,3802.2813688212927,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3802.2813688212927,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3802.2813688212927,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,CLB,204,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5952.380952380952,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,18867.924528301886,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,18867.924528301886,catapult,LUT,922,FF,314,asic_fpga_area
Throughput,18867.924528301886,catapult,FF,314,FF,314,asic_fpga_area
Throughput,18867.924528301886,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,18867.924528301886,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,119,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,CLB,113,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,LUT,572,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,FF,434,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,DSP,1,FF,434,asic_fpga_area
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,93,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,441,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,314,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,178,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,755,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,171,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,739,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,444,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,131,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,595,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,322,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,322,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,asic_fpga_area
Throughput,4424.778761061947,catapult,CLB,236,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,460,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,FF,337,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,asic_fpga_area
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,121,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,578,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,CLB,103,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,LUT,559,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,FF,386,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,DSP,1,FF,386,asic_fpga_area
Throughput,6097.560975609756,catapult,BRAM,0,FF,386,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,CLB,193,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,LUT,761,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5555.555555555556,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,CLB,183,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,LUT,757,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,FF,393,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,DSP,1,FF,393,asic_fpga_area
Throughput,5780.346820809248,catapult,BRAM,0,FF,393,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,CLB,202,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,LUT,1042,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,FF,407,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,5847.953216374269,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,CLB,205,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,LUT,1033,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,FF,407,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,DSP,1,FF,407,asic_fpga_area
Throughput,6024.096385542169,catapult,BRAM,0,FF,407,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,148,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,789,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,459,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,459,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,459,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3906.25,catapult,CLB,131,FF,379,asic_fpga_area
Throughput,3906.25,catapult,LUT,640,FF,379,asic_fpga_area
Throughput,3906.25,catapult,FF,379,FF,379,asic_fpga_area
Throughput,3906.25,catapult,DSP,1,FF,379,asic_fpga_area
Throughput,3906.25,catapult,BRAM,0,FF,379,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,CLB,220,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,LUT,1038,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,FF,468,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,3952.569169960474,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,CLB,171,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,LUT,890,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,FF,387,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,DSP,1,FF,387,asic_fpga_area
Throughput,3921.5686274509803,catapult,BRAM,0,FF,387,asic_fpga_area
Throughput,3496.5034965034965,catapult,CLB,315,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,LUT,1448,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,FF,482,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,DSP,1,FF,482,asic_fpga_area
Throughput,3496.5034965034965,catapult,BRAM,0,FF,482,asic_fpga_area
Throughput,3610.1083032490974,catapult,CLB,284,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,LUT,1456,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,FF,484,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,DSP,1,FF,484,asic_fpga_area
Throughput,3610.1083032490974,catapult,BRAM,0,FF,484,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,256,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1302,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,404,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,404,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,404,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,91,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,213,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,92,FF,213,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,536,FF,213,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,213,FF,213,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,213,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,213,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,109,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,555,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,CLB,107,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,LUT,554,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,FF,294,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,DSP,1,FF,294,asic_fpga_area
Throughput,20833.333333333332,catapult,BRAM,0,FF,294,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,150,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,753,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,248,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,248,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,CLB,187,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,LUT,920,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,FF,314,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,19607.843137254902,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,CLB,222,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,FF,270,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,DSP,1,FF,270,asic_fpga_area
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,17241.379310344826,catapult,CLB,293,FF,335,asic_fpga_area
Throughput,17241.379310344826,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,17241.379310344826,catapult,FF,335,FF,335,asic_fpga_area
Throughput,17241.379310344826,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,17241.379310344826,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,CLB,287,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,LUT,1257,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,FF,335,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,DSP,1,FF,335,asic_fpga_area
Throughput,16949.15254237288,catapult,BRAM,0,FF,335,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,3937.0078740157483,catapult,CLB,202,FF,409,asic_fpga_area
Throughput,3937.0078740157483,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,3937.0078740157483,catapult,FF,409,FF,409,asic_fpga_area
Throughput,3937.0078740157483,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,3937.0078740157483,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,230,FF,345,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,1054,FF,345,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5747.126436781609,catapult,CLB,280,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,159,FF,365,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,775,FF,365,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,365,FF,365,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,142,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,751,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,CLB,146,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,LUT,731,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,FF,444,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,DSP,1,FF,444,asic_fpga_area
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,118,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,623,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,324,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,324,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,204,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,886,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,CLB,201,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,LUT,885,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,FF,451,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,DSP,1,FF,451,asic_fpga_area
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,asic_fpga_area
Throughput,6756.756756756757,catapult,CLB,135,FF,329,asic_fpga_area
Throughput,6756.756756756757,catapult,LUT,723,FF,329,asic_fpga_area
Throughput,6756.756756756757,catapult,FF,329,FF,329,asic_fpga_area
Throughput,6756.756756756757,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,6756.756756756757,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,CLB,137,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,LUT,722,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,FF,329,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,DSP,1,FF,329,asic_fpga_area
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,252,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,468,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,468,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,asic_fpga_area
Throughput,5882.35294117647,catapult,CLB,268,FF,467,asic_fpga_area
Throughput,5882.35294117647,catapult,LUT,1205,FF,467,asic_fpga_area
Throughput,5882.35294117647,catapult,FF,467,FF,467,asic_fpga_area
Throughput,5882.35294117647,catapult,DSP,1,FF,467,asic_fpga_area
Throughput,5882.35294117647,catapult,BRAM,0,FF,467,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6535.9477124183,catapult,CLB,230,FF,345,asic_fpga_area
Throughput,6535.9477124183,catapult,LUT,1054,FF,345,asic_fpga_area
Throughput,6535.9477124183,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6535.9477124183,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6535.9477124183,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,233,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,345,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,345,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,129,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,619,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,CLB,115,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,LUT,615,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,FF,421,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,DSP,1,FF,421,asic_fpga_area
Throughput,6666.666666666667,catapult,BRAM,0,FF,421,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,196,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,943,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,426,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,201,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,902,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,426,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,426,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,CLB,248,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,LUT,1304,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,FF,442,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,DSP,1,FF,442,asic_fpga_area
Throughput,6289.30817610063,catapult,BRAM,0,FF,442,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,CLB,279,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,LUT,1337,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,FF,441,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,DSP,1,FF,441,asic_fpga_area
Throughput,6329.113924050634,catapult,BRAM,0,FF,441,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,CLB,174,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,LUT,939,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,FF,515,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,DSP,1,FF,515,asic_fpga_area
Throughput,4115.22633744856,catapult,BRAM,0,FF,515,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,CLB,139,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,LUT,740,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,FF,395,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,DSP,1,FF,395,asic_fpga_area
Throughput,4065.0406504065036,catapult,BRAM,0,FF,395,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,CLB,255,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,LUT,1135,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,FF,509,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,DSP,1,FF,509,asic_fpga_area
Throughput,3831.417624521073,catapult,BRAM,0,FF,509,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,4000.0,catapult,CLB,198,FF,409,asic_fpga_area
Throughput,4000.0,catapult,LUT,1007,FF,409,asic_fpga_area
Throughput,4000.0,catapult,FF,409,FF,409,asic_fpga_area
Throughput,4000.0,catapult,DSP,1,FF,409,asic_fpga_area
Throughput,4000.0,catapult,BRAM,0,FF,409,asic_fpga_area
Throughput,3663.0036630036625,catapult,CLB,295,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,LUT,1624,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,FF,526,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,DSP,1,FF,526,asic_fpga_area
Throughput,3663.0036630036625,catapult,BRAM,0,FF,526,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,275,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1512,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,524,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,524,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,CLB,270,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,LUT,1509,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,FF,422,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,DSP,1,FF,422,asic_fpga_area
Throughput,3816.793893129771,catapult,BRAM,0,FF,422,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,CLB,147,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,LUT,805,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,FF,266,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,DSP,1,FF,266,asic_fpga_area
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,152,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,774,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,365,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,365,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,365,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,CLB,238,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,FF,298,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,DSP,1,FF,298,asic_fpga_area
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,CLB,261,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,LUT,1384,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,FF,380,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,DSP,1,FF,380,asic_fpga_area
Throughput,23809.52380952381,catapult,BRAM,0,FF,380,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,325,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,314,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,314,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,CLB,348,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,LUT,2013,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,FF,403,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,DSP,1,FF,403,asic_fpga_area
Throughput,22727.272727272728,catapult,BRAM,0,FF,403,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,5263.157894736842,catapult,CLB,217,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,LUT,999,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,325,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1448,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3484.3205574912895,catapult,CLB,181,FF,439,asic_fpga_area
Throughput,3484.3205574912895,catapult,LUT,966,FF,439,asic_fpga_area
Throughput,3484.3205574912895,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3484.3205574912895,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3484.3205574912895,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24390.243902439022,catapult,CLB,298,FF,446,asic_fpga_area
Throughput,24390.243902439022,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24390.243902439022,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24390.243902439022,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24390.243902439022,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,393,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2084,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,456,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,5263.157894736842,catapult,CLB,217,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,LUT,999,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,159,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24390.243902439022,catapult,CLB,298,FF,446,asic_fpga_area
Throughput,24390.243902439022,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24390.243902439022,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24390.243902439022,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24390.243902439022,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,5263.157894736842,catapult,CLB,217,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,LUT,999,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7042.2535211267605,catapult,CLB,150,FF,449,asic_fpga_area
Throughput,7042.2535211267605,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,7042.2535211267605,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7042.2535211267605,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7042.2535211267605,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,7194.244604316547,catapult,CLB,141,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,LUT,709,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,CLB,144,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,LUT,706,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,FF,466,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,DSP,1,FF,466,asic_fpga_area
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,CLB,115,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,LUT,622,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,FF,346,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,DSP,1,FF,346,asic_fpga_area
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,asic_fpga_area
Throughput,5263.157894736842,catapult,CLB,217,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,LUT,999,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,FF,475,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,asic_fpga_area
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,CLB,203,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,LUT,837,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,FF,353,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,DSP,1,FF,353,asic_fpga_area
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,asic_fpga_area
Throughput,5319.148936170213,catapult,CLB,334,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,CLB,329,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,FF,488,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,DSP,1,FF,488,asic_fpga_area
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,CLB,288,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,FF,368,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,DSP,1,FF,368,asic_fpga_area
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,CLB,158,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,LUT,769,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,FF,449,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,6578.9473684210525,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,CLB,147,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,LUT,768,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,FF,449,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,DSP,1,FF,449,asic_fpga_area
Throughput,7246.376811594203,catapult,BRAM,0,FF,449,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,CLB,219,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,LUT,1077,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5988.023952095808,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5714.285714285715,catapult,CLB,234,FF,456,asic_fpga_area
Throughput,5714.285714285715,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5714.285714285715,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5714.285714285715,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5714.285714285715,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,CLB,226,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,LUT,1050,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,FF,456,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,DSP,1,FF,456,asic_fpga_area
Throughput,5917.15976331361,catapult,BRAM,0,FF,456,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,CLB,367,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,LUT,1577,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5464.48087431694,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,CLB,357,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,LUT,1599,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,FF,470,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,DSP,1,FF,470,asic_fpga_area
Throughput,5813.953488372093,catapult,BRAM,0,FF,470,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,CLB,230,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,LUT,1291,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,FF,539,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,DSP,1,FF,539,asic_fpga_area
Throughput,3378.3783783783783,catapult,BRAM,0,FF,539,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,CLB,177,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,LUT,965,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,FF,439,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,DSP,1,FF,439,asic_fpga_area
Throughput,3558.7188612099644,catapult,BRAM,0,FF,439,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,CLB,321,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,LUT,1561,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,FF,548,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,DSP,1,FF,548,asic_fpga_area
Throughput,3333.3333333333335,catapult,BRAM,0,FF,548,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,CLB,245,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,LUT,1323,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,FF,446,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,3278.688524590164,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,3436.426116838488,catapult,CLB,403,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,LUT,2015,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3436.426116838488,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,CLB,417,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,LUT,1943,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,FF,560,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,DSP,1,FF,560,asic_fpga_area
Throughput,3236.245954692557,catapult,BRAM,0,FF,560,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,CLB,398,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,LUT,1803,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,FF,460,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,DSP,1,FF,460,asic_fpga_area
Throughput,3205.128205128205,catapult,BRAM,0,FF,460,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,CLB,163,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,LUT,879,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,FF,351,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,DSP,1,FF,351,asic_fpga_area
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,CLB,165,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,LUT,957,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,FF,430,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,DSP,1,FF,430,asic_fpga_area
Throughput,25641.02564102564,catapult,BRAM,0,FF,430,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,251,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,343,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,CLB,303,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,LUT,1528,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,FF,446,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,DSP,1,FF,446,asic_fpga_area
Throughput,24999.999999999996,catapult,BRAM,0,FF,446,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,CLB,390,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,FF,362,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,DSP,1,FF,362,asic_fpga_area
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,CLB,449,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,LUT,2468,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,FF,471,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,DSP,1,FF,471,asic_fpga_area
Throughput,22222.222222222223,catapult,BRAM,0,FF,471,asic_fpga_area
