{
  "processor": "Hudson HuC6280",
  "manufacturer": "Hudson Soft",
  "year": 1987,
  "schema_version": "1.0",
  "source": "HuC6280 documentation",
  "base_architecture": "wdc65c02",
  "base_timing_reference": "WDC 65C02 datasheet",
  "timing_notes": "Enhanced 65C02 with dual speed modes (1.79/7.16 MHz), block transfer, extra I/O; adds 65C02 extensions plus Hudson-specific instructions",
  "instruction_count": 30,
  "instructions": [
    {"mnemonic": "ADC", "opcode": "0x69", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,V,Z,C", "notes": "Add with carry immediate"},
    {"mnemonic": "SBC", "opcode": "0xE9", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,V,Z,C", "notes": "Subtract with carry immediate"},
    {"mnemonic": "AND", "opcode": "0x29", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z", "notes": "Logical AND immediate"},
    {"mnemonic": "ORA", "opcode": "0x09", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z", "notes": "Logical OR immediate"},
    {"mnemonic": "EOR", "opcode": "0x49", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z", "notes": "Exclusive OR immediate"},
    {"mnemonic": "INC", "opcode": "0x1A", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "accumulator", "flags_affected": "N,Z", "notes": "Increment accumulator"},
    {"mnemonic": "DEC", "opcode": "0x3A", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "accumulator", "flags_affected": "N,Z", "notes": "Decrement accumulator"},
    {"mnemonic": "LDA", "opcode": "0xA5", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "zero_page", "flags_affected": "N,Z", "notes": "Load accumulator zero page"},
    {"mnemonic": "STA", "opcode": "0x85", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "zero_page", "flags_affected": "none", "notes": "Store accumulator zero page"},
    {"mnemonic": "LDX", "opcode": "0xA2", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "N,Z", "notes": "Load X register immediate"},
    {"mnemonic": "TAX", "opcode": "0xAA", "bytes": 1, "cycles": 2, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "N,Z", "notes": "Transfer A to X"},
    {"mnemonic": "TAY", "opcode": "0xA8", "bytes": 1, "cycles": 2, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "N,Z", "notes": "Transfer A to Y"},
    {"mnemonic": "LDA.ABS", "opcode": "0xAD", "bytes": 3, "cycles": 5, "category": "memory", "addressing_mode": "absolute", "flags_affected": "N,Z", "notes": "Load accumulator absolute"},
    {"mnemonic": "STA.ABS", "opcode": "0x8D", "bytes": 3, "cycles": 5, "category": "memory", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Store accumulator absolute"},
    {"mnemonic": "BNE", "opcode": "0xD0", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if not equal (taken, +1 page cross)"},
    {"mnemonic": "BEQ", "opcode": "0xF0", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if equal (taken)"},
    {"mnemonic": "JMP", "opcode": "0x4C", "bytes": 3, "cycles": 4, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump absolute"},
    {"mnemonic": "JSR", "opcode": "0x20", "bytes": 3, "cycles": 7, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to subroutine"},
    {"mnemonic": "RTS", "opcode": "0x60", "bytes": 1, "cycles": 7, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "PHA", "opcode": "0x48", "bytes": 1, "cycles": 3, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push accumulator"},
    {"mnemonic": "PLA", "opcode": "0x68", "bytes": 1, "cycles": 4, "category": "stack", "addressing_mode": "implied", "flags_affected": "N,Z", "notes": "Pull accumulator"},
    {"mnemonic": "TII", "opcode": "0x73", "bytes": 7, "cycles": 17, "category": "block", "addressing_mode": "block_transfer", "flags_affected": "none", "notes": "Block transfer increment (Hudson extension); 17 + 6*count cycles"},
    {"mnemonic": "TDD", "opcode": "0xC3", "bytes": 7, "cycles": 17, "category": "block", "addressing_mode": "block_transfer", "flags_affected": "none", "notes": "Block transfer decrement (Hudson extension)"},
    {"mnemonic": "TAI", "opcode": "0xF3", "bytes": 7, "cycles": 17, "category": "block", "addressing_mode": "block_transfer", "flags_affected": "none", "notes": "Block transfer alternate increment (Hudson extension)"},
    {"mnemonic": "ST0", "opcode": "0x03", "bytes": 2, "cycles": 5, "category": "io", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Store to VDC register 0 (Hudson I/O extension)"},
    {"mnemonic": "ST1", "opcode": "0x13", "bytes": 2, "cycles": 5, "category": "io", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Store to VDC register 2 (data low)"},
    {"mnemonic": "ST2", "opcode": "0x23", "bytes": 2, "cycles": 5, "category": "io", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Store to VDC register 3 (data high)"},
    {"mnemonic": "CSL", "opcode": "0x54", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Set low speed mode (1.79 MHz)"},
    {"mnemonic": "CSH", "opcode": "0xD4", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Set high speed mode (7.16 MHz)"},
    {"mnemonic": "NOP", "opcode": "0xEA", "bytes": 1, "cycles": 2, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
