module tff_tb;
reg clk, reset;
wire q;
tff tff(reset,clk,q);
initial begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
    reset=1'b1;
    clk=1'b0;
#5  reset=1'b0;
#30  $finish;
end
always #1 clk=~clk;
endmodule
