<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UoN RT Dumb Dashboard Firmware: src/packs/ATSAMC21E18A_DFP/component/mclk.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="uonracingteam_logo1.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">UoN RT Dumb Dashboard Firmware
   </div>
   <div id="projectbrief">MPLAB Firmware for Dumb Dashboard</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('component_2mclk_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">mclk.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Component description for MCLK</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Subject to your compliance with these terms, you may use Microchip software and any derivatives</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * exclusively with Microchip products. It is your responsibility to comply with third party license</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * terms applicable to your use of third party software (including open source software) that may</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * accompany Microchip software.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * THIS SOFTWARE IS SUPPLIED BY MICROCHIP &quot;AS IS&quot;. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ALLOWED BY LAW, MICROCHIP&#39;S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* file generated from device description version 2022-03-14T06:33:44Z */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _SAMC21_MCLK_COMPONENT_H_</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _SAMC21_MCLK_COMPONENT_H_</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*   SOFTWARE API DEFINITION FOR MCLK                                         */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* -------- MCLK_INTENCLR : (MCLK Offset: 0x01) (R/W 8) Interrupt Enable Clear -------- */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_RESETVALUE              _UINT8_(0x00)                                        </span><span class="comment">/*  (MCLK_INTENCLR) Interrupt Enable Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_CKRDY_Pos               _UINT8_(0)                                           </span><span class="comment">/* (MCLK_INTENCLR) Clock Ready Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_CKRDY_Msk               (_UINT8_(0x1) &lt;&lt; MCLK_INTENCLR_CKRDY_Pos)            </span><span class="comment">/* (MCLK_INTENCLR) Clock Ready Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_CKRDY(value)            (MCLK_INTENCLR_CKRDY_Msk &amp; (_UINT8_(value) &lt;&lt; MCLK_INTENCLR_CKRDY_Pos)) </span><span class="comment">/* Assigment of value for CKRDY in the MCLK_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_Msk                     _UINT8_(0x01)                                        </span><span class="comment">/* (MCLK_INTENCLR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* -------- MCLK_INTENSET : (MCLK Offset: 0x02) (R/W 8) Interrupt Enable Set -------- */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define MCLK_INTENSET_RESETVALUE              _UINT8_(0x00)                                        </span><span class="comment">/*  (MCLK_INTENSET) Interrupt Enable Set  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define MCLK_INTENSET_CKRDY_Pos               _UINT8_(0)                                           </span><span class="comment">/* (MCLK_INTENSET) Clock Ready Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define MCLK_INTENSET_CKRDY_Msk               (_UINT8_(0x1) &lt;&lt; MCLK_INTENSET_CKRDY_Pos)            </span><span class="comment">/* (MCLK_INTENSET) Clock Ready Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define MCLK_INTENSET_CKRDY(value)            (MCLK_INTENSET_CKRDY_Msk &amp; (_UINT8_(value) &lt;&lt; MCLK_INTENSET_CKRDY_Pos)) </span><span class="comment">/* Assigment of value for CKRDY in the MCLK_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define MCLK_INTENSET_Msk                     _UINT8_(0x01)                                        </span><span class="comment">/* (MCLK_INTENSET) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* -------- MCLK_INTFLAG : (MCLK Offset: 0x03) (R/W 8) Interrupt Flag Status and Clear -------- */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_RESETVALUE               _UINT8_(0x01)                                        </span><span class="comment">/*  (MCLK_INTFLAG) Interrupt Flag Status and Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_CKRDY_Pos                _UINT8_(0)                                           </span><span class="comment">/* (MCLK_INTFLAG) Clock Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_CKRDY_Msk                (_UINT8_(0x1) &lt;&lt; MCLK_INTFLAG_CKRDY_Pos)             </span><span class="comment">/* (MCLK_INTFLAG) Clock Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_CKRDY(value)             (MCLK_INTFLAG_CKRDY_Msk &amp; (_UINT8_(value) &lt;&lt; MCLK_INTFLAG_CKRDY_Pos)) </span><span class="comment">/* Assigment of value for CKRDY in the MCLK_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_Msk                      _UINT8_(0x01)                                        </span><span class="comment">/* (MCLK_INTFLAG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* -------- MCLK_CPUDIV : (MCLK Offset: 0x04) (R/W 8) CPU Clock Division -------- */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_RESETVALUE                _UINT8_(0x01)                                        </span><span class="comment">/*  (MCLK_CPUDIV) CPU Clock Division  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_Pos                _UINT8_(0)                                           </span><span class="comment">/* (MCLK_CPUDIV) CPU Clock Division Factor Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_Msk                (_UINT8_(0xFF) &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)            </span><span class="comment">/* (MCLK_CPUDIV) CPU Clock Division Factor Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV(value)             (MCLK_CPUDIV_CPUDIV_Msk &amp; (_UINT8_(value) &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)) </span><span class="comment">/* Assigment of value for CPUDIV in the MCLK_CPUDIV register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV1_Val         _UINT8_(0x1)                                         </span><span class="comment">/* (MCLK_CPUDIV) Divide by 1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV2_Val         _UINT8_(0x2)                                         </span><span class="comment">/* (MCLK_CPUDIV) Divide by 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV4_Val         _UINT8_(0x4)                                         </span><span class="comment">/* (MCLK_CPUDIV) Divide by 4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV8_Val         _UINT8_(0x8)                                         </span><span class="comment">/* (MCLK_CPUDIV) Divide by 8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV16_Val        _UINT8_(0x10)                                        </span><span class="comment">/* (MCLK_CPUDIV) Divide by 16  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV32_Val        _UINT8_(0x20)                                        </span><span class="comment">/* (MCLK_CPUDIV) Divide by 32  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV64_Val        _UINT8_(0x40)                                        </span><span class="comment">/* (MCLK_CPUDIV) Divide by 64  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV128_Val       _UINT8_(0x80)                                        </span><span class="comment">/* (MCLK_CPUDIV) Divide by 128  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV1               (MCLK_CPUDIV_CPUDIV_DIV1_Val &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos) </span><span class="comment">/* (MCLK_CPUDIV) Divide by 1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV2               (MCLK_CPUDIV_CPUDIV_DIV2_Val &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos) </span><span class="comment">/* (MCLK_CPUDIV) Divide by 2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV4               (MCLK_CPUDIV_CPUDIV_DIV4_Val &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos) </span><span class="comment">/* (MCLK_CPUDIV) Divide by 4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV8               (MCLK_CPUDIV_CPUDIV_DIV8_Val &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos) </span><span class="comment">/* (MCLK_CPUDIV) Divide by 8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV16              (MCLK_CPUDIV_CPUDIV_DIV16_Val &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos) </span><span class="comment">/* (MCLK_CPUDIV) Divide by 16 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV32              (MCLK_CPUDIV_CPUDIV_DIV32_Val &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos) </span><span class="comment">/* (MCLK_CPUDIV) Divide by 32 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV64              (MCLK_CPUDIV_CPUDIV_DIV64_Val &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos) </span><span class="comment">/* (MCLK_CPUDIV) Divide by 64 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV128             (MCLK_CPUDIV_CPUDIV_DIV128_Val &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos) </span><span class="comment">/* (MCLK_CPUDIV) Divide by 128 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_Msk                       _UINT8_(0xFF)                                        </span><span class="comment">/* (MCLK_CPUDIV) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* -------- MCLK_AHBMASK : (MCLK Offset: 0x10) (R/W 32) AHB Mask -------- */</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_RESETVALUE               _UINT32_(0x1CFF)                                     </span><span class="comment">/*  (MCLK_AHBMASK) AHB Mask  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB0_Pos                 _UINT32_(0)                                          </span><span class="comment">/* (MCLK_AHBMASK) HPB0 AHB Clock Mask Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB0_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_AHBMASK_HPB0_Pos)             </span><span class="comment">/* (MCLK_AHBMASK) HPB0 AHB Clock Mask Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB0(value)              (MCLK_AHBMASK_HPB0_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_AHBMASK_HPB0_Pos)) </span><span class="comment">/* Assigment of value for HPB0 in the MCLK_AHBMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB1_Pos                 _UINT32_(1)                                          </span><span class="comment">/* (MCLK_AHBMASK) HPB1 AHB Clock Mask Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB1_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_AHBMASK_HPB1_Pos)             </span><span class="comment">/* (MCLK_AHBMASK) HPB1 AHB Clock Mask Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB1(value)              (MCLK_AHBMASK_HPB1_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_AHBMASK_HPB1_Pos)) </span><span class="comment">/* Assigment of value for HPB1 in the MCLK_AHBMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB2_Pos                 _UINT32_(2)                                          </span><span class="comment">/* (MCLK_AHBMASK) HPB2 AHB Clock Mask Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB2_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_AHBMASK_HPB2_Pos)             </span><span class="comment">/* (MCLK_AHBMASK) HPB2 AHB Clock Mask Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB2(value)              (MCLK_AHBMASK_HPB2_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_AHBMASK_HPB2_Pos)) </span><span class="comment">/* Assigment of value for HPB2 in the MCLK_AHBMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_DSU_Pos                  _UINT32_(3)                                          </span><span class="comment">/* (MCLK_AHBMASK) DSU AHB Clock Mask Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_DSU_Msk                  (_UINT32_(0x1) &lt;&lt; MCLK_AHBMASK_DSU_Pos)              </span><span class="comment">/* (MCLK_AHBMASK) DSU AHB Clock Mask Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_DSU(value)               (MCLK_AHBMASK_DSU_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_AHBMASK_DSU_Pos)) </span><span class="comment">/* Assigment of value for DSU in the MCLK_AHBMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMATRIXHS_Pos            _UINT32_(4)                                          </span><span class="comment">/* (MCLK_AHBMASK) HMATRIXHS AHB Clock Mask Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMATRIXHS_Msk            (_UINT32_(0x1) &lt;&lt; MCLK_AHBMASK_HMATRIXHS_Pos)        </span><span class="comment">/* (MCLK_AHBMASK) HMATRIXHS AHB Clock Mask Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMATRIXHS(value)         (MCLK_AHBMASK_HMATRIXHS_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_AHBMASK_HMATRIXHS_Pos)) </span><span class="comment">/* Assigment of value for HMATRIXHS in the MCLK_AHBMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL_Pos              _UINT32_(5)                                          </span><span class="comment">/* (MCLK_AHBMASK) NVMCTRL AHB Clock Mask Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL_Msk              (_UINT32_(0x1) &lt;&lt; MCLK_AHBMASK_NVMCTRL_Pos)          </span><span class="comment">/* (MCLK_AHBMASK) NVMCTRL AHB Clock Mask Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL(value)           (MCLK_AHBMASK_NVMCTRL_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_AHBMASK_NVMCTRL_Pos)) </span><span class="comment">/* Assigment of value for NVMCTRL in the MCLK_AHBMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HSRAM_Pos                _UINT32_(6)                                          </span><span class="comment">/* (MCLK_AHBMASK) HSRAM AHB Clock Mask Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HSRAM_Msk                (_UINT32_(0x1) &lt;&lt; MCLK_AHBMASK_HSRAM_Pos)            </span><span class="comment">/* (MCLK_AHBMASK) HSRAM AHB Clock Mask Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HSRAM(value)             (MCLK_AHBMASK_HSRAM_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_AHBMASK_HSRAM_Pos)) </span><span class="comment">/* Assigment of value for HSRAM in the MCLK_AHBMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_DMAC_Pos                 _UINT32_(7)                                          </span><span class="comment">/* (MCLK_AHBMASK) DMAC AHB Clock Mask Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_DMAC_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_AHBMASK_DMAC_Pos)             </span><span class="comment">/* (MCLK_AHBMASK) DMAC AHB Clock Mask Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_DMAC(value)              (MCLK_AHBMASK_DMAC_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_AHBMASK_DMAC_Pos)) </span><span class="comment">/* Assigment of value for DMAC in the MCLK_AHBMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_CAN0_Pos                 _UINT32_(8)                                          </span><span class="comment">/* (MCLK_AHBMASK) CAN0 AHB Clock Mask Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_CAN0_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_AHBMASK_CAN0_Pos)             </span><span class="comment">/* (MCLK_AHBMASK) CAN0 AHB Clock Mask Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_CAN0(value)              (MCLK_AHBMASK_CAN0_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_AHBMASK_CAN0_Pos)) </span><span class="comment">/* Assigment of value for CAN0 in the MCLK_AHBMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_CAN1_Pos                 _UINT32_(9)                                          </span><span class="comment">/* (MCLK_AHBMASK) CAN1 AHB Clock Mask Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_CAN1_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_AHBMASK_CAN1_Pos)             </span><span class="comment">/* (MCLK_AHBMASK) CAN1 AHB Clock Mask Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_CAN1(value)              (MCLK_AHBMASK_CAN1_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_AHBMASK_CAN1_Pos)) </span><span class="comment">/* Assigment of value for CAN1 in the MCLK_AHBMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_PAC_Pos                  _UINT32_(10)                                         </span><span class="comment">/* (MCLK_AHBMASK) PAC AHB Clock Mask Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_PAC_Msk                  (_UINT32_(0x1) &lt;&lt; MCLK_AHBMASK_PAC_Pos)              </span><span class="comment">/* (MCLK_AHBMASK) PAC AHB Clock Mask Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_PAC(value)               (MCLK_AHBMASK_PAC_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_AHBMASK_PAC_Pos)) </span><span class="comment">/* Assigment of value for PAC in the MCLK_AHBMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL_PICACHU_Pos      _UINT32_(11)                                         </span><span class="comment">/* (MCLK_AHBMASK) NVMCTRL_PICACHU AHB Clock Mask Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL_PICACHU_Msk      (_UINT32_(0x1) &lt;&lt; MCLK_AHBMASK_NVMCTRL_PICACHU_Pos)  </span><span class="comment">/* (MCLK_AHBMASK) NVMCTRL_PICACHU AHB Clock Mask Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL_PICACHU(value)   (MCLK_AHBMASK_NVMCTRL_PICACHU_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_AHBMASK_NVMCTRL_PICACHU_Pos)) </span><span class="comment">/* Assigment of value for NVMCTRL_PICACHU in the MCLK_AHBMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_DIVAS_Pos                _UINT32_(12)                                         </span><span class="comment">/* (MCLK_AHBMASK) DIVAS AHB Clock Mask Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_DIVAS_Msk                (_UINT32_(0x1) &lt;&lt; MCLK_AHBMASK_DIVAS_Pos)            </span><span class="comment">/* (MCLK_AHBMASK) DIVAS AHB Clock Mask Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_DIVAS(value)             (MCLK_AHBMASK_DIVAS_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_AHBMASK_DIVAS_Pos)) </span><span class="comment">/* Assigment of value for DIVAS in the MCLK_AHBMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_Msk                      _UINT32_(0x00001FFF)                                 </span><span class="comment">/* (MCLK_AHBMASK) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB_Pos                  _UINT32_(0)                                          </span><span class="comment">/* (MCLK_AHBMASK Position) HPBx AHB Clock Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB_Msk                  (_UINT32_(0x7) &lt;&lt; MCLK_AHBMASK_HPB_Pos)              </span><span class="comment">/* (MCLK_AHBMASK Mask) HPB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB(value)               (MCLK_AHBMASK_HPB_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_AHBMASK_HPB_Pos)) </span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_CAN_Pos                  _UINT32_(8)                                          </span><span class="comment">/* (MCLK_AHBMASK Position) CANx AHB Clock Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_CAN_Msk                  (_UINT32_(0x3) &lt;&lt; MCLK_AHBMASK_CAN_Pos)              </span><span class="comment">/* (MCLK_AHBMASK Mask) CAN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_CAN(value)               (MCLK_AHBMASK_CAN_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_AHBMASK_CAN_Pos)) </span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* -------- MCLK_APBAMASK : (MCLK Offset: 0x14) (R/W 32) APBA Mask -------- */</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_RESETVALUE              _UINT32_(0xFFF)                                      </span><span class="comment">/*  (MCLK_APBAMASK) APBA Mask  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_PAC_Pos                 _UINT32_(0)                                          </span><span class="comment">/* (MCLK_APBAMASK) PAC APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_PAC_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_APBAMASK_PAC_Pos)             </span><span class="comment">/* (MCLK_APBAMASK) PAC APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_PAC(value)              (MCLK_APBAMASK_PAC_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBAMASK_PAC_Pos)) </span><span class="comment">/* Assigment of value for PAC in the MCLK_APBAMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_PM_Pos                  _UINT32_(1)                                          </span><span class="comment">/* (MCLK_APBAMASK) PM APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_PM_Msk                  (_UINT32_(0x1) &lt;&lt; MCLK_APBAMASK_PM_Pos)              </span><span class="comment">/* (MCLK_APBAMASK) PM APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_PM(value)               (MCLK_APBAMASK_PM_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBAMASK_PM_Pos)) </span><span class="comment">/* Assigment of value for PM in the MCLK_APBAMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_MCLK_Pos                _UINT32_(2)                                          </span><span class="comment">/* (MCLK_APBAMASK) MCLK APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_MCLK_Msk                (_UINT32_(0x1) &lt;&lt; MCLK_APBAMASK_MCLK_Pos)            </span><span class="comment">/* (MCLK_APBAMASK) MCLK APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_MCLK(value)             (MCLK_APBAMASK_MCLK_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBAMASK_MCLK_Pos)) </span><span class="comment">/* Assigment of value for MCLK in the MCLK_APBAMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_RSTC_Pos                _UINT32_(3)                                          </span><span class="comment">/* (MCLK_APBAMASK) RSTC APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_RSTC_Msk                (_UINT32_(0x1) &lt;&lt; MCLK_APBAMASK_RSTC_Pos)            </span><span class="comment">/* (MCLK_APBAMASK) RSTC APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_RSTC(value)             (MCLK_APBAMASK_RSTC_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBAMASK_RSTC_Pos)) </span><span class="comment">/* Assigment of value for RSTC in the MCLK_APBAMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_OSCCTRL_Pos             _UINT32_(4)                                          </span><span class="comment">/* (MCLK_APBAMASK) OSCCTRL APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_OSCCTRL_Msk             (_UINT32_(0x1) &lt;&lt; MCLK_APBAMASK_OSCCTRL_Pos)         </span><span class="comment">/* (MCLK_APBAMASK) OSCCTRL APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_OSCCTRL(value)          (MCLK_APBAMASK_OSCCTRL_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBAMASK_OSCCTRL_Pos)) </span><span class="comment">/* Assigment of value for OSCCTRL in the MCLK_APBAMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_OSC32KCTRL_Pos          _UINT32_(5)                                          </span><span class="comment">/* (MCLK_APBAMASK) OSC32KCTRL APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_OSC32KCTRL_Msk          (_UINT32_(0x1) &lt;&lt; MCLK_APBAMASK_OSC32KCTRL_Pos)      </span><span class="comment">/* (MCLK_APBAMASK) OSC32KCTRL APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_OSC32KCTRL(value)       (MCLK_APBAMASK_OSC32KCTRL_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBAMASK_OSC32KCTRL_Pos)) </span><span class="comment">/* Assigment of value for OSC32KCTRL in the MCLK_APBAMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_SUPC_Pos                _UINT32_(6)                                          </span><span class="comment">/* (MCLK_APBAMASK) SUPC APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_SUPC_Msk                (_UINT32_(0x1) &lt;&lt; MCLK_APBAMASK_SUPC_Pos)            </span><span class="comment">/* (MCLK_APBAMASK) SUPC APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_SUPC(value)             (MCLK_APBAMASK_SUPC_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBAMASK_SUPC_Pos)) </span><span class="comment">/* Assigment of value for SUPC in the MCLK_APBAMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_GCLK_Pos                _UINT32_(7)                                          </span><span class="comment">/* (MCLK_APBAMASK) GCLK APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_GCLK_Msk                (_UINT32_(0x1) &lt;&lt; MCLK_APBAMASK_GCLK_Pos)            </span><span class="comment">/* (MCLK_APBAMASK) GCLK APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_GCLK(value)             (MCLK_APBAMASK_GCLK_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBAMASK_GCLK_Pos)) </span><span class="comment">/* Assigment of value for GCLK in the MCLK_APBAMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_WDT_Pos                 _UINT32_(8)                                          </span><span class="comment">/* (MCLK_APBAMASK) WDT APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_WDT_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_APBAMASK_WDT_Pos)             </span><span class="comment">/* (MCLK_APBAMASK) WDT APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_WDT(value)              (MCLK_APBAMASK_WDT_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBAMASK_WDT_Pos)) </span><span class="comment">/* Assigment of value for WDT in the MCLK_APBAMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_RTC_Pos                 _UINT32_(9)                                          </span><span class="comment">/* (MCLK_APBAMASK) RTC APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_RTC_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_APBAMASK_RTC_Pos)             </span><span class="comment">/* (MCLK_APBAMASK) RTC APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_RTC(value)              (MCLK_APBAMASK_RTC_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBAMASK_RTC_Pos)) </span><span class="comment">/* Assigment of value for RTC in the MCLK_APBAMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_EIC_Pos                 _UINT32_(10)                                         </span><span class="comment">/* (MCLK_APBAMASK) EIC APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_EIC_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_APBAMASK_EIC_Pos)             </span><span class="comment">/* (MCLK_APBAMASK) EIC APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_EIC(value)              (MCLK_APBAMASK_EIC_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBAMASK_EIC_Pos)) </span><span class="comment">/* Assigment of value for EIC in the MCLK_APBAMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_FREQM_Pos               _UINT32_(11)                                         </span><span class="comment">/* (MCLK_APBAMASK) FREQM APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_FREQM_Msk               (_UINT32_(0x1) &lt;&lt; MCLK_APBAMASK_FREQM_Pos)           </span><span class="comment">/* (MCLK_APBAMASK) FREQM APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_FREQM(value)            (MCLK_APBAMASK_FREQM_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBAMASK_FREQM_Pos)) </span><span class="comment">/* Assigment of value for FREQM in the MCLK_APBAMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_TSENS_Pos               _UINT32_(12)                                         </span><span class="comment">/* (MCLK_APBAMASK) TSENS APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_TSENS_Msk               (_UINT32_(0x1) &lt;&lt; MCLK_APBAMASK_TSENS_Pos)           </span><span class="comment">/* (MCLK_APBAMASK) TSENS APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_TSENS(value)            (MCLK_APBAMASK_TSENS_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBAMASK_TSENS_Pos)) </span><span class="comment">/* Assigment of value for TSENS in the MCLK_APBAMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_Msk                     _UINT32_(0x00001FFF)                                 </span><span class="comment">/* (MCLK_APBAMASK) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/* -------- MCLK_APBBMASK : (MCLK Offset: 0x18) (R/W 32) APBB Mask -------- */</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_RESETVALUE              _UINT32_(0x07)                                       </span><span class="comment">/*  (MCLK_APBBMASK) APBB Mask  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_PORT_Pos                _UINT32_(0)                                          </span><span class="comment">/* (MCLK_APBBMASK) PORT APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_PORT_Msk                (_UINT32_(0x1) &lt;&lt; MCLK_APBBMASK_PORT_Pos)            </span><span class="comment">/* (MCLK_APBBMASK) PORT APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_PORT(value)             (MCLK_APBBMASK_PORT_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBBMASK_PORT_Pos)) </span><span class="comment">/* Assigment of value for PORT in the MCLK_APBBMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_DSU_Pos                 _UINT32_(1)                                          </span><span class="comment">/* (MCLK_APBBMASK) DSU APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_DSU_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_APBBMASK_DSU_Pos)             </span><span class="comment">/* (MCLK_APBBMASK) DSU APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_DSU(value)              (MCLK_APBBMASK_DSU_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBBMASK_DSU_Pos)) </span><span class="comment">/* Assigment of value for DSU in the MCLK_APBBMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_NVMCTRL_Pos             _UINT32_(2)                                          </span><span class="comment">/* (MCLK_APBBMASK) NVMCTRL APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_NVMCTRL_Msk             (_UINT32_(0x1) &lt;&lt; MCLK_APBBMASK_NVMCTRL_Pos)         </span><span class="comment">/* (MCLK_APBBMASK) NVMCTRL APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_NVMCTRL(value)          (MCLK_APBBMASK_NVMCTRL_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBBMASK_NVMCTRL_Pos)) </span><span class="comment">/* Assigment of value for NVMCTRL in the MCLK_APBBMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_HMATRIXHS_Pos           _UINT32_(5)                                          </span><span class="comment">/* (MCLK_APBBMASK) HMATRIXHS APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_HMATRIXHS_Msk           (_UINT32_(0x1) &lt;&lt; MCLK_APBBMASK_HMATRIXHS_Pos)       </span><span class="comment">/* (MCLK_APBBMASK) HMATRIXHS APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_HMATRIXHS(value)        (MCLK_APBBMASK_HMATRIXHS_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBBMASK_HMATRIXHS_Pos)) </span><span class="comment">/* Assigment of value for HMATRIXHS in the MCLK_APBBMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_Msk                     _UINT32_(0x00000027)                                 </span><span class="comment">/* (MCLK_APBBMASK) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/* -------- MCLK_APBCMASK : (MCLK Offset: 0x1C) (R/W 32) APBC Mask -------- */</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_RESETVALUE              _UINT32_(0x00)                                       </span><span class="comment">/*  (MCLK_APBCMASK) APBC Mask  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160; </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_EVSYS_Pos               _UINT32_(0)                                          </span><span class="comment">/* (MCLK_APBCMASK) EVSYS APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_EVSYS_Msk               (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_EVSYS_Pos)           </span><span class="comment">/* (MCLK_APBCMASK) EVSYS APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_EVSYS(value)            (MCLK_APBCMASK_EVSYS_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_EVSYS_Pos)) </span><span class="comment">/* Assigment of value for EVSYS in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM0_Pos             _UINT32_(1)                                          </span><span class="comment">/* (MCLK_APBCMASK) SERCOM0 APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM0_Msk             (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_SERCOM0_Pos)         </span><span class="comment">/* (MCLK_APBCMASK) SERCOM0 APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM0(value)          (MCLK_APBCMASK_SERCOM0_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_SERCOM0_Pos)) </span><span class="comment">/* Assigment of value for SERCOM0 in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM1_Pos             _UINT32_(2)                                          </span><span class="comment">/* (MCLK_APBCMASK) SERCOM1 APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM1_Msk             (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_SERCOM1_Pos)         </span><span class="comment">/* (MCLK_APBCMASK) SERCOM1 APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM1(value)          (MCLK_APBCMASK_SERCOM1_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_SERCOM1_Pos)) </span><span class="comment">/* Assigment of value for SERCOM1 in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM2_Pos             _UINT32_(3)                                          </span><span class="comment">/* (MCLK_APBCMASK) SERCOM2 APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM2_Msk             (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_SERCOM2_Pos)         </span><span class="comment">/* (MCLK_APBCMASK) SERCOM2 APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM2(value)          (MCLK_APBCMASK_SERCOM2_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_SERCOM2_Pos)) </span><span class="comment">/* Assigment of value for SERCOM2 in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM3_Pos             _UINT32_(4)                                          </span><span class="comment">/* (MCLK_APBCMASK) SERCOM3 APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM3_Msk             (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_SERCOM3_Pos)         </span><span class="comment">/* (MCLK_APBCMASK) SERCOM3 APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM3(value)          (MCLK_APBCMASK_SERCOM3_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_SERCOM3_Pos)) </span><span class="comment">/* Assigment of value for SERCOM3 in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM4_Pos             _UINT32_(5)                                          </span><span class="comment">/* (MCLK_APBCMASK) SERCOM4 APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM4_Msk             (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_SERCOM4_Pos)         </span><span class="comment">/* (MCLK_APBCMASK) SERCOM4 APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM4(value)          (MCLK_APBCMASK_SERCOM4_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_SERCOM4_Pos)) </span><span class="comment">/* Assigment of value for SERCOM4 in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM5_Pos             _UINT32_(6)                                          </span><span class="comment">/* (MCLK_APBCMASK) SERCOM5 APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM5_Msk             (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_SERCOM5_Pos)         </span><span class="comment">/* (MCLK_APBCMASK) SERCOM5 APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM5(value)          (MCLK_APBCMASK_SERCOM5_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_SERCOM5_Pos)) </span><span class="comment">/* Assigment of value for SERCOM5 in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC0_Pos                _UINT32_(9)                                          </span><span class="comment">/* (MCLK_APBCMASK) TCC0 APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC0_Msk                (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_TCC0_Pos)            </span><span class="comment">/* (MCLK_APBCMASK) TCC0 APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC0(value)             (MCLK_APBCMASK_TCC0_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_TCC0_Pos)) </span><span class="comment">/* Assigment of value for TCC0 in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC1_Pos                _UINT32_(10)                                         </span><span class="comment">/* (MCLK_APBCMASK) TCC1 APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC1_Msk                (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_TCC1_Pos)            </span><span class="comment">/* (MCLK_APBCMASK) TCC1 APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC1(value)             (MCLK_APBCMASK_TCC1_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_TCC1_Pos)) </span><span class="comment">/* Assigment of value for TCC1 in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC2_Pos                _UINT32_(11)                                         </span><span class="comment">/* (MCLK_APBCMASK) TCC2 APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC2_Msk                (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_TCC2_Pos)            </span><span class="comment">/* (MCLK_APBCMASK) TCC2 APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC2(value)             (MCLK_APBCMASK_TCC2_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_TCC2_Pos)) </span><span class="comment">/* Assigment of value for TCC2 in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC0_Pos                 _UINT32_(12)                                         </span><span class="comment">/* (MCLK_APBCMASK) TC0 APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC0_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_TC0_Pos)             </span><span class="comment">/* (MCLK_APBCMASK) TC0 APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC0(value)              (MCLK_APBCMASK_TC0_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_TC0_Pos)) </span><span class="comment">/* Assigment of value for TC0 in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC1_Pos                 _UINT32_(13)                                         </span><span class="comment">/* (MCLK_APBCMASK) TC1 APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC1_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_TC1_Pos)             </span><span class="comment">/* (MCLK_APBCMASK) TC1 APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC1(value)              (MCLK_APBCMASK_TC1_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_TC1_Pos)) </span><span class="comment">/* Assigment of value for TC1 in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC2_Pos                 _UINT32_(14)                                         </span><span class="comment">/* (MCLK_APBCMASK) TC2 APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC2_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_TC2_Pos)             </span><span class="comment">/* (MCLK_APBCMASK) TC2 APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC2(value)              (MCLK_APBCMASK_TC2_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_TC2_Pos)) </span><span class="comment">/* Assigment of value for TC2 in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC3_Pos                 _UINT32_(15)                                         </span><span class="comment">/* (MCLK_APBCMASK) TC3 APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC3_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_TC3_Pos)             </span><span class="comment">/* (MCLK_APBCMASK) TC3 APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC3(value)              (MCLK_APBCMASK_TC3_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_TC3_Pos)) </span><span class="comment">/* Assigment of value for TC3 in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC4_Pos                 _UINT32_(16)                                         </span><span class="comment">/* (MCLK_APBCMASK) TC4 APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC4_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_TC4_Pos)             </span><span class="comment">/* (MCLK_APBCMASK) TC4 APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC4(value)              (MCLK_APBCMASK_TC4_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_TC4_Pos)) </span><span class="comment">/* Assigment of value for TC4 in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_ADC0_Pos                _UINT32_(17)                                         </span><span class="comment">/* (MCLK_APBCMASK) ADC0 APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_ADC0_Msk                (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_ADC0_Pos)            </span><span class="comment">/* (MCLK_APBCMASK) ADC0 APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_ADC0(value)             (MCLK_APBCMASK_ADC0_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_ADC0_Pos)) </span><span class="comment">/* Assigment of value for ADC0 in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_ADC1_Pos                _UINT32_(18)                                         </span><span class="comment">/* (MCLK_APBCMASK) ADC1 APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_ADC1_Msk                (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_ADC1_Pos)            </span><span class="comment">/* (MCLK_APBCMASK) ADC1 APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_ADC1(value)             (MCLK_APBCMASK_ADC1_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_ADC1_Pos)) </span><span class="comment">/* Assigment of value for ADC1 in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SDADC_Pos               _UINT32_(19)                                         </span><span class="comment">/* (MCLK_APBCMASK) SDADC APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SDADC_Msk               (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_SDADC_Pos)           </span><span class="comment">/* (MCLK_APBCMASK) SDADC APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SDADC(value)            (MCLK_APBCMASK_SDADC_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_SDADC_Pos)) </span><span class="comment">/* Assigment of value for SDADC in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_AC_Pos                  _UINT32_(20)                                         </span><span class="comment">/* (MCLK_APBCMASK) AC APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_AC_Msk                  (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_AC_Pos)              </span><span class="comment">/* (MCLK_APBCMASK) AC APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_AC(value)               (MCLK_APBCMASK_AC_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_AC_Pos)) </span><span class="comment">/* Assigment of value for AC in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_DAC_Pos                 _UINT32_(21)                                         </span><span class="comment">/* (MCLK_APBCMASK) DAC APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_DAC_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_DAC_Pos)             </span><span class="comment">/* (MCLK_APBCMASK) DAC APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_DAC(value)              (MCLK_APBCMASK_DAC_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_DAC_Pos)) </span><span class="comment">/* Assigment of value for DAC in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_PTC_Pos                 _UINT32_(22)                                         </span><span class="comment">/* (MCLK_APBCMASK) PTC APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_PTC_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_PTC_Pos)             </span><span class="comment">/* (MCLK_APBCMASK) PTC APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_PTC(value)              (MCLK_APBCMASK_PTC_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_PTC_Pos)) </span><span class="comment">/* Assigment of value for PTC in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_CCL_Pos                 _UINT32_(23)                                         </span><span class="comment">/* (MCLK_APBCMASK) CCL APB Clock Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_CCL_Msk                 (_UINT32_(0x1) &lt;&lt; MCLK_APBCMASK_CCL_Pos)             </span><span class="comment">/* (MCLK_APBCMASK) CCL APB Clock Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_CCL(value)              (MCLK_APBCMASK_CCL_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_CCL_Pos)) </span><span class="comment">/* Assigment of value for CCL in the MCLK_APBCMASK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_Msk                     _UINT32_(0x00FFFE7F)                                 </span><span class="comment">/* (MCLK_APBCMASK) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM_Pos              _UINT32_(1)                                          </span><span class="comment">/* (MCLK_APBCMASK Position) SERCOMx APB Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM_Msk              (_UINT32_(0x3F) &lt;&lt; MCLK_APBCMASK_SERCOM_Pos)         </span><span class="comment">/* (MCLK_APBCMASK Mask) SERCOM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM(value)           (MCLK_APBCMASK_SERCOM_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_SERCOM_Pos)) </span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC_Pos                 _UINT32_(9)                                          </span><span class="comment">/* (MCLK_APBCMASK Position) TCCx APB Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC_Msk                 (_UINT32_(0x7) &lt;&lt; MCLK_APBCMASK_TCC_Pos)             </span><span class="comment">/* (MCLK_APBCMASK Mask) TCC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC(value)              (MCLK_APBCMASK_TCC_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_TCC_Pos)) </span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC_Pos                  _UINT32_(12)                                         </span><span class="comment">/* (MCLK_APBCMASK Position) TCx APB Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC_Msk                  (_UINT32_(0x1F) &lt;&lt; MCLK_APBCMASK_TC_Pos)             </span><span class="comment">/* (MCLK_APBCMASK Mask) TC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC(value)               (MCLK_APBCMASK_TC_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_TC_Pos)) </span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_ADC_Pos                 _UINT32_(17)                                         </span><span class="comment">/* (MCLK_APBCMASK Position) ADCx APB Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_ADC_Msk                 (_UINT32_(0x3) &lt;&lt; MCLK_APBCMASK_ADC_Pos)             </span><span class="comment">/* (MCLK_APBCMASK Mask) ADC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_ADC(value)              (MCLK_APBCMASK_ADC_Msk &amp; (_UINT32_(value) &lt;&lt; MCLK_APBCMASK_ADC_Pos)) </span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_REG_OFST         _UINT32_(0x01)      </span><span class="comment">/* (MCLK_INTENCLR) Interrupt Enable Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define MCLK_INTENSET_REG_OFST         _UINT32_(0x02)      </span><span class="comment">/* (MCLK_INTENSET) Interrupt Enable Set Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_REG_OFST          _UINT32_(0x03)      </span><span class="comment">/* (MCLK_INTFLAG) Interrupt Flag Status and Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_REG_OFST           _UINT32_(0x04)      </span><span class="comment">/* (MCLK_CPUDIV) CPU Clock Division Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_REG_OFST          _UINT32_(0x10)      </span><span class="comment">/* (MCLK_AHBMASK) AHB Mask Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_REG_OFST         _UINT32_(0x14)      </span><span class="comment">/* (MCLK_APBAMASK) APBA Mask Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_REG_OFST         _UINT32_(0x18)      </span><span class="comment">/* (MCLK_APBBMASK) APBB Mask Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_REG_OFST         _UINT32_(0x1C)      </span><span class="comment">/* (MCLK_APBCMASK) APBC Mask Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="structmclk__registers__t.html">  293</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;{  <span class="comment">/* Main Clock */</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved1[0x01];</div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="structmclk__registers__t.html#a1d9b281bf25ca3976d19ad22b690c126">  296</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structmclk__registers__t.html#a1d9b281bf25ca3976d19ad22b690c126">MCLK_INTENCLR</a>;      </div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="structmclk__registers__t.html#a958be0e9dc0aaad22a2fa3ed4e8bc49b">  297</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structmclk__registers__t.html#a958be0e9dc0aaad22a2fa3ed4e8bc49b">MCLK_INTENSET</a>;      </div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="structmclk__registers__t.html#a476f7bd6fefe69dbf0f82b27ddcd9a10">  298</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structmclk__registers__t.html#a476f7bd6fefe69dbf0f82b27ddcd9a10">MCLK_INTFLAG</a>;       </div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="structmclk__registers__t.html#a1693b5d093b1241ade40732efaaf38f5">  299</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structmclk__registers__t.html#a1693b5d093b1241ade40732efaaf38f5">MCLK_CPUDIV</a>;        </div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved2[0x0B];</div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="structmclk__registers__t.html#a9857edd896b9430496783a0e73882437">  301</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structmclk__registers__t.html#a9857edd896b9430496783a0e73882437">MCLK_AHBMASK</a>;       </div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="structmclk__registers__t.html#a9d415e1e04dbcbeddca2454bbf9a3adc">  302</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structmclk__registers__t.html#a9d415e1e04dbcbeddca2454bbf9a3adc">MCLK_APBAMASK</a>;      </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="structmclk__registers__t.html#a434b73f449aba0cbfe36c65c5967c536">  303</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structmclk__registers__t.html#a434b73f449aba0cbfe36c65c5967c536">MCLK_APBBMASK</a>;      </div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="structmclk__registers__t.html#a9d746089f03bf851f230389de59e6341">  304</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structmclk__registers__t.html#a9d746089f03bf851f230389de59e6341">MCLK_APBCMASK</a>;      </div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;} <a class="code" href="structmclk__registers__t.html">mclk_registers_t</a>;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160; </div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMC21_MCLK_COMPONENT_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:175</div></div>
<div class="ttc" id="acore__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:172</div></div>
<div class="ttc" id="astructmclk__registers__t_html"><div class="ttname"><a href="structmclk__registers__t.html">mclk_registers_t</a></div><div class="ttdoc">MCLK register API structure.</div><div class="ttdef"><b>Definition:</b> mclk.h:294</div></div>
<div class="ttc" id="astructmclk__registers__t_html_a1693b5d093b1241ade40732efaaf38f5"><div class="ttname"><a href="structmclk__registers__t.html#a1693b5d093b1241ade40732efaaf38f5">mclk_registers_t::MCLK_CPUDIV</a></div><div class="ttdeci">__IO uint8_t MCLK_CPUDIV</div><div class="ttdef"><b>Definition:</b> mclk.h:299</div></div>
<div class="ttc" id="astructmclk__registers__t_html_a1d9b281bf25ca3976d19ad22b690c126"><div class="ttname"><a href="structmclk__registers__t.html#a1d9b281bf25ca3976d19ad22b690c126">mclk_registers_t::MCLK_INTENCLR</a></div><div class="ttdeci">__IO uint8_t MCLK_INTENCLR</div><div class="ttdef"><b>Definition:</b> mclk.h:296</div></div>
<div class="ttc" id="astructmclk__registers__t_html_a434b73f449aba0cbfe36c65c5967c536"><div class="ttname"><a href="structmclk__registers__t.html#a434b73f449aba0cbfe36c65c5967c536">mclk_registers_t::MCLK_APBBMASK</a></div><div class="ttdeci">__IO uint32_t MCLK_APBBMASK</div><div class="ttdef"><b>Definition:</b> mclk.h:303</div></div>
<div class="ttc" id="astructmclk__registers__t_html_a476f7bd6fefe69dbf0f82b27ddcd9a10"><div class="ttname"><a href="structmclk__registers__t.html#a476f7bd6fefe69dbf0f82b27ddcd9a10">mclk_registers_t::MCLK_INTFLAG</a></div><div class="ttdeci">__IO uint8_t MCLK_INTFLAG</div><div class="ttdef"><b>Definition:</b> mclk.h:298</div></div>
<div class="ttc" id="astructmclk__registers__t_html_a958be0e9dc0aaad22a2fa3ed4e8bc49b"><div class="ttname"><a href="structmclk__registers__t.html#a958be0e9dc0aaad22a2fa3ed4e8bc49b">mclk_registers_t::MCLK_INTENSET</a></div><div class="ttdeci">__IO uint8_t MCLK_INTENSET</div><div class="ttdef"><b>Definition:</b> mclk.h:297</div></div>
<div class="ttc" id="astructmclk__registers__t_html_a9857edd896b9430496783a0e73882437"><div class="ttname"><a href="structmclk__registers__t.html#a9857edd896b9430496783a0e73882437">mclk_registers_t::MCLK_AHBMASK</a></div><div class="ttdeci">__IO uint32_t MCLK_AHBMASK</div><div class="ttdef"><b>Definition:</b> mclk.h:301</div></div>
<div class="ttc" id="astructmclk__registers__t_html_a9d415e1e04dbcbeddca2454bbf9a3adc"><div class="ttname"><a href="structmclk__registers__t.html#a9d415e1e04dbcbeddca2454bbf9a3adc">mclk_registers_t::MCLK_APBAMASK</a></div><div class="ttdeci">__IO uint32_t MCLK_APBAMASK</div><div class="ttdef"><b>Definition:</b> mclk.h:302</div></div>
<div class="ttc" id="astructmclk__registers__t_html_a9d746089f03bf851f230389de59e6341"><div class="ttname"><a href="structmclk__registers__t.html#a9d746089f03bf851f230389de59e6341">mclk_registers_t::MCLK_APBCMASK</a></div><div class="ttdeci">__IO uint32_t MCLK_APBCMASK</div><div class="ttdef"><b>Definition:</b> mclk.h:304</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_4228c269820d3636e69201738cdec5d5.html">ATSAMC21E18A_DFP</a></li><li class="navelem"><a class="el" href="dir_3d449e6cf3d4a036fbc60e8a3f61eb0f.html">component</a></li><li class="navelem"><b>mclk.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
