controller PIC16HV616 {
  processor "mid-range" ;
  romsize 2048 ;
  bank 4 ;
  unusedregister 0x6 ;
  unusedregister 0x8 to 0x9 ;
  unusedregister 0xD ;
  unusedregister 0x18 ;
  unusedregister 0x1D ;
  unusedregister 0x86 ;
  unusedregister 0x88 to 0x89 ;
  unusedregister 0x8D ;
  unusedregister 0x93 to 0x94 ;
  unusedregister 0x97 to 0x98 ;
  unusedregister 0x9B to 0x9D ;
  unusedregister 0xC0 to 0xEF ;
  unusedregister 0x106 ;
  unusedregister 0x108 to 0x109 ;
  unusedregister 0x10D ;
  unusedregister 0x11B to 0x11D ;
  unusedregister 0x186 ;
  unusedregister 0x188 to 0x189 ;
  unusedregister 0x18D ;
  unusedregister 0x18F ;
  unusedregister 0x193 to 0x194 ;
  unusedregister 0x197 to 0x198 ;
  unusedregister 0x1C0 to 0x1EF ;
  ram gpr0 : 0x20 to 0x6F ;
  ram gpr1 : 0xA0 to 0xBF ;
  ram gprnobnk : 0x70 to 0x7F mirrorat 0xF0 ;
  # Total ram: 128

  register ADCON0 at 0x1F, 0x11F
    <ADFM, VCFG, CHS [4], GO/nDONE, ADON> ;

  register ADCON1 at 0x9F, 0x19F
    <-, ADCS [3], -, -, -, -> ;

  register ADRESH at 0x1E, 0x11E
    <ADRESH [8]> ;

  register ADRESL at 0x9E, 0x19E
    <ADRESL [8]> ;

  register ANSEL at 0x91, 0x191
    <ANS7, ANS6, ANS5, ANS4, ANS3, ANS2, ANS1, ANS0> ;

  register CCP1CON at 0x15, 0x115
    <PM [2], DCB [2], CCP1M [4]> ;

  register CCPR1H at 0x14, 0x114
    <CCPR1H [8]> ;

  register CCPR1L at 0x13, 0x113
    <CCPR1L [8]> ;

  register CM1CON0 at 0x1A, 0x11A
    <C1ON, C1OUT, C1OE, C1POL, -, C1R, C1CH [2]> ;

  register CM2CON0 at 0x1B
    <C2ON, C2OUT, C2OE, C2POL, -, C2R, C2CH [2]> ;

  register CM2CON1 at 0x1C
    <MC1ON, MC2OUT, -, T1ACS, C1HYS, C2HYS, T1GSS, C2SYNC> ;

  register ECCPAS at 0x17, 0x117
    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;

  register FSR at 0x4, 0x84, 0x104, 0x184
    <FSR [8]> ;

  register INDF at 0x0, 0x80, 0x100, 0x180
    <INDF [8]> ;

  register INTCON at 0xB, 0x8B, 0x10B, 0x18B
    <GIE, PEIE, TMR0IE, INTE, RAIE, TMR0IF, INTF, RAIF> ;

  register IOCA at 0x96, 0x196
    <-, -, IOCA5, IOCA4, IOCA3, IOCA2, IOCA1, IOCA0> ;

  register OPTION_REG at 0x81, 0x181
    <nRAPU, INTEDG, T0CS, T0SE, PSA, PS [3]> ;

  register OSCTUNE at 0x90, 0x190
    <-, -, -, TUN [5]> ;

  register PCL at 0x2, 0x82, 0x102, 0x182
    <PCL [8]> ;

  register PCLATH at 0xA, 0x8A, 0x10A, 0x18A
    <-, -, -, PCLATH [5]> ;

  register PCON at 0x8E, 0x18E
    <-, -, -, -, -, -, nPOR, nBOR> ;

  register PIE1 at 0x8C, 0x18C
    <EEIE, ADIE, ECCPIE, C2IE, C1IE, OSFIE, TMR2IE, TMR1IE> ;

  register PIR1 at 0xC, 0x10C
    <EEIF, ADIF, ECCPIF, C2IF, C1IF, OSFIF, TMR2IF, TMR1IF> ;

  register PORTA at 0x5, 0x105
    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;

  register PORTC at 0x7, 0x107
    <-, -, RC5, RC4, RC3, RC2, RC1, RC0> ;

  register PR2 at 0x92, 0x192
    <PR2 [8]> ;

  register PWM1CON at 0x16, 0x116
    <PRSEN, PDC [7]> ;

  register SRCON0 at 0x99, 0x199
    <SR [2], C1SEN, C2REN, PULSS, PULSR, -, SRCLKEN> ;

  register SRCON1 at 0x9A, 0x19A
    <SRCS [2], -, -, -, -, -, -> ;

  register STATUS at 0x3, 0x83, 0x103, 0x183
    <IRP, RP [2], nTO, nPD, Z, DC, C> ;

  register T1CON at 0x10, 0x110
    <T1GINV, TMR1GE, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;

  register T2CON at 0x12, 0x112
    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;

  register TMR0 at 0x1, 0x101
    <TMR0 [8]> ;

  register TMR1H at 0xF, 0x10F
    <TMR1H [8]> ;

  register TMR1L at 0xE, 0x10E
    <TMR1L [8]> ;

  register TMR2 at 0x11, 0x111
    <TMR2 [8]> ;

  register TRISA at 0x85, 0x185
    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;

  register TRISC at 0x87, 0x187
    <-, -, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;

  register VRCON at 0x19, 0x119
    <C1VREN, C2VREN, VRR, VP6EN, VR [4]> ;

  register WPUA at 0x95, 0x195
    <-, -, WPUA5, WPUA4, -, WPUA2, WPUA1, WPUA0> ;

  configuration CONFIG at 0x2007 width 10
    illegal 0x48 mask 0x48 message "Current settings of PWRT and BOD are in conflict" {
    BODEN mask 0x300 description "Brown Out Detect"
      setting 0x0 mask 0x300 description "BOD disabled"
      setting 0x200 mask 0x300 description "BOD enabled in run, disabled in sleep"
      setting 0x300 mask 0x300 description "BOD Enabled"
    IOSCFS mask 0x80 description "Internal Oscillator Frequency Select"
      setting 0x80 mask 0x80 description "8 MHz"
      setting 0x0 mask 0x80 description "4 MHz"
    CP mask 0x40 description "Code Protect"
      setting 0x40 mask 0x40 description "Off"
      setting 0x0 mask 0x40 description "On"
    MCLRE mask 0x20 description "Master Clear Enable"
      setting 0x20 mask 0x20 description "External"
      setting 0x0 mask 0x20 description "Internal"
    PUT mask 0x10 description "Power Up Timer"
      setting 0x10 mask 0x10 description "Off"
      setting 0x0 mask 0x10 description "On"
    WDT mask 0x8 description "Watchdog Timer"
      setting 0x8 mask 0x8 description "On"
      setting 0x0 mask 0x8 description "Off"
    OSC mask 0x7 description "Oscillator"
      setting 0x7 mask 0x7 description "External RC Clockout"
      setting 0x6 mask 0x7 description "External RC No Clock"
      setting 0x5 mask 0x7 description "Internal RC Clockout"
      setting 0x4 mask 0x7 description "Internal RC No Clock"
      setting 0x3 mask 0x7 description "EC"
      setting 0x2 mask 0x7 description "HS"
      setting 0x1 mask 0x7 description "XT"
      setting 0x0 mask 0x7 description "LP"
  }
}
