#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d4a0d0f2100 .scope module, "Subtractor" "Subtractor" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Diff";
    .port_info 3 /OUTPUT 1 "Overflow";
L_0x5d4a0d164390 .functor XOR 1, L_0x5d4a0d194850, L_0x5d4a0d1948f0, C4<0>, C4<0>;
L_0x5d4a0d194ad0 .functor XOR 1, L_0x5d4a0d194990, L_0x5d4a0d194a30, C4<0>, C4<0>;
L_0x5d4a0d194b40 .functor AND 1, L_0x5d4a0d164390, L_0x5d4a0d194ad0, C4<1>, C4<1>;
o0x7ef2d0cb6018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5d4a0d13a0a0_0 .net/s "A", 31 0, o0x7ef2d0cb6018;  0 drivers
o0x7ef2d0cb6048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5d4a0d0eb110_0 .net/s "B", 31 0, o0x7ef2d0cb6048;  0 drivers
v0x5d4a0d108910_0 .net/s "Diff", 31 0, L_0x5d4a0d1947b0;  1 drivers
v0x5d4a0d0e5b10_0 .net "Overflow", 0 0, L_0x5d4a0d194b40;  1 drivers
v0x5d4a0d1054b0_0 .net *"_ivl_11", 0 0, L_0x5d4a0d194a30;  1 drivers
v0x5d4a0d0f5e90_0 .net *"_ivl_12", 0 0, L_0x5d4a0d194ad0;  1 drivers
v0x5d4a0d0e38f0_0 .net *"_ivl_3", 0 0, L_0x5d4a0d194850;  1 drivers
v0x5d4a0cfb5b20_0 .net *"_ivl_5", 0 0, L_0x5d4a0d1948f0;  1 drivers
v0x5d4a0cfb5c00_0 .net *"_ivl_6", 0 0, L_0x5d4a0d164390;  1 drivers
v0x5d4a0cf63cf0_0 .net *"_ivl_9", 0 0, L_0x5d4a0d194990;  1 drivers
L_0x5d4a0d1947b0 .arith/sub 32, o0x7ef2d0cb6018, o0x7ef2d0cb6048;
L_0x5d4a0d194850 .part o0x7ef2d0cb6018, 31, 1;
L_0x5d4a0d1948f0 .part o0x7ef2d0cb6048, 31, 1;
L_0x5d4a0d194990 .part L_0x5d4a0d1947b0, 31, 1;
L_0x5d4a0d194a30 .part o0x7ef2d0cb6018, 31, 1;
S_0x5d4a0d0eb560 .scope module, "load_instr" "load_instr" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ReadData";
    .port_info 1 /INPUT 2 "load";
    .port_info 2 /OUTPUT 32 "ReadDatap";
o0x7ef2d0cb62b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5d4a0cf63e90_0 .net "ReadData", 31 0, o0x7ef2d0cb62b8;  0 drivers
v0x5d4a0cf63f90_0 .var "ReadDatap", 31 0;
o0x7ef2d0cb6318 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5d4a0cf64070_0 .net "load", 1 0, o0x7ef2d0cb6318;  0 drivers
E_0x5d4a0d007ef0 .event edge, v0x5d4a0cf64070_0, v0x5d4a0cf63e90_0;
S_0x5d4a0d101f70 .scope module, "mux3" "mux3" 4 4;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 8 "y";
P_0x5d4a0d048b10 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x5d4a0cfb3410_0 .net *"_ivl_1", 0 0, L_0x5d4a0d194bb0;  1 drivers
v0x5d4a0cfb34f0_0 .net *"_ivl_3", 0 0, L_0x5d4a0d194c50;  1 drivers
v0x5d4a0cfb35d0_0 .net *"_ivl_4", 7 0, L_0x5d4a0d194cf0;  1 drivers
o0x7ef2d0cb6468 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5d4a0cfb3690_0 .net "d0", 7 0, o0x7ef2d0cb6468;  0 drivers
o0x7ef2d0cb6498 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5d4a0cfb3770_0 .net "d1", 7 0, o0x7ef2d0cb6498;  0 drivers
o0x7ef2d0cb64c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5d4a0cfa1f60_0 .net "d2", 7 0, o0x7ef2d0cb64c8;  0 drivers
o0x7ef2d0cb64f8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5d4a0cfa2040_0 .net "sel", 1 0, o0x7ef2d0cb64f8;  0 drivers
v0x5d4a0cfa2120_0 .net "y", 7 0, L_0x5d4a0d194d90;  1 drivers
L_0x5d4a0d194bb0 .part o0x7ef2d0cb64f8, 1, 1;
L_0x5d4a0d194c50 .part o0x7ef2d0cb64f8, 0, 1;
L_0x5d4a0d194cf0 .functor MUXZ 8, o0x7ef2d0cb6468, o0x7ef2d0cb6498, L_0x5d4a0d194c50, C4<>;
L_0x5d4a0d194d90 .functor MUXZ 8, L_0x5d4a0d194cf0, o0x7ef2d0cb64c8, L_0x5d4a0d194bb0, C4<>;
S_0x5d4a0d100650 .scope module, "tb" "tb" 5 3;
 .timescale -9 -9;
P_0x5d4a0d165980 .param/l "ADD" 1 5 49, C4<00000000000000000000000000110100>;
P_0x5d4a0d1659c0 .param/l "ADDI" 1 5 39, C4<00000000000000000000000000010000>;
P_0x5d4a0d165a00 .param/l "ADDI_x0" 1 5 38, C4<00000000000000000000000000001000>;
P_0x5d4a0d165a40 .param/l "AND" 1 5 58, C4<00000000000000000000000001011000>;
P_0x5d4a0d165a80 .param/l "ANDI" 1 5 47, C4<00000000000000000000000000110000>;
P_0x5d4a0d165ac0 .param/l "AUIPC" 1 5 61, C4<00000000000000000000000001100000>;
P_0x5d4a0d165b00 .param/l "BEQ_IN" 1 5 88, C4<00000000000000000000000100011100>;
P_0x5d4a0d165b40 .param/l "BEQ_OUT" 1 5 89, C4<00000000000000000000000100101000>;
P_0x5d4a0d165b80 .param/l "BGEU_IN" 1 5 82, C4<00000000000000000000000011100100>;
P_0x5d4a0d165bc0 .param/l "BGEU_OUT" 1 5 83, C4<00000000000000000000000011110000>;
P_0x5d4a0d165c00 .param/l "BGE_IN" 1 5 76, C4<00000000000000000000000010101100>;
P_0x5d4a0d165c40 .param/l "BGE_OUT" 1 5 77, C4<00000000000000000000000010111000>;
P_0x5d4a0d165c80 .param/l "BLTU_IN" 1 5 79, C4<00000000000000000000000011001000>;
P_0x5d4a0d165cc0 .param/l "BLTU_OUT" 1 5 80, C4<00000000000000000000000011010100>;
P_0x5d4a0d165d00 .param/l "BLT_IN" 1 5 73, C4<00000000000000000000000010010000>;
P_0x5d4a0d165d40 .param/l "BLT_OUT" 1 5 74, C4<00000000000000000000000010011100>;
P_0x5d4a0d165d80 .param/l "BNE_IN" 1 5 85, C4<00000000000000000000000100000000>;
P_0x5d4a0d165dc0 .param/l "BNE_OUT" 1 5 86, C4<00000000000000000000000100001100>;
P_0x5d4a0d165e00 .param/l "JAL" 1 5 92, C4<00000000000000000000000100111000>;
P_0x5d4a0d165e40 .param/l "JALR" 1 5 91, C4<00000000000000000000000100110100>;
P_0x5d4a0d165e80 .param/l "LB" 1 5 67, C4<00000000000000000000000001110000>;
P_0x5d4a0d165ec0 .param/l "LBU" 1 5 70, C4<00000000000000000000000001111100>;
P_0x5d4a0d165f00 .param/l "LH" 1 5 68, C4<00000000000000000000000001110100>;
P_0x5d4a0d165f40 .param/l "LHU" 1 5 71, C4<00000000000000000000000010000000>;
P_0x5d4a0d165f80 .param/l "LUI" 1 5 60, C4<00000000000000000000000001011100>;
P_0x5d4a0d165fc0 .param/l "LW" 1 5 69, C4<00000000000000000000000001111000>;
P_0x5d4a0d166000 .param/l "OR" 1 5 57, C4<00000000000000000000000001010100>;
P_0x5d4a0d166040 .param/l "ORI" 1 5 46, C4<00000000000000000000000000101100>;
P_0x5d4a0d166080 .param/l "SB" 1 5 63, C4<00000000000000000000000001100100>;
P_0x5d4a0d1660c0 .param/l "SH" 1 5 64, C4<00000000000000000000000001101000>;
P_0x5d4a0d166100 .param/l "SLL" 1 5 51, C4<00000000000000000000000000111100>;
P_0x5d4a0d166140 .param/l "SLLI" 1 5 40, C4<00000000000000000000000000010100>;
P_0x5d4a0d166180 .param/l "SLT" 1 5 52, C4<00000000000000000000000001000000>;
P_0x5d4a0d1661c0 .param/l "SLTI" 1 5 41, C4<00000000000000000000000000011000>;
P_0x5d4a0d166200 .param/l "SLTIU" 1 5 42, C4<00000000000000000000000000011100>;
P_0x5d4a0d166240 .param/l "SLTU" 1 5 53, C4<00000000000000000000000001000100>;
P_0x5d4a0d166280 .param/l "SRA" 1 5 56, C4<00000000000000000000000001010000>;
P_0x5d4a0d1662c0 .param/l "SRAI" 1 5 45, C4<00000000000000000000000000101000>;
P_0x5d4a0d166300 .param/l "SRL" 1 5 55, C4<00000000000000000000000001001100>;
P_0x5d4a0d166340 .param/l "SRLI" 1 5 44, C4<00000000000000000000000000100100>;
P_0x5d4a0d166380 .param/l "SUB" 1 5 50, C4<00000000000000000000000000111000>;
P_0x5d4a0d1663c0 .param/l "SW" 1 5 65, C4<00000000000000000000000001101100>;
P_0x5d4a0d166400 .param/l "XOR" 1 5 54, C4<00000000000000000000000001001000>;
P_0x5d4a0d166440 .param/l "XORI" 1 5 43, C4<00000000000000000000000000100000>;
v0x5d4a0d191570_0 .net "ALUControlE", 2 0, v0x5d4a0d175c00_0;  1 drivers
v0x5d4a0d191650_0 .net "ALUResultE", 31 0, v0x5d4a0d16c7a0_0;  1 drivers
v0x5d4a0d191710_0 .net "ALUResultM", 31 0, v0x5d4a0d178130_0;  1 drivers
v0x5d4a0d1917b0_0 .net "ALUSrcE", 0 0, v0x5d4a0d175db0_0;  1 drivers
v0x5d4a0d191850_0 .net "AuiPCE", 31 0, L_0x5d4a0d1a9340;  1 drivers
o0x7ef2d0cbc918 .functor BUFZ 1, C4<z>; HiZ drive
v0x5d4a0d191910_0 .net "BorrowE", 0 0, o0x7ef2d0cbc918;  0 drivers
v0x5d4a0d1919b0_0 .net "BranchE", 0 0, v0x5d4a0d175f90_0;  1 drivers
v0x5d4a0d191ae0_0 .net "DataAdr", 31 0, L_0x5d4a0d1aea80;  1 drivers
v0x5d4a0d191ba0_0 .net "DataAdrW", 31 0, v0x5d4a0d17a3a0_0;  1 drivers
v0x5d4a0d191cf0_0 .var "Ext_DataAdr", 31 0;
v0x5d4a0d191db0_0 .var "Ext_MemWrite", 0 0;
v0x5d4a0d191e50_0 .var "Ext_WriteData", 31 0;
v0x5d4a0d191ef0_0 .net "ImmExtD", 31 0, v0x5d4a0d16dc70_0;  1 drivers
v0x5d4a0d191f90_0 .net "ImmExtE", 31 0, v0x5d4a0d176e00_0;  1 drivers
v0x5d4a0d192030_0 .net "InstrE", 31 0, v0x5d4a0d1760f0_0;  1 drivers
v0x5d4a0d1920f0_0 .net "InstrM", 31 0, v0x5d4a0d178300_0;  1 drivers
v0x5d4a0d1921b0_0 .net "JalrE", 0 0, v0x5d4a0d176230_0;  1 drivers
v0x5d4a0d192360_0 .net "JumpE", 0 0, v0x5d4a0d1763c0_0;  1 drivers
v0x5d4a0d192400_0 .net "MemWrite", 0 0, L_0x5d4a0d1ae880;  1 drivers
v0x5d4a0d1924a0_0 .net "PCD", 31 0, v0x5d4a0d1797e0_0;  1 drivers
v0x5d4a0d192560_0 .net "PCE", 31 0, v0x5d4a0d1766d0_0;  1 drivers
v0x5d4a0d192620_0 .net "PCJalr", 31 0, L_0x5d4a0d195d60;  1 drivers
v0x5d4a0d1926e0_0 .net "PCM", 31 0, v0x5d4a0d1785f0_0;  1 drivers
v0x5d4a0d1927a0_0 .net "PCNext", 31 0, L_0x5d4a0d195cc0;  1 drivers
v0x5d4a0d192860_0 .net "PCPlus4", 31 0, L_0x5d4a0d195e50;  1 drivers
v0x5d4a0d192920_0 .net "PCPlus4D", 31 0, v0x5d4a0d179980_0;  1 drivers
v0x5d4a0d1929e0_0 .net "PCPlus4E", 31 0, v0x5d4a0d1768c0_0;  1 drivers
v0x5d4a0d192aa0_0 .net "PCPlus4M", 31 0, v0x5d4a0d178790_0;  1 drivers
v0x5d4a0d192b60_0 .net "PCPlus4W", 31 0, v0x5d4a0d17a7b0_0;  1 drivers
v0x5d4a0d192c20_0 .net "PCTargetE", 31 0, L_0x5d4a0d1a61a0;  1 drivers
o0x7ef2d0cbc9a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5d4a0d192ce0_0 .net "PCTargetM", 31 0, o0x7ef2d0cbc9a8;  0 drivers
v0x5d4a0d192da0_0 .net "PCW", 31 0, v0x5d4a0d17a870_0;  1 drivers
v0x5d4a0d192ef0_0 .net "ReadData", 31 0, v0x5d4a0d167390_0;  1 drivers
v0x5d4a0d192fb0_0 .net "ReadDataW", 31 0, v0x5d4a0d17aad0_0;  1 drivers
v0x5d4a0d193070_0 .net "RegWriteE", 0 0, v0x5d4a0d176a90_0;  1 drivers
v0x5d4a0d193110_0 .net "RegWriteM", 0 0, v0x5d4a0d1788f0_0;  1 drivers
v0x5d4a0d1931b0_0 .net "RegWriteW", 0 0, v0x5d4a0d17ac30_0;  1 drivers
v0x5d4a0d193250_0 .net "Result", 31 0, L_0x5d4a0d1aa450;  1 drivers
v0x5d4a0d193310_0 .net "ResultSrcE", 1 0, v0x5d4a0d176c60_0;  1 drivers
v0x5d4a0d1933d0_0 .net "ResultSrcM", 1 0, v0x5d4a0d178a30_0;  1 drivers
v0x5d4a0d193490_0 .net "ResultSrcW", 1 0, v0x5d4a0d17ada0_0;  1 drivers
v0x5d4a0d193550_0 .net "SrcAD", 31 0, L_0x5d4a0d1a7790;  1 drivers
v0x5d4a0d193610_0 .net "SrcAE", 31 0, v0x5d4a0d176f60_0;  1 drivers
v0x5d4a0d1936d0_0 .net "SrcB", 31 0, L_0x5d4a0d1a8020;  1 drivers
v0x5d4a0d193790_0 .net "TakeBranchE", 0 0, v0x5d4a0d16d650_0;  1 drivers
v0x5d4a0d1938c0_0 .net "WriteData", 31 0, L_0x5d4a0d1ae9e0;  1 drivers
v0x5d4a0d193980_0 .net "WriteDataD", 31 0, L_0x5d4a0d1a7e00;  1 drivers
v0x5d4a0d193a40_0 .net "WriteDataE", 31 0, v0x5d4a0d177120_0;  1 drivers
v0x5d4a0d193b00_0 .net "WriteDataM", 31 0, v0x5d4a0d178b90_0;  1 drivers
v0x5d4a0d193bc0_0 .net "WriteDataW", 31 0, v0x5d4a0d17af50_0;  1 drivers
v0x5d4a0d193d10_0 .net "ZeroE", 0 0, L_0x5d4a0d1a91b0;  1 drivers
v0x5d4a0d193db0_0 .var "clk", 0 0;
v0x5d4a0d193e50_0 .var/i "fault_instrs", 31 0;
v0x5d4a0d193f30_0 .var/i "flag", 31 0;
v0x5d4a0d194010_0 .var/i "fw", 31 0;
v0x5d4a0d1940f0_0 .var/i "i", 31 0;
v0x5d4a0d1941d0_0 .net "lAuiPCE", 31 0, L_0x5d4a0d1a96c0;  1 drivers
v0x5d4a0d194290_0 .net "lAuiPCM", 31 0, v0x5d4a0d178f30_0;  1 drivers
v0x5d4a0d194350_0 .net "lAuiPCW", 31 0, v0x5d4a0d17b320_0;  1 drivers
v0x5d4a0d194410_0 .var "reset", 0 0;
v0x5d4a0d194540_0 .net "rowE", 0 0, v0x5d4a0d177560_0;  1 drivers
v0x5d4a0d1945e0_0 .net "rowM", 0 0, v0x5d4a0d179090_0;  1 drivers
v0x5d4a0d194710_0 .net "sralE", 0 0, v0x5d4a0d177710_0;  1 drivers
E_0x5d4a0d008150 .event negedge, v0x5d4a0d164a10_0;
S_0x5d4a0d050620 .scope module, "uut" "pl_riscv_cpu" 5 25, 6 4 0, S_0x5d4a0d100650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Ext_MemWrite";
    .port_info 3 /INPUT 32 "Ext_WriteData";
    .port_info 4 /INPUT 32 "Ext_DataAdr";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /OUTPUT 32 "DataAdr";
    .port_info 8 /OUTPUT 32 "ReadData";
    .port_info 9 /OUTPUT 32 "PCW";
    .port_info 10 /OUTPUT 32 "Result";
    .port_info 11 /OUTPUT 32 "ALUResultW";
    .port_info 12 /OUTPUT 32 "WriteDataW";
    .port_info 13 /OUTPUT 32 "PCPlus4W";
    .port_info 14 /OUTPUT 32 "PCTargetM";
    .port_info 15 /OUTPUT 32 "PCNext";
    .port_info 16 /OUTPUT 32 "PCJalr";
    .port_info 17 /OUTPUT 32 "PCPlus4";
    .port_info 18 /OUTPUT 32 "InstrM";
    .port_info 19 /OUTPUT 32 "PCM";
    .port_info 20 /OUTPUT 32 "WriteDataM";
    .port_info 21 /OUTPUT 32 "PCD";
    .port_info 22 /OUTPUT 32 "ImmExtD";
    .port_info 23 /OUTPUT 32 "PCTargetE";
    .port_info 24 /OUTPUT 32 "SrcAD";
    .port_info 25 /OUTPUT 32 "WriteDataE";
    .port_info 26 /OUTPUT 32 "PCPlus4D";
    .port_info 27 /OUTPUT 32 "WriteDataD";
    .port_info 28 /OUTPUT 32 "ImmExtE";
    .port_info 29 /OUTPUT 32 "SrcB";
    .port_info 30 /OUTPUT 32 "ALUResultE";
    .port_info 31 /OUTPUT 32 "InstrE";
    .port_info 32 /OUTPUT 32 "PCE";
    .port_info 33 /OUTPUT 32 "AuiPCE";
    .port_info 34 /OUTPUT 32 "lAuiPCE";
    .port_info 35 /OUTPUT 32 "ReadDataW";
    .port_info 36 /OUTPUT 32 "lAuiPCW";
    .port_info 37 /OUTPUT 32 "PCPlus4E";
    .port_info 38 /OUTPUT 32 "SrcAE";
    .port_info 39 /OUTPUT 32 "PCPlus4M";
    .port_info 40 /OUTPUT 32 "ALUResultM";
    .port_info 41 /OUTPUT 32 "lAuiPCM";
    .port_info 42 /OUTPUT 1 "JalrE";
    .port_info 43 /OUTPUT 1 "ALUSrcE";
    .port_info 44 /OUTPUT 1 "sralE";
    .port_info 45 /OUTPUT 1 "ZeroE";
    .port_info 46 /OUTPUT 1 "TakeBranchE";
    .port_info 47 /OUTPUT 1 "RegWriteE";
    .port_info 48 /OUTPUT 1 "RegWriteM";
    .port_info 49 /OUTPUT 1 "RegWriteW";
    .port_info 50 /OUTPUT 1 "JumpE";
    .port_info 51 /OUTPUT 1 "BranchE";
    .port_info 52 /OUTPUT 1 "rowE";
    .port_info 53 /OUTPUT 1 "rowM";
    .port_info 54 /OUTPUT 1 "BorrowE";
    .port_info 55 /OUTPUT 2 "ResultSrcE";
    .port_info 56 /OUTPUT 2 "ResultSrcM";
    .port_info 57 /OUTPUT 2 "ResultSrcW";
    .port_info 58 /OUTPUT 3 "ALUControlE";
L_0x5d4a0d1ae660 .functor AND 1, v0x5d4a0d191db0_0, v0x5d4a0d194410_0, C4<1>, C4<1>;
L_0x5d4a0d1ae810 .functor AND 1, v0x5d4a0d191db0_0, v0x5d4a0d194410_0, C4<1>, C4<1>;
L_0x5d4a0d1ae970 .functor AND 1, v0x5d4a0d191db0_0, v0x5d4a0d194410_0, C4<1>, C4<1>;
v0x5d4a0d18ca20_0 .net "ALUControlE", 2 0, v0x5d4a0d175c00_0;  alias, 1 drivers
v0x5d4a0d18cb90_0 .net "ALUResultE", 31 0, v0x5d4a0d16c7a0_0;  alias, 1 drivers
v0x5d4a0d18cc50_0 .net "ALUResultM", 31 0, v0x5d4a0d178130_0;  alias, 1 drivers
v0x5d4a0d18ccf0_0 .net "ALUResultW", 31 0, v0x5d4a0d17a3a0_0;  alias, 1 drivers
v0x5d4a0d18ce40_0 .net "ALUSrcE", 0 0, v0x5d4a0d175db0_0;  alias, 1 drivers
v0x5d4a0d18cf70_0 .net "AuiPCE", 31 0, L_0x5d4a0d1a9340;  alias, 1 drivers
v0x5d4a0d18d0c0_0 .net "BorrowE", 0 0, o0x7ef2d0cbc918;  alias, 0 drivers
v0x5d4a0d18d160_0 .net "BranchE", 0 0, v0x5d4a0d175f90_0;  alias, 1 drivers
v0x5d4a0d18d200_0 .net "DataAdr", 31 0, L_0x5d4a0d1aea80;  alias, 1 drivers
v0x5d4a0d18d350_0 .net "DataAdr_rv32", 31 0, L_0x5d4a0d1aaff0;  1 drivers
v0x5d4a0d18d3f0_0 .net "Ext_DataAdr", 31 0, v0x5d4a0d191cf0_0;  1 drivers
v0x5d4a0d18d4d0_0 .net "Ext_MemWrite", 0 0, v0x5d4a0d191db0_0;  1 drivers
v0x5d4a0d18d590_0 .net "Ext_WriteData", 31 0, v0x5d4a0d191e50_0;  1 drivers
v0x5d4a0d18d670_0 .net "ImmExtD", 31 0, v0x5d4a0d16dc70_0;  alias, 1 drivers
v0x5d4a0d18d7c0_0 .net "ImmExtE", 31 0, v0x5d4a0d176e00_0;  alias, 1 drivers
v0x5d4a0d18d880_0 .net "Instr", 31 0, L_0x5d4a0d1a9d80;  1 drivers
v0x5d4a0d18d9d0_0 .net "InstrE", 31 0, v0x5d4a0d1760f0_0;  alias, 1 drivers
v0x5d4a0d18dba0_0 .net "InstrM", 31 0, v0x5d4a0d178300_0;  alias, 1 drivers
v0x5d4a0d18dc60_0 .net "JalrE", 0 0, v0x5d4a0d176230_0;  alias, 1 drivers
v0x5d4a0d18dd00_0 .net "JumpE", 0 0, v0x5d4a0d1763c0_0;  alias, 1 drivers
v0x5d4a0d18dda0_0 .net "MemWrite", 0 0, L_0x5d4a0d1ae880;  alias, 1 drivers
v0x5d4a0d18de40_0 .net "MemWrite_rv32", 0 0, v0x5d4a0d1784b0_0;  1 drivers
v0x5d4a0d18dee0_0 .net "PC", 31 0, v0x5d4a0d175300_0;  1 drivers
v0x5d4a0d18df80_0 .net "PCD", 31 0, v0x5d4a0d1797e0_0;  alias, 1 drivers
v0x5d4a0d18e0d0_0 .net "PCE", 31 0, v0x5d4a0d1766d0_0;  alias, 1 drivers
v0x5d4a0d18e190_0 .net "PCJalr", 31 0, L_0x5d4a0d195d60;  alias, 1 drivers
v0x5d4a0d18e2e0_0 .net "PCM", 31 0, v0x5d4a0d1785f0_0;  alias, 1 drivers
v0x5d4a0d18e430_0 .net "PCNext", 31 0, L_0x5d4a0d195cc0;  alias, 1 drivers
v0x5d4a0d18e580_0 .net "PCPlus4", 31 0, L_0x5d4a0d195e50;  alias, 1 drivers
v0x5d4a0d18e640_0 .net "PCPlus4D", 31 0, v0x5d4a0d179980_0;  alias, 1 drivers
v0x5d4a0d18e790_0 .net "PCPlus4E", 31 0, v0x5d4a0d1768c0_0;  alias, 1 drivers
v0x5d4a0d18e8e0_0 .net "PCPlus4M", 31 0, v0x5d4a0d178790_0;  alias, 1 drivers
v0x5d4a0d18e9a0_0 .net "PCPlus4W", 31 0, v0x5d4a0d17a7b0_0;  alias, 1 drivers
v0x5d4a0d18eaf0_0 .net "PCTargetE", 31 0, L_0x5d4a0d1a61a0;  alias, 1 drivers
v0x5d4a0d18ec40_0 .net "PCTargetM", 31 0, o0x7ef2d0cbc9a8;  alias, 0 drivers
v0x5d4a0d18ed00_0 .net "PCW", 31 0, v0x5d4a0d17a870_0;  alias, 1 drivers
v0x5d4a0d18edc0_0 .net "ReadData", 31 0, v0x5d4a0d167390_0;  alias, 1 drivers
v0x5d4a0d18ef10_0 .net "ReadDataW", 31 0, v0x5d4a0d17aad0_0;  alias, 1 drivers
v0x5d4a0d18f060_0 .net "RegWriteE", 0 0, v0x5d4a0d176a90_0;  alias, 1 drivers
v0x5d4a0d18f190_0 .net "RegWriteM", 0 0, v0x5d4a0d1788f0_0;  alias, 1 drivers
v0x5d4a0d18f230_0 .net "RegWriteW", 0 0, v0x5d4a0d17ac30_0;  alias, 1 drivers
v0x5d4a0d18f2d0_0 .net "Result", 31 0, L_0x5d4a0d1aa450;  alias, 1 drivers
v0x5d4a0d18f390_0 .net "ResultSrcE", 1 0, v0x5d4a0d176c60_0;  alias, 1 drivers
v0x5d4a0d18f450_0 .net "ResultSrcM", 1 0, v0x5d4a0d178a30_0;  alias, 1 drivers
v0x5d4a0d18f5a0_0 .net "ResultSrcW", 1 0, v0x5d4a0d17ada0_0;  alias, 1 drivers
v0x5d4a0d18f6f0_0 .net "SrcAD", 31 0, L_0x5d4a0d1a7790;  alias, 1 drivers
v0x5d4a0d18f840_0 .net "SrcAE", 31 0, v0x5d4a0d176f60_0;  alias, 1 drivers
v0x5d4a0d18f990_0 .net "SrcB", 31 0, L_0x5d4a0d1a8020;  alias, 1 drivers
v0x5d4a0d18fae0_0 .net "Store", 2 0, L_0x5d4a0d1ae6d0;  1 drivers
v0x5d4a0d18fba0_0 .net "TakeBranchE", 0 0, v0x5d4a0d16d650_0;  alias, 1 drivers
v0x5d4a0d18fc40_0 .net "WriteData", 31 0, L_0x5d4a0d1ae9e0;  alias, 1 drivers
v0x5d4a0d18fce0_0 .net "WriteDataD", 31 0, L_0x5d4a0d1a7e00;  alias, 1 drivers
v0x5d4a0d18fe10_0 .net "WriteDataE", 31 0, v0x5d4a0d177120_0;  alias, 1 drivers
v0x5d4a0d18fed0_0 .net "WriteDataM", 31 0, v0x5d4a0d178b90_0;  alias, 1 drivers
v0x5d4a0d190020_0 .net "WriteDataW", 31 0, v0x5d4a0d17af50_0;  alias, 1 drivers
v0x5d4a0d1900e0_0 .net "WriteData_rv32", 31 0, L_0x5d4a0d1a93e0;  1 drivers
v0x5d4a0d1901a0_0 .net "ZeroE", 0 0, L_0x5d4a0d1a91b0;  alias, 1 drivers
v0x5d4a0d1902d0_0 .net *"_ivl_1", 0 0, L_0x5d4a0d1ae660;  1 drivers
v0x5d4a0d190390_0 .net *"_ivl_13", 0 0, L_0x5d4a0d1ae970;  1 drivers
L_0x7ef2d0c6e140 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d190450_0 .net/2u *"_ivl_2", 2 0, L_0x7ef2d0c6e140;  1 drivers
v0x5d4a0d190530_0 .net *"_ivl_7", 0 0, L_0x5d4a0d1ae810;  1 drivers
L_0x7ef2d0c6e188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d1905f0_0 .net/2u *"_ivl_8", 0 0, L_0x7ef2d0c6e188;  1 drivers
v0x5d4a0d1906d0_0 .net "clk", 0 0, v0x5d4a0d193db0_0;  1 drivers
v0x5d4a0d190770_0 .net "funct3", 2 0, L_0x5d4a0d1adf70;  1 drivers
v0x5d4a0d190830_0 .net "lAuiPCE", 31 0, L_0x5d4a0d1a96c0;  alias, 1 drivers
v0x5d4a0d190d70_0 .net "lAuiPCM", 31 0, v0x5d4a0d178f30_0;  alias, 1 drivers
v0x5d4a0d190ea0_0 .net "lAuiPCW", 31 0, v0x5d4a0d17b320_0;  alias, 1 drivers
v0x5d4a0d190fd0_0 .net "reset", 0 0, v0x5d4a0d194410_0;  1 drivers
v0x5d4a0d191070_0 .net "rowE", 0 0, v0x5d4a0d177560_0;  alias, 1 drivers
v0x5d4a0d1911a0_0 .net "rowM", 0 0, v0x5d4a0d179090_0;  alias, 1 drivers
v0x5d4a0d191240_0 .net "sralE", 0 0, v0x5d4a0d177710_0;  alias, 1 drivers
L_0x5d4a0d1ae6d0 .functor MUXZ 3, L_0x5d4a0d1adf70, L_0x7ef2d0c6e140, L_0x5d4a0d1ae660, C4<>;
L_0x5d4a0d1ae880 .functor MUXZ 1, v0x5d4a0d1784b0_0, L_0x7ef2d0c6e188, L_0x5d4a0d1ae810, C4<>;
L_0x5d4a0d1ae9e0 .functor MUXZ 32, L_0x5d4a0d1a93e0, v0x5d4a0d191e50_0, L_0x5d4a0d1ae970, C4<>;
L_0x5d4a0d1aea80 .functor MUXZ 32, L_0x5d4a0d1aaff0, v0x5d4a0d191cf0_0, v0x5d4a0d194410_0, C4<>;
S_0x5d4a0d050820 .scope module, "datamem" "data_mem" 6 38, 7 129 0, S_0x5d4a0d050620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "wr_addr";
    .port_info 4 /INPUT 32 "wr_data";
    .port_info 5 /OUTPUT 32 "rd_data_mem";
P_0x5d4a0cf65620 .param/l "ADDR_WIDTH" 0 7 129, +C4<00000000000000000000000000100000>;
P_0x5d4a0cf65660 .param/l "DATA_WIDTH" 0 7 129, +C4<00000000000000000000000000100000>;
P_0x5d4a0cf656a0 .param/l "MEM_SIZE" 0 7 129, +C4<00000000000000000000000001000000>;
v0x5d4a0cfa2380_0 .net *"_ivl_1", 29 0, L_0x5d4a0d1ae270;  1 drivers
v0x5d4a0d006fd0_0 .net *"_ivl_2", 31 0, L_0x5d4a0d1ae310;  1 drivers
L_0x7ef2d0c6e0b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d0070b0_0 .net *"_ivl_5", 1 0, L_0x7ef2d0c6e0b0;  1 drivers
L_0x7ef2d0c6e0f8 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d164800_0 .net/2u *"_ivl_6", 31 0, L_0x7ef2d0c6e0f8;  1 drivers
v0x5d4a0d1648e0_0 .net "add", 1 0, L_0x5d4a0d1ae590;  1 drivers
v0x5d4a0d164a10_0 .net "clk", 0 0, v0x5d4a0d193db0_0;  alias, 1 drivers
v0x5d4a0d164ad0 .array "data_ram", 63 0, 31 0;
v0x5d4a0d1671d0_0 .net "funct3", 2 0, L_0x5d4a0d1ae6d0;  alias, 1 drivers
v0x5d4a0d1672b0_0 .var/i "i", 31 0;
v0x5d4a0d167390_0 .var "rd_data_mem", 31 0;
v0x5d4a0d167470_0 .net "word_addr", 31 0, L_0x5d4a0d1ae450;  1 drivers
v0x5d4a0d167550_0 .net "wr_addr", 31 0, L_0x5d4a0d1aea80;  alias, 1 drivers
v0x5d4a0d167630_0 .net "wr_data", 31 0, L_0x5d4a0d1ae9e0;  alias, 1 drivers
v0x5d4a0d167710_0 .net "wr_en", 0 0, L_0x5d4a0d1ae880;  alias, 1 drivers
v0x5d4a0d164ad0_0 .array/port v0x5d4a0d164ad0, 0;
E_0x5d4a0d1637e0/0 .event edge, v0x5d4a0d1671d0_0, v0x5d4a0d1648e0_0, v0x5d4a0d167470_0, v0x5d4a0d164ad0_0;
v0x5d4a0d164ad0_1 .array/port v0x5d4a0d164ad0, 1;
v0x5d4a0d164ad0_2 .array/port v0x5d4a0d164ad0, 2;
v0x5d4a0d164ad0_3 .array/port v0x5d4a0d164ad0, 3;
v0x5d4a0d164ad0_4 .array/port v0x5d4a0d164ad0, 4;
E_0x5d4a0d1637e0/1 .event edge, v0x5d4a0d164ad0_1, v0x5d4a0d164ad0_2, v0x5d4a0d164ad0_3, v0x5d4a0d164ad0_4;
v0x5d4a0d164ad0_5 .array/port v0x5d4a0d164ad0, 5;
v0x5d4a0d164ad0_6 .array/port v0x5d4a0d164ad0, 6;
v0x5d4a0d164ad0_7 .array/port v0x5d4a0d164ad0, 7;
v0x5d4a0d164ad0_8 .array/port v0x5d4a0d164ad0, 8;
E_0x5d4a0d1637e0/2 .event edge, v0x5d4a0d164ad0_5, v0x5d4a0d164ad0_6, v0x5d4a0d164ad0_7, v0x5d4a0d164ad0_8;
v0x5d4a0d164ad0_9 .array/port v0x5d4a0d164ad0, 9;
v0x5d4a0d164ad0_10 .array/port v0x5d4a0d164ad0, 10;
v0x5d4a0d164ad0_11 .array/port v0x5d4a0d164ad0, 11;
v0x5d4a0d164ad0_12 .array/port v0x5d4a0d164ad0, 12;
E_0x5d4a0d1637e0/3 .event edge, v0x5d4a0d164ad0_9, v0x5d4a0d164ad0_10, v0x5d4a0d164ad0_11, v0x5d4a0d164ad0_12;
v0x5d4a0d164ad0_13 .array/port v0x5d4a0d164ad0, 13;
v0x5d4a0d164ad0_14 .array/port v0x5d4a0d164ad0, 14;
v0x5d4a0d164ad0_15 .array/port v0x5d4a0d164ad0, 15;
v0x5d4a0d164ad0_16 .array/port v0x5d4a0d164ad0, 16;
E_0x5d4a0d1637e0/4 .event edge, v0x5d4a0d164ad0_13, v0x5d4a0d164ad0_14, v0x5d4a0d164ad0_15, v0x5d4a0d164ad0_16;
v0x5d4a0d164ad0_17 .array/port v0x5d4a0d164ad0, 17;
v0x5d4a0d164ad0_18 .array/port v0x5d4a0d164ad0, 18;
v0x5d4a0d164ad0_19 .array/port v0x5d4a0d164ad0, 19;
v0x5d4a0d164ad0_20 .array/port v0x5d4a0d164ad0, 20;
E_0x5d4a0d1637e0/5 .event edge, v0x5d4a0d164ad0_17, v0x5d4a0d164ad0_18, v0x5d4a0d164ad0_19, v0x5d4a0d164ad0_20;
v0x5d4a0d164ad0_21 .array/port v0x5d4a0d164ad0, 21;
v0x5d4a0d164ad0_22 .array/port v0x5d4a0d164ad0, 22;
v0x5d4a0d164ad0_23 .array/port v0x5d4a0d164ad0, 23;
v0x5d4a0d164ad0_24 .array/port v0x5d4a0d164ad0, 24;
E_0x5d4a0d1637e0/6 .event edge, v0x5d4a0d164ad0_21, v0x5d4a0d164ad0_22, v0x5d4a0d164ad0_23, v0x5d4a0d164ad0_24;
v0x5d4a0d164ad0_25 .array/port v0x5d4a0d164ad0, 25;
v0x5d4a0d164ad0_26 .array/port v0x5d4a0d164ad0, 26;
v0x5d4a0d164ad0_27 .array/port v0x5d4a0d164ad0, 27;
v0x5d4a0d164ad0_28 .array/port v0x5d4a0d164ad0, 28;
E_0x5d4a0d1637e0/7 .event edge, v0x5d4a0d164ad0_25, v0x5d4a0d164ad0_26, v0x5d4a0d164ad0_27, v0x5d4a0d164ad0_28;
v0x5d4a0d164ad0_29 .array/port v0x5d4a0d164ad0, 29;
v0x5d4a0d164ad0_30 .array/port v0x5d4a0d164ad0, 30;
v0x5d4a0d164ad0_31 .array/port v0x5d4a0d164ad0, 31;
v0x5d4a0d164ad0_32 .array/port v0x5d4a0d164ad0, 32;
E_0x5d4a0d1637e0/8 .event edge, v0x5d4a0d164ad0_29, v0x5d4a0d164ad0_30, v0x5d4a0d164ad0_31, v0x5d4a0d164ad0_32;
v0x5d4a0d164ad0_33 .array/port v0x5d4a0d164ad0, 33;
v0x5d4a0d164ad0_34 .array/port v0x5d4a0d164ad0, 34;
v0x5d4a0d164ad0_35 .array/port v0x5d4a0d164ad0, 35;
v0x5d4a0d164ad0_36 .array/port v0x5d4a0d164ad0, 36;
E_0x5d4a0d1637e0/9 .event edge, v0x5d4a0d164ad0_33, v0x5d4a0d164ad0_34, v0x5d4a0d164ad0_35, v0x5d4a0d164ad0_36;
v0x5d4a0d164ad0_37 .array/port v0x5d4a0d164ad0, 37;
v0x5d4a0d164ad0_38 .array/port v0x5d4a0d164ad0, 38;
v0x5d4a0d164ad0_39 .array/port v0x5d4a0d164ad0, 39;
v0x5d4a0d164ad0_40 .array/port v0x5d4a0d164ad0, 40;
E_0x5d4a0d1637e0/10 .event edge, v0x5d4a0d164ad0_37, v0x5d4a0d164ad0_38, v0x5d4a0d164ad0_39, v0x5d4a0d164ad0_40;
v0x5d4a0d164ad0_41 .array/port v0x5d4a0d164ad0, 41;
v0x5d4a0d164ad0_42 .array/port v0x5d4a0d164ad0, 42;
v0x5d4a0d164ad0_43 .array/port v0x5d4a0d164ad0, 43;
v0x5d4a0d164ad0_44 .array/port v0x5d4a0d164ad0, 44;
E_0x5d4a0d1637e0/11 .event edge, v0x5d4a0d164ad0_41, v0x5d4a0d164ad0_42, v0x5d4a0d164ad0_43, v0x5d4a0d164ad0_44;
v0x5d4a0d164ad0_45 .array/port v0x5d4a0d164ad0, 45;
v0x5d4a0d164ad0_46 .array/port v0x5d4a0d164ad0, 46;
v0x5d4a0d164ad0_47 .array/port v0x5d4a0d164ad0, 47;
v0x5d4a0d164ad0_48 .array/port v0x5d4a0d164ad0, 48;
E_0x5d4a0d1637e0/12 .event edge, v0x5d4a0d164ad0_45, v0x5d4a0d164ad0_46, v0x5d4a0d164ad0_47, v0x5d4a0d164ad0_48;
v0x5d4a0d164ad0_49 .array/port v0x5d4a0d164ad0, 49;
v0x5d4a0d164ad0_50 .array/port v0x5d4a0d164ad0, 50;
v0x5d4a0d164ad0_51 .array/port v0x5d4a0d164ad0, 51;
v0x5d4a0d164ad0_52 .array/port v0x5d4a0d164ad0, 52;
E_0x5d4a0d1637e0/13 .event edge, v0x5d4a0d164ad0_49, v0x5d4a0d164ad0_50, v0x5d4a0d164ad0_51, v0x5d4a0d164ad0_52;
v0x5d4a0d164ad0_53 .array/port v0x5d4a0d164ad0, 53;
v0x5d4a0d164ad0_54 .array/port v0x5d4a0d164ad0, 54;
v0x5d4a0d164ad0_55 .array/port v0x5d4a0d164ad0, 55;
v0x5d4a0d164ad0_56 .array/port v0x5d4a0d164ad0, 56;
E_0x5d4a0d1637e0/14 .event edge, v0x5d4a0d164ad0_53, v0x5d4a0d164ad0_54, v0x5d4a0d164ad0_55, v0x5d4a0d164ad0_56;
v0x5d4a0d164ad0_57 .array/port v0x5d4a0d164ad0, 57;
v0x5d4a0d164ad0_58 .array/port v0x5d4a0d164ad0, 58;
v0x5d4a0d164ad0_59 .array/port v0x5d4a0d164ad0, 59;
v0x5d4a0d164ad0_60 .array/port v0x5d4a0d164ad0, 60;
E_0x5d4a0d1637e0/15 .event edge, v0x5d4a0d164ad0_57, v0x5d4a0d164ad0_58, v0x5d4a0d164ad0_59, v0x5d4a0d164ad0_60;
v0x5d4a0d164ad0_61 .array/port v0x5d4a0d164ad0, 61;
v0x5d4a0d164ad0_62 .array/port v0x5d4a0d164ad0, 62;
v0x5d4a0d164ad0_63 .array/port v0x5d4a0d164ad0, 63;
E_0x5d4a0d1637e0/16 .event edge, v0x5d4a0d164ad0_61, v0x5d4a0d164ad0_62, v0x5d4a0d164ad0_63;
E_0x5d4a0d1637e0 .event/or E_0x5d4a0d1637e0/0, E_0x5d4a0d1637e0/1, E_0x5d4a0d1637e0/2, E_0x5d4a0d1637e0/3, E_0x5d4a0d1637e0/4, E_0x5d4a0d1637e0/5, E_0x5d4a0d1637e0/6, E_0x5d4a0d1637e0/7, E_0x5d4a0d1637e0/8, E_0x5d4a0d1637e0/9, E_0x5d4a0d1637e0/10, E_0x5d4a0d1637e0/11, E_0x5d4a0d1637e0/12, E_0x5d4a0d1637e0/13, E_0x5d4a0d1637e0/14, E_0x5d4a0d1637e0/15, E_0x5d4a0d1637e0/16;
E_0x5d4a0d163820 .event posedge, v0x5d4a0d164a10_0;
L_0x5d4a0d1ae270 .part L_0x5d4a0d1aea80, 2, 30;
L_0x5d4a0d1ae310 .concat [ 30 2 0 0], L_0x5d4a0d1ae270, L_0x7ef2d0c6e0b0;
L_0x5d4a0d1ae450 .arith/mod 32, L_0x5d4a0d1ae310, L_0x7ef2d0c6e0f8;
L_0x5d4a0d1ae590 .part L_0x5d4a0d1aea80, 0, 2;
S_0x5d4a0d167890 .scope module, "instrmem" "instr_mem" 6 37, 8 4 0, S_0x5d4a0d050620;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x5d4a0d167a40 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x5d4a0d167a80 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x5d4a0d167ac0 .param/l "MEM_SIZE" 0 8 4, +C4<00000000000000000000001000000000>;
L_0x5d4a0d1a9d80 .functor BUFZ 32, L_0x5d4a0d1ae090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d4a0d167cf0_0 .net *"_ivl_0", 31 0, L_0x5d4a0d1ae090;  1 drivers
v0x5d4a0d167df0_0 .net *"_ivl_3", 29 0, L_0x5d4a0d1ae130;  1 drivers
v0x5d4a0d167ed0_0 .net "instr", 31 0, L_0x5d4a0d1a9d80;  alias, 1 drivers
v0x5d4a0d167fc0_0 .net "instr_addr", 31 0, v0x5d4a0d175300_0;  alias, 1 drivers
v0x5d4a0d1680a0 .array "instr_ram", 511 0, 31 0;
L_0x5d4a0d1ae090 .array/port v0x5d4a0d1680a0, L_0x5d4a0d1ae130;
L_0x5d4a0d1ae130 .part v0x5d4a0d175300_0, 2, 30;
S_0x5d4a0d168210 .scope module, "rvcpu" "riscv_cpu" 6 26, 9 4 0, S_0x5d4a0d050620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWriteM";
    .port_info 5 /OUTPUT 32 "Mem_WrAddr";
    .port_info 6 /OUTPUT 32 "Mem_WrData";
    .port_info 7 /INPUT 32 "ReadData";
    .port_info 8 /OUTPUT 32 "Result";
    .port_info 9 /OUTPUT 3 "funct3";
    .port_info 10 /OUTPUT 32 "PCW";
    .port_info 11 /OUTPUT 32 "ALUResultW";
    .port_info 12 /OUTPUT 32 "WriteDataW";
    .port_info 13 /OUTPUT 32 "PCPlus4W";
    .port_info 14 /OUTPUT 32 "PCTargetM";
    .port_info 15 /OUTPUT 32 "PCNext";
    .port_info 16 /OUTPUT 32 "PCJalr";
    .port_info 17 /OUTPUT 32 "PCPlus4";
    .port_info 18 /OUTPUT 32 "InstrM";
    .port_info 19 /OUTPUT 32 "PCM";
    .port_info 20 /OUTPUT 32 "WriteDataM";
    .port_info 21 /OUTPUT 32 "PCD";
    .port_info 22 /OUTPUT 32 "ImmExtD";
    .port_info 23 /OUTPUT 32 "PCTargetE";
    .port_info 24 /OUTPUT 32 "SrcAD";
    .port_info 25 /OUTPUT 32 "WriteDataE";
    .port_info 26 /OUTPUT 32 "PCPlus4D";
    .port_info 27 /OUTPUT 32 "WriteDataD";
    .port_info 28 /OUTPUT 32 "ImmExtE";
    .port_info 29 /OUTPUT 32 "SrcB";
    .port_info 30 /OUTPUT 32 "ALUResultE";
    .port_info 31 /OUTPUT 32 "InstrE";
    .port_info 32 /OUTPUT 32 "PCE";
    .port_info 33 /OUTPUT 32 "AuiPCE";
    .port_info 34 /OUTPUT 32 "lAuiPCE";
    .port_info 35 /OUTPUT 32 "ReadDataW";
    .port_info 36 /OUTPUT 32 "lAuiPCW";
    .port_info 37 /OUTPUT 32 "PCPlus4E";
    .port_info 38 /OUTPUT 32 "SrcAE";
    .port_info 39 /OUTPUT 32 "PCPlus4M";
    .port_info 40 /OUTPUT 32 "ALUResultM";
    .port_info 41 /OUTPUT 32 "lAuiPCM";
    .port_info 42 /OUTPUT 1 "JalrE";
    .port_info 43 /OUTPUT 1 "ALUSrcE";
    .port_info 44 /OUTPUT 1 "sralE";
    .port_info 45 /OUTPUT 1 "ZeroE";
    .port_info 46 /OUTPUT 1 "TakeBranchE";
    .port_info 47 /OUTPUT 1 "RegWriteE";
    .port_info 48 /OUTPUT 1 "RegWriteM";
    .port_info 49 /OUTPUT 1 "RegWriteW";
    .port_info 50 /OUTPUT 1 "JumpE";
    .port_info 51 /OUTPUT 1 "BranchE";
    .port_info 52 /OUTPUT 1 "rowE";
    .port_info 53 /OUTPUT 1 "rowM";
    .port_info 54 /OUTPUT 1 "BorrowE";
    .port_info 55 /OUTPUT 2 "ResultSrcE";
    .port_info 56 /OUTPUT 2 "ResultSrcM";
    .port_info 57 /OUTPUT 2 "ResultSrcW";
    .port_info 58 /OUTPUT 3 "ALUControlE";
v0x5d4a0d188360_0 .net "ALUControl", 2 0, v0x5d4a0d168eb0_0;  1 drivers
v0x5d4a0d1884d0_0 .net "ALUControlE", 2 0, v0x5d4a0d175c00_0;  alias, 1 drivers
v0x5d4a0d188590_0 .net "ALUResultE", 31 0, v0x5d4a0d16c7a0_0;  alias, 1 drivers
v0x5d4a0d1886c0_0 .net "ALUResultM", 31 0, v0x5d4a0d178130_0;  alias, 1 drivers
v0x5d4a0d188780_0 .net "ALUResultW", 31 0, v0x5d4a0d17a3a0_0;  alias, 1 drivers
v0x5d4a0d188840_0 .net "ALUSrc", 0 0, L_0x5d4a0d194fa0;  1 drivers
v0x5d4a0d188970_0 .net "ALUSrcE", 0 0, v0x5d4a0d175db0_0;  alias, 1 drivers
v0x5d4a0d188a10_0 .net "AuiPCE", 31 0, L_0x5d4a0d1a9340;  alias, 1 drivers
v0x5d4a0d188ad0_0 .net "BorrowE", 0 0, o0x7ef2d0cbc918;  alias, 0 drivers
v0x5d4a0d188c00_0 .net "Branch", 0 0, L_0x5d4a0d1954b0;  1 drivers
v0x5d4a0d188d30_0 .net "BranchE", 0 0, v0x5d4a0d175f90_0;  alias, 1 drivers
v0x5d4a0d188dd0_0 .net "ImmExtD", 31 0, v0x5d4a0d16dc70_0;  alias, 1 drivers
v0x5d4a0d188e70_0 .net "ImmExtE", 31 0, v0x5d4a0d176e00_0;  alias, 1 drivers
v0x5d4a0d188fc0_0 .net "ImmSrc", 1 0, L_0x5d4a0d194f00;  1 drivers
v0x5d4a0d1890f0_0 .net "Instr", 31 0, L_0x5d4a0d1a9d80;  alias, 1 drivers
v0x5d4a0d189190_0 .net "InstrD", 31 0, v0x5d4a0d1795f0_0;  1 drivers
v0x5d4a0d1892c0_0 .net "InstrE", 31 0, v0x5d4a0d1760f0_0;  alias, 1 drivers
v0x5d4a0d189360_0 .net "InstrM", 31 0, v0x5d4a0d178300_0;  alias, 1 drivers
v0x5d4a0d189490_0 .net "InstrW", 31 0, v0x5d4a0d17a530_0;  1 drivers
v0x5d4a0d189530_0 .net "Jalr", 0 0, L_0x5d4a0d1953c0;  1 drivers
v0x5d4a0d189660_0 .net "JalrE", 0 0, v0x5d4a0d176230_0;  alias, 1 drivers
v0x5d4a0d189700_0 .net "Jump", 0 0, L_0x5d4a0d195320;  1 drivers
v0x5d4a0d189830_0 .net "JumpE", 0 0, v0x5d4a0d1763c0_0;  alias, 1 drivers
v0x5d4a0d1898d0_0 .net "MemWrite", 0 0, L_0x5d4a0d195040;  1 drivers
v0x5d4a0d189a00_0 .net "MemWriteM", 0 0, v0x5d4a0d1784b0_0;  alias, 1 drivers
v0x5d4a0d189aa0_0 .net "Mem_WrAddr", 31 0, L_0x5d4a0d1aaff0;  alias, 1 drivers
v0x5d4a0d189b60_0 .net "Mem_WrData", 31 0, L_0x5d4a0d1a93e0;  alias, 1 drivers
v0x5d4a0d189c00_0 .net "PC", 31 0, v0x5d4a0d175300_0;  alias, 1 drivers
v0x5d4a0d189ca0_0 .net "PCD", 31 0, v0x5d4a0d1797e0_0;  alias, 1 drivers
v0x5d4a0d189d60_0 .net "PCE", 31 0, v0x5d4a0d1766d0_0;  alias, 1 drivers
v0x5d4a0d189e20_0 .net "PCJalr", 31 0, L_0x5d4a0d195d60;  alias, 1 drivers
v0x5d4a0d189ee0_0 .net "PCM", 31 0, v0x5d4a0d1785f0_0;  alias, 1 drivers
v0x5d4a0d189fa0_0 .net "PCNext", 31 0, L_0x5d4a0d195cc0;  alias, 1 drivers
v0x5d4a0d18a060_0 .net "PCPlus4", 31 0, L_0x5d4a0d195e50;  alias, 1 drivers
v0x5d4a0d18a1b0_0 .net "PCPlus4D", 31 0, v0x5d4a0d179980_0;  alias, 1 drivers
v0x5d4a0d18a270_0 .net "PCPlus4E", 31 0, v0x5d4a0d1768c0_0;  alias, 1 drivers
v0x5d4a0d18a330_0 .net "PCPlus4M", 31 0, v0x5d4a0d178790_0;  alias, 1 drivers
v0x5d4a0d18a3f0_0 .net "PCPlus4W", 31 0, v0x5d4a0d17a7b0_0;  alias, 1 drivers
v0x5d4a0d18a4b0_0 .net "PCTargetE", 31 0, L_0x5d4a0d1a61a0;  alias, 1 drivers
v0x5d4a0d18a570_0 .net "PCTargetM", 31 0, o0x7ef2d0cbc9a8;  alias, 0 drivers
v0x5d4a0d18a630_0 .net "PCW", 31 0, v0x5d4a0d17a870_0;  alias, 1 drivers
v0x5d4a0d18a6d0_0 .net "ReadData", 31 0, v0x5d4a0d167390_0;  alias, 1 drivers
v0x5d4a0d18a790_0 .net "ReadDataW", 31 0, v0x5d4a0d17aad0_0;  alias, 1 drivers
v0x5d4a0d18a850_0 .net "RegWrite", 0 0, L_0x5d4a0d194e60;  1 drivers
v0x5d4a0d18a980_0 .net "RegWriteE", 0 0, v0x5d4a0d176a90_0;  alias, 1 drivers
v0x5d4a0d18aa20_0 .net "RegWriteM", 0 0, v0x5d4a0d1788f0_0;  alias, 1 drivers
v0x5d4a0d18ab50_0 .net "RegWriteW", 0 0, v0x5d4a0d17ac30_0;  alias, 1 drivers
v0x5d4a0d18ac80_0 .net "Result", 31 0, L_0x5d4a0d1aa450;  alias, 1 drivers
v0x5d4a0d18ad40_0 .net "ResultSrc", 1 0, L_0x5d4a0d1951a0;  1 drivers
v0x5d4a0d18ae90_0 .net "ResultSrcE", 1 0, v0x5d4a0d176c60_0;  alias, 1 drivers
v0x5d4a0d18af50_0 .net "ResultSrcM", 1 0, v0x5d4a0d178a30_0;  alias, 1 drivers
v0x5d4a0d18b010_0 .net "ResultSrcW", 1 0, v0x5d4a0d17ada0_0;  alias, 1 drivers
v0x5d4a0d18b0d0_0 .net "SrcAD", 31 0, L_0x5d4a0d1a7790;  alias, 1 drivers
v0x5d4a0d18b190_0 .net "SrcAE", 31 0, v0x5d4a0d176f60_0;  alias, 1 drivers
v0x5d4a0d18b250_0 .net "SrcB", 31 0, L_0x5d4a0d1a8020;  alias, 1 drivers
v0x5d4a0d18b310_0 .net "TakeBranchE", 0 0, v0x5d4a0d16d650_0;  alias, 1 drivers
v0x5d4a0d18b3b0_0 .net "WriteDataD", 31 0, L_0x5d4a0d1a7e00;  alias, 1 drivers
v0x5d4a0d18b470_0 .net "WriteDataE", 31 0, v0x5d4a0d177120_0;  alias, 1 drivers
v0x5d4a0d18b5c0_0 .net "WriteDataM", 31 0, v0x5d4a0d178b90_0;  alias, 1 drivers
v0x5d4a0d18b680_0 .net "WriteDataW", 31 0, v0x5d4a0d17af50_0;  alias, 1 drivers
v0x5d4a0d18b740_0 .net "ZeroE", 0 0, L_0x5d4a0d1a91b0;  alias, 1 drivers
v0x5d4a0d18b7e0_0 .net "clk", 0 0, v0x5d4a0d193db0_0;  alias, 1 drivers
v0x5d4a0d18b880_0 .net "funct3", 2 0, L_0x5d4a0d1adf70;  alias, 1 drivers
v0x5d4a0d18b940_0 .net "lAuiPCE", 31 0, L_0x5d4a0d1a96c0;  alias, 1 drivers
v0x5d4a0d18b9e0_0 .net "lAuiPCM", 31 0, v0x5d4a0d178f30_0;  alias, 1 drivers
v0x5d4a0d18be90_0 .net "lAuiPCW", 31 0, v0x5d4a0d17b320_0;  alias, 1 drivers
o0x7ef2d0cb7b18 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5d4a0d18bf30_0 .net "load", 1 0, o0x7ef2d0cb7b18;  0 drivers
v0x5d4a0d18bfd0_0 .net "reset", 0 0, v0x5d4a0d194410_0;  alias, 1 drivers
v0x5d4a0d18c070_0 .net "row", 0 0, L_0x5d4a0d195550;  1 drivers
v0x5d4a0d18c110_0 .net "rowE", 0 0, v0x5d4a0d177560_0;  alias, 1 drivers
v0x5d4a0d18c1b0_0 .net "rowM", 0 0, v0x5d4a0d179090_0;  alias, 1 drivers
v0x5d4a0d18c250_0 .net "sral", 0 0, v0x5d4a0d169350_0;  1 drivers
v0x5d4a0d18c380_0 .net "sralE", 0 0, v0x5d4a0d177710_0;  alias, 1 drivers
L_0x5d4a0d195760 .part v0x5d4a0d1795f0_0, 0, 7;
L_0x5d4a0d195800 .part v0x5d4a0d1795f0_0, 12, 3;
L_0x5d4a0d1958a0 .part v0x5d4a0d1795f0_0, 30, 1;
S_0x5d4a0d168980 .scope module, "c" "controller" 9 28, 10 4 0, S_0x5d4a0d168210;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 2 "ResultSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "Jalr";
    .port_info 10 /OUTPUT 1 "sral";
    .port_info 11 /OUTPUT 1 "row";
    .port_info 12 /OUTPUT 2 "ImmSrc";
    .port_info 13 /OUTPUT 2 "load";
    .port_info 14 /OUTPUT 3 "ALUControl";
v0x5d4a0d16a650_0 .net "ALUControl", 2 0, v0x5d4a0d168eb0_0;  alias, 1 drivers
v0x5d4a0d16a760_0 .net "ALUOp", 1 0, L_0x5d4a0d195240;  1 drivers
v0x5d4a0d16a800_0 .net "ALUSrc", 0 0, L_0x5d4a0d194fa0;  alias, 1 drivers
v0x5d4a0d16a8d0_0 .net "Branch", 0 0, L_0x5d4a0d1954b0;  alias, 1 drivers
v0x5d4a0d16a9a0_0 .net "ImmSrc", 1 0, L_0x5d4a0d194f00;  alias, 1 drivers
v0x5d4a0d16aa90_0 .net "Jalr", 0 0, L_0x5d4a0d1953c0;  alias, 1 drivers
v0x5d4a0d16ab60_0 .net "Jump", 0 0, L_0x5d4a0d195320;  alias, 1 drivers
v0x5d4a0d16ac30_0 .net "MemWrite", 0 0, L_0x5d4a0d195040;  alias, 1 drivers
v0x5d4a0d16ad00_0 .net "RegWrite", 0 0, L_0x5d4a0d194e60;  alias, 1 drivers
v0x5d4a0d16ae60_0 .net "ResultSrc", 1 0, L_0x5d4a0d1951a0;  alias, 1 drivers
v0x5d4a0d16af30_0 .net "funct3", 2 0, L_0x5d4a0d195800;  1 drivers
v0x5d4a0d16afd0_0 .net "funct7b5", 0 0, L_0x5d4a0d1958a0;  1 drivers
v0x5d4a0d16b070_0 .net "load", 1 0, o0x7ef2d0cb7b18;  alias, 0 drivers
v0x5d4a0d16b140_0 .net "op", 6 0, L_0x5d4a0d195760;  1 drivers
v0x5d4a0d16b210_0 .net "row", 0 0, L_0x5d4a0d195550;  alias, 1 drivers
v0x5d4a0d16b2e0_0 .net "sral", 0 0, v0x5d4a0d169350_0;  alias, 1 drivers
L_0x5d4a0d1956c0 .part L_0x5d4a0d195760, 5, 1;
S_0x5d4a0d168b60 .scope module, "ad" "alu_decoder" 10 21, 11 4 0, S_0x5d4a0d168980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
    .port_info 5 /OUTPUT 1 "sral";
v0x5d4a0d168eb0_0 .var "ALUControl", 2 0;
v0x5d4a0d168fb0_0 .net "ALUOp", 1 0, L_0x5d4a0d195240;  alias, 1 drivers
v0x5d4a0d169090_0 .net "funct3", 2 0, L_0x5d4a0d195800;  alias, 1 drivers
v0x5d4a0d169180_0 .net "funct7b5", 0 0, L_0x5d4a0d1958a0;  alias, 1 drivers
v0x5d4a0d169240_0 .net "opb5", 0 0, L_0x5d4a0d1956c0;  1 drivers
v0x5d4a0d169350_0 .var "sral", 0 0;
E_0x5d4a0d168e20 .event edge, v0x5d4a0d168fb0_0, v0x5d4a0d169090_0, v0x5d4a0d169180_0, v0x5d4a0d169240_0;
S_0x5d4a0d169510 .scope module, "md" "main_decoder" 10 18, 12 4 0, S_0x5d4a0d168980;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /OUTPUT 2 "ResultSrc";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 1 "Jalr";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "load";
    .port_info 11 /OUTPUT 2 "ALUOp";
    .port_info 12 /OUTPUT 1 "row";
v0x5d4a0d169870_0 .net "ALUOp", 1 0, L_0x5d4a0d195240;  alias, 1 drivers
v0x5d4a0d169950_0 .net "ALUSrc", 0 0, L_0x5d4a0d194fa0;  alias, 1 drivers
v0x5d4a0d1699f0_0 .net "Branch", 0 0, L_0x5d4a0d1954b0;  alias, 1 drivers
v0x5d4a0d169ac0_0 .net "ImmSrc", 1 0, L_0x5d4a0d194f00;  alias, 1 drivers
v0x5d4a0d169ba0_0 .net "Jalr", 0 0, L_0x5d4a0d1953c0;  alias, 1 drivers
v0x5d4a0d169cb0_0 .net "Jump", 0 0, L_0x5d4a0d195320;  alias, 1 drivers
v0x5d4a0d169d70_0 .net "MemWrite", 0 0, L_0x5d4a0d195040;  alias, 1 drivers
v0x5d4a0d169e30_0 .net "RegWrite", 0 0, L_0x5d4a0d194e60;  alias, 1 drivers
v0x5d4a0d169ef0_0 .net "ResultSrc", 1 0, L_0x5d4a0d1951a0;  alias, 1 drivers
v0x5d4a0d169fd0_0 .net *"_ivl_12", 12 0, v0x5d4a0d16a0b0_0;  1 drivers
v0x5d4a0d16a0b0_0 .var "controls", 12 0;
v0x5d4a0d16a190_0 .net "funct3", 2 0, L_0x5d4a0d195800;  alias, 1 drivers
v0x5d4a0d16a250_0 .net "load", 1 0, o0x7ef2d0cb7b18;  alias, 0 drivers
v0x5d4a0d16a310_0 .net "op", 6 0, L_0x5d4a0d195760;  alias, 1 drivers
v0x5d4a0d16a3f0_0 .net "row", 0 0, L_0x5d4a0d195550;  alias, 1 drivers
E_0x5d4a0d168d40 .event edge, v0x5d4a0d16a310_0;
L_0x5d4a0d194e60 .part v0x5d4a0d16a0b0_0, 12, 1;
L_0x5d4a0d194f00 .part v0x5d4a0d16a0b0_0, 10, 2;
L_0x5d4a0d194fa0 .part v0x5d4a0d16a0b0_0, 9, 1;
L_0x5d4a0d195040 .part v0x5d4a0d16a0b0_0, 8, 1;
L_0x5d4a0d1951a0 .part v0x5d4a0d16a0b0_0, 6, 2;
L_0x5d4a0d195240 .part v0x5d4a0d16a0b0_0, 4, 2;
L_0x5d4a0d195320 .part v0x5d4a0d16a0b0_0, 3, 1;
L_0x5d4a0d1953c0 .part v0x5d4a0d16a0b0_0, 2, 1;
L_0x5d4a0d1954b0 .part v0x5d4a0d16a0b0_0, 1, 1;
L_0x5d4a0d195550 .part v0x5d4a0d16a0b0_0, 0, 1;
S_0x5d4a0d16b470 .scope module, "dp" "datapath" 9 32, 13 3 0, S_0x5d4a0d168210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrcD";
    .port_info 3 /INPUT 1 "ALUSrcD";
    .port_info 4 /INPUT 1 "RegWriteD";
    .port_info 5 /INPUT 2 "ImmSrc";
    .port_info 6 /INPUT 2 "load";
    .port_info 7 /INPUT 3 "ALUControlD";
    .port_info 8 /INPUT 1 "BranchD";
    .port_info 9 /INPUT 1 "JumpD";
    .port_info 10 /INPUT 1 "JalrD";
    .port_info 11 /INPUT 1 "sralD";
    .port_info 12 /INPUT 1 "rowD";
    .port_info 13 /OUTPUT 32 "PC";
    .port_info 14 /INPUT 32 "Instr";
    .port_info 15 /OUTPUT 32 "Mem_WrAddr";
    .port_info 16 /OUTPUT 32 "Mem_WrData";
    .port_info 17 /INPUT 32 "ReadDataM";
    .port_info 18 /OUTPUT 32 "ResultW";
    .port_info 19 /OUTPUT 32 "PCW";
    .port_info 20 /OUTPUT 32 "ALUResultW";
    .port_info 21 /OUTPUT 32 "WriteDataW";
    .port_info 22 /OUTPUT 32 "InstrD";
    .port_info 23 /OUTPUT 32 "InstrW";
    .port_info 24 /OUTPUT 3 "funct3M";
    .port_info 25 /OUTPUT 32 "PCPlus4W";
    .port_info 26 /OUTPUT 32 "PCTargetM";
    .port_info 27 /OUTPUT 32 "PCNext";
    .port_info 28 /OUTPUT 32 "PCJalr";
    .port_info 29 /OUTPUT 32 "PCPlus4";
    .port_info 30 /OUTPUT 32 "InstrM";
    .port_info 31 /OUTPUT 32 "PCM";
    .port_info 32 /OUTPUT 32 "WriteDataM";
    .port_info 33 /OUTPUT 32 "PCD";
    .port_info 34 /OUTPUT 32 "ImmExtD";
    .port_info 35 /OUTPUT 32 "PCTargetE";
    .port_info 36 /OUTPUT 32 "SrcAD";
    .port_info 37 /OUTPUT 32 "WriteDataE";
    .port_info 38 /OUTPUT 32 "PCPlus4D";
    .port_info 39 /OUTPUT 32 "WriteDataD";
    .port_info 40 /OUTPUT 32 "ImmExtE";
    .port_info 41 /OUTPUT 32 "SrcB";
    .port_info 42 /OUTPUT 32 "ALUResultE";
    .port_info 43 /OUTPUT 32 "InstrE";
    .port_info 44 /OUTPUT 32 "PCE";
    .port_info 45 /OUTPUT 32 "AuiPCE";
    .port_info 46 /OUTPUT 32 "lAuiPCE";
    .port_info 47 /OUTPUT 32 "ReadDataW";
    .port_info 48 /OUTPUT 32 "lAuiPCW";
    .port_info 49 /OUTPUT 32 "PCPlus4E";
    .port_info 50 /OUTPUT 32 "SrcAE";
    .port_info 51 /OUTPUT 32 "PCPlus4M";
    .port_info 52 /OUTPUT 32 "ALUResultM";
    .port_info 53 /OUTPUT 32 "lAuiPCM";
    .port_info 54 /OUTPUT 1 "JalrE";
    .port_info 55 /OUTPUT 1 "ALUSrcE";
    .port_info 56 /OUTPUT 1 "sralE";
    .port_info 57 /OUTPUT 1 "ZeroE";
    .port_info 58 /OUTPUT 1 "TakeBranchE";
    .port_info 59 /OUTPUT 1 "RegWriteE";
    .port_info 60 /OUTPUT 1 "RegWriteM";
    .port_info 61 /OUTPUT 1 "RegWriteW";
    .port_info 62 /OUTPUT 1 "JumpE";
    .port_info 63 /OUTPUT 1 "BranchE";
    .port_info 64 /OUTPUT 1 "rowE";
    .port_info 65 /OUTPUT 1 "rowM";
    .port_info 66 /OUTPUT 1 "BorrowE";
    .port_info 67 /OUTPUT 2 "ResultSrcE";
    .port_info 68 /OUTPUT 2 "ResultSrcM";
    .port_info 69 /OUTPUT 2 "ResultSrcW";
    .port_info 70 /OUTPUT 3 "ALUControlE";
    .port_info 71 /INPUT 1 "MemWriteD";
    .port_info 72 /OUTPUT 1 "MemwriteM";
L_0x5d4a0d195940 .functor AND 1, v0x5d4a0d175f90_0, v0x5d4a0d16d650_0, C4<1>, C4<1>;
L_0x5d4a0d1959b0 .functor OR 1, L_0x5d4a0d195940, v0x5d4a0d1763c0_0, C4<0>, C4<0>;
L_0x5d4a0d195a20 .functor OR 1, L_0x5d4a0d1959b0, v0x5d4a0d176230_0, C4<0>, C4<0>;
L_0x5d4a0d195ef0 .functor BUFZ 1, L_0x5d4a0d195ae0, C4<0>, C4<0>, C4<0>;
L_0x5d4a0d1a6240 .functor BUFZ 1, L_0x5d4a0d195ae0, C4<0>, C4<0>, C4<0>;
L_0x5d4a0d1aaff0 .functor BUFZ 32, v0x5d4a0d178130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5d4a0d1a93e0 .functor BUFZ 32, v0x5d4a0d178b90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d4a0d182050_0 .net "ALUControlD", 2 0, v0x5d4a0d168eb0_0;  alias, 1 drivers
v0x5d4a0d182130_0 .net "ALUControlE", 2 0, v0x5d4a0d175c00_0;  alias, 1 drivers
v0x5d4a0d182240_0 .net "ALUResultE", 31 0, v0x5d4a0d16c7a0_0;  alias, 1 drivers
v0x5d4a0d1822e0_0 .net "ALUResultM", 31 0, v0x5d4a0d178130_0;  alias, 1 drivers
v0x5d4a0d1823a0_0 .net "ALUResultW", 31 0, v0x5d4a0d17a3a0_0;  alias, 1 drivers
v0x5d4a0d1824b0_0 .net "ALUSrcD", 0 0, L_0x5d4a0d194fa0;  alias, 1 drivers
v0x5d4a0d182550_0 .net "ALUSrcE", 0 0, v0x5d4a0d175db0_0;  alias, 1 drivers
v0x5d4a0d182640_0 .net "AuiPCE", 31 0, L_0x5d4a0d1a9340;  alias, 1 drivers
v0x5d4a0d182750_0 .net "BorrowE", 0 0, o0x7ef2d0cbc918;  alias, 0 drivers
v0x5d4a0d1828a0_0 .net "BranchD", 0 0, L_0x5d4a0d1954b0;  alias, 1 drivers
v0x5d4a0d182940_0 .net "BranchE", 0 0, v0x5d4a0d175f90_0;  alias, 1 drivers
L_0x7ef2d0c6d648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d1829e0_0 .net "FLushW", 0 0, L_0x7ef2d0c6d648;  1 drivers
v0x5d4a0d182a80_0 .net "FlushD", 0 0, L_0x5d4a0d195ef0;  1 drivers
v0x5d4a0d182b20_0 .net "FlushE", 0 0, L_0x5d4a0d1a6240;  1 drivers
L_0x7ef2d0c6d5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d182bc0_0 .net "FlushM", 0 0, L_0x7ef2d0c6d5b8;  1 drivers
v0x5d4a0d182c60_0 .net "ImmExtD", 31 0, v0x5d4a0d16dc70_0;  alias, 1 drivers
v0x5d4a0d182d00_0 .net "ImmExtE", 31 0, v0x5d4a0d176e00_0;  alias, 1 drivers
v0x5d4a0d182eb0_0 .net "ImmSrc", 1 0, L_0x5d4a0d194f00;  alias, 1 drivers
v0x5d4a0d182f50_0 .net "Instr", 31 0, L_0x5d4a0d1a9d80;  alias, 1 drivers
v0x5d4a0d183040_0 .net "InstrD", 31 0, v0x5d4a0d1795f0_0;  alias, 1 drivers
v0x5d4a0d1830e0_0 .net "InstrE", 31 0, v0x5d4a0d1760f0_0;  alias, 1 drivers
v0x5d4a0d1831a0_0 .net "InstrM", 31 0, v0x5d4a0d178300_0;  alias, 1 drivers
v0x5d4a0d183260_0 .net "InstrW", 31 0, v0x5d4a0d17a530_0;  alias, 1 drivers
v0x5d4a0d183370_0 .net "JalrD", 0 0, L_0x5d4a0d1953c0;  alias, 1 drivers
v0x5d4a0d183410_0 .net "JalrE", 0 0, v0x5d4a0d176230_0;  alias, 1 drivers
v0x5d4a0d183500_0 .net "JumpD", 0 0, L_0x5d4a0d195320;  alias, 1 drivers
v0x5d4a0d1835a0_0 .net "JumpE", 0 0, v0x5d4a0d1763c0_0;  alias, 1 drivers
v0x5d4a0d183640_0 .net "MemWriteD", 0 0, L_0x5d4a0d195040;  alias, 1 drivers
v0x5d4a0d1836e0_0 .net "Mem_WrAddr", 31 0, L_0x5d4a0d1aaff0;  alias, 1 drivers
v0x5d4a0d1837a0_0 .net "Mem_WrData", 31 0, L_0x5d4a0d1a93e0;  alias, 1 drivers
v0x5d4a0d183880_0 .net "MemwriteE", 0 0, v0x5d4a0d176550_0;  1 drivers
v0x5d4a0d183970_0 .net "MemwriteM", 0 0, v0x5d4a0d1784b0_0;  alias, 1 drivers
v0x5d4a0d183a10_0 .net "PC", 31 0, v0x5d4a0d175300_0;  alias, 1 drivers
v0x5d4a0d183cc0_0 .net "PCD", 31 0, v0x5d4a0d1797e0_0;  alias, 1 drivers
v0x5d4a0d183d80_0 .net "PCE", 31 0, v0x5d4a0d1766d0_0;  alias, 1 drivers
v0x5d4a0d183ed0_0 .net "PCJalr", 31 0, L_0x5d4a0d195d60;  alias, 1 drivers
v0x5d4a0d183f90_0 .net "PCM", 31 0, v0x5d4a0d1785f0_0;  alias, 1 drivers
v0x5d4a0d1840a0_0 .net "PCNext", 31 0, L_0x5d4a0d195cc0;  alias, 1 drivers
v0x5d4a0d1841b0_0 .net "PCPlus4", 31 0, L_0x5d4a0d195e50;  alias, 1 drivers
v0x5d4a0d184270_0 .net "PCPlus4D", 31 0, v0x5d4a0d179980_0;  alias, 1 drivers
v0x5d4a0d184380_0 .net "PCPlus4E", 31 0, v0x5d4a0d1768c0_0;  alias, 1 drivers
v0x5d4a0d184490_0 .net "PCPlus4M", 31 0, v0x5d4a0d178790_0;  alias, 1 drivers
v0x5d4a0d1845e0_0 .net "PCPlus4W", 31 0, v0x5d4a0d17a7b0_0;  alias, 1 drivers
v0x5d4a0d1846a0_0 .net "PCSrc", 0 0, L_0x5d4a0d195ae0;  1 drivers
v0x5d4a0d184740_0 .net "PCTargetE", 31 0, L_0x5d4a0d1a61a0;  alias, 1 drivers
v0x5d4a0d184830_0 .net "PCTargetM", 31 0, o0x7ef2d0cbc9a8;  alias, 0 drivers
v0x5d4a0d184910_0 .net "PCW", 31 0, v0x5d4a0d17a870_0;  alias, 1 drivers
v0x5d4a0d1849d0_0 .net "ReadDataM", 31 0, v0x5d4a0d167390_0;  alias, 1 drivers
v0x5d4a0d184ac0_0 .net "ReadDataW", 31 0, v0x5d4a0d17aad0_0;  alias, 1 drivers
v0x5d4a0d184bd0_0 .net "RegWriteD", 0 0, L_0x5d4a0d194e60;  alias, 1 drivers
v0x5d4a0d184c70_0 .net "RegWriteE", 0 0, v0x5d4a0d176a90_0;  alias, 1 drivers
v0x5d4a0d184d60_0 .net "RegWriteM", 0 0, v0x5d4a0d1788f0_0;  alias, 1 drivers
v0x5d4a0d184e00_0 .net "RegWriteW", 0 0, v0x5d4a0d17ac30_0;  alias, 1 drivers
v0x5d4a0d184ea0_0 .net "ResultSrcD", 1 0, L_0x5d4a0d1951a0;  alias, 1 drivers
v0x5d4a0d184f60_0 .net "ResultSrcE", 1 0, v0x5d4a0d176c60_0;  alias, 1 drivers
v0x5d4a0d185070_0 .net "ResultSrcM", 1 0, v0x5d4a0d178a30_0;  alias, 1 drivers
v0x5d4a0d185180_0 .net "ResultSrcW", 1 0, v0x5d4a0d17ada0_0;  alias, 1 drivers
v0x5d4a0d185290_0 .net "ResultW", 31 0, L_0x5d4a0d1aa450;  alias, 1 drivers
v0x5d4a0d185350_0 .net "SRCA", 31 0, L_0x5d4a0d1a8790;  1 drivers
v0x5d4a0d185460_0 .net "SRCB", 31 0, L_0x5d4a0d1a8cd0;  1 drivers
v0x5d4a0d185570_0 .net "SrcAD", 31 0, L_0x5d4a0d1a7790;  alias, 1 drivers
v0x5d4a0d185680_0 .net "SrcAE", 31 0, v0x5d4a0d176f60_0;  alias, 1 drivers
v0x5d4a0d185790_0 .net "SrcB", 31 0, L_0x5d4a0d1a8020;  alias, 1 drivers
L_0x7ef2d0c6d138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d1858a0_0 .net "StallD", 0 0, L_0x7ef2d0c6d138;  1 drivers
L_0x7ef2d0c6d3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d185940_0 .net "StallE", 0 0, L_0x7ef2d0c6d3c0;  1 drivers
L_0x7ef2d0c6d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d185df0_0 .net "StallF", 0 0, L_0x7ef2d0c6d0a8;  1 drivers
L_0x7ef2d0c6d570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d185e90_0 .net "StallM", 0 0, L_0x7ef2d0c6d570;  1 drivers
L_0x7ef2d0c6d600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d185f30_0 .net "StallW", 0 0, L_0x7ef2d0c6d600;  1 drivers
v0x5d4a0d185fd0_0 .net "TakeBranchE", 0 0, v0x5d4a0d16d650_0;  alias, 1 drivers
v0x5d4a0d186070_0 .net "WriteDataD", 31 0, L_0x5d4a0d1a7e00;  alias, 1 drivers
v0x5d4a0d186160_0 .net "WriteDataE", 31 0, v0x5d4a0d177120_0;  alias, 1 drivers
v0x5d4a0d186200_0 .net "WriteDataM", 31 0, v0x5d4a0d178b90_0;  alias, 1 drivers
v0x5d4a0d1862f0_0 .net "WriteDataW", 31 0, v0x5d4a0d17af50_0;  alias, 1 drivers
v0x5d4a0d186390_0 .net "ZeroE", 0 0, L_0x5d4a0d1a91b0;  alias, 1 drivers
v0x5d4a0d186480_0 .net *"_ivl_1", 0 0, L_0x5d4a0d195940;  1 drivers
v0x5d4a0d186520_0 .net *"_ivl_3", 0 0, L_0x5d4a0d1959b0;  1 drivers
v0x5d4a0d1865c0_0 .net *"_ivl_33", 19 0, L_0x5d4a0d1a9450;  1 drivers
L_0x7ef2d0c6d4e0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d186660_0 .net/2u *"_ivl_34", 11 0, L_0x7ef2d0c6d4e0;  1 drivers
v0x5d4a0d186700_0 .net *"_ivl_39", 19 0, L_0x5d4a0d1a9760;  1 drivers
L_0x7ef2d0c6d528 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d1867a0_0 .net/2u *"_ivl_40", 11 0, L_0x7ef2d0c6d528;  1 drivers
v0x5d4a0d186840_0 .net *"_ivl_5", 0 0, L_0x5d4a0d195a20;  1 drivers
L_0x7ef2d0c6d018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d1868e0_0 .net/2u *"_ivl_6", 0 0, L_0x7ef2d0c6d018;  1 drivers
L_0x7ef2d0c6d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d186980_0 .net/2u *"_ivl_8", 0 0, L_0x7ef2d0c6d060;  1 drivers
v0x5d4a0d186a20_0 .net "clk", 0 0, v0x5d4a0d193db0_0;  alias, 1 drivers
v0x5d4a0d186ac0_0 .net "funct3M", 2 0, L_0x5d4a0d1adf70;  alias, 1 drivers
v0x5d4a0d186b80_0 .net "lAuiPCE", 31 0, L_0x5d4a0d1a96c0;  alias, 1 drivers
v0x5d4a0d186c90_0 .net "lAuiPCM", 31 0, v0x5d4a0d178f30_0;  alias, 1 drivers
v0x5d4a0d186da0_0 .net "lAuiPCW", 31 0, v0x5d4a0d17b320_0;  alias, 1 drivers
v0x5d4a0d186eb0_0 .net "load", 1 0, o0x7ef2d0cb7b18;  alias, 0 drivers
v0x5d4a0d186fc0_0 .net "regAD", 1 0, v0x5d4a0d1723e0_0;  1 drivers
v0x5d4a0d1870d0_0 .net "regBD", 1 0, v0x5d4a0d1724c0_0;  1 drivers
v0x5d4a0d1871e0_0 .net "reset", 0 0, v0x5d4a0d194410_0;  alias, 1 drivers
v0x5d4a0d187280_0 .net "rowD", 0 0, L_0x5d4a0d195550;  alias, 1 drivers
v0x5d4a0d187320_0 .net "rowE", 0 0, v0x5d4a0d177560_0;  alias, 1 drivers
v0x5d4a0d187410_0 .net "rowM", 0 0, v0x5d4a0d179090_0;  alias, 1 drivers
v0x5d4a0d1874b0_0 .net "sralD", 0 0, v0x5d4a0d169350_0;  alias, 1 drivers
v0x5d4a0d187550_0 .net "sralE", 0 0, v0x5d4a0d177710_0;  alias, 1 drivers
v0x5d4a0d187640_0 .net "srcA_con", 1 0, v0x5d4a0d172920_0;  1 drivers
v0x5d4a0d187730_0 .net "srcB_con", 1 0, v0x5d4a0d172a00_0;  1 drivers
v0x5d4a0d187820_0 .net "src_a", 31 0, L_0x5d4a0d1a6820;  1 drivers
v0x5d4a0d187930_0 .net "src_b", 31 0, L_0x5d4a0d1a6e50;  1 drivers
L_0x5d4a0d195ae0 .functor MUXZ 1, L_0x7ef2d0c6d060, L_0x7ef2d0c6d018, L_0x5d4a0d195a20, C4<>;
L_0x5d4a0d1a6ff0 .part v0x5d4a0d1795f0_0, 15, 5;
L_0x5d4a0d1a71a0 .part v0x5d4a0d1795f0_0, 20, 5;
L_0x5d4a0d1a7240 .part v0x5d4a0d17a530_0, 7, 5;
L_0x5d4a0d1a72e0 .part v0x5d4a0d1795f0_0, 7, 25;
L_0x5d4a0d1a9450 .part v0x5d4a0d1760f0_0, 12, 20;
L_0x5d4a0d1a9530 .concat [ 12 20 0 0], L_0x7ef2d0c6d4e0, L_0x5d4a0d1a9450;
L_0x5d4a0d1a9760 .part v0x5d4a0d1760f0_0, 12, 20;
L_0x5d4a0d1a9960 .concat [ 12 20 0 0], L_0x7ef2d0c6d528, L_0x5d4a0d1a9760;
L_0x5d4a0d1a9af0 .part v0x5d4a0d1760f0_0, 5, 1;
L_0x5d4a0d1a9c40 .part v0x5d4a0d1760f0_0, 12, 3;
L_0x5d4a0d1a9ce0 .part v0x5d4a0d16c7a0_0, 0, 1;
L_0x5d4a0d1a9df0 .part v0x5d4a0d16c7a0_0, 31, 1;
L_0x5d4a0d1adf70 .part v0x5d4a0d178300_0, 12, 3;
S_0x5d4a0d16bd50 .scope module, "alu" "alu" 13 91, 14 4 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_ctrl";
    .port_info 3 /INPUT 1 "sral";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /OUTPUT 1 "zero";
P_0x5d4a0d16bf30 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
L_0x7ef2d0c6d408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16c200_0 .net/2u *"_ivl_0", 31 0, L_0x7ef2d0c6d408;  1 drivers
v0x5d4a0d16c300_0 .net *"_ivl_2", 0 0, L_0x5d4a0d1a8ea0;  1 drivers
L_0x7ef2d0c6d450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16c3c0_0 .net/2u *"_ivl_4", 0 0, L_0x7ef2d0c6d450;  1 drivers
L_0x7ef2d0c6d498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16c4b0_0 .net/2u *"_ivl_6", 0 0, L_0x7ef2d0c6d498;  1 drivers
v0x5d4a0d16c590_0 .net "a", 31 0, L_0x5d4a0d1a8790;  alias, 1 drivers
v0x5d4a0d16c6c0_0 .net "alu_ctrl", 2 0, v0x5d4a0d175c00_0;  alias, 1 drivers
v0x5d4a0d16c7a0_0 .var "alu_out", 31 0;
v0x5d4a0d16c880_0 .net "b", 31 0, L_0x5d4a0d1a8cd0;  alias, 1 drivers
v0x5d4a0d16c960_0 .net "sral", 0 0, v0x5d4a0d177710_0;  alias, 1 drivers
v0x5d4a0d16ca20_0 .net "zero", 0 0, L_0x5d4a0d1a91b0;  alias, 1 drivers
E_0x5d4a0d16c170 .event edge, v0x5d4a0d16c960_0, v0x5d4a0d16c6c0_0, v0x5d4a0d16c880_0, v0x5d4a0d16c590_0;
L_0x5d4a0d1a8ea0 .cmp/eq 32, v0x5d4a0d16c7a0_0, L_0x7ef2d0c6d408;
L_0x5d4a0d1a91b0 .functor MUXZ 1, L_0x7ef2d0c6d498, L_0x7ef2d0c6d450, L_0x5d4a0d1a8ea0, C4<>;
S_0x5d4a0d16cbe0 .scope module, "auipcadder" "adder" 13 92, 15 4 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
P_0x5d4a0d16cd90 .param/l "WIDTH" 0 15 4, +C4<00000000000000000000000000100000>;
v0x5d4a0d16cf10_0 .net "a", 31 0, L_0x5d4a0d1a9530;  1 drivers
v0x5d4a0d16d010_0 .net "b", 31 0, v0x5d4a0d1766d0_0;  alias, 1 drivers
v0x5d4a0d16d0f0_0 .net "sum", 31 0, L_0x5d4a0d1a9340;  alias, 1 drivers
L_0x5d4a0d1a9340 .arith/sum 32, L_0x5d4a0d1a9530, v0x5d4a0d1766d0_0;
S_0x5d4a0d16d260 .scope module, "bu" "branching_unit" 13 94, 16 4 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "funct3";
    .port_info 1 /INPUT 1 "Zero";
    .port_info 2 /INPUT 1 "ALU1";
    .port_info 3 /INPUT 1 "ALUR31";
    .port_info 4 /OUTPUT 1 "Branch";
v0x5d4a0d16d4d0_0 .net "ALU1", 0 0, L_0x5d4a0d1a9ce0;  1 drivers
v0x5d4a0d16d590_0 .net "ALUR31", 0 0, L_0x5d4a0d1a9df0;  1 drivers
v0x5d4a0d16d650_0 .var "Branch", 0 0;
v0x5d4a0d16d720_0 .net "Zero", 0 0, L_0x5d4a0d1a91b0;  alias, 1 drivers
v0x5d4a0d16d7f0_0 .net "funct3", 2 0, L_0x5d4a0d1a9c40;  1 drivers
E_0x5d4a0d16c090 .event edge, v0x5d4a0d16d7f0_0, v0x5d4a0d16ca20_0, v0x5d4a0d16d590_0, v0x5d4a0d16d4d0_0;
S_0x5d4a0d16d9a0 .scope module, "ext" "imm_extend" 13 67, 17 3 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x5d4a0d16dc70_0 .var "immext", 31 0;
v0x5d4a0d16dd70_0 .net "immsrc", 1 0, L_0x5d4a0d194f00;  alias, 1 drivers
v0x5d4a0d16de80_0 .net "instr", 31 7, L_0x5d4a0d1a72e0;  1 drivers
E_0x5d4a0d16dbf0 .event edge, v0x5d4a0d169ac0_0, v0x5d4a0d16de80_0;
S_0x5d4a0d16dfc0 .scope module, "hc" "hazard_control" 13 121, 18 1 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "InstrD";
    .port_info 1 /INPUT 32 "InstrW";
    .port_info 2 /INPUT 32 "InstrM";
    .port_info 3 /INPUT 32 "InstrE";
    .port_info 4 /INPUT 1 "RegWriteM";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /OUTPUT 2 "srcAE";
    .port_info 7 /OUTPUT 2 "srcBE";
    .port_info 8 /OUTPUT 2 "regAD";
    .port_info 9 /OUTPUT 2 "regBD";
v0x5d4a0d16e2c0_0 .net "InstrD", 31 0, v0x5d4a0d1795f0_0;  alias, 1 drivers
v0x5d4a0d16e3c0_0 .net "InstrE", 31 0, v0x5d4a0d1760f0_0;  alias, 1 drivers
v0x5d4a0d16e4a0_0 .net "InstrM", 31 0, v0x5d4a0d178300_0;  alias, 1 drivers
v0x5d4a0d16e560_0 .net "InstrW", 31 0, v0x5d4a0d17a530_0;  alias, 1 drivers
v0x5d4a0d16e640_0 .net "RegWriteM", 0 0, v0x5d4a0d1788f0_0;  alias, 1 drivers
v0x5d4a0d16e750_0 .net "RegWriteW", 0 0, v0x5d4a0d17ac30_0;  alias, 1 drivers
v0x5d4a0d16e810_0 .net *"_ivl_100", 0 0, L_0x5d4a0d1acba0;  1 drivers
L_0x7ef2d0c6dcc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16e8d0_0 .net/2u *"_ivl_102", 0 0, L_0x7ef2d0c6dcc0;  1 drivers
L_0x7ef2d0c6dd08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16e9b0_0 .net/2u *"_ivl_104", 0 0, L_0x7ef2d0c6dd08;  1 drivers
L_0x7ef2d0c6dd50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16ea90_0 .net/2u *"_ivl_108", 1 0, L_0x7ef2d0c6dd50;  1 drivers
v0x5d4a0d16eb70_0 .net *"_ivl_110", 0 0, L_0x5d4a0d1acf50;  1 drivers
L_0x7ef2d0c6dd98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16ec30_0 .net/2u *"_ivl_112", 0 0, L_0x7ef2d0c6dd98;  1 drivers
L_0x7ef2d0c6dde0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16ed10_0 .net/2u *"_ivl_114", 0 0, L_0x7ef2d0c6dde0;  1 drivers
L_0x7ef2d0c6de28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16edf0_0 .net/2u *"_ivl_118", 1 0, L_0x7ef2d0c6de28;  1 drivers
v0x5d4a0d16eed0_0 .net *"_ivl_120", 0 0, L_0x5d4a0d1ad330;  1 drivers
L_0x7ef2d0c6de70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16ef90_0 .net/2u *"_ivl_122", 0 0, L_0x7ef2d0c6de70;  1 drivers
L_0x7ef2d0c6deb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16f070_0 .net/2u *"_ivl_124", 0 0, L_0x7ef2d0c6deb8;  1 drivers
L_0x7ef2d0c6df00 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16f150_0 .net/2u *"_ivl_128", 2 0, L_0x7ef2d0c6df00;  1 drivers
v0x5d4a0d16f230_0 .net *"_ivl_130", 0 0, L_0x5d4a0d1ad720;  1 drivers
L_0x7ef2d0c6df48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16f2f0_0 .net/2u *"_ivl_132", 0 0, L_0x7ef2d0c6df48;  1 drivers
L_0x7ef2d0c6df90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16f3d0_0 .net/2u *"_ivl_134", 0 0, L_0x7ef2d0c6df90;  1 drivers
L_0x7ef2d0c6dfd8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16f4b0_0 .net/2u *"_ivl_138", 2 0, L_0x7ef2d0c6dfd8;  1 drivers
v0x5d4a0d16f590_0 .net *"_ivl_140", 0 0, L_0x5d4a0d1adb20;  1 drivers
L_0x7ef2d0c6e020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16f650_0 .net/2u *"_ivl_142", 0 0, L_0x7ef2d0c6e020;  1 drivers
L_0x7ef2d0c6e068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16f730_0 .net/2u *"_ivl_144", 0 0, L_0x7ef2d0c6e068;  1 drivers
v0x5d4a0d16f810_0 .net *"_ivl_20", 0 0, L_0x5d4a0d1aae60;  1 drivers
L_0x7ef2d0c6d690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16f8d0_0 .net/2u *"_ivl_22", 0 0, L_0x7ef2d0c6d690;  1 drivers
L_0x7ef2d0c6d6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16f9b0_0 .net/2u *"_ivl_24", 0 0, L_0x7ef2d0c6d6d8;  1 drivers
v0x5d4a0d16fa90_0 .net *"_ivl_28", 0 0, L_0x5d4a0d1ab150;  1 drivers
L_0x7ef2d0c6d720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16fb50_0 .net/2u *"_ivl_30", 0 0, L_0x7ef2d0c6d720;  1 drivers
L_0x7ef2d0c6d768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16fc30_0 .net/2u *"_ivl_32", 0 0, L_0x7ef2d0c6d768;  1 drivers
v0x5d4a0d16fd10_0 .net *"_ivl_36", 0 0, L_0x5d4a0d1ab450;  1 drivers
L_0x7ef2d0c6d7b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d16fdd0_0 .net/2u *"_ivl_38", 0 0, L_0x7ef2d0c6d7b0;  1 drivers
L_0x7ef2d0c6d7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d1700c0_0 .net/2u *"_ivl_40", 0 0, L_0x7ef2d0c6d7f8;  1 drivers
v0x5d4a0d1701a0_0 .net *"_ivl_44", 0 0, L_0x5d4a0d1ab760;  1 drivers
L_0x7ef2d0c6d840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d170260_0 .net/2u *"_ivl_46", 0 0, L_0x7ef2d0c6d840;  1 drivers
L_0x7ef2d0c6d888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d170340_0 .net/2u *"_ivl_48", 0 0, L_0x7ef2d0c6d888;  1 drivers
L_0x7ef2d0c6d8d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d170420_0 .net/2u *"_ivl_52", 4 0, L_0x7ef2d0c6d8d0;  1 drivers
v0x5d4a0d170500_0 .net *"_ivl_54", 0 0, L_0x5d4a0d1aba30;  1 drivers
L_0x7ef2d0c6d918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d1705c0_0 .net/2u *"_ivl_56", 0 0, L_0x7ef2d0c6d918;  1 drivers
L_0x7ef2d0c6d960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d1706a0_0 .net/2u *"_ivl_58", 0 0, L_0x7ef2d0c6d960;  1 drivers
L_0x7ef2d0c6d9a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d170780_0 .net/2u *"_ivl_62", 4 0, L_0x7ef2d0c6d9a8;  1 drivers
v0x5d4a0d170860_0 .net *"_ivl_64", 0 0, L_0x5d4a0d1ab8a0;  1 drivers
L_0x7ef2d0c6d9f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d170920_0 .net/2u *"_ivl_66", 0 0, L_0x7ef2d0c6d9f0;  1 drivers
L_0x7ef2d0c6da38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d170a00_0 .net/2u *"_ivl_68", 0 0, L_0x7ef2d0c6da38;  1 drivers
v0x5d4a0d170ae0_0 .net *"_ivl_72", 0 0, L_0x5d4a0d1ac1a0;  1 drivers
L_0x7ef2d0c6da80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d170ba0_0 .net/2u *"_ivl_74", 0 0, L_0x7ef2d0c6da80;  1 drivers
L_0x7ef2d0c6dac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d170c80_0 .net/2u *"_ivl_76", 0 0, L_0x7ef2d0c6dac8;  1 drivers
v0x5d4a0d170d60_0 .net *"_ivl_80", 0 0, L_0x5d4a0d1ac4a0;  1 drivers
L_0x7ef2d0c6db10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d170e20_0 .net/2u *"_ivl_82", 0 0, L_0x7ef2d0c6db10;  1 drivers
L_0x7ef2d0c6db58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d170f00_0 .net/2u *"_ivl_84", 0 0, L_0x7ef2d0c6db58;  1 drivers
L_0x7ef2d0c6dba0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d170fe0_0 .net/2u *"_ivl_88", 4 0, L_0x7ef2d0c6dba0;  1 drivers
v0x5d4a0d1710c0_0 .net *"_ivl_90", 0 0, L_0x5d4a0d1ac800;  1 drivers
L_0x7ef2d0c6dbe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d171180_0 .net/2u *"_ivl_92", 0 0, L_0x7ef2d0c6dbe8;  1 drivers
L_0x7ef2d0c6dc30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d171260_0 .net/2u *"_ivl_94", 0 0, L_0x7ef2d0c6dc30;  1 drivers
L_0x7ef2d0c6dc78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d171340_0 .net/2u *"_ivl_98", 4 0, L_0x7ef2d0c6dc78;  1 drivers
v0x5d4a0d171420_0 .net "_op2_0M", 0 0, L_0x5d4a0d1ad860;  1 drivers
v0x5d4a0d1714e0_0 .net "_op2_0W", 0 0, L_0x5d4a0d1adc60;  1 drivers
v0x5d4a0d1715a0_0 .net "_op_b00D", 0 0, L_0x5d4a0d1ad090;  1 drivers
v0x5d4a0d171660_0 .net "_op_b00E", 0 0, L_0x5d4a0d1ad470;  1 drivers
v0x5d4a0d171720_0 .net "_rs1D", 0 0, L_0x5d4a0d1ac8f0;  1 drivers
v0x5d4a0d1717e0_0 .net "_rs1D_rdW", 0 0, L_0x5d4a0d1ac290;  1 drivers
v0x5d4a0d1718a0_0 .net "_rs1E", 0 0, L_0x5d4a0d1abce0;  1 drivers
v0x5d4a0d171960_0 .net "_rs1E_rdM", 0 0, L_0x5d4a0d1aaf50;  1 drivers
v0x5d4a0d171a20_0 .net "_rs1E_rdW", 0 0, L_0x5d4a0d1ab240;  1 drivers
v0x5d4a0d171ae0_0 .net "_rs2D", 0 0, L_0x5d4a0d1acc90;  1 drivers
v0x5d4a0d171ba0_0 .net "_rs2D_rdW", 0 0, L_0x5d4a0d1ac590;  1 drivers
v0x5d4a0d171c60_0 .net "_rs2E", 0 0, L_0x5d4a0d1abf20;  1 drivers
v0x5d4a0d171d20_0 .net "_rs2E_rdM", 0 0, L_0x5d4a0d1ab540;  1 drivers
v0x5d4a0d171de0_0 .net "_rs2E_rdW", 0 0, L_0x5d4a0d1ab800;  1 drivers
v0x5d4a0d171ea0_0 .net "op2_0M", 2 0, L_0x5d4a0d1aabb0;  1 drivers
v0x5d4a0d171f80_0 .net "op2_0W", 2 0, L_0x5d4a0d1aad60;  1 drivers
v0x5d4a0d172060_0 .net "opD", 1 0, L_0x5d4a0d1aaa20;  1 drivers
v0x5d4a0d172140_0 .net "opE", 1 0, L_0x5d4a0d1aaac0;  1 drivers
v0x5d4a0d172220_0 .net "rdM", 4 0, L_0x5d4a0d1aa8a0;  1 drivers
v0x5d4a0d172300_0 .net "rdW", 4 0, L_0x5d4a0d1aa940;  1 drivers
v0x5d4a0d1723e0_0 .var "regAD", 1 0;
v0x5d4a0d1724c0_0 .var "regBD", 1 0;
v0x5d4a0d1725a0_0 .net "rs1D", 4 0, L_0x5d4a0d1aa620;  1 drivers
v0x5d4a0d172680_0 .net "rs1E", 4 0, L_0x5d4a0d1aa760;  1 drivers
v0x5d4a0d172760_0 .net "rs2D", 4 0, L_0x5d4a0d1aa6c0;  1 drivers
v0x5d4a0d172840_0 .net "rs2E", 4 0, L_0x5d4a0d1aa800;  1 drivers
v0x5d4a0d172920_0 .var "srcAE", 1 0;
v0x5d4a0d172a00_0 .var "srcBE", 1 0;
E_0x5d4a0d16e1f0/0 .event edge, v0x5d4a0d16e640_0, v0x5d4a0d171960_0, v0x5d4a0d1718a0_0, v0x5d4a0d171420_0;
E_0x5d4a0d16e1f0/1 .event edge, v0x5d4a0d16e750_0, v0x5d4a0d171a20_0, v0x5d4a0d1714e0_0, v0x5d4a0d1717e0_0;
E_0x5d4a0d16e1f0/2 .event edge, v0x5d4a0d171720_0, v0x5d4a0d171d20_0, v0x5d4a0d171c60_0, v0x5d4a0d171660_0;
E_0x5d4a0d16e1f0/3 .event edge, v0x5d4a0d171de0_0, v0x5d4a0d171ba0_0, v0x5d4a0d171ae0_0, v0x5d4a0d1715a0_0;
E_0x5d4a0d16e1f0 .event/or E_0x5d4a0d16e1f0/0, E_0x5d4a0d16e1f0/1, E_0x5d4a0d16e1f0/2, E_0x5d4a0d16e1f0/3;
L_0x5d4a0d1aa620 .part v0x5d4a0d1795f0_0, 15, 5;
L_0x5d4a0d1aa6c0 .part v0x5d4a0d1795f0_0, 20, 5;
L_0x5d4a0d1aa760 .part v0x5d4a0d1760f0_0, 15, 5;
L_0x5d4a0d1aa800 .part v0x5d4a0d1760f0_0, 20, 5;
L_0x5d4a0d1aa8a0 .part v0x5d4a0d178300_0, 7, 5;
L_0x5d4a0d1aa940 .part v0x5d4a0d17a530_0, 7, 5;
L_0x5d4a0d1aaa20 .part v0x5d4a0d1795f0_0, 4, 2;
L_0x5d4a0d1aaac0 .part v0x5d4a0d1760f0_0, 4, 2;
L_0x5d4a0d1aabb0 .part v0x5d4a0d178300_0, 0, 3;
L_0x5d4a0d1aad60 .part v0x5d4a0d17a530_0, 0, 3;
L_0x5d4a0d1aae60 .cmp/eq 5, L_0x5d4a0d1aa760, L_0x5d4a0d1aa8a0;
L_0x5d4a0d1aaf50 .functor MUXZ 1, L_0x7ef2d0c6d6d8, L_0x7ef2d0c6d690, L_0x5d4a0d1aae60, C4<>;
L_0x5d4a0d1ab150 .cmp/eq 5, L_0x5d4a0d1aa760, L_0x5d4a0d1aa940;
L_0x5d4a0d1ab240 .functor MUXZ 1, L_0x7ef2d0c6d768, L_0x7ef2d0c6d720, L_0x5d4a0d1ab150, C4<>;
L_0x5d4a0d1ab450 .cmp/eq 5, L_0x5d4a0d1aa800, L_0x5d4a0d1aa8a0;
L_0x5d4a0d1ab540 .functor MUXZ 1, L_0x7ef2d0c6d7f8, L_0x7ef2d0c6d7b0, L_0x5d4a0d1ab450, C4<>;
L_0x5d4a0d1ab760 .cmp/eq 5, L_0x5d4a0d1aa800, L_0x5d4a0d1aa940;
L_0x5d4a0d1ab800 .functor MUXZ 1, L_0x7ef2d0c6d888, L_0x7ef2d0c6d840, L_0x5d4a0d1ab760, C4<>;
L_0x5d4a0d1aba30 .cmp/ne 5, L_0x5d4a0d1aa760, L_0x7ef2d0c6d8d0;
L_0x5d4a0d1abce0 .functor MUXZ 1, L_0x7ef2d0c6d960, L_0x7ef2d0c6d918, L_0x5d4a0d1aba30, C4<>;
L_0x5d4a0d1ab8a0 .cmp/ne 5, L_0x5d4a0d1aa800, L_0x7ef2d0c6d9a8;
L_0x5d4a0d1abf20 .functor MUXZ 1, L_0x7ef2d0c6da38, L_0x7ef2d0c6d9f0, L_0x5d4a0d1ab8a0, C4<>;
L_0x5d4a0d1ac1a0 .cmp/eq 5, L_0x5d4a0d1aa620, L_0x5d4a0d1aa940;
L_0x5d4a0d1ac290 .functor MUXZ 1, L_0x7ef2d0c6dac8, L_0x7ef2d0c6da80, L_0x5d4a0d1ac1a0, C4<>;
L_0x5d4a0d1ac4a0 .cmp/eq 5, L_0x5d4a0d1aa6c0, L_0x5d4a0d1aa940;
L_0x5d4a0d1ac590 .functor MUXZ 1, L_0x7ef2d0c6db58, L_0x7ef2d0c6db10, L_0x5d4a0d1ac4a0, C4<>;
L_0x5d4a0d1ac800 .cmp/ne 5, L_0x5d4a0d1aa620, L_0x7ef2d0c6dba0;
L_0x5d4a0d1ac8f0 .functor MUXZ 1, L_0x7ef2d0c6dc30, L_0x7ef2d0c6dbe8, L_0x5d4a0d1ac800, C4<>;
L_0x5d4a0d1acba0 .cmp/ne 5, L_0x5d4a0d1aa6c0, L_0x7ef2d0c6dc78;
L_0x5d4a0d1acc90 .functor MUXZ 1, L_0x7ef2d0c6dd08, L_0x7ef2d0c6dcc0, L_0x5d4a0d1acba0, C4<>;
L_0x5d4a0d1acf50 .cmp/ne 2, L_0x5d4a0d1aaa20, L_0x7ef2d0c6dd50;
L_0x5d4a0d1ad090 .functor MUXZ 1, L_0x7ef2d0c6dde0, L_0x7ef2d0c6dd98, L_0x5d4a0d1acf50, C4<>;
L_0x5d4a0d1ad330 .cmp/ne 2, L_0x5d4a0d1aaac0, L_0x7ef2d0c6de28;
L_0x5d4a0d1ad470 .functor MUXZ 1, L_0x7ef2d0c6deb8, L_0x7ef2d0c6de70, L_0x5d4a0d1ad330, C4<>;
L_0x5d4a0d1ad720 .cmp/eq 3, L_0x5d4a0d1aabb0, L_0x7ef2d0c6df00;
L_0x5d4a0d1ad860 .functor MUXZ 1, L_0x7ef2d0c6df90, L_0x7ef2d0c6df48, L_0x5d4a0d1ad720, C4<>;
L_0x5d4a0d1adb20 .cmp/eq 3, L_0x5d4a0d1aad60, L_0x7ef2d0c6dfd8;
L_0x5d4a0d1adc60 .functor MUXZ 1, L_0x7ef2d0c6e068, L_0x7ef2d0c6e020, L_0x5d4a0d1adb20, C4<>;
S_0x5d4a0d172c80 .scope module, "jalrmux" "mux2" 13 45, 19 4 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x5d4a0d172e10 .param/l "WIDTH" 0 19 4, +C4<00000000000000000000000000100000>;
v0x5d4a0d172eb0_0 .net "d0", 31 0, L_0x5d4a0d195cc0;  alias, 1 drivers
v0x5d4a0d172fb0_0 .net "d1", 31 0, v0x5d4a0d16c7a0_0;  alias, 1 drivers
v0x5d4a0d1730a0_0 .net "sel", 0 0, v0x5d4a0d176230_0;  alias, 1 drivers
v0x5d4a0d173170_0 .net "y", 31 0, L_0x5d4a0d195d60;  alias, 1 drivers
L_0x5d4a0d195d60 .functor MUXZ 32, L_0x5d4a0d195cc0, v0x5d4a0d16c7a0_0, v0x5d4a0d176230_0, C4<>;
S_0x5d4a0d1732e0 .scope module, "lauipcmux" "mux2" 13 93, 19 4 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x5d4a0d1734c0 .param/l "WIDTH" 0 19 4, +C4<00000000000000000000000000100000>;
v0x5d4a0d173590_0 .net "d0", 31 0, L_0x5d4a0d1a9340;  alias, 1 drivers
v0x5d4a0d1736a0_0 .net "d1", 31 0, L_0x5d4a0d1a9960;  1 drivers
v0x5d4a0d173760_0 .net "sel", 0 0, L_0x5d4a0d1a9af0;  1 drivers
v0x5d4a0d173830_0 .net "y", 31 0, L_0x5d4a0d1a96c0;  alias, 1 drivers
L_0x5d4a0d1a96c0 .functor MUXZ 32, L_0x5d4a0d1a9340, L_0x5d4a0d1a9960, L_0x5d4a0d1a9af0, C4<>;
S_0x5d4a0d1739c0 .scope module, "pcadd4" "adder" 13 52, 15 4 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
P_0x5d4a0d173ba0 .param/l "WIDTH" 0 15 4, +C4<00000000000000000000000000100000>;
v0x5d4a0d173cb0_0 .net "a", 31 0, v0x5d4a0d175300_0;  alias, 1 drivers
L_0x7ef2d0c6d0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d173dc0_0 .net "b", 31 0, L_0x7ef2d0c6d0f0;  1 drivers
v0x5d4a0d173e80_0 .net "sum", 31 0, L_0x5d4a0d195e50;  alias, 1 drivers
L_0x5d4a0d195e50 .arith/sum 32, v0x5d4a0d175300_0, L_0x7ef2d0c6d0f0;
S_0x5d4a0d173ff0 .scope module, "pcaddbranch" "adder" 13 65, 15 4 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
P_0x5d4a0d16e1a0 .param/l "WIDTH" 0 15 4, +C4<00000000000000000000000000100000>;
v0x5d4a0d174330_0 .net "a", 31 0, v0x5d4a0d1766d0_0;  alias, 1 drivers
v0x5d4a0d174440_0 .net "b", 31 0, v0x5d4a0d176e00_0;  alias, 1 drivers
v0x5d4a0d174500_0 .net "sum", 31 0, L_0x5d4a0d1a61a0;  alias, 1 drivers
L_0x5d4a0d1a61a0 .arith/sum 32, v0x5d4a0d1766d0_0, v0x5d4a0d176e00_0;
S_0x5d4a0d174670 .scope module, "pcmux" "mux2" 13 44, 19 4 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x5d4a0d174850 .param/l "WIDTH" 0 19 4, +C4<00000000000000000000000000100000>;
v0x5d4a0d174950_0 .net "d0", 31 0, L_0x5d4a0d195e50;  alias, 1 drivers
v0x5d4a0d174a40_0 .net "d1", 31 0, L_0x5d4a0d1a61a0;  alias, 1 drivers
v0x5d4a0d174b10_0 .net "sel", 0 0, L_0x5d4a0d195ae0;  alias, 1 drivers
v0x5d4a0d174be0_0 .net "y", 31 0, L_0x5d4a0d195cc0;  alias, 1 drivers
L_0x5d4a0d195cc0 .functor MUXZ 32, L_0x5d4a0d195e50, L_0x5d4a0d1a61a0, L_0x5d4a0d195ae0, C4<>;
S_0x5d4a0d174d40 .scope module, "pcreg" "reset_ff" 13 51, 20 4 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5d4a0d174f20 .param/l "WIDTH" 0 20 4, +C4<00000000000000000000000000100000>;
v0x5d4a0d175070_0 .net "clk", 0 0, v0x5d4a0d193db0_0;  alias, 1 drivers
v0x5d4a0d175160_0 .net "clr", 0 0, L_0x7ef2d0c6d0a8;  alias, 1 drivers
v0x5d4a0d175200_0 .net "d", 31 0, L_0x5d4a0d195d60;  alias, 1 drivers
v0x5d4a0d175300_0 .var "q", 31 0;
v0x5d4a0d1753f0_0 .net "rst", 0 0, v0x5d4a0d194410_0;  alias, 1 drivers
S_0x5d4a0d1755a0 .scope module, "plde" "pl_reg_de" 13 76, 21 3 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 32 "PCPlus4D";
    .port_info 4 /INPUT 32 "InstrD";
    .port_info 5 /INPUT 32 "PCD";
    .port_info 6 /INPUT 32 "SrcAD";
    .port_info 7 /INPUT 32 "WriteDataD";
    .port_info 8 /INPUT 32 "SignImmD";
    .port_info 9 /INPUT 1 "ALUSrcD";
    .port_info 10 /INPUT 1 "sralD";
    .port_info 11 /INPUT 1 "RegWriteD";
    .port_info 12 /INPUT 3 "ALUControlD";
    .port_info 13 /INPUT 2 "ResultSrcD";
    .port_info 14 /INPUT 1 "BranchD";
    .port_info 15 /INPUT 1 "JumpD";
    .port_info 16 /INPUT 1 "JalrD";
    .port_info 17 /INPUT 1 "rowD";
    .port_info 18 /INPUT 1 "MemWriteD";
    .port_info 19 /OUTPUT 32 "PCPlus4E";
    .port_info 20 /OUTPUT 32 "InstrE";
    .port_info 21 /OUTPUT 32 "PCE";
    .port_info 22 /OUTPUT 32 "SrcAE";
    .port_info 23 /OUTPUT 32 "WriteDataE";
    .port_info 24 /OUTPUT 32 "SignImmE";
    .port_info 25 /OUTPUT 1 "ALUSrcE";
    .port_info 26 /OUTPUT 1 "sralE";
    .port_info 27 /OUTPUT 1 "RegWriteE";
    .port_info 28 /OUTPUT 3 "ALUControlE";
    .port_info 29 /OUTPUT 2 "ResultSrcE";
    .port_info 30 /OUTPUT 1 "BranchE";
    .port_info 31 /OUTPUT 1 "JumpE";
    .port_info 32 /OUTPUT 1 "JalrE";
    .port_info 33 /OUTPUT 1 "rowE";
    .port_info 34 /OUTPUT 1 "MemwriteE";
v0x5d4a0d175ad0_0 .net "ALUControlD", 2 0, v0x5d4a0d168eb0_0;  alias, 1 drivers
v0x5d4a0d175c00_0 .var "ALUControlE", 2 0;
v0x5d4a0d175cc0_0 .net "ALUSrcD", 0 0, L_0x5d4a0d194fa0;  alias, 1 drivers
v0x5d4a0d175db0_0 .var "ALUSrcE", 0 0;
v0x5d4a0d175e50_0 .net "BranchD", 0 0, L_0x5d4a0d1954b0;  alias, 1 drivers
v0x5d4a0d175f90_0 .var "BranchE", 0 0;
v0x5d4a0d176030_0 .net "InstrD", 31 0, v0x5d4a0d1795f0_0;  alias, 1 drivers
v0x5d4a0d1760f0_0 .var "InstrE", 31 0;
v0x5d4a0d176190_0 .net "JalrD", 0 0, L_0x5d4a0d1953c0;  alias, 1 drivers
v0x5d4a0d176230_0 .var "JalrE", 0 0;
v0x5d4a0d1762d0_0 .net "JumpD", 0 0, L_0x5d4a0d195320;  alias, 1 drivers
v0x5d4a0d1763c0_0 .var "JumpE", 0 0;
v0x5d4a0d176460_0 .net "MemWriteD", 0 0, L_0x5d4a0d195040;  alias, 1 drivers
v0x5d4a0d176550_0 .var "MemwriteE", 0 0;
v0x5d4a0d1765f0_0 .net "PCD", 31 0, v0x5d4a0d1797e0_0;  alias, 1 drivers
v0x5d4a0d1766d0_0 .var "PCE", 31 0;
v0x5d4a0d1767e0_0 .net "PCPlus4D", 31 0, v0x5d4a0d179980_0;  alias, 1 drivers
v0x5d4a0d1768c0_0 .var "PCPlus4E", 31 0;
v0x5d4a0d1769a0_0 .net "RegWriteD", 0 0, L_0x5d4a0d194e60;  alias, 1 drivers
v0x5d4a0d176a90_0 .var "RegWriteE", 0 0;
v0x5d4a0d176b50_0 .net "ResultSrcD", 1 0, L_0x5d4a0d1951a0;  alias, 1 drivers
v0x5d4a0d176c60_0 .var "ResultSrcE", 1 0;
v0x5d4a0d176d40_0 .net "SignImmD", 31 0, v0x5d4a0d16dc70_0;  alias, 1 drivers
v0x5d4a0d176e00_0 .var "SignImmE", 31 0;
v0x5d4a0d176ea0_0 .net "SrcAD", 31 0, L_0x5d4a0d1a7790;  alias, 1 drivers
v0x5d4a0d176f60_0 .var "SrcAE", 31 0;
v0x5d4a0d177040_0 .net "WriteDataD", 31 0, L_0x5d4a0d1a7e00;  alias, 1 drivers
v0x5d4a0d177120_0 .var "WriteDataE", 31 0;
v0x5d4a0d177200_0 .net "clk", 0 0, v0x5d4a0d193db0_0;  alias, 1 drivers
v0x5d4a0d1772f0_0 .net "clr", 0 0, L_0x5d4a0d1a6240;  alias, 1 drivers
v0x5d4a0d1773b0_0 .net "en", 0 0, L_0x7ef2d0c6d3c0;  alias, 1 drivers
v0x5d4a0d177470_0 .net "rowD", 0 0, L_0x5d4a0d195550;  alias, 1 drivers
v0x5d4a0d177560_0 .var "rowE", 0 0;
v0x5d4a0d177620_0 .net "sralD", 0 0, v0x5d4a0d169350_0;  alias, 1 drivers
v0x5d4a0d177710_0 .var "sralE", 0 0;
S_0x5d4a0d177bf0 .scope module, "plem" "pl_reg_em" 13 98, 22 3 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 32 "PCPlus4E";
    .port_info 4 /INPUT 32 "ALUResultE";
    .port_info 5 /INPUT 32 "InstrE";
    .port_info 6 /INPUT 32 "PCE";
    .port_info 7 /INPUT 32 "WriteDataE";
    .port_info 8 /INPUT 32 "lAuiPCE";
    .port_info 9 /INPUT 1 "RegWriteE";
    .port_info 10 /INPUT 2 "ResultSrcE";
    .port_info 11 /INPUT 1 "rowE";
    .port_info 12 /INPUT 1 "MemwriteE";
    .port_info 13 /OUTPUT 32 "PCPlus4M";
    .port_info 14 /OUTPUT 32 "ALUResultM";
    .port_info 15 /OUTPUT 32 "InstrM";
    .port_info 16 /OUTPUT 32 "PCM";
    .port_info 17 /OUTPUT 32 "WriteDataM";
    .port_info 18 /OUTPUT 32 "lAuiPCM";
    .port_info 19 /OUTPUT 1 "RegWriteM";
    .port_info 20 /OUTPUT 2 "ResultSrcM";
    .port_info 21 /OUTPUT 1 "rowM";
    .port_info 22 /OUTPUT 1 "MemwriteM";
v0x5d4a0d178000_0 .net "ALUResultE", 31 0, v0x5d4a0d16c7a0_0;  alias, 1 drivers
v0x5d4a0d178130_0 .var "ALUResultM", 31 0;
v0x5d4a0d178210_0 .net "InstrE", 31 0, v0x5d4a0d1760f0_0;  alias, 1 drivers
v0x5d4a0d178300_0 .var "InstrM", 31 0;
v0x5d4a0d1783c0_0 .net "MemwriteE", 0 0, v0x5d4a0d176550_0;  alias, 1 drivers
v0x5d4a0d1784b0_0 .var "MemwriteM", 0 0;
v0x5d4a0d178550_0 .net "PCE", 31 0, v0x5d4a0d1766d0_0;  alias, 1 drivers
v0x5d4a0d1785f0_0 .var "PCM", 31 0;
v0x5d4a0d1786d0_0 .net "PCPlus4E", 31 0, v0x5d4a0d1768c0_0;  alias, 1 drivers
v0x5d4a0d178790_0 .var "PCPlus4M", 31 0;
v0x5d4a0d178850_0 .net "RegWriteE", 0 0, v0x5d4a0d176a90_0;  alias, 1 drivers
v0x5d4a0d1788f0_0 .var "RegWriteM", 0 0;
v0x5d4a0d178990_0 .net "ResultSrcE", 1 0, v0x5d4a0d176c60_0;  alias, 1 drivers
v0x5d4a0d178a30_0 .var "ResultSrcM", 1 0;
v0x5d4a0d178ad0_0 .net "WriteDataE", 31 0, v0x5d4a0d177120_0;  alias, 1 drivers
v0x5d4a0d178b90_0 .var "WriteDataM", 31 0;
v0x5d4a0d178c50_0 .net "clk", 0 0, v0x5d4a0d193db0_0;  alias, 1 drivers
v0x5d4a0d178cf0_0 .net "clr", 0 0, L_0x7ef2d0c6d5b8;  alias, 1 drivers
v0x5d4a0d178db0_0 .net "en", 0 0, L_0x7ef2d0c6d570;  alias, 1 drivers
v0x5d4a0d178e70_0 .net "lAuiPCE", 31 0, L_0x5d4a0d1a96c0;  alias, 1 drivers
v0x5d4a0d178f30_0 .var "lAuiPCM", 31 0;
v0x5d4a0d178ff0_0 .net "rowE", 0 0, v0x5d4a0d177560_0;  alias, 1 drivers
v0x5d4a0d179090_0 .var "rowM", 0 0;
S_0x5d4a0d179410 .scope module, "plfd" "pl_reg_fd" 13 60, 23 4 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 32 "InstrF";
    .port_info 4 /INPUT 32 "PCF";
    .port_info 5 /INPUT 32 "PCPlus4F";
    .port_info 6 /OUTPUT 32 "InstrD";
    .port_info 7 /OUTPUT 32 "PCD";
    .port_info 8 /OUTPUT 32 "PCPlus4D";
v0x5d4a0d1795f0_0 .var "InstrD", 31 0;
v0x5d4a0d179720_0 .net "InstrF", 31 0, L_0x5d4a0d1a9d80;  alias, 1 drivers
v0x5d4a0d1797e0_0 .var "PCD", 31 0;
v0x5d4a0d1798e0_0 .net "PCF", 31 0, v0x5d4a0d175300_0;  alias, 1 drivers
v0x5d4a0d179980_0 .var "PCPlus4D", 31 0;
v0x5d4a0d179a70_0 .net "PCPlus4F", 31 0, L_0x5d4a0d195e50;  alias, 1 drivers
v0x5d4a0d179b60_0 .net "clk", 0 0, v0x5d4a0d193db0_0;  alias, 1 drivers
v0x5d4a0d179c00_0 .net "clr", 0 0, L_0x5d4a0d195ef0;  alias, 1 drivers
v0x5d4a0d179cc0_0 .net "en", 0 0, L_0x7ef2d0c6d138;  alias, 1 drivers
S_0x5d4a0d179f30 .scope module, "plmw" "pl_reg_mw" 13 107, 24 3 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 32 "PCPlus4M";
    .port_info 4 /INPUT 32 "WriteDataM";
    .port_info 5 /INPUT 32 "ALUResultM";
    .port_info 6 /INPUT 32 "InstrM";
    .port_info 7 /INPUT 32 "PCM";
    .port_info 8 /INPUT 32 "ReadDataM";
    .port_info 9 /INPUT 32 "lAuiPCM";
    .port_info 10 /INPUT 1 "RegWriteM";
    .port_info 11 /INPUT 2 "ResultSrcM";
    .port_info 12 /OUTPUT 32 "PCPlus4W";
    .port_info 13 /OUTPUT 32 "WriteDataW";
    .port_info 14 /OUTPUT 32 "ALUResultW";
    .port_info 15 /OUTPUT 32 "InstrW";
    .port_info 16 /OUTPUT 32 "PCW";
    .port_info 17 /OUTPUT 32 "ReadDataW";
    .port_info 18 /OUTPUT 32 "lAuiPCW";
    .port_info 19 /OUTPUT 1 "RegWriteW";
    .port_info 20 /OUTPUT 2 "ResultSrcW";
v0x5d4a0d17a2c0_0 .net "ALUResultM", 31 0, v0x5d4a0d178130_0;  alias, 1 drivers
v0x5d4a0d17a3a0_0 .var "ALUResultW", 31 0;
v0x5d4a0d17a460_0 .net "InstrM", 31 0, v0x5d4a0d178300_0;  alias, 1 drivers
v0x5d4a0d17a530_0 .var "InstrW", 31 0;
v0x5d4a0d17a5f0_0 .net "PCM", 31 0, v0x5d4a0d1785f0_0;  alias, 1 drivers
v0x5d4a0d17a6e0_0 .net "PCPlus4M", 31 0, v0x5d4a0d178790_0;  alias, 1 drivers
v0x5d4a0d17a7b0_0 .var "PCPlus4W", 31 0;
v0x5d4a0d17a870_0 .var "PCW", 31 0;
v0x5d4a0d17a950_0 .net "ReadDataM", 31 0, v0x5d4a0d167390_0;  alias, 1 drivers
v0x5d4a0d17aad0_0 .var "ReadDataW", 31 0;
v0x5d4a0d17ab90_0 .net "RegWriteM", 0 0, v0x5d4a0d1788f0_0;  alias, 1 drivers
v0x5d4a0d17ac30_0 .var "RegWriteW", 0 0;
v0x5d4a0d17acd0_0 .net "ResultSrcM", 1 0, v0x5d4a0d178a30_0;  alias, 1 drivers
v0x5d4a0d17ada0_0 .var "ResultSrcW", 1 0;
v0x5d4a0d17ae60_0 .net "WriteDataM", 31 0, v0x5d4a0d178b90_0;  alias, 1 drivers
v0x5d4a0d17af50_0 .var "WriteDataW", 31 0;
v0x5d4a0d17b010_0 .net "clk", 0 0, v0x5d4a0d193db0_0;  alias, 1 drivers
v0x5d4a0d17b0b0_0 .net "clr", 0 0, L_0x7ef2d0c6d648;  alias, 1 drivers
v0x5d4a0d17b170_0 .net "en", 0 0, L_0x7ef2d0c6d600;  alias, 1 drivers
v0x5d4a0d17b230_0 .net "lAuiPCM", 31 0, v0x5d4a0d178f30_0;  alias, 1 drivers
v0x5d4a0d17b320_0 .var "lAuiPCW", 31 0;
S_0x5d4a0d17b680 .scope module, "rega" "mux4" 13 69, 25 4 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "y";
P_0x5d4a0d17b860 .param/l "WIDTH" 0 25 4, +C4<00000000000000000000000000100000>;
v0x5d4a0d17ba10_0 .net *"_ivl_1", 0 0, L_0x5d4a0d1a7380;  1 drivers
v0x5d4a0d17bb10_0 .net *"_ivl_3", 0 0, L_0x5d4a0d1a7420;  1 drivers
v0x5d4a0d17bbf0_0 .net *"_ivl_4", 31 0, L_0x5d4a0d1a74c0;  1 drivers
v0x5d4a0d17bce0_0 .net *"_ivl_7", 0 0, L_0x5d4a0d1a7560;  1 drivers
v0x5d4a0d17bdc0_0 .net *"_ivl_8", 31 0, L_0x5d4a0d1a7630;  1 drivers
v0x5d4a0d17bef0_0 .net "d0", 31 0, L_0x5d4a0d1a6820;  alias, 1 drivers
v0x5d4a0d17bfd0_0 .net "d1", 31 0, L_0x5d4a0d1aa450;  alias, 1 drivers
o0x7ef2d0cbb8c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5d4a0d17c0b0_0 .net "d2", 31 0, o0x7ef2d0cbb8c8;  0 drivers
o0x7ef2d0cbb8f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5d4a0d17c190_0 .net "d3", 31 0, o0x7ef2d0cbb8f8;  0 drivers
v0x5d4a0d17c270_0 .net "sel", 1 0, v0x5d4a0d1723e0_0;  alias, 1 drivers
v0x5d4a0d17c330_0 .net "y", 31 0, L_0x5d4a0d1a7790;  alias, 1 drivers
L_0x5d4a0d1a7380 .part v0x5d4a0d1723e0_0, 1, 1;
L_0x5d4a0d1a7420 .part v0x5d4a0d1723e0_0, 0, 1;
L_0x5d4a0d1a74c0 .functor MUXZ 32, o0x7ef2d0cbb8c8, o0x7ef2d0cbb8f8, L_0x5d4a0d1a7420, C4<>;
L_0x5d4a0d1a7560 .part v0x5d4a0d1723e0_0, 0, 1;
L_0x5d4a0d1a7630 .functor MUXZ 32, L_0x5d4a0d1a6820, L_0x5d4a0d1aa450, L_0x5d4a0d1a7560, C4<>;
L_0x5d4a0d1a7790 .functor MUXZ 32, L_0x5d4a0d1a7630, L_0x5d4a0d1a74c0, L_0x5d4a0d1a7380, C4<>;
S_0x5d4a0d17c4e0 .scope module, "regb" "mux4" 13 70, 25 4 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "y";
P_0x5d4a0d17c780 .param/l "WIDTH" 0 25 4, +C4<00000000000000000000000000100000>;
v0x5d4a0d17c8f0_0 .net *"_ivl_1", 0 0, L_0x5d4a0d1a7910;  1 drivers
v0x5d4a0d17c9f0_0 .net *"_ivl_3", 0 0, L_0x5d4a0d1a79b0;  1 drivers
v0x5d4a0d17cad0_0 .net *"_ivl_4", 31 0, L_0x5d4a0d1a7ae0;  1 drivers
v0x5d4a0d17cbc0_0 .net *"_ivl_7", 0 0, L_0x5d4a0d1a7b80;  1 drivers
v0x5d4a0d17cca0_0 .net *"_ivl_8", 31 0, L_0x5d4a0d1a7c50;  1 drivers
v0x5d4a0d17cdd0_0 .net "d0", 31 0, L_0x5d4a0d1a6e50;  alias, 1 drivers
v0x5d4a0d17ceb0_0 .net "d1", 31 0, L_0x5d4a0d1aa450;  alias, 1 drivers
o0x7ef2d0cbbb68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5d4a0d17cf70_0 .net "d2", 31 0, o0x7ef2d0cbbb68;  0 drivers
o0x7ef2d0cbbb98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5d4a0d17d030_0 .net "d3", 31 0, o0x7ef2d0cbbb98;  0 drivers
v0x5d4a0d17d110_0 .net "sel", 1 0, v0x5d4a0d1724c0_0;  alias, 1 drivers
v0x5d4a0d17d200_0 .net "y", 31 0, L_0x5d4a0d1a7e00;  alias, 1 drivers
L_0x5d4a0d1a7910 .part v0x5d4a0d1724c0_0, 1, 1;
L_0x5d4a0d1a79b0 .part v0x5d4a0d1724c0_0, 0, 1;
L_0x5d4a0d1a7ae0 .functor MUXZ 32, o0x7ef2d0cbbb68, o0x7ef2d0cbbb98, L_0x5d4a0d1a79b0, C4<>;
L_0x5d4a0d1a7b80 .part v0x5d4a0d1724c0_0, 0, 1;
L_0x5d4a0d1a7c50 .functor MUXZ 32, L_0x5d4a0d1a6e50, L_0x5d4a0d1aa450, L_0x5d4a0d1a7b80, C4<>;
L_0x5d4a0d1a7e00 .functor MUXZ 32, L_0x5d4a0d1a7c50, L_0x5d4a0d1a7ae0, L_0x5d4a0d1a7910, C4<>;
S_0x5d4a0d17d3b0 .scope module, "resultmux" "mux4" 13 114, 25 4 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "y";
P_0x5d4a0d17d540 .param/l "WIDTH" 0 25 4, +C4<00000000000000000000000000100000>;
v0x5d4a0d17d740_0 .net *"_ivl_1", 0 0, L_0x5d4a0d1a9f80;  1 drivers
v0x5d4a0d17d840_0 .net *"_ivl_3", 0 0, L_0x5d4a0d1aa020;  1 drivers
v0x5d4a0d17d920_0 .net *"_ivl_4", 31 0, L_0x5d4a0d1aa0c0;  1 drivers
v0x5d4a0d17da10_0 .net *"_ivl_7", 0 0, L_0x5d4a0d1aa1b0;  1 drivers
v0x5d4a0d17daf0_0 .net *"_ivl_8", 31 0, L_0x5d4a0d1aa360;  1 drivers
v0x5d4a0d17dc20_0 .net "d0", 31 0, v0x5d4a0d17a3a0_0;  alias, 1 drivers
v0x5d4a0d17dce0_0 .net "d1", 31 0, v0x5d4a0d17aad0_0;  alias, 1 drivers
v0x5d4a0d17ddb0_0 .net "d2", 31 0, v0x5d4a0d17a7b0_0;  alias, 1 drivers
v0x5d4a0d17de80_0 .net "d3", 31 0, v0x5d4a0d17b320_0;  alias, 1 drivers
v0x5d4a0d17df50_0 .net "sel", 1 0, v0x5d4a0d17ada0_0;  alias, 1 drivers
v0x5d4a0d17e020_0 .net "y", 31 0, L_0x5d4a0d1aa450;  alias, 1 drivers
L_0x5d4a0d1a9f80 .part v0x5d4a0d17ada0_0, 1, 1;
L_0x5d4a0d1aa020 .part v0x5d4a0d17ada0_0, 0, 1;
L_0x5d4a0d1aa0c0 .functor MUXZ 32, v0x5d4a0d17a7b0_0, v0x5d4a0d17b320_0, L_0x5d4a0d1aa020, C4<>;
L_0x5d4a0d1aa1b0 .part v0x5d4a0d17ada0_0, 0, 1;
L_0x5d4a0d1aa360 .functor MUXZ 32, v0x5d4a0d17a3a0_0, v0x5d4a0d17aad0_0, L_0x5d4a0d1aa1b0, C4<>;
L_0x5d4a0d1aa450 .functor MUXZ 32, L_0x5d4a0d1aa360, L_0x5d4a0d1aa0c0, L_0x5d4a0d1a9f80, C4<>;
S_0x5d4a0d17e1c0 .scope module, "rf" "reg_file" 13 66, 26 8 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 5 "rd_addr1";
    .port_info 3 /INPUT 5 "rd_addr2";
    .port_info 4 /INPUT 5 "wr_addr";
    .port_info 5 /INPUT 32 "wr_data";
    .port_info 6 /OUTPUT 32 "rd_data1";
    .port_info 7 /OUTPUT 32 "rd_data2";
P_0x5d4a0d17e3a0 .param/l "DATA_WIDTH" 0 26 8, +C4<00000000000000000000000000100000>;
v0x5d4a0d17e5f0_0 .net *"_ivl_0", 31 0, L_0x5d4a0d1a63c0;  1 drivers
v0x5d4a0d17e6f0_0 .net *"_ivl_10", 6 0, L_0x5d4a0d1a6690;  1 drivers
L_0x7ef2d0c6d210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d17e7d0_0 .net *"_ivl_13", 1 0, L_0x7ef2d0c6d210;  1 drivers
L_0x7ef2d0c6d258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d17e8c0_0 .net/2u *"_ivl_14", 31 0, L_0x7ef2d0c6d258;  1 drivers
v0x5d4a0d17e9a0_0 .net *"_ivl_18", 31 0, L_0x5d4a0d1a6960;  1 drivers
L_0x7ef2d0c6d2a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d17ead0_0 .net *"_ivl_21", 26 0, L_0x7ef2d0c6d2a0;  1 drivers
L_0x7ef2d0c6d2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d17ebb0_0 .net/2u *"_ivl_22", 31 0, L_0x7ef2d0c6d2e8;  1 drivers
v0x5d4a0d17ec90_0 .net *"_ivl_24", 0 0, L_0x5d4a0d1a6a90;  1 drivers
v0x5d4a0d17ed50_0 .net *"_ivl_26", 31 0, L_0x5d4a0d1a6bd0;  1 drivers
v0x5d4a0d17ee30_0 .net *"_ivl_28", 6 0, L_0x5d4a0d1a6cc0;  1 drivers
L_0x7ef2d0c6d180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d17ef10_0 .net *"_ivl_3", 26 0, L_0x7ef2d0c6d180;  1 drivers
L_0x7ef2d0c6d330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d17eff0_0 .net *"_ivl_31", 1 0, L_0x7ef2d0c6d330;  1 drivers
L_0x7ef2d0c6d378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d17f0d0_0 .net/2u *"_ivl_32", 31 0, L_0x7ef2d0c6d378;  1 drivers
L_0x7ef2d0c6d1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d4a0d17f1b0_0 .net/2u *"_ivl_4", 31 0, L_0x7ef2d0c6d1c8;  1 drivers
v0x5d4a0d17f290_0 .net *"_ivl_6", 0 0, L_0x5d4a0d1a64b0;  1 drivers
v0x5d4a0d17f350_0 .net *"_ivl_8", 31 0, L_0x5d4a0d1a65f0;  1 drivers
v0x5d4a0d17f430_0 .net "clk", 0 0, v0x5d4a0d193db0_0;  alias, 1 drivers
v0x5d4a0d17f5e0_0 .net "rd_addr1", 4 0, L_0x5d4a0d1a6ff0;  1 drivers
v0x5d4a0d17f6c0_0 .net "rd_addr2", 4 0, L_0x5d4a0d1a71a0;  1 drivers
v0x5d4a0d17f7a0_0 .net "rd_data1", 31 0, L_0x5d4a0d1a6820;  alias, 1 drivers
v0x5d4a0d17f860_0 .net "rd_data2", 31 0, L_0x5d4a0d1a6e50;  alias, 1 drivers
v0x5d4a0d17f930 .array "reg_file_arr", 31 0, 31 0;
v0x5d4a0d17f9d0_0 .net "wr_addr", 4 0, L_0x5d4a0d1a7240;  1 drivers
v0x5d4a0d17fab0_0 .net "wr_data", 31 0, L_0x5d4a0d1aa450;  alias, 1 drivers
v0x5d4a0d17fb70_0 .net "wr_en", 0 0, v0x5d4a0d17ac30_0;  alias, 1 drivers
L_0x5d4a0d1a63c0 .concat [ 5 27 0 0], L_0x5d4a0d1a6ff0, L_0x7ef2d0c6d180;
L_0x5d4a0d1a64b0 .cmp/ne 32, L_0x5d4a0d1a63c0, L_0x7ef2d0c6d1c8;
L_0x5d4a0d1a65f0 .array/port v0x5d4a0d17f930, L_0x5d4a0d1a6690;
L_0x5d4a0d1a6690 .concat [ 5 2 0 0], L_0x5d4a0d1a6ff0, L_0x7ef2d0c6d210;
L_0x5d4a0d1a6820 .functor MUXZ 32, L_0x7ef2d0c6d258, L_0x5d4a0d1a65f0, L_0x5d4a0d1a64b0, C4<>;
L_0x5d4a0d1a6960 .concat [ 5 27 0 0], L_0x5d4a0d1a71a0, L_0x7ef2d0c6d2a0;
L_0x5d4a0d1a6a90 .cmp/ne 32, L_0x5d4a0d1a6960, L_0x7ef2d0c6d2e8;
L_0x5d4a0d1a6bd0 .array/port v0x5d4a0d17f930, L_0x5d4a0d1a6cc0;
L_0x5d4a0d1a6cc0 .concat [ 5 2 0 0], L_0x5d4a0d1a71a0, L_0x7ef2d0c6d330;
L_0x5d4a0d1a6e50 .functor MUXZ 32, L_0x7ef2d0c6d378, L_0x5d4a0d1a6bd0, L_0x5d4a0d1a6a90, C4<>;
S_0x5d4a0d17fd60 .scope module, "sra" "mux4" 13 88, 25 4 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "y";
P_0x5d4a0d17fef0 .param/l "WIDTH" 0 25 4, +C4<00000000000000000000000000100000>;
v0x5d4a0d180030_0 .net *"_ivl_1", 0 0, L_0x5d4a0d1a81d0;  1 drivers
v0x5d4a0d180130_0 .net *"_ivl_3", 0 0, L_0x5d4a0d1a8270;  1 drivers
v0x5d4a0d180210_0 .net *"_ivl_4", 31 0, L_0x5d4a0d1a8310;  1 drivers
v0x5d4a0d180300_0 .net *"_ivl_7", 0 0, L_0x5d4a0d1a84c0;  1 drivers
v0x5d4a0d1803e0_0 .net *"_ivl_8", 31 0, L_0x5d4a0d1a8590;  1 drivers
v0x5d4a0d180510_0 .net "d0", 31 0, v0x5d4a0d176f60_0;  alias, 1 drivers
v0x5d4a0d1805d0_0 .net "d1", 31 0, v0x5d4a0d178130_0;  alias, 1 drivers
v0x5d4a0d1806c0_0 .net "d2", 31 0, L_0x5d4a0d1aa450;  alias, 1 drivers
v0x5d4a0d180780_0 .net "d3", 31 0, v0x5d4a0d178790_0;  alias, 1 drivers
v0x5d4a0d1808d0_0 .net "sel", 1 0, v0x5d4a0d172920_0;  alias, 1 drivers
v0x5d4a0d180990_0 .net "y", 31 0, L_0x5d4a0d1a8790;  alias, 1 drivers
L_0x5d4a0d1a81d0 .part v0x5d4a0d172920_0, 1, 1;
L_0x5d4a0d1a8270 .part v0x5d4a0d172920_0, 0, 1;
L_0x5d4a0d1a8310 .functor MUXZ 32, L_0x5d4a0d1aa450, v0x5d4a0d178790_0, L_0x5d4a0d1a8270, C4<>;
L_0x5d4a0d1a84c0 .part v0x5d4a0d172920_0, 0, 1;
L_0x5d4a0d1a8590 .functor MUXZ 32, v0x5d4a0d176f60_0, v0x5d4a0d178130_0, L_0x5d4a0d1a84c0, C4<>;
L_0x5d4a0d1a8790 .functor MUXZ 32, L_0x5d4a0d1a8590, L_0x5d4a0d1a8310, L_0x5d4a0d1a81d0, C4<>;
S_0x5d4a0d180b10 .scope module, "srb" "mux4" 13 89, 25 4 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "y";
P_0x5d4a0d180ca0 .param/l "WIDTH" 0 25 4, +C4<00000000000000000000000000100000>;
v0x5d4a0d180ea0_0 .net *"_ivl_1", 0 0, L_0x5d4a0d1a8960;  1 drivers
v0x5d4a0d180fa0_0 .net *"_ivl_3", 0 0, L_0x5d4a0d1a8a00;  1 drivers
v0x5d4a0d181080_0 .net *"_ivl_4", 31 0, L_0x5d4a0d1a8aa0;  1 drivers
v0x5d4a0d181170_0 .net *"_ivl_7", 0 0, L_0x5d4a0d1a8b40;  1 drivers
v0x5d4a0d181250_0 .net *"_ivl_8", 31 0, L_0x5d4a0d1a8be0;  1 drivers
v0x5d4a0d181380_0 .net "d0", 31 0, L_0x5d4a0d1a8020;  alias, 1 drivers
v0x5d4a0d181460_0 .net "d1", 31 0, v0x5d4a0d178130_0;  alias, 1 drivers
v0x5d4a0d181520_0 .net "d2", 31 0, L_0x5d4a0d1aa450;  alias, 1 drivers
v0x5d4a0d1815e0_0 .net "d3", 31 0, v0x5d4a0d178790_0;  alias, 1 drivers
v0x5d4a0d1816a0_0 .net "sel", 1 0, v0x5d4a0d172a00_0;  alias, 1 drivers
v0x5d4a0d181760_0 .net "y", 31 0, L_0x5d4a0d1a8cd0;  alias, 1 drivers
L_0x5d4a0d1a8960 .part v0x5d4a0d172a00_0, 1, 1;
L_0x5d4a0d1a8a00 .part v0x5d4a0d172a00_0, 0, 1;
L_0x5d4a0d1a8aa0 .functor MUXZ 32, L_0x5d4a0d1aa450, v0x5d4a0d178790_0, L_0x5d4a0d1a8a00, C4<>;
L_0x5d4a0d1a8b40 .part v0x5d4a0d172a00_0, 0, 1;
L_0x5d4a0d1a8be0 .functor MUXZ 32, L_0x5d4a0d1a8020, v0x5d4a0d178130_0, L_0x5d4a0d1a8b40, C4<>;
L_0x5d4a0d1a8cd0 .functor MUXZ 32, L_0x5d4a0d1a8be0, L_0x5d4a0d1a8aa0, L_0x5d4a0d1a8960, C4<>;
S_0x5d4a0d181910 .scope module, "srcbmux" "mux2" 13 83, 19 4 0, S_0x5d4a0d16b470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x5d4a0d181aa0 .param/l "WIDTH" 0 19 4, +C4<00000000000000000000000000100000>;
v0x5d4a0d181c30_0 .net "d0", 31 0, v0x5d4a0d177120_0;  alias, 1 drivers
v0x5d4a0d181d60_0 .net "d1", 31 0, v0x5d4a0d176e00_0;  alias, 1 drivers
v0x5d4a0d181e70_0 .net "sel", 0 0, v0x5d4a0d175db0_0;  alias, 1 drivers
v0x5d4a0d181f10_0 .net "y", 31 0, L_0x5d4a0d1a8020;  alias, 1 drivers
L_0x5d4a0d1a8020 .functor MUXZ 32, v0x5d4a0d177120_0, v0x5d4a0d176e00_0, v0x5d4a0d175db0_0, C4<>;
    .scope S_0x5d4a0d0eb560;
T_0 ;
    %wait E_0x5d4a0d007ef0;
    %load/vec4 v0x5d4a0cf64070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %load/vec4 v0x5d4a0cf63e90_0;
    %assign/vec4 v0x5d4a0cf63f90_0, 0;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x5d4a0cf63e90_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5d4a0cf63e90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5d4a0cf63f90_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x5d4a0cf63e90_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5d4a0cf63e90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5d4a0cf63f90_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x5d4a0cf63e90_0;
    %assign/vec4 v0x5d4a0cf63f90_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5d4a0d169510;
T_1 ;
    %wait E_0x5d4a0d168d40;
    %load/vec4 v0x5d4a0d16a310_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/z;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/z;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_1.5, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_1.6, 4;
    %dup/vec4;
    %pushi/vec4 23, 32, 7;
    %cmp/z;
    %jmp/1 T_1.7, 4;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x5d4a0d16a0b0_0, 0, 13;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 4673, 0, 13;
    %store/vec4 v0x5d4a0d16a0b0_0, 0, 13;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 1792, 0, 13;
    %store/vec4 v0x5d4a0d16a0b0_0, 0, 13;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 7200, 3072, 13;
    %store/vec4 v0x5d4a0d16a0b0_0, 0, 13;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 2066, 0, 13;
    %store/vec4 v0x5d4a0d16a0b0_0, 0, 13;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 4640, 0, 13;
    %store/vec4 v0x5d4a0d16a0b0_0, 0, 13;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 7304, 0, 13;
    %store/vec4 v0x5d4a0d16a0b0_0, 0, 13;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 4740, 0, 13;
    %store/vec4 v0x5d4a0d16a0b0_0, 0, 13;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 7920, 3632, 13;
    %store/vec4 v0x5d4a0d16a0b0_0, 0, 13;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5d4a0d168b60;
T_2 ;
    %wait E_0x5d4a0d168e20;
    %load/vec4 v0x5d4a0d168fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %load/vec4 v0x5d4a0d169090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x5d4a0d168eb0_0, 0, 3;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d4a0d168eb0_0, 0, 3;
    %load/vec4 v0x5d4a0d169180_0;
    %load/vec4 v0x5d4a0d169240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d4a0d169350_0, 0, 1;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d169350_0, 0, 1;
T_2.15 ;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5d4a0d168eb0_0, 0, 3;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5d4a0d168eb0_0, 0, 3;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d4a0d168eb0_0, 0, 3;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5d4a0d168eb0_0, 0, 3;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5d4a0d168eb0_0, 0, 3;
    %load/vec4 v0x5d4a0d169180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d169350_0, 0, 1;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d4a0d169350_0, 0, 1;
T_2.17 ;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5d4a0d168eb0_0, 0, 3;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5d4a0d168eb0_0, 0, 3;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d4a0d168eb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d169350_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x5d4a0d169090_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d4a0d168eb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d4a0d169350_0, 0, 1;
    %jmp T_2.21;
T_2.18 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d4a0d168eb0_0, 0, 3;
    %jmp T_2.21;
T_2.19 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d4a0d168eb0_0, 0, 3;
    %jmp T_2.21;
T_2.21 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5d4a0d174d40;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d175300_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x5d4a0d174d40;
T_4 ;
    %wait E_0x5d4a0d163820;
    %load/vec4 v0x5d4a0d1753f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d4a0d175300_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5d4a0d175160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5d4a0d175200_0;
    %assign/vec4 v0x5d4a0d175300_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5d4a0d179410;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d1795f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d1797e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d179980_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x5d4a0d179410;
T_6 ;
    %wait E_0x5d4a0d163820;
    %load/vec4 v0x5d4a0d179c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d1795f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d1797e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d179980_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5d4a0d179cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5d4a0d179720_0;
    %assign/vec4 v0x5d4a0d1795f0_0, 0;
    %load/vec4 v0x5d4a0d1798e0_0;
    %assign/vec4 v0x5d4a0d1797e0_0, 0;
    %load/vec4 v0x5d4a0d179a70_0;
    %assign/vec4 v0x5d4a0d179980_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5d4a0d17e1c0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d4a0d17f930, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x5d4a0d17e1c0;
T_8 ;
    %wait E_0x5d4a0d163820;
    %load/vec4 v0x5d4a0d17fb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5d4a0d17fab0_0;
    %load/vec4 v0x5d4a0d17f9d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d4a0d17f930, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5d4a0d16d9a0;
T_9 ;
    %wait E_0x5d4a0d16dbf0;
    %load/vec4 v0x5d4a0d16dd70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5d4a0d16dc70_0, 0, 32;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x5d4a0d16de80_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5d4a0d16de80_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d4a0d16dc70_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x5d4a0d16de80_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5d4a0d16de80_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d4a0d16de80_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d4a0d16dc70_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x5d4a0d16de80_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5d4a0d16de80_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d4a0d16de80_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d4a0d16de80_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d16dc70_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x5d4a0d16de80_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x5d4a0d16de80_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d4a0d16de80_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d4a0d16de80_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d16dc70_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5d4a0d1755a0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d1768c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d1760f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d1766d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d176f60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d177120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d176e00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d175db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d177710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d176a90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d4a0d175c00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d4a0d176c60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d175f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d1763c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d176230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d177560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d176550_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x5d4a0d1755a0;
T_11 ;
    %wait E_0x5d4a0d163820;
    %load/vec4 v0x5d4a0d1772f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d1768c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d1760f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d1766d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d176f60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d177120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d176e00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d175db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d177710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d176a90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d4a0d175c00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d4a0d176c60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d175f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d1763c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d176230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d177560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d176550_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5d4a0d1773b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5d4a0d176030_0;
    %assign/vec4 v0x5d4a0d1760f0_0, 0;
    %load/vec4 v0x5d4a0d1767e0_0;
    %assign/vec4 v0x5d4a0d1768c0_0, 0;
    %load/vec4 v0x5d4a0d1765f0_0;
    %assign/vec4 v0x5d4a0d1766d0_0, 0;
    %load/vec4 v0x5d4a0d176ea0_0;
    %assign/vec4 v0x5d4a0d176f60_0, 0;
    %load/vec4 v0x5d4a0d177040_0;
    %assign/vec4 v0x5d4a0d177120_0, 0;
    %load/vec4 v0x5d4a0d176d40_0;
    %assign/vec4 v0x5d4a0d176e00_0, 0;
    %load/vec4 v0x5d4a0d175cc0_0;
    %assign/vec4 v0x5d4a0d175db0_0, 0;
    %load/vec4 v0x5d4a0d177620_0;
    %assign/vec4 v0x5d4a0d177710_0, 0;
    %load/vec4 v0x5d4a0d1769a0_0;
    %assign/vec4 v0x5d4a0d176a90_0, 0;
    %load/vec4 v0x5d4a0d175ad0_0;
    %assign/vec4 v0x5d4a0d175c00_0, 0;
    %load/vec4 v0x5d4a0d176b50_0;
    %assign/vec4 v0x5d4a0d176c60_0, 0;
    %load/vec4 v0x5d4a0d175e50_0;
    %assign/vec4 v0x5d4a0d175f90_0, 0;
    %load/vec4 v0x5d4a0d1762d0_0;
    %assign/vec4 v0x5d4a0d1763c0_0, 0;
    %load/vec4 v0x5d4a0d176190_0;
    %assign/vec4 v0x5d4a0d176230_0, 0;
    %load/vec4 v0x5d4a0d177470_0;
    %assign/vec4 v0x5d4a0d177560_0, 0;
    %load/vec4 v0x5d4a0d176460_0;
    %assign/vec4 v0x5d4a0d176550_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5d4a0d16bd50;
T_12 ;
    %wait E_0x5d4a0d16c170;
    %load/vec4 v0x5d4a0d16c6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d4a0d16c7a0_0, 0;
    %jmp T_12.9;
T_12.0 ;
    %load/vec4 v0x5d4a0d16c960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v0x5d4a0d16c590_0;
    %load/vec4 v0x5d4a0d16c880_0;
    %sub;
    %assign/vec4 v0x5d4a0d16c7a0_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x5d4a0d16c590_0;
    %load/vec4 v0x5d4a0d16c880_0;
    %add;
    %assign/vec4 v0x5d4a0d16c7a0_0, 0;
T_12.11 ;
    %jmp T_12.9;
T_12.1 ;
    %load/vec4 v0x5d4a0d16c590_0;
    %ix/getv 4, v0x5d4a0d16c880_0;
    %shiftl 4;
    %assign/vec4 v0x5d4a0d16c7a0_0, 0;
    %jmp T_12.9;
T_12.2 ;
    %load/vec4 v0x5d4a0d16c590_0;
    %load/vec4 v0x5d4a0d16c880_0;
    %and;
    %assign/vec4 v0x5d4a0d16c7a0_0, 0;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v0x5d4a0d16c590_0;
    %load/vec4 v0x5d4a0d16c880_0;
    %or;
    %assign/vec4 v0x5d4a0d16c7a0_0, 0;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v0x5d4a0d16c590_0;
    %load/vec4 v0x5d4a0d16c880_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.13, 8;
T_12.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.13, 8;
 ; End of false expr.
    %blend;
T_12.13;
    %assign/vec4 v0x5d4a0d16c7a0_0, 0;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v0x5d4a0d16c590_0;
    %load/vec4 v0x5d4a0d16c880_0;
    %xor;
    %assign/vec4 v0x5d4a0d16c7a0_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v0x5d4a0d16c960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v0x5d4a0d16c590_0;
    %ix/getv 4, v0x5d4a0d16c880_0;
    %shiftr 4;
    %assign/vec4 v0x5d4a0d16c7a0_0, 0;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0x5d4a0d16c590_0;
    %ix/getv 4, v0x5d4a0d16c880_0;
    %shiftr/s 4;
    %assign/vec4 v0x5d4a0d16c7a0_0, 0;
T_12.15 ;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v0x5d4a0d16c590_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5d4a0d16c880_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.16, 4;
    %load/vec4 v0x5d4a0d16c590_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.19, 8;
T_12.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.19, 8;
 ; End of false expr.
    %blend;
T_12.19;
    %assign/vec4 v0x5d4a0d16c7a0_0, 0;
    %jmp T_12.17;
T_12.16 ;
    %load/vec4 v0x5d4a0d16c590_0;
    %load/vec4 v0x5d4a0d16c880_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.21, 8;
T_12.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.21, 8;
 ; End of false expr.
    %blend;
T_12.21;
    %assign/vec4 v0x5d4a0d16c7a0_0, 0;
T_12.17 ;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5d4a0d16d260;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d16d650_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x5d4a0d16d260;
T_14 ;
    %wait E_0x5d4a0d16c090;
    %load/vec4 v0x5d4a0d16d7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d16d650_0, 0, 1;
    %jmp T_14.7;
T_14.0 ;
    %load/vec4 v0x5d4a0d16d720_0;
    %store/vec4 v0x5d4a0d16d650_0, 0, 1;
    %jmp T_14.7;
T_14.1 ;
    %load/vec4 v0x5d4a0d16d720_0;
    %nor/r;
    %store/vec4 v0x5d4a0d16d650_0, 0, 1;
    %jmp T_14.7;
T_14.2 ;
    %load/vec4 v0x5d4a0d16d590_0;
    %store/vec4 v0x5d4a0d16d650_0, 0, 1;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v0x5d4a0d16d590_0;
    %nor/r;
    %store/vec4 v0x5d4a0d16d650_0, 0, 1;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v0x5d4a0d16d4d0_0;
    %store/vec4 v0x5d4a0d16d650_0, 0, 1;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v0x5d4a0d16d4d0_0;
    %nor/r;
    %store/vec4 v0x5d4a0d16d650_0, 0, 1;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5d4a0d177bf0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d178790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d178130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d178300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d1785f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d178b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d178f30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d1788f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d4a0d178a30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d179090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d1784b0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5d4a0d177bf0;
T_16 ;
    %wait E_0x5d4a0d163820;
    %load/vec4 v0x5d4a0d178cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d178790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d178130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d178300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d1785f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d178b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d178f30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d1788f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d4a0d178a30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d179090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d1784b0_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5d4a0d178db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5d4a0d1786d0_0;
    %assign/vec4 v0x5d4a0d178790_0, 0;
    %load/vec4 v0x5d4a0d178000_0;
    %assign/vec4 v0x5d4a0d178130_0, 0;
    %load/vec4 v0x5d4a0d178210_0;
    %assign/vec4 v0x5d4a0d178300_0, 0;
    %load/vec4 v0x5d4a0d178550_0;
    %assign/vec4 v0x5d4a0d1785f0_0, 0;
    %load/vec4 v0x5d4a0d178ad0_0;
    %assign/vec4 v0x5d4a0d178b90_0, 0;
    %load/vec4 v0x5d4a0d178e70_0;
    %assign/vec4 v0x5d4a0d178f30_0, 0;
    %load/vec4 v0x5d4a0d178850_0;
    %assign/vec4 v0x5d4a0d1788f0_0, 0;
    %load/vec4 v0x5d4a0d178990_0;
    %assign/vec4 v0x5d4a0d178a30_0, 0;
    %load/vec4 v0x5d4a0d178ff0_0;
    %assign/vec4 v0x5d4a0d179090_0, 0;
    %load/vec4 v0x5d4a0d1783c0_0;
    %assign/vec4 v0x5d4a0d1784b0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5d4a0d179f30;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d17a7b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d17af50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d17a3a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d17a530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d17a870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d17aad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d17b320_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d17ac30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d4a0d17ada0_0, 0, 2;
    %end;
    .thread T_17;
    .scope S_0x5d4a0d179f30;
T_18 ;
    %wait E_0x5d4a0d163820;
    %load/vec4 v0x5d4a0d17b0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d17a7b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d17af50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d17a3a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d17a530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d17a870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d17aad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d17b320_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d17ac30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d4a0d17ada0_0, 0, 2;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5d4a0d17b170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5d4a0d17a6e0_0;
    %assign/vec4 v0x5d4a0d17a7b0_0, 0;
    %load/vec4 v0x5d4a0d17ae60_0;
    %assign/vec4 v0x5d4a0d17af50_0, 0;
    %load/vec4 v0x5d4a0d17a2c0_0;
    %assign/vec4 v0x5d4a0d17a3a0_0, 0;
    %load/vec4 v0x5d4a0d17a460_0;
    %assign/vec4 v0x5d4a0d17a530_0, 0;
    %load/vec4 v0x5d4a0d17a5f0_0;
    %assign/vec4 v0x5d4a0d17a870_0, 0;
    %load/vec4 v0x5d4a0d17a950_0;
    %assign/vec4 v0x5d4a0d17aad0_0, 0;
    %load/vec4 v0x5d4a0d17b230_0;
    %assign/vec4 v0x5d4a0d17b320_0, 0;
    %load/vec4 v0x5d4a0d17ab90_0;
    %assign/vec4 v0x5d4a0d17ac30_0, 0;
    %load/vec4 v0x5d4a0d17acd0_0;
    %assign/vec4 v0x5d4a0d17ada0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5d4a0d16dfc0;
T_19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d4a0d172920_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d4a0d172a00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d4a0d1723e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d4a0d1724c0_0, 0, 2;
    %end;
    .thread T_19;
    .scope S_0x5d4a0d16dfc0;
T_20 ;
    %wait E_0x5d4a0d16e1f0;
    %load/vec4 v0x5d4a0d16e640_0;
    %load/vec4 v0x5d4a0d171960_0;
    %and;
    %load/vec4 v0x5d4a0d1718a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x5d4a0d171420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5d4a0d172920_0, 0, 2;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5d4a0d172920_0, 0, 2;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5d4a0d16e750_0;
    %load/vec4 v0x5d4a0d171a20_0;
    %and;
    %load/vec4 v0x5d4a0d1718a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x5d4a0d1714e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5d4a0d172920_0, 0, 2;
    %jmp T_20.7;
T_20.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5d4a0d172920_0, 0, 2;
T_20.7 ;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d4a0d172920_0, 0, 2;
T_20.5 ;
T_20.1 ;
    %load/vec4 v0x5d4a0d16e750_0;
    %load/vec4 v0x5d4a0d1717e0_0;
    %and;
    %load/vec4 v0x5d4a0d171720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %load/vec4 v0x5d4a0d1714e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5d4a0d1723e0_0, 0, 2;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5d4a0d1723e0_0, 0, 2;
T_20.11 ;
    %jmp T_20.9;
T_20.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d4a0d1723e0_0, 0, 2;
T_20.9 ;
    %load/vec4 v0x5d4a0d16e640_0;
    %load/vec4 v0x5d4a0d171d20_0;
    %and;
    %load/vec4 v0x5d4a0d171c60_0;
    %and;
    %load/vec4 v0x5d4a0d171660_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.12, 8;
    %load/vec4 v0x5d4a0d171420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5d4a0d172a00_0, 0, 2;
    %jmp T_20.15;
T_20.14 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5d4a0d172a00_0, 0, 2;
T_20.15 ;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v0x5d4a0d16e750_0;
    %load/vec4 v0x5d4a0d171de0_0;
    %and;
    %load/vec4 v0x5d4a0d171c60_0;
    %and;
    %load/vec4 v0x5d4a0d171660_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.16, 8;
    %load/vec4 v0x5d4a0d1714e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.18, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5d4a0d172a00_0, 0, 2;
    %jmp T_20.19;
T_20.18 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5d4a0d172a00_0, 0, 2;
T_20.19 ;
    %jmp T_20.17;
T_20.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d4a0d172a00_0, 0, 2;
T_20.17 ;
T_20.13 ;
    %load/vec4 v0x5d4a0d16e750_0;
    %load/vec4 v0x5d4a0d171ba0_0;
    %and;
    %load/vec4 v0x5d4a0d171ae0_0;
    %and;
    %load/vec4 v0x5d4a0d1715a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.20, 8;
    %load/vec4 v0x5d4a0d1714e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5d4a0d1724c0_0, 0, 2;
    %jmp T_20.23;
T_20.22 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5d4a0d1724c0_0, 0, 2;
T_20.23 ;
    %jmp T_20.21;
T_20.20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d4a0d1724c0_0, 0, 2;
T_20.21 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5d4a0d167890;
T_21 ;
    %vpi_call 8 13 "$readmemh", "rv32i_test.hex", v0x5d4a0d1680a0 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x5d4a0d050820;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d1672b0_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x5d4a0d1672b0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5d4a0d1672b0_0;
    %store/vec4a v0x5d4a0d164ad0, 4, 0;
    %load/vec4 v0x5d4a0d1672b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1672b0_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %end;
    .thread T_22;
    .scope S_0x5d4a0d050820;
T_23 ;
    %wait E_0x5d4a0d163820;
    %load/vec4 v0x5d4a0d167710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x5d4a0d1671d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x5d4a0d1648e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %jmp T_23.10;
T_23.6 ;
    %load/vec4 v0x5d4a0d167630_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5d4a0d167470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d4a0d164ad0, 0, 4;
    %jmp T_23.10;
T_23.7 ;
    %load/vec4 v0x5d4a0d167630_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5d4a0d167470_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d4a0d164ad0, 4, 5;
    %jmp T_23.10;
T_23.8 ;
    %load/vec4 v0x5d4a0d167630_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5d4a0d167470_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d4a0d164ad0, 4, 5;
    %jmp T_23.10;
T_23.9 ;
    %load/vec4 v0x5d4a0d167630_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5d4a0d167470_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d4a0d164ad0, 4, 5;
    %jmp T_23.10;
T_23.10 ;
    %pop/vec4 1;
    %jmp T_23.5;
T_23.3 ;
    %load/vec4 v0x5d4a0d1648e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %jmp T_23.13;
T_23.11 ;
    %load/vec4 v0x5d4a0d167630_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x5d4a0d167470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d4a0d164ad0, 0, 4;
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v0x5d4a0d167630_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x5d4a0d167470_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d4a0d164ad0, 4, 5;
    %jmp T_23.13;
T_23.13 ;
    %pop/vec4 1;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x5d4a0d167630_0;
    %ix/getv 3, v0x5d4a0d167470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d4a0d164ad0, 0, 4;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5d4a0d050820;
T_24 ;
    %wait E_0x5d4a0d1637e0;
    %load/vec4 v0x5d4a0d1671d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v0x5d4a0d1648e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.12;
T_24.7 ;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.12;
T_24.8 ;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 1, 15, 5;
    %replicate 24;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.12;
T_24.9 ;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 1, 23, 6;
    %replicate 24;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.12;
T_24.10 ;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 1, 31, 6;
    %replicate 24;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.12;
T_24.12 ;
    %pop/vec4 1;
    %jmp T_24.6;
T_24.1 ;
    %load/vec4 v0x5d4a0d1648e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.14, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.16;
T_24.13 ;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.16;
T_24.14 ;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 1, 31, 6;
    %replicate 16;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.16;
T_24.16 ;
    %pop/vec4 1;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v0x5d4a0d1648e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.20, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.22;
T_24.17 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.22;
T_24.18 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.22;
T_24.19 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.22;
T_24.20 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.22;
T_24.22 ;
    %pop/vec4 1;
    %jmp T_24.6;
T_24.3 ;
    %load/vec4 v0x5d4a0d1648e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.24, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.26;
T_24.23 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.26;
T_24.24 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.26;
T_24.26 ;
    %pop/vec4 1;
    %jmp T_24.6;
T_24.4 ;
    %ix/getv 4, v0x5d4a0d167470_0;
    %load/vec4a v0x5d4a0d164ad0, 4;
    %store/vec4 v0x5d4a0d167390_0, 0, 32;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5d4a0d100650;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d194010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d193f30_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0x5d4a0d100650;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d4a0d193db0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d4a0d193db0_0, 0;
    %delay 5, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5d4a0d100650;
T_27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d4a0d194410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d191db0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d191cf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d4a0d191e50_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d4a0d194410_0, 0, 1;
    %vpi_call 5 105 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 5 106 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5d4a0d050620 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x5d4a0d100650;
T_28 ;
    %wait E_0x5d4a0d008150;
    %load/vec4 v0x5d4a0d192da0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 32;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 32;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 32;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 32;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 32;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 32;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 32;
    %cmp/u;
    %jmp/1 T_28.11, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 32;
    %cmp/u;
    %jmp/1 T_28.12, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 32;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 32;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 32;
    %cmp/u;
    %jmp/1 T_28.15, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 32;
    %cmp/u;
    %jmp/1 T_28.16, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 32;
    %cmp/u;
    %jmp/1 T_28.17, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 32;
    %cmp/u;
    %jmp/1 T_28.18, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 32;
    %cmp/u;
    %jmp/1 T_28.19, 6;
    %dup/vec4;
    %pushi/vec4 92, 0, 32;
    %cmp/u;
    %jmp/1 T_28.20, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 32;
    %cmp/u;
    %jmp/1 T_28.21, 6;
    %dup/vec4;
    %pushi/vec4 100, 0, 32;
    %cmp/u;
    %jmp/1 T_28.22, 6;
    %dup/vec4;
    %pushi/vec4 104, 0, 32;
    %cmp/u;
    %jmp/1 T_28.23, 6;
    %dup/vec4;
    %pushi/vec4 108, 0, 32;
    %cmp/u;
    %jmp/1 T_28.24, 6;
    %dup/vec4;
    %pushi/vec4 112, 0, 32;
    %cmp/u;
    %jmp/1 T_28.25, 6;
    %dup/vec4;
    %pushi/vec4 116, 0, 32;
    %cmp/u;
    %jmp/1 T_28.26, 6;
    %dup/vec4;
    %pushi/vec4 120, 0, 32;
    %cmp/u;
    %jmp/1 T_28.27, 6;
    %dup/vec4;
    %pushi/vec4 124, 0, 32;
    %cmp/u;
    %jmp/1 T_28.28, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 32;
    %cmp/u;
    %jmp/1 T_28.29, 6;
    %dup/vec4;
    %pushi/vec4 144, 0, 32;
    %cmp/u;
    %jmp/1 T_28.30, 6;
    %dup/vec4;
    %pushi/vec4 156, 0, 32;
    %cmp/u;
    %jmp/1 T_28.31, 6;
    %dup/vec4;
    %pushi/vec4 172, 0, 32;
    %cmp/u;
    %jmp/1 T_28.32, 6;
    %dup/vec4;
    %pushi/vec4 184, 0, 32;
    %cmp/u;
    %jmp/1 T_28.33, 6;
    %dup/vec4;
    %pushi/vec4 200, 0, 32;
    %cmp/u;
    %jmp/1 T_28.34, 6;
    %dup/vec4;
    %pushi/vec4 212, 0, 32;
    %cmp/u;
    %jmp/1 T_28.35, 6;
    %dup/vec4;
    %pushi/vec4 228, 0, 32;
    %cmp/u;
    %jmp/1 T_28.36, 6;
    %dup/vec4;
    %pushi/vec4 240, 0, 32;
    %cmp/u;
    %jmp/1 T_28.37, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_28.38, 6;
    %dup/vec4;
    %pushi/vec4 268, 0, 32;
    %cmp/u;
    %jmp/1 T_28.39, 6;
    %dup/vec4;
    %pushi/vec4 284, 0, 32;
    %cmp/u;
    %jmp/1 T_28.40, 6;
    %dup/vec4;
    %pushi/vec4 296, 0, 32;
    %cmp/u;
    %jmp/1 T_28.41, 6;
    %dup/vec4;
    %pushi/vec4 308, 0, 32;
    %cmp/u;
    %jmp/1 T_28.42, 6;
    %dup/vec4;
    %pushi/vec4 312, 0, 32;
    %cmp/u;
    %jmp/1 T_28.43, 6;
    %jmp T_28.44;
T_28.0 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 4294967293, 0, 32;
    %jmp/0xz  T_28.45, 6;
    %vpi_call 5 113 "$display", "1. addi implementation is correct for x0 " {0 0 0};
    %jmp T_28.46;
T_28.45 ;
    %vpi_call 5 115 "$display", "1. addi implementation for x0 is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.46 ;
    %jmp T_28.44;
T_28.1 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_28.47, 6;
    %vpi_call 5 122 "$display", "2. addi implementation is correct " {0 0 0};
    %jmp T_28.48;
T_28.47 ;
    %vpi_call 5 124 "$display", "2. addi implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.48 ;
    %jmp T_28.44;
T_28.2 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_28.49, 6;
    %vpi_call 5 131 "$display", "3. slli implementation is correct " {0 0 0};
    %jmp T_28.50;
T_28.49 ;
    %vpi_call 5 133 "$display", "3. slli implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.50 ;
    %jmp T_28.44;
T_28.3 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.51, 6;
    %vpi_call 5 140 "$display", "4. slti implementation is correct " {0 0 0};
    %jmp T_28.52;
T_28.51 ;
    %vpi_call 5 142 "$display", "4. slti implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.52 ;
    %jmp T_28.44;
T_28.4 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.53, 6;
    %vpi_call 5 149 "$display", "5. sltiu implementation is correct " {0 0 0};
    %jmp T_28.54;
T_28.53 ;
    %vpi_call 5 151 "$display", "5. sltiu implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.54 ;
    %jmp T_28.44;
T_28.5 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_28.55, 6;
    %vpi_call 5 158 "$display", "6. xori implementation is correct " {0 0 0};
    %jmp T_28.56;
T_28.55 ;
    %vpi_call 5 160 "$display", "6. xori implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.56 ;
    %jmp T_28.44;
T_28.6 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 536870911, 0, 32;
    %jmp/0xz  T_28.57, 6;
    %vpi_call 5 167 "$display", "7. srli implementation is correct " {0 0 0};
    %jmp T_28.58;
T_28.57 ;
    %vpi_call 5 169 "$display", "7. srli implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.58 ;
    %jmp T_28.44;
T_28.7 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_28.59, 6;
    %vpi_call 5 176 "$display", "8. srai implementation is correct " {0 0 0};
    %jmp T_28.60;
T_28.59 ;
    %vpi_call 5 178 "$display", "8. srai implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.60 ;
    %jmp T_28.44;
T_28.8 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_28.61, 6;
    %vpi_call 5 185 "$display", "9. ori implementation is correct " {0 0 0};
    %jmp T_28.62;
T_28.61 ;
    %vpi_call 5 187 "$display", "9. ori implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.62 ;
    %jmp T_28.44;
T_28.9 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.63, 6;
    %vpi_call 5 194 "$display", "10. andi implementation is correct" {0 0 0};
    %jmp T_28.64;
T_28.63 ;
    %vpi_call 5 196 "$display", "10. andi implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.64 ;
    %jmp T_28.44;
T_28.10 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_28.65, 6;
    %vpi_call 5 203 "$display", "11. add implementation is correct " {0 0 0};
    %jmp T_28.66;
T_28.65 ;
    %vpi_call 5 205 "$display", "11. add implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.66 ;
    %jmp T_28.44;
T_28.11 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_28.67, 6;
    %vpi_call 5 212 "$display", "12. sub implementation is correct " {0 0 0};
    %jmp T_28.68;
T_28.67 ;
    %vpi_call 5 214 "$display", "12. sub implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.68 ;
    %jmp T_28.44;
T_28.12 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_28.69, 6;
    %vpi_call 5 222 "$display", "13. sll implementation is correct " {0 0 0};
    %jmp T_28.70;
T_28.69 ;
    %vpi_call 5 224 "$display", "13. sll implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.70 ;
    %jmp T_28.44;
T_28.13 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.71, 6;
    %vpi_call 5 231 "$display", "14. slt implementation is correct " {0 0 0};
    %jmp T_28.72;
T_28.71 ;
    %vpi_call 5 233 "$display", "14. slt implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.72 ;
    %jmp T_28.44;
T_28.14 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.73, 6;
    %vpi_call 5 240 "$display", "15. sltu implementation is correct " {0 0 0};
    %jmp T_28.74;
T_28.73 ;
    %vpi_call 5 242 "$display", "15. sltu implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.74 ;
    %jmp T_28.44;
T_28.15 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_28.75, 6;
    %vpi_call 5 249 "$display", "16. xor implementation is correct " {0 0 0};
    %jmp T_28.76;
T_28.75 ;
    %vpi_call 5 251 "$display", "16. xor implementation is incorrect" {0 0 0};
T_28.76 ;
    %jmp T_28.44;
T_28.16 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_28.77, 6;
    %vpi_call 5 257 "$display", "17. srl implementation is correct " {0 0 0};
    %jmp T_28.78;
T_28.77 ;
    %vpi_call 5 259 "$display", "17. srl implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.78 ;
    %jmp T_28.44;
T_28.17 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_28.79, 6;
    %vpi_call 5 266 "$display", "18. sra implementation is correct " {0 0 0};
    %jmp T_28.80;
T_28.79 ;
    %vpi_call 5 268 "$display", "18. sra implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.80 ;
    %jmp T_28.44;
T_28.18 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_28.81, 6;
    %vpi_call 5 275 "$display", "19. or implementation is correct " {0 0 0};
    %jmp T_28.82;
T_28.81 ;
    %vpi_call 5 277 "$display", "19. or implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.82 ;
    %jmp T_28.44;
T_28.19 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.83, 6;
    %vpi_call 5 284 "$display", "20. and implementation is correct " {0 0 0};
    %jmp T_28.84;
T_28.83 ;
    %vpi_call 5 286 "$display", "20. and implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.84 ;
    %jmp T_28.44;
T_28.20 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 33554432, 0, 32;
    %jmp/0xz  T_28.85, 6;
    %vpi_call 5 293 "$display", "21. lui implementation is correct " {0 0 0};
    %jmp T_28.86;
T_28.85 ;
    %vpi_call 5 295 "$display", "21. lui implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.86 ;
    %jmp T_28.44;
T_28.21 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 33554528, 0, 32;
    %jmp/0xz  T_28.87, 6;
    %vpi_call 5 302 "$display", "22. auipc implementation is correct " {0 0 0};
    %jmp T_28.88;
T_28.87 ;
    %vpi_call 5 304 "$display", "22. auipc implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.88 ;
    %jmp T_28.44;
T_28.22 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d192400_0;
    %load/vec4 v0x5d4a0d194410_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.89, 8;
    %load/vec4 v0x5d4a0d193250_0;
    %pushi/vec4 33, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5d4a0d193bc0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.91, 8;
    %vpi_call 5 313 "$display", "23. sb implementation is correct" {0 0 0};
    %jmp T_28.92;
T_28.91 ;
    %vpi_call 5 315 "$display", "23. sb implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.92 ;
T_28.89 ;
    %jmp T_28.44;
T_28.23 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d192400_0;
    %load/vec4 v0x5d4a0d194410_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.93, 8;
    %load/vec4 v0x5d4a0d193250_0;
    %pushi/vec4 38, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5d4a0d193bc0_0;
    %pushi/vec4 4294967293, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.95, 8;
    %vpi_call 5 325 "$display", "24. sh implementation is correct" {0 0 0};
    %jmp T_28.96;
T_28.95 ;
    %vpi_call 5 327 "$display", "24. sh implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.96 ;
T_28.93 ;
    %jmp T_28.44;
T_28.24 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5d4a0d193bc0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.97, 8;
    %vpi_call 5 336 "$display", "25. sw implementation is correct" {0 0 0};
    %jmp T_28.98;
T_28.97 ;
    %vpi_call 5 338 "$display", "25. sw implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.98 ;
    %jmp T_28.44;
T_28.25 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d191ba0_0;
    %pushi/vec4 33, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5d4a0d193250_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.99, 8;
    %vpi_call 5 345 "$display", "26. lb implementation is correct" {0 0 0};
    %jmp T_28.100;
T_28.99 ;
    %vpi_call 5 347 "$display", "26. lb implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.100 ;
    %jmp T_28.44;
T_28.26 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d191ba0_0;
    %pushi/vec4 38, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5d4a0d193250_0;
    %pushi/vec4 4294967293, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.101, 8;
    %vpi_call 5 354 "$display", "27. lh implementation is correct" {0 0 0};
    %jmp T_28.102;
T_28.101 ;
    %vpi_call 5 356 "$display", "27. lh implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.102 ;
    %jmp T_28.44;
T_28.27 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d191ba0_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5d4a0d193250_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.103, 8;
    %vpi_call 5 363 "$display", "28. lw implementation is correct" {0 0 0};
    %jmp T_28.104;
T_28.103 ;
    %vpi_call 5 365 "$display", "28. lw implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.104 ;
    %jmp T_28.44;
T_28.28 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d191ba0_0;
    %pushi/vec4 33, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5d4a0d193250_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.105, 8;
    %vpi_call 5 372 "$display", "29. lbu implementation is correct" {0 0 0};
    %jmp T_28.106;
T_28.105 ;
    %vpi_call 5 374 "$display", "29. lbu implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.106 ;
    %jmp T_28.44;
T_28.29 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d191ba0_0;
    %pushi/vec4 38, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5d4a0d193250_0;
    %pushi/vec4 65533, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.107, 8;
    %vpi_call 5 381 "$display", "30. lhu implementation is correct" {0 0 0};
    %jmp T_28.108;
T_28.107 ;
    %vpi_call 5 383 "$display", "30. lhu implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.108 ;
    %jmp T_28.44;
T_28.30 ;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.109, 5;
    %vpi_call 5 389 "$display", "31. blt is executing" {0 0 0};
    %jmp T_28.110;
T_28.109 ;
    %vpi_call 5 391 "$display", "blt struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5d4a0d193f30_0, 0, 32;
    %vpi_call 5 393 "$finish" {0 0 0};
T_28.110 ;
    %jmp T_28.44;
T_28.31 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_28.111, 6;
    %vpi_call 5 399 "$display", "31. blt implementation is correct " {0 0 0};
    %jmp T_28.112;
T_28.111 ;
    %vpi_call 5 401 "$display", "31. blt implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.112 ;
    %jmp T_28.44;
T_28.32 ;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/u 11, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.113, 5;
    %vpi_call 5 407 "$display", "32. bge is executing" {0 0 0};
    %jmp T_28.114;
T_28.113 ;
    %vpi_call 5 409 "$display", "bge struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5d4a0d193f30_0, 0, 32;
    %vpi_call 5 411 "$finish" {0 0 0};
T_28.114 ;
    %jmp T_28.44;
T_28.33 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 4294967290, 0, 32;
    %jmp/0xz  T_28.115, 6;
    %vpi_call 5 417 "$display", "32. bge implementation is correct" {0 0 0};
    %jmp T_28.116;
T_28.115 ;
    %vpi_call 5 419 "$display", "32. bge implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.116 ;
    %jmp T_28.44;
T_28.34 ;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.117, 5;
    %vpi_call 5 425 "$display", "33. bltu is executing" {0 0 0};
    %jmp T_28.118;
T_28.117 ;
    %vpi_call 5 427 "$display", "bltu struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5d4a0d193f30_0, 0, 32;
    %vpi_call 5 429 "$finish" {0 0 0};
T_28.118 ;
    %jmp T_28.44;
T_28.35 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_28.119, 6;
    %vpi_call 5 435 "$display", "33. bltu implementation is correct " {0 0 0};
    %jmp T_28.120;
T_28.119 ;
    %vpi_call 5 437 "$display", "33. bltu implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.120 ;
    %jmp T_28.44;
T_28.36 ;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.121, 5;
    %vpi_call 5 443 "$display", "34. bgeu is executing" {0 0 0};
    %jmp T_28.122;
T_28.121 ;
    %vpi_call 5 445 "$display", "bgeu struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5d4a0d193f30_0, 0, 32;
    %vpi_call 5 447 "$finish" {0 0 0};
T_28.122 ;
    %jmp T_28.44;
T_28.37 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.123, 6;
    %vpi_call 5 453 "$display", "34. bgeu implementation is correct " {0 0 0};
    %jmp T_28.124;
T_28.123 ;
    %vpi_call 5 455 "$display", "34. bgeu implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.124 ;
    %jmp T_28.44;
T_28.38 ;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.125, 5;
    %vpi_call 5 461 "$display", "35. bne is executing" {0 0 0};
    %jmp T_28.126;
T_28.125 ;
    %vpi_call 5 463 "$display", "bne struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5d4a0d193f30_0, 0, 32;
    %vpi_call 5 465 "$finish" {0 0 0};
T_28.126 ;
    %jmp T_28.44;
T_28.39 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_28.127, 6;
    %vpi_call 5 471 "$display", "35. bne implementation is correct " {0 0 0};
    %jmp T_28.128;
T_28.127 ;
    %vpi_call 5 473 "$display", "35. bne implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.128 ;
    %jmp T_28.44;
T_28.40 ;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.129, 5;
    %vpi_call 5 479 "$display", "36. beq is executing" {0 0 0};
    %jmp T_28.130;
T_28.129 ;
    %vpi_call 5 481 "$display", "beq struck in loop" {0 0 0};
    %vpi_call 5 482 "$finish" {0 0 0};
T_28.130 ;
    %jmp T_28.44;
T_28.41 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_28.131, 6;
    %vpi_call 5 488 "$display", "36. beq implementation is correct " {0 0 0};
    %jmp T_28.132;
T_28.131 ;
    %vpi_call 5 490 "$display", "36. beq implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.132 ;
    %jmp T_28.44;
T_28.42 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 304, 0, 32;
    %jmp/0xz  T_28.133, 6;
    %vpi_call 5 497 "$display", "37. jalr implementation is correct " {0 0 0};
    %jmp T_28.134;
T_28.133 ;
    %vpi_call 5 499 "$display", "37. jalr implementation is incorrect" {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d193e50_0, 0, 32;
T_28.134 ;
    %jmp T_28.44;
T_28.43 ;
    %load/vec4 v0x5d4a0d1940f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d4a0d1940f0_0, 0, 32;
    %load/vec4 v0x5d4a0d193250_0;
    %cmpi/e 316, 0, 32;
    %jmp/0xz  T_28.135, 6;
    %vpi_call 5 506 "$display", "38. jal implementation is correct " {0 0 0};
    %jmp T_28.136;
T_28.135 ;
    %vpi_call 5 508 "$display", "38. jal implementation is incorrect" {0 0 0};
T_28.136 ;
    %jmp T_28.44;
T_28.44 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5d4a0d100650;
T_29 ;
    %wait E_0x5d4a0d008150;
    %load/vec4 v0x5d4a0d1940f0_0;
    %cmpi/s 38, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0x5d4a0d193f30_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_29.0, 4;
    %vpi_call 5 517 "$display", "Faulty Instructions => %d", v0x5d4a0d193e50_0 {0 0 0};
    %load/vec4 v0x5d4a0d193e50_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_29.2, 6;
    %vpi_func 5 519 "$fopen" 32, "results.txt", "w" {0 0 0};
    %store/vec4 v0x5d4a0d194010_0, 0, 32;
    %vpi_call 5 520 "$fdisplay", v0x5d4a0d194010_0, "%02h", "Errors" {0 0 0};
    %vpi_call 5 521 "$display", "Error(s) encountered, please check your design!" {0 0 0};
    %vpi_call 5 522 "$fclose", v0x5d4a0d194010_0 {0 0 0};
    %jmp T_29.3;
T_29.2 ;
    %vpi_func 5 525 "$fopen" 32, "results.txt", "w" {0 0 0};
    %store/vec4 v0x5d4a0d194010_0, 0, 32;
    %vpi_call 5 526 "$fdisplay", v0x5d4a0d194010_0, "%02h", "No Errors" {0 0 0};
    %vpi_call 5 527 "$display", "No errors encountered, congratulations!" {0 0 0};
    %vpi_call 5 528 "$fclose", v0x5d4a0d194010_0 {0 0 0};
T_29.3 ;
    %vpi_call 5 530 "$finish" {0 0 0};
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5d4a0d100650;
T_30 ;
    %wait E_0x5d4a0d008150;
    %delay 3000, 0;
    %vpi_call 5 536 "$display", "Worst Case simulation time reached, Problem with the design :(" {0 0 0};
    %vpi_call 5 537 "$finish" {0 0 0};
    %jmp T_30;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "/home/abhay/RISC-V/code/components/subtractor.v";
    "/home/abhay/RISC-V/code/components/load_instr.v";
    "/home/abhay/RISC-V/code/components/mux3.v";
    "tb.v";
    "/home/abhay/RISC-V/code/pl_riscv_cpu.v";
    "/home/abhay/RISC-V/code/data_mem.v";
    "/home/abhay/RISC-V/code/instr_mem.v";
    "/home/abhay/RISC-V/code/riscv_cpu.v";
    "/home/abhay/RISC-V/code/components/controller.v";
    "/home/abhay/RISC-V/code/components/alu_decoder.v";
    "/home/abhay/RISC-V/code/components/main_decoder.v";
    "/home/abhay/RISC-V/code/components/datapath.v";
    "/home/abhay/RISC-V/code/components/alu.v";
    "/home/abhay/RISC-V/code/components/adder.v";
    "/home/abhay/RISC-V/code/components/branching_unit.v";
    "/home/abhay/RISC-V/code/components/imm_extend.v";
    "/home/abhay/RISC-V/code/components/hazard_control.v";
    "/home/abhay/RISC-V/code/components/mux2.v";
    "/home/abhay/RISC-V/code/reset_ff.v";
    "/home/abhay/RISC-V/code/components/pl_reg_de.v";
    "/home/abhay/RISC-V/code/components/pl_reg_em.v";
    "/home/abhay/RISC-V/code/components/pl_reg_fd.v";
    "/home/abhay/RISC-V/code/components/pl_reg_mw.v";
    "/home/abhay/RISC-V/code/components/mux4.v";
    "/home/abhay/RISC-V/code/reg_file.v";
