INFO-FLOW: Workspace /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline opened at Fri Oct 03 15:41:49 CST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 0.12 sec.
Execute     set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /data/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /data/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.96 sec.
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.12 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 16.6 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 25.85 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 24.93 seconds. CPU system time: 0.95 seconds. Elapsed time: 25.85 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.180 MB.
INFO: [HLS 200-10] Analyzing design file 'activation_accelerator.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling activation_accelerator.cpp as C++
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang activation_accelerator.cpp -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /data/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.err.log 
Command         ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top activation_accelerator -name=activation_accelerator 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.err.log 
Command         ap_eval done; 3.47 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.28 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.47 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.24 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 7.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 6.85 sec.
Execute           source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 7.54 sec.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 3.24 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (activation_accelerator.cpp:567:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 activation_accelerator.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file activation_accelerator.cpp
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.err.log 
Command         ap_eval done; 3.23 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.5 seconds. CPU system time: 1.64 seconds. Elapsed time: 29.15 seconds; current allocated memory: 761.188 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -args  "/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc"  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.29 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.29 sec.
Execute         run_link_or_opt -opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.53 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.53 sec.
Execute         run_link_or_opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.3 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.31 sec.
Execute         run_link_or_opt -opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.23 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.24 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=activation_accelerator -mllvm -hls-db-dir -mllvm /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 3.87 sec.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_silu(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:275:29)
INFO: [HLS 214-131] Inlining function 'hls::rsqrtf(float)' into 'float_layernorm(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:388:21)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_softmax(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:537:34)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_softmax(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:553:12)
INFO: [HLS 214-131] Inlining function 'pack_word(ap_uint<16> const*)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:683:22)
INFO: [HLS 214-131] Inlining function 'float_add(float const*, float const*, ap_uint<16>*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:666:18)
INFO: [HLS 214-131] Inlining function 'float_add(float const*, float const*, ap_uint<16>*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:665:23)
INFO: [HLS 214-131] Inlining function 'unpack_word(ap_uint<512>, ap_uint<16>*)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:640:2)
INFO: [HLS 214-131] Inlining function 'float_silu(float const*, ap_uint<16>*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:664:24)
INFO: [HLS 214-131] Inlining function 'unpack_word(ap_uint<512>, ap_uint<16>*)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:641:13)
INFO: [HLS 214-131] Inlining function 'float_softmax(float const*, ap_uint<16>*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:663:27)
INFO: [HLS 214-131] Inlining function 'bf16_to_float(ap_uint<16> const*, float*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:653:9)
INFO: [HLS 214-131] Inlining function 'bf16_to_float(ap_uint<16> const*, float*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:655:13)
INFO: [HLS 214-131] Inlining function 'float_add(float const*, float const*, ap_uint<16>*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:659:23)
INFO: [HLS 214-131] Inlining function 'float_silu(float const*, ap_uint<16>*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:660:24)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:637:18)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:637:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_1' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:64:19)
INFO: [HLS 214-291] Loop 'UNPK_V' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:643:13)
INFO: [HLS 214-291] Loop 'load_e' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:534:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:676:7)
INFO: [HLS 214-291] Loop 'PK_V' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:679:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_1' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:72:22)
INFO: [HLS 214-291] Loop 'load_and_sq' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:294:9)
INFO: [HLS 214-291] Loop 'load_s' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:368:9)
INFO: [HLS 214-291] Loop 'load_a' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:339:9)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (activation_accelerator.cpp:637:18) in function 'compute_rows' completely with a factor of 32 (activation_accelerator.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (activation_accelerator.cpp:637:30) in function 'compute_rows' completely with a factor of 32 (activation_accelerator.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_1' (activation_accelerator.cpp:64:19) in function 'compute_rows' completely with a factor of 32 (activation_accelerator.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'UNPK_V' (activation_accelerator.cpp:643:13) in function 'compute_rows' completely with a factor of 32 (activation_accelerator.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'load_e' (activation_accelerator.cpp:534:9) in function 'compute_rows' completely with a factor of 8 (activation_accelerator.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (activation_accelerator.cpp:676:7) in function 'compute_rows' completely with a factor of 32 (activation_accelerator.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'PK_V' (activation_accelerator.cpp:679:13) in function 'compute_rows' completely with a factor of 32 (activation_accelerator.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_1' (activation_accelerator.cpp:72:22) in function 'compute_rows' completely with a factor of 32 (activation_accelerator.cpp:599:0)
INFO: [HLS 214-186] Unrolling loop 'load_and_sq' (activation_accelerator.cpp:294:9) in function 'float_rmsnorm' completely with a factor of 8 (activation_accelerator.cpp:282:0)
INFO: [HLS 214-186] Unrolling loop 'load_s' (activation_accelerator.cpp:368:9) in function 'float_layernorm' completely with a factor of 8 (activation_accelerator.cpp:324:0)
INFO: [HLS 214-186] Unrolling loop 'load_a' (activation_accelerator.cpp:339:9) in function 'float_layernorm' completely with a factor of 8 (activation_accelerator.cpp:324:0)
INFO: [HLS 214-178] Inlining function 'f32_to_bf16_scalar(float)' into 'float_layernorm(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:324:0)
INFO: [HLS 214-178] Inlining function 'Q_rsqrt(float)' into 'float_rmsnorm(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:282:0)
INFO: [HLS 214-178] Inlining function 'f32_to_bf16_scalar(float)' into 'float_rmsnorm(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:282:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.66.72.80.86.94.100.108.114.122)' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.66.72.80.86.94.100.108.114.122)' into 'fp_struct<float>::to_int() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'hls::fmax(float, float)' into 'hls::fmaxf(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'row_op_select(int, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:599:0)
INFO: [HLS 214-178] Inlining function 'f32_to_bf16_scalar(float)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:599:0)
INFO: [HLS 214-178] Inlining function 'hls::fmaxf(float, float)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:599:0)
INFO: [HLS 214-248] Applying array_partition to 'tile0': Cyclic partitioning with factor 32 on dimension 1. (activation_accelerator.cpp:607:7)
INFO: [HLS 214-248] Applying array_partition to 'tile1': Cyclic partitioning with factor 32 on dimension 1. (activation_accelerator.cpp:607:20)
INFO: [HLS 214-248] Applying array_partition to 'tile2': Cyclic partitioning with factor 32 on dimension 1. (activation_accelerator.cpp:607:33)
INFO: [HLS 214-248] Applying array_partition to 'xt': Cyclic partitioning with factor 32 on dimension 1. (activation_accelerator.cpp:619:8)
INFO: [HLS 214-248] Applying array_partition to 'yt': Cyclic partitioning with factor 32 on dimension 1. (activation_accelerator.cpp:619:18)
INFO: [HLS 214-364] Automatically inlining function 'float generic_fmax<float>(float, float)' to improve effectiveness of pipeline pragma in function 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7:12)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 512 in loop 'LOAD_ROW'(activation_accelerator.cpp:579:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:579:10)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 512 in loop 'LOAD_ROW'(activation_accelerator.cpp:579:5) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:579:10)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 in loop 'STORE_ROW'(activation_accelerator.cpp:694:5) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:694:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.82 seconds. CPU system time: 1.01 seconds. Elapsed time: 9.83 seconds; current allocated memory: 761.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.820 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top activation_accelerator -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.0.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.71 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 812.598 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.84 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.18 seconds; current allocated memory: 884.207 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc to /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'rms_loop_1' (activation_accelerator.cpp:318) in function 'float_rmsnorm' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_LOAD_ROW_proc' (activation_accelerator.cpp:586) to a process function for dataflow in function 'load_rows'.
INFO: [XFORM 203-712] Applying dataflow to function 'load_rows' (activation_accelerator.cpp:564:1), detected/extracted 1 process function(s): 
	 'load_rows_Loop_LOAD_ROW_proc1'.
INFO: [XFORM 203-712] Applying dataflow to function 'activation_accelerator' (activation_accelerator.cpp:706:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'load_rows'
	 'compute_rows'
	 'store_rows'.
Command           transform done; 1.46 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:519:9) to (activation_accelerator.cpp:518:5) in function 'compute_rows'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:45:37) to (activation_accelerator.cpp:210:5) in function 'compute_rows'... converting 8 basic blocks.
Command           transform done; 0.61 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 971.898 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'STORE_ROW' (activation_accelerator.cpp:694:14) in function 'store_rows'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_ROW' (activation_accelerator.cpp:586:18) in function 'load_rows_Loop_LOAD_ROW_proc1'.
WARNING: [HLS 200-960] Cannot flatten loop 'COMPUTE_ROW' (activation_accelerator.cpp:628:14) in function 'compute_rows' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'y_bf16_0' (activation_accelerator.cpp:319:19)
INFO: [HLS 200-472] Inferring partial write operation for 'y_bf16_0' (activation_accelerator.cpp:392:12)
INFO: [HLS 200-472] Inferring partial write operation for 'tile0.V' (activation_accelerator.cpp:646:28)
INFO: [HLS 200-472] Inferring partial write operation for 'tile1.V' (activation_accelerator.cpp:647:28)
INFO: [HLS 200-472] Inferring partial write operation for 'xt' (activation_accelerator.cpp:213:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tile2.V' (activation_accelerator.cpp:461:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tile2.V' (activation_accelerator.cpp:277:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tile2.V' (activation_accelerator.cpp:554:19)
Command           transform done; 1.66 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.54 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.228 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 5.64 sec.
Command       elaborate done; 44.62 sec.
Execute       ap_eval exec zip -j /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.2 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'activation_accelerator' ...
Execute         ap_set_top_model activation_accelerator 
Execute         get_model_list activation_accelerator -filter all-wo-channel -topdown 
Execute         preproc_iomode -model activation_accelerator 
Execute         preproc_iomode -model store_rows 
Execute         preproc_iomode -model store_rows_Pipeline_STORE_ROW_STORE_W 
Execute         preproc_iomode -model compute_rows 
Execute         preproc_iomode -model compute_rows_Pipeline_PK_W 
Execute         preproc_iomode -model compute_rows_Pipeline_add_loop4 
Execute         preproc_iomode -model compute_rows_Pipeline_add_loop3 
Execute         preproc_iomode -model compute_rows_Pipeline_add_loop 
Execute         preproc_iomode -model compute_rows_Pipeline_convert_loop1 
Execute         preproc_iomode -model compute_rows_Pipeline_silu_loop 
Execute         preproc_iomode -model float_layernorm 
Execute         preproc_iomode -model float_layernorm_Pipeline_ln_2 
Execute         preproc_iomode -model float_layernorm_Pipeline_layer_loop_1 
Execute         preproc_iomode -model float_layernorm_Pipeline_layer_loop_0 
Execute         preproc_iomode -model float_rmsnorm 
Execute         preproc_iomode -model float_rmsnorm_Pipeline_rms_loop_1 
Execute         preproc_iomode -model float_rmsnorm_Pipeline_rms_loop_0 
Execute         preproc_iomode -model compute_rows_Pipeline_smx_2 
Execute         preproc_iomode -model compute_rows_Pipeline_smx_1 
Execute         preproc_iomode -model compute_rows_Pipeline_smx_0 
Execute         preproc_iomode -model compute_rows_Pipeline_silu_loop2 
Execute         preproc_iomode -model compute_rows_Pipeline_convert_loop 
Execute         preproc_iomode -model compute_rows_Pipeline_UNPK_W 
Execute         preproc_iomode -model load_rows 
Execute         preproc_iomode -model load_rows_Loop_LOAD_ROW_proc1 
Execute         preproc_iomode -model load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W load_rows_Loop_LOAD_ROW_proc1 load_rows compute_rows_Pipeline_UNPK_W compute_rows_Pipeline_convert_loop compute_rows_Pipeline_silu_loop2 compute_rows_Pipeline_smx_0 compute_rows_Pipeline_smx_1 compute_rows_Pipeline_smx_2 float_rmsnorm_Pipeline_rms_loop_0 float_rmsnorm_Pipeline_rms_loop_1 float_rmsnorm float_layernorm_Pipeline_layer_loop_0 float_layernorm_Pipeline_layer_loop_1 float_layernorm_Pipeline_ln_2 float_layernorm compute_rows_Pipeline_silu_loop compute_rows_Pipeline_convert_loop1 compute_rows_Pipeline_add_loop compute_rows_Pipeline_add_loop3 compute_rows_Pipeline_add_loop4 compute_rows_Pipeline_PK_W compute_rows store_rows_Pipeline_STORE_ROW_STORE_W store_rows activation_accelerator
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W ...
Execute         set_default_model load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W 
Execute         apply_spec_resource_limit load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W 
INFO-FLOW: Configuring Module : load_rows_Loop_LOAD_ROW_proc1 ...
Execute         set_default_model load_rows_Loop_LOAD_ROW_proc1 
Execute         apply_spec_resource_limit load_rows_Loop_LOAD_ROW_proc1 
INFO-FLOW: Configuring Module : load_rows ...
Execute         set_default_model load_rows 
Execute         apply_spec_resource_limit load_rows 
INFO-FLOW: Configuring Module : compute_rows_Pipeline_UNPK_W ...
Execute         set_default_model compute_rows_Pipeline_UNPK_W 
Execute         apply_spec_resource_limit compute_rows_Pipeline_UNPK_W 
INFO-FLOW: Configuring Module : compute_rows_Pipeline_convert_loop ...
Execute         set_default_model compute_rows_Pipeline_convert_loop 
Execute         apply_spec_resource_limit compute_rows_Pipeline_convert_loop 
INFO-FLOW: Configuring Module : compute_rows_Pipeline_silu_loop2 ...
Execute         set_default_model compute_rows_Pipeline_silu_loop2 
Execute         apply_spec_resource_limit compute_rows_Pipeline_silu_loop2 
INFO-FLOW: Configuring Module : compute_rows_Pipeline_smx_0 ...
Execute         set_default_model compute_rows_Pipeline_smx_0 
Execute         apply_spec_resource_limit compute_rows_Pipeline_smx_0 
INFO-FLOW: Configuring Module : compute_rows_Pipeline_smx_1 ...
Execute         set_default_model compute_rows_Pipeline_smx_1 
Execute         apply_spec_resource_limit compute_rows_Pipeline_smx_1 
INFO-FLOW: Configuring Module : compute_rows_Pipeline_smx_2 ...
Execute         set_default_model compute_rows_Pipeline_smx_2 
Execute         apply_spec_resource_limit compute_rows_Pipeline_smx_2 
INFO-FLOW: Configuring Module : float_rmsnorm_Pipeline_rms_loop_0 ...
Execute         set_default_model float_rmsnorm_Pipeline_rms_loop_0 
Execute         apply_spec_resource_limit float_rmsnorm_Pipeline_rms_loop_0 
INFO-FLOW: Configuring Module : float_rmsnorm_Pipeline_rms_loop_1 ...
Execute         set_default_model float_rmsnorm_Pipeline_rms_loop_1 
Execute         apply_spec_resource_limit float_rmsnorm_Pipeline_rms_loop_1 
INFO-FLOW: Configuring Module : float_rmsnorm ...
Execute         set_default_model float_rmsnorm 
Execute         apply_spec_resource_limit float_rmsnorm 
INFO-FLOW: Configuring Module : float_layernorm_Pipeline_layer_loop_0 ...
Execute         set_default_model float_layernorm_Pipeline_layer_loop_0 
Execute         apply_spec_resource_limit float_layernorm_Pipeline_layer_loop_0 
INFO-FLOW: Configuring Module : float_layernorm_Pipeline_layer_loop_1 ...
Execute         set_default_model float_layernorm_Pipeline_layer_loop_1 
Execute         apply_spec_resource_limit float_layernorm_Pipeline_layer_loop_1 
INFO-FLOW: Configuring Module : float_layernorm_Pipeline_ln_2 ...
Execute         set_default_model float_layernorm_Pipeline_ln_2 
Execute         apply_spec_resource_limit float_layernorm_Pipeline_ln_2 
INFO-FLOW: Configuring Module : float_layernorm ...
Execute         set_default_model float_layernorm 
Execute         apply_spec_resource_limit float_layernorm 
INFO-FLOW: Configuring Module : compute_rows_Pipeline_silu_loop ...
Execute         set_default_model compute_rows_Pipeline_silu_loop 
Execute         apply_spec_resource_limit compute_rows_Pipeline_silu_loop 
INFO-FLOW: Configuring Module : compute_rows_Pipeline_convert_loop1 ...
Execute         set_default_model compute_rows_Pipeline_convert_loop1 
Execute         apply_spec_resource_limit compute_rows_Pipeline_convert_loop1 
INFO-FLOW: Configuring Module : compute_rows_Pipeline_add_loop ...
Execute         set_default_model compute_rows_Pipeline_add_loop 
Execute         apply_spec_resource_limit compute_rows_Pipeline_add_loop 
INFO-FLOW: Configuring Module : compute_rows_Pipeline_add_loop3 ...
Execute         set_default_model compute_rows_Pipeline_add_loop3 
Execute         apply_spec_resource_limit compute_rows_Pipeline_add_loop3 
INFO-FLOW: Configuring Module : compute_rows_Pipeline_add_loop4 ...
Execute         set_default_model compute_rows_Pipeline_add_loop4 
Execute         apply_spec_resource_limit compute_rows_Pipeline_add_loop4 
INFO-FLOW: Configuring Module : compute_rows_Pipeline_PK_W ...
Execute         set_default_model compute_rows_Pipeline_PK_W 
Execute         apply_spec_resource_limit compute_rows_Pipeline_PK_W 
INFO-FLOW: Configuring Module : compute_rows ...
Execute         set_default_model compute_rows 
Execute         apply_spec_resource_limit compute_rows 
INFO-FLOW: Configuring Module : store_rows_Pipeline_STORE_ROW_STORE_W ...
Execute         set_default_model store_rows_Pipeline_STORE_ROW_STORE_W 
Execute         apply_spec_resource_limit store_rows_Pipeline_STORE_ROW_STORE_W 
INFO-FLOW: Configuring Module : store_rows ...
Execute         set_default_model store_rows 
Execute         apply_spec_resource_limit store_rows 
INFO-FLOW: Configuring Module : activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         apply_spec_resource_limit activation_accelerator 
INFO-FLOW: Model list for preprocess: entry_proc load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W load_rows_Loop_LOAD_ROW_proc1 load_rows compute_rows_Pipeline_UNPK_W compute_rows_Pipeline_convert_loop compute_rows_Pipeline_silu_loop2 compute_rows_Pipeline_smx_0 compute_rows_Pipeline_smx_1 compute_rows_Pipeline_smx_2 float_rmsnorm_Pipeline_rms_loop_0 float_rmsnorm_Pipeline_rms_loop_1 float_rmsnorm float_layernorm_Pipeline_layer_loop_0 float_layernorm_Pipeline_layer_loop_1 float_layernorm_Pipeline_ln_2 float_layernorm compute_rows_Pipeline_silu_loop compute_rows_Pipeline_convert_loop1 compute_rows_Pipeline_add_loop compute_rows_Pipeline_add_loop3 compute_rows_Pipeline_add_loop4 compute_rows_Pipeline_PK_W compute_rows store_rows_Pipeline_STORE_ROW_STORE_W store_rows activation_accelerator
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W ...
Execute         set_default_model load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W 
Execute         cdfg_preprocess -model load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W 
Execute         rtl_gen_preprocess load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W 
INFO-FLOW: Preprocessing Module: load_rows_Loop_LOAD_ROW_proc1 ...
Execute         set_default_model load_rows_Loop_LOAD_ROW_proc1 
Execute         cdfg_preprocess -model load_rows_Loop_LOAD_ROW_proc1 
Execute         rtl_gen_preprocess load_rows_Loop_LOAD_ROW_proc1 
INFO-FLOW: Preprocessing Module: load_rows ...
Execute         set_default_model load_rows 
Execute         cdfg_preprocess -model load_rows 
Execute         rtl_gen_preprocess load_rows 
INFO-FLOW: Preprocessing Module: compute_rows_Pipeline_UNPK_W ...
Execute         set_default_model compute_rows_Pipeline_UNPK_W 
Execute         cdfg_preprocess -model compute_rows_Pipeline_UNPK_W 
Execute         rtl_gen_preprocess compute_rows_Pipeline_UNPK_W 
INFO-FLOW: Preprocessing Module: compute_rows_Pipeline_convert_loop ...
Execute         set_default_model compute_rows_Pipeline_convert_loop 
Execute         cdfg_preprocess -model compute_rows_Pipeline_convert_loop 
Execute         rtl_gen_preprocess compute_rows_Pipeline_convert_loop 
INFO-FLOW: Preprocessing Module: compute_rows_Pipeline_silu_loop2 ...
Execute         set_default_model compute_rows_Pipeline_silu_loop2 
Execute         cdfg_preprocess -model compute_rows_Pipeline_silu_loop2 
Execute         rtl_gen_preprocess compute_rows_Pipeline_silu_loop2 
INFO-FLOW: Preprocessing Module: compute_rows_Pipeline_smx_0 ...
Execute         set_default_model compute_rows_Pipeline_smx_0 
Execute         cdfg_preprocess -model compute_rows_Pipeline_smx_0 
Execute         rtl_gen_preprocess compute_rows_Pipeline_smx_0 
INFO-FLOW: Preprocessing Module: compute_rows_Pipeline_smx_1 ...
Execute         set_default_model compute_rows_Pipeline_smx_1 
Execute         cdfg_preprocess -model compute_rows_Pipeline_smx_1 
Execute         rtl_gen_preprocess compute_rows_Pipeline_smx_1 
INFO-FLOW: Preprocessing Module: compute_rows_Pipeline_smx_2 ...
Execute         set_default_model compute_rows_Pipeline_smx_2 
Execute         cdfg_preprocess -model compute_rows_Pipeline_smx_2 
Execute         rtl_gen_preprocess compute_rows_Pipeline_smx_2 
INFO-FLOW: Preprocessing Module: float_rmsnorm_Pipeline_rms_loop_0 ...
Execute         set_default_model float_rmsnorm_Pipeline_rms_loop_0 
Execute         cdfg_preprocess -model float_rmsnorm_Pipeline_rms_loop_0 
Execute         rtl_gen_preprocess float_rmsnorm_Pipeline_rms_loop_0 
INFO-FLOW: Preprocessing Module: float_rmsnorm_Pipeline_rms_loop_1 ...
Execute         set_default_model float_rmsnorm_Pipeline_rms_loop_1 
Execute         cdfg_preprocess -model float_rmsnorm_Pipeline_rms_loop_1 
Execute         rtl_gen_preprocess float_rmsnorm_Pipeline_rms_loop_1 
INFO-FLOW: Preprocessing Module: float_rmsnorm ...
Execute         set_default_model float_rmsnorm 
Execute         cdfg_preprocess -model float_rmsnorm 
Execute         rtl_gen_preprocess float_rmsnorm 
INFO-FLOW: Preprocessing Module: float_layernorm_Pipeline_layer_loop_0 ...
Execute         set_default_model float_layernorm_Pipeline_layer_loop_0 
Execute         cdfg_preprocess -model float_layernorm_Pipeline_layer_loop_0 
Execute         rtl_gen_preprocess float_layernorm_Pipeline_layer_loop_0 
INFO-FLOW: Preprocessing Module: float_layernorm_Pipeline_layer_loop_1 ...
Execute         set_default_model float_layernorm_Pipeline_layer_loop_1 
Execute         cdfg_preprocess -model float_layernorm_Pipeline_layer_loop_1 
Execute         rtl_gen_preprocess float_layernorm_Pipeline_layer_loop_1 
INFO-FLOW: Preprocessing Module: float_layernorm_Pipeline_ln_2 ...
Execute         set_default_model float_layernorm_Pipeline_ln_2 
Execute         cdfg_preprocess -model float_layernorm_Pipeline_ln_2 
Execute         rtl_gen_preprocess float_layernorm_Pipeline_ln_2 
INFO-FLOW: Preprocessing Module: float_layernorm ...
Execute         set_default_model float_layernorm 
Execute         cdfg_preprocess -model float_layernorm 
Execute         rtl_gen_preprocess float_layernorm 
INFO-FLOW: Preprocessing Module: compute_rows_Pipeline_silu_loop ...
Execute         set_default_model compute_rows_Pipeline_silu_loop 
Execute         cdfg_preprocess -model compute_rows_Pipeline_silu_loop 
Execute         rtl_gen_preprocess compute_rows_Pipeline_silu_loop 
INFO-FLOW: Preprocessing Module: compute_rows_Pipeline_convert_loop1 ...
Execute         set_default_model compute_rows_Pipeline_convert_loop1 
Execute         cdfg_preprocess -model compute_rows_Pipeline_convert_loop1 
Execute         rtl_gen_preprocess compute_rows_Pipeline_convert_loop1 
INFO-FLOW: Preprocessing Module: compute_rows_Pipeline_add_loop ...
Execute         set_default_model compute_rows_Pipeline_add_loop 
Execute         cdfg_preprocess -model compute_rows_Pipeline_add_loop 
Execute         rtl_gen_preprocess compute_rows_Pipeline_add_loop 
INFO-FLOW: Preprocessing Module: compute_rows_Pipeline_add_loop3 ...
Execute         set_default_model compute_rows_Pipeline_add_loop3 
Execute         cdfg_preprocess -model compute_rows_Pipeline_add_loop3 
Execute         rtl_gen_preprocess compute_rows_Pipeline_add_loop3 
INFO-FLOW: Preprocessing Module: compute_rows_Pipeline_add_loop4 ...
Execute         set_default_model compute_rows_Pipeline_add_loop4 
Execute         cdfg_preprocess -model compute_rows_Pipeline_add_loop4 
Execute         rtl_gen_preprocess compute_rows_Pipeline_add_loop4 
INFO-FLOW: Preprocessing Module: compute_rows_Pipeline_PK_W ...
Execute         set_default_model compute_rows_Pipeline_PK_W 
Execute         cdfg_preprocess -model compute_rows_Pipeline_PK_W 
Execute         rtl_gen_preprocess compute_rows_Pipeline_PK_W 
INFO-FLOW: Preprocessing Module: compute_rows ...
Execute         set_default_model compute_rows 
Execute         cdfg_preprocess -model compute_rows 
Execute         rtl_gen_preprocess compute_rows 
INFO-FLOW: Preprocessing Module: store_rows_Pipeline_STORE_ROW_STORE_W ...
Execute         set_default_model store_rows_Pipeline_STORE_ROW_STORE_W 
Execute         cdfg_preprocess -model store_rows_Pipeline_STORE_ROW_STORE_W 
Execute         rtl_gen_preprocess store_rows_Pipeline_STORE_ROW_STORE_W 
INFO-FLOW: Preprocessing Module: store_rows ...
Execute         set_default_model store_rows 
Execute         cdfg_preprocess -model store_rows 
Execute         rtl_gen_preprocess store_rows 
INFO-FLOW: Preprocessing Module: activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         cdfg_preprocess -model activation_accelerator 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for synthesis: entry_proc load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W load_rows_Loop_LOAD_ROW_proc1 load_rows compute_rows_Pipeline_UNPK_W compute_rows_Pipeline_convert_loop compute_rows_Pipeline_silu_loop2 compute_rows_Pipeline_smx_0 compute_rows_Pipeline_smx_1 compute_rows_Pipeline_smx_2 float_rmsnorm_Pipeline_rms_loop_0 float_rmsnorm_Pipeline_rms_loop_1 float_rmsnorm float_layernorm_Pipeline_layer_loop_0 float_layernorm_Pipeline_layer_loop_1 float_layernorm_Pipeline_ln_2 float_layernorm compute_rows_Pipeline_silu_loop compute_rows_Pipeline_convert_loop1 compute_rows_Pipeline_add_loop compute_rows_Pipeline_add_loop3 compute_rows_Pipeline_add_loop4 compute_rows_Pipeline_PK_W compute_rows store_rows_Pipeline_STORE_ROW_STORE_W store_rows activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.231 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.231 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W 
Execute         schedule -model load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_ROW_LOAD_W'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD_ROW_LOAD_W'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.232 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W.sched.adb -f 
INFO-FLOW: Finish scheduling load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W.
Execute         set_default_model load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W 
Execute         bind -model load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.232 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W.bind.adb -f 
INFO-FLOW: Finish binding load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_rows_Loop_LOAD_ROW_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_rows_Loop_LOAD_ROW_proc1 
Execute         schedule -model load_rows_Loop_LOAD_ROW_proc1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.233 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1.sched.adb -f 
INFO-FLOW: Finish scheduling load_rows_Loop_LOAD_ROW_proc1.
Execute         set_default_model load_rows_Loop_LOAD_ROW_proc1 
Execute         bind -model load_rows_Loop_LOAD_ROW_proc1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.233 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1.bind.adb -f 
INFO-FLOW: Finish binding load_rows_Loop_LOAD_ROW_proc1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_rows 
Execute         schedule -model load_rows 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.233 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows.sched.adb -f 
INFO-FLOW: Finish scheduling load_rows.
Execute         set_default_model load_rows 
Execute         bind -model load_rows 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.233 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows.bind.adb -f 
INFO-FLOW: Finish binding load_rows.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_UNPK_W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_rows_Pipeline_UNPK_W 
Execute         schedule -model compute_rows_Pipeline_UNPK_W 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UNPK_W'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'UNPK_W'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.234 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_UNPK_W.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_UNPK_W.sched.adb -f 
INFO-FLOW: Finish scheduling compute_rows_Pipeline_UNPK_W.
Execute         set_default_model compute_rows_Pipeline_UNPK_W 
Execute         bind -model compute_rows_Pipeline_UNPK_W 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.234 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_UNPK_W.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_UNPK_W.bind.adb -f 
INFO-FLOW: Finish binding compute_rows_Pipeline_UNPK_W.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_convert_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_rows_Pipeline_convert_loop 
Execute         schedule -model compute_rows_Pipeline_convert_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'convert_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'convert_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.237 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop.sched.adb -f 
INFO-FLOW: Finish scheduling compute_rows_Pipeline_convert_loop.
Execute         set_default_model compute_rows_Pipeline_convert_loop 
Execute         bind -model compute_rows_Pipeline_convert_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.237 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop.bind.adb -f 
INFO-FLOW: Finish binding compute_rows_Pipeline_convert_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_silu_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_rows_Pipeline_silu_loop2 
Execute         schedule -model compute_rows_Pipeline_silu_loop2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'silu_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'silu_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.239 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop2.sched.adb -f 
INFO-FLOW: Finish scheduling compute_rows_Pipeline_silu_loop2.
Execute         set_default_model compute_rows_Pipeline_silu_loop2 
Execute         bind -model compute_rows_Pipeline_silu_loop2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.239 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop2.bind.adb -f 
INFO-FLOW: Finish binding compute_rows_Pipeline_silu_loop2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_smx_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_rows_Pipeline_smx_0 
Execute         schedule -model compute_rows_Pipeline_smx_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'smx_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'smx_0'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.240 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_0.sched.adb -f 
INFO-FLOW: Finish scheduling compute_rows_Pipeline_smx_0.
Execute         set_default_model compute_rows_Pipeline_smx_0 
Execute         bind -model compute_rows_Pipeline_smx_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.240 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_0.bind.adb -f 
INFO-FLOW: Finish binding compute_rows_Pipeline_smx_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_smx_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_rows_Pipeline_smx_1 
Execute         schedule -model compute_rows_Pipeline_smx_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'smx_1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_rows_Pipeline_smx_1' (loop 'smx_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln528', activation_accelerator.cpp:528) of variable 'sum', activation_accelerator.cpp:548 on local variable 'sum' and 'load' operation ('sum_load', activation_accelerator.cpp:548) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'compute_rows_Pipeline_smx_1' (loop 'smx_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln528', activation_accelerator.cpp:528) of variable 'sum', activation_accelerator.cpp:548 on local variable 'sum' and 'load' operation ('sum_load', activation_accelerator.cpp:548) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 36, loop 'smx_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.242 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.28 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_rows_Pipeline_smx_1.
Execute         set_default_model compute_rows_Pipeline_smx_1 
Execute         bind -model compute_rows_Pipeline_smx_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.242 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.28 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_1.bind.adb -f 
INFO-FLOW: Finish binding compute_rows_Pipeline_smx_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_smx_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_rows_Pipeline_smx_2 
Execute         schedule -model compute_rows_Pipeline_smx_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'smx_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, loop 'smx_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.245 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_2.sched.adb -f 
INFO-FLOW: Finish scheduling compute_rows_Pipeline_smx_2.
Execute         set_default_model compute_rows_Pipeline_smx_2 
Execute         bind -model compute_rows_Pipeline_smx_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.245 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_2.bind.adb -f 
INFO-FLOW: Finish binding compute_rows_Pipeline_smx_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_rmsnorm_Pipeline_rms_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_rmsnorm_Pipeline_rms_loop_0 
Execute         schedule -model float_rmsnorm_Pipeline_rms_loop_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rms_loop_0'.
WARNING: [HLS 200-880] The II Violation in module 'float_rmsnorm_Pipeline_rms_loop_0' (loop 'rms_loop_0'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_sq_write_ln288', activation_accelerator.cpp:288) of variable 'sum_sq', activation_accelerator.cpp:312 on local variable 'sum_sq' and 'load' operation ('sum_sq_load', activation_accelerator.cpp:312) on local variable 'sum_sq'.
WARNING: [HLS 200-880] The II Violation in module 'float_rmsnorm_Pipeline_rms_loop_0' (loop 'rms_loop_0'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_sq_write_ln288', activation_accelerator.cpp:288) of variable 'sum_sq', activation_accelerator.cpp:312 on local variable 'sum_sq' and 'load' operation ('sum_sq_load', activation_accelerator.cpp:312) on local variable 'sum_sq'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 23, loop 'rms_loop_0'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.246 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_0.sched.adb -f 
INFO-FLOW: Finish scheduling float_rmsnorm_Pipeline_rms_loop_0.
Execute         set_default_model float_rmsnorm_Pipeline_rms_loop_0 
Execute         bind -model float_rmsnorm_Pipeline_rms_loop_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.246 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_0.bind.adb -f 
INFO-FLOW: Finish binding float_rmsnorm_Pipeline_rms_loop_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_rmsnorm_Pipeline_rms_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_rmsnorm_Pipeline_rms_loop_1 
Execute         schedule -model float_rmsnorm_Pipeline_rms_loop_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rms_loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'rms_loop_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.249 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_1.sched.adb -f 
INFO-FLOW: Finish scheduling float_rmsnorm_Pipeline_rms_loop_1.
Execute         set_default_model float_rmsnorm_Pipeline_rms_loop_1 
Execute         bind -model float_rmsnorm_Pipeline_rms_loop_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.249 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_1.bind.adb -f 
INFO-FLOW: Finish binding float_rmsnorm_Pipeline_rms_loop_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_rmsnorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_rmsnorm 
Execute         schedule -model float_rmsnorm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.249 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm.sched.adb -f 
INFO-FLOW: Finish scheduling float_rmsnorm.
Execute         set_default_model float_rmsnorm 
Execute         bind -model float_rmsnorm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.249 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm.bind.adb -f 
INFO-FLOW: Finish binding float_rmsnorm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_layernorm_Pipeline_layer_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_layernorm_Pipeline_layer_loop_0 
Execute         schedule -model float_layernorm_Pipeline_layer_loop_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_loop_0'.
WARNING: [HLS 200-880] The II Violation in module 'float_layernorm_Pipeline_layer_loop_0' (loop 'layer_loop_0'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln332', activation_accelerator.cpp:332) of variable 'sum', activation_accelerator.cpp:354 on local variable 'sum' and 'load' operation ('sum_load', activation_accelerator.cpp:354) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'float_layernorm_Pipeline_layer_loop_0' (loop 'layer_loop_0'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln332', activation_accelerator.cpp:332) of variable 'sum', activation_accelerator.cpp:354 on local variable 'sum' and 'load' operation ('sum_load', activation_accelerator.cpp:354) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 20, loop 'layer_loop_0'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.250 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_0.sched.adb -f 
INFO-FLOW: Finish scheduling float_layernorm_Pipeline_layer_loop_0.
Execute         set_default_model float_layernorm_Pipeline_layer_loop_0 
Execute         bind -model float_layernorm_Pipeline_layer_loop_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.250 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_0.bind.adb -f 
INFO-FLOW: Finish binding float_layernorm_Pipeline_layer_loop_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_layernorm_Pipeline_layer_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_layernorm_Pipeline_layer_loop_1 
Execute         schedule -model float_layernorm_Pipeline_layer_loop_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'float_layernorm_Pipeline_layer_loop_1' (loop 'layer_loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('var_write_ln362', activation_accelerator.cpp:362) of variable 'var', activation_accelerator.cpp:385 on local variable 'var' and 'load' operation ('var_load', activation_accelerator.cpp:385) on local variable 'var'.
WARNING: [HLS 200-880] The II Violation in module 'float_layernorm_Pipeline_layer_loop_1' (loop 'layer_loop_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('var_write_ln362', activation_accelerator.cpp:362) of variable 'var', activation_accelerator.cpp:385 on local variable 'var' and 'load' operation ('var_load', activation_accelerator.cpp:385) on local variable 'var'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 30, loop 'layer_loop_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_1.sched.adb -f 
INFO-FLOW: Finish scheduling float_layernorm_Pipeline_layer_loop_1.
Execute         set_default_model float_layernorm_Pipeline_layer_loop_1 
Execute         bind -model float_layernorm_Pipeline_layer_loop_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.252 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_1.bind.adb -f 
INFO-FLOW: Finish binding float_layernorm_Pipeline_layer_loop_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_layernorm_Pipeline_ln_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_layernorm_Pipeline_ln_2 
Execute         schedule -model float_layernorm_Pipeline_ln_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ln_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'ln_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.254 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_ln_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_ln_2.sched.adb -f 
INFO-FLOW: Finish scheduling float_layernorm_Pipeline_ln_2.
Execute         set_default_model float_layernorm_Pipeline_ln_2 
Execute         bind -model float_layernorm_Pipeline_ln_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.254 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_ln_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_ln_2.bind.adb -f 
INFO-FLOW: Finish binding float_layernorm_Pipeline_ln_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_layernorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_layernorm 
Execute         schedule -model float_layernorm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.255 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm.sched.adb -f 
INFO-FLOW: Finish scheduling float_layernorm.
Execute         set_default_model float_layernorm 
Execute         bind -model float_layernorm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.255 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm.bind.adb -f 
INFO-FLOW: Finish binding float_layernorm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_silu_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_rows_Pipeline_silu_loop 
Execute         schedule -model compute_rows_Pipeline_silu_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'silu_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'silu_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.257 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop.sched.adb -f 
INFO-FLOW: Finish scheduling compute_rows_Pipeline_silu_loop.
Execute         set_default_model compute_rows_Pipeline_silu_loop 
Execute         bind -model compute_rows_Pipeline_silu_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.257 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop.bind.adb -f 
INFO-FLOW: Finish binding compute_rows_Pipeline_silu_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_convert_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_rows_Pipeline_convert_loop1 
Execute         schedule -model compute_rows_Pipeline_convert_loop1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'convert_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'convert_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.260 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_rows_Pipeline_convert_loop1.
Execute         set_default_model compute_rows_Pipeline_convert_loop1 
Execute         bind -model compute_rows_Pipeline_convert_loop1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.260 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop1.bind.adb -f 
INFO-FLOW: Finish binding compute_rows_Pipeline_convert_loop1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_add_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_rows_Pipeline_add_loop 
Execute         schedule -model compute_rows_Pipeline_add_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'add_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.262 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop.sched.adb -f 
INFO-FLOW: Finish scheduling compute_rows_Pipeline_add_loop.
Execute         set_default_model compute_rows_Pipeline_add_loop 
Execute         bind -model compute_rows_Pipeline_add_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.262 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop.bind.adb -f 
INFO-FLOW: Finish binding compute_rows_Pipeline_add_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_add_loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_rows_Pipeline_add_loop3 
Execute         schedule -model compute_rows_Pipeline_add_loop3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'add_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.265 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop3.sched.adb -f 
INFO-FLOW: Finish scheduling compute_rows_Pipeline_add_loop3.
Execute         set_default_model compute_rows_Pipeline_add_loop3 
Execute         bind -model compute_rows_Pipeline_add_loop3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.265 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop3.bind.adb -f 
INFO-FLOW: Finish binding compute_rows_Pipeline_add_loop3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_add_loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_rows_Pipeline_add_loop4 
Execute         schedule -model compute_rows_Pipeline_add_loop4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'add_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.268 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_rows_Pipeline_add_loop4.
Execute         set_default_model compute_rows_Pipeline_add_loop4 
Execute         bind -model compute_rows_Pipeline_add_loop4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.268 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop4.bind.adb -f 
INFO-FLOW: Finish binding compute_rows_Pipeline_add_loop4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_PK_W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_rows_Pipeline_PK_W 
Execute         schedule -model compute_rows_Pipeline_PK_W 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PK_W'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'PK_W'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.269 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_PK_W.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_PK_W.sched.adb -f 
INFO-FLOW: Finish scheduling compute_rows_Pipeline_PK_W.
Execute         set_default_model compute_rows_Pipeline_PK_W 
Execute         bind -model compute_rows_Pipeline_PK_W 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.269 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_PK_W.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_PK_W.bind.adb -f 
INFO-FLOW: Finish binding compute_rows_Pipeline_PK_W.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_rows 
Execute         schedule -model compute_rows 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.272 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows.sched.adb -f 
INFO-FLOW: Finish scheduling compute_rows.
Execute         set_default_model compute_rows 
Execute         bind -model compute_rows 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'xt' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.42 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.272 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.72 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows.bind.adb -f 
INFO-FLOW: Finish binding compute_rows.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_rows_Pipeline_STORE_ROW_STORE_W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model store_rows_Pipeline_STORE_ROW_STORE_W 
Execute         schedule -model store_rows_Pipeline_STORE_ROW_STORE_W 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STORE_ROW_STORE_W'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'STORE_ROW_STORE_W'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.272 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows_Pipeline_STORE_ROW_STORE_W.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows_Pipeline_STORE_ROW_STORE_W.sched.adb -f 
INFO-FLOW: Finish scheduling store_rows_Pipeline_STORE_ROW_STORE_W.
Execute         set_default_model store_rows_Pipeline_STORE_ROW_STORE_W 
Execute         bind -model store_rows_Pipeline_STORE_ROW_STORE_W 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.272 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows_Pipeline_STORE_ROW_STORE_W.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows_Pipeline_STORE_ROW_STORE_W.bind.adb -f 
INFO-FLOW: Finish binding store_rows_Pipeline_STORE_ROW_STORE_W.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model store_rows 
Execute         schedule -model store_rows 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.273 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows.sched.adb -f 
INFO-FLOW: Finish scheduling store_rows.
Execute         set_default_model store_rows 
Execute         bind -model store_rows 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.273 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows.bind.adb -f 
INFO-FLOW: Finish binding store_rows.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator 
Execute         schedule -model activation_accelerator 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.273 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator.
Execute         set_default_model activation_accelerator 
Execute         bind -model activation_accelerator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.273 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.71 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator.
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W 
Execute         rtl_gen_preprocess load_rows_Loop_LOAD_ROW_proc1 
Execute         rtl_gen_preprocess load_rows 
Execute         rtl_gen_preprocess compute_rows_Pipeline_UNPK_W 
Execute         rtl_gen_preprocess compute_rows_Pipeline_convert_loop 
Execute         rtl_gen_preprocess compute_rows_Pipeline_silu_loop2 
Execute         rtl_gen_preprocess compute_rows_Pipeline_smx_0 
Execute         rtl_gen_preprocess compute_rows_Pipeline_smx_1 
Execute         rtl_gen_preprocess compute_rows_Pipeline_smx_2 
Execute         rtl_gen_preprocess float_rmsnorm_Pipeline_rms_loop_0 
Execute         rtl_gen_preprocess float_rmsnorm_Pipeline_rms_loop_1 
Execute         rtl_gen_preprocess float_rmsnorm 
Execute         rtl_gen_preprocess float_layernorm_Pipeline_layer_loop_0 
Execute         rtl_gen_preprocess float_layernorm_Pipeline_layer_loop_1 
Execute         rtl_gen_preprocess float_layernorm_Pipeline_ln_2 
Execute         rtl_gen_preprocess float_layernorm 
Execute         rtl_gen_preprocess compute_rows_Pipeline_silu_loop 
Execute         rtl_gen_preprocess compute_rows_Pipeline_convert_loop1 
Execute         rtl_gen_preprocess compute_rows_Pipeline_add_loop 
Execute         rtl_gen_preprocess compute_rows_Pipeline_add_loop3 
Execute         rtl_gen_preprocess compute_rows_Pipeline_add_loop4 
Execute         rtl_gen_preprocess compute_rows_Pipeline_PK_W 
Execute         rtl_gen_preprocess compute_rows 
Execute         rtl_gen_preprocess store_rows_Pipeline_STORE_ROW_STORE_W 
Execute         rtl_gen_preprocess store_rows 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for RTL generation: entry_proc load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W load_rows_Loop_LOAD_ROW_proc1 load_rows compute_rows_Pipeline_UNPK_W compute_rows_Pipeline_convert_loop compute_rows_Pipeline_silu_loop2 compute_rows_Pipeline_smx_0 compute_rows_Pipeline_smx_1 compute_rows_Pipeline_smx_2 float_rmsnorm_Pipeline_rms_loop_0 float_rmsnorm_Pipeline_rms_loop_1 float_rmsnorm float_layernorm_Pipeline_layer_loop_0 float_layernorm_Pipeline_layer_loop_1 float_layernorm_Pipeline_ln_2 float_layernorm compute_rows_Pipeline_silu_loop compute_rows_Pipeline_convert_loop1 compute_rows_Pipeline_add_loop compute_rows_Pipeline_add_loop3 compute_rows_Pipeline_add_loop4 compute_rows_Pipeline_PK_W compute_rows store_rows_Pipeline_STORE_ROW_STORE_W store_rows activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.273 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/entry_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model entry_proc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/entry_proc_csynth.xml 
Execute         syn_report -verbosereport -model entry_proc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/entry_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model entry_proc -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W' pipeline 'LOAD_ROW_LOAD_W' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.273 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W 
Execute         gen_rtl load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W 
Execute         syn_report -csynth -model load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_csynth.xml 
Execute         syn_report -verbosereport -model load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W.adb 
Execute         db_write -model load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_rows_Loop_LOAD_ROW_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_rows_Loop_LOAD_ROW_proc1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_rows_Loop_LOAD_ROW_proc1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.275 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_rows_Loop_LOAD_ROW_proc1 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_load_rows_Loop_LOAD_ROW_proc1 
Execute         gen_rtl load_rows_Loop_LOAD_ROW_proc1 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_load_rows_Loop_LOAD_ROW_proc1 
Execute         syn_report -csynth -model load_rows_Loop_LOAD_ROW_proc1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/load_rows_Loop_LOAD_ROW_proc1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model load_rows_Loop_LOAD_ROW_proc1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/load_rows_Loop_LOAD_ROW_proc1_csynth.xml 
Execute         syn_report -verbosereport -model load_rows_Loop_LOAD_ROW_proc1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model load_rows_Loop_LOAD_ROW_proc1 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1.adb 
Execute         db_write -model load_rows_Loop_LOAD_ROW_proc1 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_rows_Loop_LOAD_ROW_proc1 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_rows -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_rows'.
Command         create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.276 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_rows -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_load_rows 
Execute         gen_rtl load_rows -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_load_rows 
Execute         syn_report -csynth -model load_rows -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/load_rows_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model load_rows -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/load_rows_csynth.xml 
Execute         syn_report -verbosereport -model load_rows -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model load_rows -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows.adb 
Execute         db_write -model load_rows -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_rows -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_UNPK_W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_rows_Pipeline_UNPK_W -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_UNPK_W.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_UNPK_W' pipeline 'UNPK_W' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_UNPK_W'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.278 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_rows_Pipeline_UNPK_W -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_compute_rows_Pipeline_UNPK_W 
Execute         gen_rtl compute_rows_Pipeline_UNPK_W -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_compute_rows_Pipeline_UNPK_W 
Execute         syn_report -csynth -model compute_rows_Pipeline_UNPK_W -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_UNPK_W_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_rows_Pipeline_UNPK_W -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_UNPK_W_csynth.xml 
Execute         syn_report -verbosereport -model compute_rows_Pipeline_UNPK_W -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_UNPK_W.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_rows_Pipeline_UNPK_W -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_UNPK_W.adb 
Execute         db_write -model compute_rows_Pipeline_UNPK_W -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_rows_Pipeline_UNPK_W -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_UNPK_W 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_convert_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_rows_Pipeline_convert_loop -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_convert_loop' pipeline 'convert_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_convert_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.283 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_rows_Pipeline_convert_loop -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_compute_rows_Pipeline_convert_loop 
Execute         gen_rtl compute_rows_Pipeline_convert_loop -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_compute_rows_Pipeline_convert_loop 
Execute         syn_report -csynth -model compute_rows_Pipeline_convert_loop -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_convert_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_rows_Pipeline_convert_loop -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_convert_loop_csynth.xml 
Execute         syn_report -verbosereport -model compute_rows_Pipeline_convert_loop -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_rows_Pipeline_convert_loop -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop.adb 
Execute         db_write -model compute_rows_Pipeline_convert_loop -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_rows_Pipeline_convert_loop -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_silu_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_rows_Pipeline_silu_loop2 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_silu_loop2' pipeline 'silu_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_silu_loop2'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.288 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_rows_Pipeline_silu_loop2 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_compute_rows_Pipeline_silu_loop2 
Execute         gen_rtl compute_rows_Pipeline_silu_loop2 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_compute_rows_Pipeline_silu_loop2 
Execute         syn_report -csynth -model compute_rows_Pipeline_silu_loop2 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_silu_loop2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_rows_Pipeline_silu_loop2 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_silu_loop2_csynth.xml 
Execute         syn_report -verbosereport -model compute_rows_Pipeline_silu_loop2 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_rows_Pipeline_silu_loop2 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop2.adb 
Execute         db_write -model compute_rows_Pipeline_silu_loop2 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_rows_Pipeline_silu_loop2 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_smx_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_rows_Pipeline_smx_0 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_smx_0' pipeline 'smx_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_smx_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.292 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_rows_Pipeline_smx_0 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_compute_rows_Pipeline_smx_0 
Execute         gen_rtl compute_rows_Pipeline_smx_0 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_compute_rows_Pipeline_smx_0 
Execute         syn_report -csynth -model compute_rows_Pipeline_smx_0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_smx_0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_rows_Pipeline_smx_0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_smx_0_csynth.xml 
Execute         syn_report -verbosereport -model compute_rows_Pipeline_smx_0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.15 sec.
Execute         db_write -model compute_rows_Pipeline_smx_0 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_0.adb 
Execute         db_write -model compute_rows_Pipeline_smx_0 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_rows_Pipeline_smx_0 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_smx_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_rows_Pipeline_smx_1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_smx_1' pipeline 'smx_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_255_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_smx_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.297 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_rows_Pipeline_smx_1 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_compute_rows_Pipeline_smx_1 
Execute         gen_rtl compute_rows_Pipeline_smx_1 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_compute_rows_Pipeline_smx_1 
Execute         syn_report -csynth -model compute_rows_Pipeline_smx_1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_smx_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_rows_Pipeline_smx_1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_smx_1_csynth.xml 
Execute         syn_report -verbosereport -model compute_rows_Pipeline_smx_1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.23 sec.
Execute         db_write -model compute_rows_Pipeline_smx_1 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_1.adb 
Execute         db_write -model compute_rows_Pipeline_smx_1 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_rows_Pipeline_smx_1 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_smx_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_rows_Pipeline_smx_2 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_smx_2' pipeline 'smx_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_smx_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.301 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_rows_Pipeline_smx_2 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_compute_rows_Pipeline_smx_2 
Execute         gen_rtl compute_rows_Pipeline_smx_2 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_compute_rows_Pipeline_smx_2 
Execute         syn_report -csynth -model compute_rows_Pipeline_smx_2 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_smx_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_rows_Pipeline_smx_2 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_smx_2_csynth.xml 
Execute         syn_report -verbosereport -model compute_rows_Pipeline_smx_2 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_rows_Pipeline_smx_2 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_2.adb 
Execute         db_write -model compute_rows_Pipeline_smx_2 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_rows_Pipeline_smx_2 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_rmsnorm_Pipeline_rms_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_rmsnorm_Pipeline_rms_loop_0 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_rmsnorm_Pipeline_rms_loop_0' pipeline 'rms_loop_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_255_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_rmsnorm_Pipeline_rms_loop_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.307 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_rmsnorm_Pipeline_rms_loop_0 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0 
Execute         gen_rtl float_rmsnorm_Pipeline_rms_loop_0 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0 
Execute         syn_report -csynth -model float_rmsnorm_Pipeline_rms_loop_0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_rmsnorm_Pipeline_rms_loop_0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_rmsnorm_Pipeline_rms_loop_0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_rmsnorm_Pipeline_rms_loop_0_csynth.xml 
Execute         syn_report -verbosereport -model float_rmsnorm_Pipeline_rms_loop_0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -model float_rmsnorm_Pipeline_rms_loop_0 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_0.adb 
Execute         db_write -model float_rmsnorm_Pipeline_rms_loop_0 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_rmsnorm_Pipeline_rms_loop_0 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_rmsnorm_Pipeline_rms_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_rmsnorm_Pipeline_rms_loop_1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_rmsnorm_Pipeline_rms_loop_1' pipeline 'rms_loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_rmsnorm_Pipeline_rms_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.310 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_rmsnorm_Pipeline_rms_loop_1 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_rmsnorm_Pipeline_rms_loop_1 
Execute         gen_rtl float_rmsnorm_Pipeline_rms_loop_1 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_rmsnorm_Pipeline_rms_loop_1 
Execute         syn_report -csynth -model float_rmsnorm_Pipeline_rms_loop_1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_rmsnorm_Pipeline_rms_loop_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_rmsnorm_Pipeline_rms_loop_1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_rmsnorm_Pipeline_rms_loop_1_csynth.xml 
Execute         syn_report -verbosereport -model float_rmsnorm_Pipeline_rms_loop_1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model float_rmsnorm_Pipeline_rms_loop_1 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_1.adb 
Execute         db_write -model float_rmsnorm_Pipeline_rms_loop_1 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_rmsnorm_Pipeline_rms_loop_1 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_rmsnorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_rmsnorm -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_rmsnorm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.316 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_rmsnorm -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_rmsnorm 
Execute         gen_rtl float_rmsnorm -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_rmsnorm 
Execute         syn_report -csynth -model float_rmsnorm -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_rmsnorm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_rmsnorm -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_rmsnorm_csynth.xml 
Execute         syn_report -verbosereport -model float_rmsnorm -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -model float_rmsnorm -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm.adb 
Execute         db_write -model float_rmsnorm -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_rmsnorm -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_layernorm_Pipeline_layer_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_layernorm_Pipeline_layer_loop_0 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_layernorm_Pipeline_layer_loop_0' pipeline 'layer_loop_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_255_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_layernorm_Pipeline_layer_loop_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.319 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_layernorm_Pipeline_layer_loop_0 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_layernorm_Pipeline_layer_loop_0 
Execute         gen_rtl float_layernorm_Pipeline_layer_loop_0 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_layernorm_Pipeline_layer_loop_0 
Execute         syn_report -csynth -model float_layernorm_Pipeline_layer_loop_0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layernorm_Pipeline_layer_loop_0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_layernorm_Pipeline_layer_loop_0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layernorm_Pipeline_layer_loop_0_csynth.xml 
Execute         syn_report -verbosereport -model float_layernorm_Pipeline_layer_loop_0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model float_layernorm_Pipeline_layer_loop_0 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_0.adb 
Execute         db_write -model float_layernorm_Pipeline_layer_loop_0 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_layernorm_Pipeline_layer_loop_0 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_layernorm_Pipeline_layer_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_layernorm_Pipeline_layer_loop_1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_layernorm_Pipeline_layer_loop_1' pipeline 'layer_loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_255_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_layernorm_Pipeline_layer_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.323 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_layernorm_Pipeline_layer_loop_1 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_layernorm_Pipeline_layer_loop_1 
Execute         gen_rtl float_layernorm_Pipeline_layer_loop_1 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_layernorm_Pipeline_layer_loop_1 
Execute         syn_report -csynth -model float_layernorm_Pipeline_layer_loop_1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layernorm_Pipeline_layer_loop_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_layernorm_Pipeline_layer_loop_1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layernorm_Pipeline_layer_loop_1_csynth.xml 
Execute         syn_report -verbosereport -model float_layernorm_Pipeline_layer_loop_1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -model float_layernorm_Pipeline_layer_loop_1 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_1.adb 
Execute         db_write -model float_layernorm_Pipeline_layer_loop_1 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_layernorm_Pipeline_layer_loop_1 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_layernorm_Pipeline_ln_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_layernorm_Pipeline_ln_2 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_ln_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_layernorm_Pipeline_ln_2' pipeline 'ln_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_layernorm_Pipeline_ln_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.327 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_layernorm_Pipeline_ln_2 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_layernorm_Pipeline_ln_2 
Execute         gen_rtl float_layernorm_Pipeline_ln_2 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_layernorm_Pipeline_ln_2 
Execute         syn_report -csynth -model float_layernorm_Pipeline_ln_2 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layernorm_Pipeline_ln_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_layernorm_Pipeline_ln_2 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layernorm_Pipeline_ln_2_csynth.xml 
Execute         syn_report -verbosereport -model float_layernorm_Pipeline_ln_2 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_ln_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model float_layernorm_Pipeline_ln_2 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_ln_2.adb 
Execute         db_write -model float_layernorm_Pipeline_ln_2 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_layernorm_Pipeline_ln_2 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_ln_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_layernorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_layernorm -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'float_layernorm/grp_fu_2074_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'frsqrt_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_layernorm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.334 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_layernorm -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_layernorm 
Execute         gen_rtl float_layernorm -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_layernorm 
Execute         syn_report -csynth -model float_layernorm -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layernorm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_layernorm -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layernorm_csynth.xml 
Execute         syn_report -verbosereport -model float_layernorm -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.22 sec.
Execute         db_write -model float_layernorm -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm.adb 
Execute         db_write -model float_layernorm -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_layernorm -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_silu_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_rows_Pipeline_silu_loop -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_silu_loop' pipeline 'silu_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_silu_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.337 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_rows_Pipeline_silu_loop -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_compute_rows_Pipeline_silu_loop 
Execute         gen_rtl compute_rows_Pipeline_silu_loop -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_compute_rows_Pipeline_silu_loop 
Execute         syn_report -csynth -model compute_rows_Pipeline_silu_loop -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_silu_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_rows_Pipeline_silu_loop -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_silu_loop_csynth.xml 
Execute         syn_report -verbosereport -model compute_rows_Pipeline_silu_loop -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_rows_Pipeline_silu_loop -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop.adb 
Execute         db_write -model compute_rows_Pipeline_silu_loop -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_rows_Pipeline_silu_loop -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_convert_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_rows_Pipeline_convert_loop1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_convert_loop1' pipeline 'convert_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_convert_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.342 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_rows_Pipeline_convert_loop1 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_compute_rows_Pipeline_convert_loop1 
Execute         gen_rtl compute_rows_Pipeline_convert_loop1 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_compute_rows_Pipeline_convert_loop1 
Execute         syn_report -csynth -model compute_rows_Pipeline_convert_loop1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_convert_loop1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_rows_Pipeline_convert_loop1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_convert_loop1_csynth.xml 
Execute         syn_report -verbosereport -model compute_rows_Pipeline_convert_loop1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_rows_Pipeline_convert_loop1 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop1.adb 
Execute         db_write -model compute_rows_Pipeline_convert_loop1 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_rows_Pipeline_convert_loop1 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_add_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_rows_Pipeline_add_loop -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_add_loop' pipeline 'add_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_add_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.347 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_rows_Pipeline_add_loop -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_compute_rows_Pipeline_add_loop 
Execute         gen_rtl compute_rows_Pipeline_add_loop -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_compute_rows_Pipeline_add_loop 
Execute         syn_report -csynth -model compute_rows_Pipeline_add_loop -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_add_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_rows_Pipeline_add_loop -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_add_loop_csynth.xml 
Execute         syn_report -verbosereport -model compute_rows_Pipeline_add_loop -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_rows_Pipeline_add_loop -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop.adb 
Execute         db_write -model compute_rows_Pipeline_add_loop -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_rows_Pipeline_add_loop -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_add_loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_rows_Pipeline_add_loop3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_add_loop3' pipeline 'add_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_add_loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.353 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_rows_Pipeline_add_loop3 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_compute_rows_Pipeline_add_loop3 
Execute         gen_rtl compute_rows_Pipeline_add_loop3 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_compute_rows_Pipeline_add_loop3 
Execute         syn_report -csynth -model compute_rows_Pipeline_add_loop3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_add_loop3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_rows_Pipeline_add_loop3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_add_loop3_csynth.xml 
Execute         syn_report -verbosereport -model compute_rows_Pipeline_add_loop3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_rows_Pipeline_add_loop3 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop3.adb 
Execute         db_write -model compute_rows_Pipeline_add_loop3 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_rows_Pipeline_add_loop3 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_add_loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_rows_Pipeline_add_loop4 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_add_loop4' pipeline 'add_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_add_loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.360 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_rows_Pipeline_add_loop4 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_compute_rows_Pipeline_add_loop4 
Execute         gen_rtl compute_rows_Pipeline_add_loop4 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_compute_rows_Pipeline_add_loop4 
Execute         syn_report -csynth -model compute_rows_Pipeline_add_loop4 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_add_loop4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_rows_Pipeline_add_loop4 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_add_loop4_csynth.xml 
Execute         syn_report -verbosereport -model compute_rows_Pipeline_add_loop4 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_rows_Pipeline_add_loop4 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop4.adb 
Execute         db_write -model compute_rows_Pipeline_add_loop4 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_rows_Pipeline_add_loop4 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_PK_W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_rows_Pipeline_PK_W -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_PK_W.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_PK_W' pipeline 'PK_W' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_PK_W'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.365 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_rows_Pipeline_PK_W -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_compute_rows_Pipeline_PK_W 
Execute         gen_rtl compute_rows_Pipeline_PK_W -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_compute_rows_Pipeline_PK_W 
Execute         syn_report -csynth -model compute_rows_Pipeline_PK_W -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_PK_W_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_rows_Pipeline_PK_W -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_Pipeline_PK_W_csynth.xml 
Execute         syn_report -verbosereport -model compute_rows_Pipeline_PK_W -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_PK_W.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_rows_Pipeline_PK_W -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_PK_W.adb 
Execute         db_write -model compute_rows_Pipeline_PK_W -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_rows_Pipeline_PK_W -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_PK_W 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_rows -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W' using block RAMs.
Command         create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.384 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_rows -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_compute_rows 
Execute         gen_rtl compute_rows -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_compute_rows 
Execute         syn_report -csynth -model compute_rows -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.2 sec.
Execute         syn_report -rtlxml -model compute_rows -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/compute_rows_csynth.xml 
Execute         syn_report -verbosereport -model compute_rows -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.9 sec.
Execute         db_write -model compute_rows -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model compute_rows -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_rows -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_rows_Pipeline_STORE_ROW_STORE_W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model store_rows_Pipeline_STORE_ROW_STORE_W -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows_Pipeline_STORE_ROW_STORE_W.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_rows_Pipeline_STORE_ROW_STORE_W' pipeline 'STORE_ROW_STORE_W' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_rows_Pipeline_STORE_ROW_STORE_W'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.65 seconds; current allocated memory: 1.391 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl store_rows_Pipeline_STORE_ROW_STORE_W -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W 
Execute         gen_rtl store_rows_Pipeline_STORE_ROW_STORE_W -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W 
Execute         syn_report -csynth -model store_rows_Pipeline_STORE_ROW_STORE_W -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/store_rows_Pipeline_STORE_ROW_STORE_W_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model store_rows_Pipeline_STORE_ROW_STORE_W -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/store_rows_Pipeline_STORE_ROW_STORE_W_csynth.xml 
Execute         syn_report -verbosereport -model store_rows_Pipeline_STORE_ROW_STORE_W -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows_Pipeline_STORE_ROW_STORE_W.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model store_rows_Pipeline_STORE_ROW_STORE_W -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows_Pipeline_STORE_ROW_STORE_W.adb 
Execute         db_write -model store_rows_Pipeline_STORE_ROW_STORE_W -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info store_rows_Pipeline_STORE_ROW_STORE_W -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows_Pipeline_STORE_ROW_STORE_W 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model store_rows -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_rows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.392 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl store_rows -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_store_rows 
Execute         gen_rtl store_rows -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_store_rows 
Execute         syn_report -csynth -model store_rows -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/store_rows_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model store_rows -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/store_rows_csynth.xml 
Execute         syn_report -verbosereport -model store_rows -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model store_rows -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows.adb 
Execute         db_write -model store_rows -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info store_rows -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator -top_prefix  -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/stage' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/config_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activation_accelerator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in0', 'in1', 'out_r', 'stage', 'config_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator'.
INFO: [RTMG 210-285] Implementing FIFO 'out_r_c_U(activation_accelerator_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'config_r_c_U(activation_accelerator_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_in0_U(activation_accelerator_fifo_w512_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_in1_U(activation_accelerator_fifo_w512_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_out_U(activation_accelerator_fifo_w512_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_rows_U0_U(activation_accelerator_start_for_compute_rows_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_rows_U0_U(activation_accelerator_start_for_store_rows_U0)' using Shift Registers.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.394 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator 
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator 
Execute         syn_report -csynth -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.79 sec.
Execute         db_write -model activation_accelerator -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.adb 
Execute         db_write -model activation_accelerator -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator 
Execute         export_constraint_db -f -tool general -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         syn_report -designview -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.design.xml 
Command         syn_report done; 0.64 sec.
Execute         syn_report -csynthDesign -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.protoinst 
Execute         sc_get_clocks activation_accelerator 
Execute         sc_get_portdomain activation_accelerator 
INFO-FLOW: Model list for RTL component generation: entry_proc load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W load_rows_Loop_LOAD_ROW_proc1 load_rows compute_rows_Pipeline_UNPK_W compute_rows_Pipeline_convert_loop compute_rows_Pipeline_silu_loop2 compute_rows_Pipeline_smx_0 compute_rows_Pipeline_smx_1 compute_rows_Pipeline_smx_2 float_rmsnorm_Pipeline_rms_loop_0 float_rmsnorm_Pipeline_rms_loop_1 float_rmsnorm float_layernorm_Pipeline_layer_loop_0 float_layernorm_Pipeline_layer_loop_1 float_layernorm_Pipeline_ln_2 float_layernorm compute_rows_Pipeline_silu_loop compute_rows_Pipeline_convert_loop1 compute_rows_Pipeline_add_loop compute_rows_Pipeline_add_loop3 compute_rows_Pipeline_add_loop4 compute_rows_Pipeline_PK_W compute_rows store_rows_Pipeline_STORE_ROW_STORE_W store_rows activation_accelerator
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_rows_Loop_LOAD_ROW_proc1] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1.compgen.tcl 
INFO-FLOW: Handling components in module [load_rows] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows.compgen.tcl 
INFO-FLOW: Handling components in module [compute_rows_Pipeline_UNPK_W] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_UNPK_W.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_rows_Pipeline_convert_loop] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_mux_325_16_1_1.
INFO-FLOW: Append model activation_accelerator_mux_325_16_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_rows_Pipeline_silu_loop2] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop2.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_mux_325_32_1_1.
INFO-FLOW: Append model activation_accelerator_mux_325_32_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_rows_Pipeline_smx_0] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_0.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_rows_Pipeline_smx_1] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_mux_255_32_1_1.
INFO-FLOW: Append model activation_accelerator_mux_255_32_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_rows_Pipeline_smx_2] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_2.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_rmsnorm_Pipeline_rms_loop_0] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_0.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_rmsnorm_Pipeline_rms_loop_1] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_rmsnorm] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm.compgen.tcl 
INFO-FLOW: Handling components in module [float_layernorm_Pipeline_layer_loop_0] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_0.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_layernorm_Pipeline_layer_loop_1] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_layernorm_Pipeline_ln_2] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_ln_2.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_layernorm] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Handling components in module [compute_rows_Pipeline_silu_loop] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_rows_Pipeline_convert_loop1] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_rows_Pipeline_add_loop] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_rows_Pipeline_add_loop3] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_rows_Pipeline_add_loop4] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop4.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_rows_Pipeline_PK_W] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_PK_W.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_rows] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W.
INFO-FLOW: Append model activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W
INFO-FLOW: Handling components in module [store_rows_Pipeline_STORE_ROW_STORE_W] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows_Pipeline_STORE_ROW_STORE_W.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_rows] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows.compgen.tcl 
INFO-FLOW: Handling components in module [activation_accelerator] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fifo_w64_d4_S.
INFO-FLOW: Append model activation_accelerator_fifo_w64_d4_S
INFO-FLOW: Found component activation_accelerator_fifo_w32_d3_S.
INFO-FLOW: Append model activation_accelerator_fifo_w32_d3_S
INFO-FLOW: Found component activation_accelerator_fifo_w512_d64_A.
INFO-FLOW: Append model activation_accelerator_fifo_w512_d64_A
INFO-FLOW: Found component activation_accelerator_fifo_w512_d64_A.
INFO-FLOW: Append model activation_accelerator_fifo_w512_d64_A
INFO-FLOW: Found component activation_accelerator_fifo_w512_d64_A.
INFO-FLOW: Append model activation_accelerator_fifo_w512_d64_A
INFO-FLOW: Found component activation_accelerator_start_for_compute_rows_U0.
INFO-FLOW: Append model activation_accelerator_start_for_compute_rows_U0
INFO-FLOW: Found component activation_accelerator_start_for_store_rows_U0.
INFO-FLOW: Append model activation_accelerator_start_for_store_rows_U0
INFO-FLOW: Found component activation_accelerator_gmem0_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem0_m_axi
INFO-FLOW: Found component activation_accelerator_gmem1_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem1_m_axi
INFO-FLOW: Found component activation_accelerator_gmem2_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem2_m_axi
INFO-FLOW: Found component activation_accelerator_control_s_axi.
INFO-FLOW: Append model activation_accelerator_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W
INFO-FLOW: Append model load_rows_Loop_LOAD_ROW_proc1
INFO-FLOW: Append model load_rows
INFO-FLOW: Append model compute_rows_Pipeline_UNPK_W
INFO-FLOW: Append model compute_rows_Pipeline_convert_loop
INFO-FLOW: Append model compute_rows_Pipeline_silu_loop2
INFO-FLOW: Append model compute_rows_Pipeline_smx_0
INFO-FLOW: Append model compute_rows_Pipeline_smx_1
INFO-FLOW: Append model compute_rows_Pipeline_smx_2
INFO-FLOW: Append model float_rmsnorm_Pipeline_rms_loop_0
INFO-FLOW: Append model float_rmsnorm_Pipeline_rms_loop_1
INFO-FLOW: Append model float_rmsnorm
INFO-FLOW: Append model float_layernorm_Pipeline_layer_loop_0
INFO-FLOW: Append model float_layernorm_Pipeline_layer_loop_1
INFO-FLOW: Append model float_layernorm_Pipeline_ln_2
INFO-FLOW: Append model float_layernorm
INFO-FLOW: Append model compute_rows_Pipeline_silu_loop
INFO-FLOW: Append model compute_rows_Pipeline_convert_loop1
INFO-FLOW: Append model compute_rows_Pipeline_add_loop
INFO-FLOW: Append model compute_rows_Pipeline_add_loop3
INFO-FLOW: Append model compute_rows_Pipeline_add_loop4
INFO-FLOW: Append model compute_rows_Pipeline_PK_W
INFO-FLOW: Append model compute_rows
INFO-FLOW: Append model store_rows_Pipeline_STORE_ROW_STORE_W
INFO-FLOW: Append model store_rows
INFO-FLOW: Append model activation_accelerator
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_mux_325_16_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_mux_325_32_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_mux_255_32_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1 activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fifo_w64_d4_S activation_accelerator_fifo_w32_d3_S activation_accelerator_fifo_w512_d64_A activation_accelerator_fifo_w512_d64_A activation_accelerator_fifo_w512_d64_A activation_accelerator_start_for_compute_rows_U0 activation_accelerator_start_for_store_rows_U0 activation_accelerator_gmem0_m_axi activation_accelerator_gmem1_m_axi activation_accelerator_gmem2_m_axi activation_accelerator_control_s_axi entry_proc load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W load_rows_Loop_LOAD_ROW_proc1 load_rows compute_rows_Pipeline_UNPK_W compute_rows_Pipeline_convert_loop compute_rows_Pipeline_silu_loop2 compute_rows_Pipeline_smx_0 compute_rows_Pipeline_smx_1 compute_rows_Pipeline_smx_2 float_rmsnorm_Pipeline_rms_loop_0 float_rmsnorm_Pipeline_rms_loop_1 float_rmsnorm float_layernorm_Pipeline_layer_loop_0 float_layernorm_Pipeline_layer_loop_1 float_layernorm_Pipeline_ln_2 float_layernorm compute_rows_Pipeline_silu_loop compute_rows_Pipeline_convert_loop1 compute_rows_Pipeline_add_loop compute_rows_Pipeline_add_loop3 compute_rows_Pipeline_add_loop4 compute_rows_Pipeline_PK_W compute_rows store_rows_Pipeline_STORE_ROW_STORE_W store_rows activation_accelerator
INFO-FLOW: Generating /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_mux_325_16_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_mux_325_32_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_mux_255_32_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fifo_w64_d4_S
INFO-FLOW: To file: write model activation_accelerator_fifo_w32_d3_S
INFO-FLOW: To file: write model activation_accelerator_fifo_w512_d64_A
INFO-FLOW: To file: write model activation_accelerator_fifo_w512_d64_A
INFO-FLOW: To file: write model activation_accelerator_fifo_w512_d64_A
INFO-FLOW: To file: write model activation_accelerator_start_for_compute_rows_U0
INFO-FLOW: To file: write model activation_accelerator_start_for_store_rows_U0
INFO-FLOW: To file: write model activation_accelerator_gmem0_m_axi
INFO-FLOW: To file: write model activation_accelerator_gmem1_m_axi
INFO-FLOW: To file: write model activation_accelerator_gmem2_m_axi
INFO-FLOW: To file: write model activation_accelerator_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W
INFO-FLOW: To file: write model load_rows_Loop_LOAD_ROW_proc1
INFO-FLOW: To file: write model load_rows
INFO-FLOW: To file: write model compute_rows_Pipeline_UNPK_W
INFO-FLOW: To file: write model compute_rows_Pipeline_convert_loop
INFO-FLOW: To file: write model compute_rows_Pipeline_silu_loop2
INFO-FLOW: To file: write model compute_rows_Pipeline_smx_0
INFO-FLOW: To file: write model compute_rows_Pipeline_smx_1
INFO-FLOW: To file: write model compute_rows_Pipeline_smx_2
INFO-FLOW: To file: write model float_rmsnorm_Pipeline_rms_loop_0
INFO-FLOW: To file: write model float_rmsnorm_Pipeline_rms_loop_1
INFO-FLOW: To file: write model float_rmsnorm
INFO-FLOW: To file: write model float_layernorm_Pipeline_layer_loop_0
INFO-FLOW: To file: write model float_layernorm_Pipeline_layer_loop_1
INFO-FLOW: To file: write model float_layernorm_Pipeline_ln_2
INFO-FLOW: To file: write model float_layernorm
INFO-FLOW: To file: write model compute_rows_Pipeline_silu_loop
INFO-FLOW: To file: write model compute_rows_Pipeline_convert_loop1
INFO-FLOW: To file: write model compute_rows_Pipeline_add_loop
INFO-FLOW: To file: write model compute_rows_Pipeline_add_loop3
INFO-FLOW: To file: write model compute_rows_Pipeline_add_loop4
INFO-FLOW: To file: write model compute_rows_Pipeline_PK_W
INFO-FLOW: To file: write model compute_rows
INFO-FLOW: To file: write model store_rows_Pipeline_STORE_ROW_STORE_W
INFO-FLOW: To file: write model store_rows
INFO-FLOW: To file: write model activation_accelerator
INFO-FLOW: Generating /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vhdl' dstVlogDir='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vlog' tclDir='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db' modelList='activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_325_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_325_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_255_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1
activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W
activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fifo_w64_d4_S
activation_accelerator_fifo_w32_d3_S
activation_accelerator_fifo_w512_d64_A
activation_accelerator_fifo_w512_d64_A
activation_accelerator_fifo_w512_d64_A
activation_accelerator_start_for_compute_rows_U0
activation_accelerator_start_for_store_rows_U0
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem1_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
entry_proc
load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W
load_rows_Loop_LOAD_ROW_proc1
load_rows
compute_rows_Pipeline_UNPK_W
compute_rows_Pipeline_convert_loop
compute_rows_Pipeline_silu_loop2
compute_rows_Pipeline_smx_0
compute_rows_Pipeline_smx_1
compute_rows_Pipeline_smx_2
float_rmsnorm_Pipeline_rms_loop_0
float_rmsnorm_Pipeline_rms_loop_1
float_rmsnorm
float_layernorm_Pipeline_layer_loop_0
float_layernorm_Pipeline_layer_loop_1
float_layernorm_Pipeline_ln_2
float_layernorm
compute_rows_Pipeline_silu_loop
compute_rows_Pipeline_convert_loop1
compute_rows_Pipeline_add_loop
compute_rows_Pipeline_add_loop3
compute_rows_Pipeline_add_loop4
compute_rows_Pipeline_PK_W
compute_rows
store_rows_Pipeline_STORE_ROW_STORE_W
store_rows
activation_accelerator
' expOnly='0'
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_UNPK_W.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop2.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_0.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_1.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_2.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_0.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_1.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_0.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_1.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_ln_2.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop1.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop3.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop4.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_PK_W.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows_Pipeline_STORE_ROW_STORE_W.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.89 seconds; current allocated memory: 1.402 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='activation_accelerator_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name load_rows_Loop_LOAD_ROW_proc1
INFO-FLOW: No bind nodes found for module_name load_rows
INFO-FLOW: No bind nodes found for module_name store_rows
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_325_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_325_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_255_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1
activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W
activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fifo_w64_d4_S
activation_accelerator_fifo_w32_d3_S
activation_accelerator_fifo_w512_d64_A
activation_accelerator_fifo_w512_d64_A
activation_accelerator_fifo_w512_d64_A
activation_accelerator_start_for_compute_rows_U0
activation_accelerator_start_for_store_rows_U0
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem1_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
entry_proc
load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W
load_rows_Loop_LOAD_ROW_proc1
load_rows
compute_rows_Pipeline_UNPK_W
compute_rows_Pipeline_convert_loop
compute_rows_Pipeline_silu_loop2
compute_rows_Pipeline_smx_0
compute_rows_Pipeline_smx_1
compute_rows_Pipeline_smx_2
float_rmsnorm_Pipeline_rms_loop_0
float_rmsnorm_Pipeline_rms_loop_1
float_rmsnorm
float_layernorm_Pipeline_layer_loop_0
float_layernorm_Pipeline_layer_loop_1
float_layernorm_Pipeline_ln_2
float_layernorm
compute_rows_Pipeline_silu_loop
compute_rows_Pipeline_convert_loop1
compute_rows_Pipeline_add_loop
compute_rows_Pipeline_add_loop3
compute_rows_Pipeline_add_loop4
compute_rows_Pipeline_PK_W
compute_rows
store_rows_Pipeline_STORE_ROW_STORE_W
store_rows
activation_accelerator
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-be.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_UNPK_W.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop2.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_0.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_1.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_2.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_0.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_1.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_0.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_1.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_ln_2.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop1.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop3.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop4.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_PK_W.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows_Pipeline_STORE_ROW_STORE_W.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         sc_get_clocks activation_accelerator 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST activation_accelerator MODULE2INSTS {activation_accelerator activation_accelerator entry_proc entry_proc_U0 load_rows load_rows_U0 load_rows_Loop_LOAD_ROW_proc1 load_rows_Loop_LOAD_ROW_proc1_U0 load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76 compute_rows compute_rows_U0 compute_rows_Pipeline_UNPK_W grp_compute_rows_Pipeline_UNPK_W_fu_787 compute_rows_Pipeline_convert_loop grp_compute_rows_Pipeline_convert_loop_fu_859 compute_rows_Pipeline_convert_loop1 grp_compute_rows_Pipeline_convert_loop1_fu_927 compute_rows_Pipeline_silu_loop2 grp_compute_rows_Pipeline_silu_loop2_fu_995 compute_rows_Pipeline_smx_0 grp_compute_rows_Pipeline_smx_0_fu_1063 compute_rows_Pipeline_smx_1 grp_compute_rows_Pipeline_smx_1_fu_1101 compute_rows_Pipeline_smx_2 grp_compute_rows_Pipeline_smx_2_fu_1139 float_rmsnorm grp_float_rmsnorm_fu_1209 float_rmsnorm_Pipeline_rms_loop_0 grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164 float_rmsnorm_Pipeline_rms_loop_1 grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233 float_layernorm grp_float_layernorm_fu_1277 float_layernorm_Pipeline_layer_loop_0 grp_float_layernorm_Pipeline_layer_loop_0_fu_160 float_layernorm_Pipeline_layer_loop_1 grp_float_layernorm_Pipeline_layer_loop_1_fu_229 float_layernorm_Pipeline_ln_2 grp_float_layernorm_Pipeline_ln_2_fu_299 compute_rows_Pipeline_silu_loop grp_compute_rows_Pipeline_silu_loop_fu_1345 compute_rows_Pipeline_add_loop grp_compute_rows_Pipeline_add_loop_fu_1413 compute_rows_Pipeline_add_loop3 grp_compute_rows_Pipeline_add_loop3_fu_1513 compute_rows_Pipeline_add_loop4 grp_compute_rows_Pipeline_add_loop4_fu_1613 compute_rows_Pipeline_PK_W grp_compute_rows_Pipeline_PK_W_fu_1713 store_rows store_rows_U0 store_rows_Pipeline_STORE_ROW_STORE_W grp_store_rows_Pipeline_STORE_ROW_STORE_W_fu_66} INST2MODULE {activation_accelerator activation_accelerator entry_proc_U0 entry_proc load_rows_U0 load_rows load_rows_Loop_LOAD_ROW_proc1_U0 load_rows_Loop_LOAD_ROW_proc1 grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76 load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W compute_rows_U0 compute_rows grp_compute_rows_Pipeline_UNPK_W_fu_787 compute_rows_Pipeline_UNPK_W grp_compute_rows_Pipeline_convert_loop_fu_859 compute_rows_Pipeline_convert_loop grp_compute_rows_Pipeline_convert_loop1_fu_927 compute_rows_Pipeline_convert_loop1 grp_compute_rows_Pipeline_silu_loop2_fu_995 compute_rows_Pipeline_silu_loop2 grp_compute_rows_Pipeline_smx_0_fu_1063 compute_rows_Pipeline_smx_0 grp_compute_rows_Pipeline_smx_1_fu_1101 compute_rows_Pipeline_smx_1 grp_compute_rows_Pipeline_smx_2_fu_1139 compute_rows_Pipeline_smx_2 grp_float_rmsnorm_fu_1209 float_rmsnorm grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164 float_rmsnorm_Pipeline_rms_loop_0 grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233 float_rmsnorm_Pipeline_rms_loop_1 grp_float_layernorm_fu_1277 float_layernorm grp_float_layernorm_Pipeline_layer_loop_0_fu_160 float_layernorm_Pipeline_layer_loop_0 grp_float_layernorm_Pipeline_layer_loop_1_fu_229 float_layernorm_Pipeline_layer_loop_1 grp_float_layernorm_Pipeline_ln_2_fu_299 float_layernorm_Pipeline_ln_2 grp_compute_rows_Pipeline_silu_loop_fu_1345 compute_rows_Pipeline_silu_loop grp_compute_rows_Pipeline_add_loop_fu_1413 compute_rows_Pipeline_add_loop grp_compute_rows_Pipeline_add_loop3_fu_1513 compute_rows_Pipeline_add_loop3 grp_compute_rows_Pipeline_add_loop4_fu_1613 compute_rows_Pipeline_add_loop4 grp_compute_rows_Pipeline_PK_W_fu_1713 compute_rows_Pipeline_PK_W store_rows_U0 store_rows grp_store_rows_Pipeline_STORE_ROW_STORE_W_fu_66 store_rows_Pipeline_STORE_ROW_STORE_W} INSTDATA {activation_accelerator {DEPTH 1 CHILDREN {entry_proc_U0 load_rows_U0 compute_rows_U0 store_rows_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} load_rows_U0 {DEPTH 2 CHILDREN load_rows_Loop_LOAD_ROW_proc1_U0} load_rows_Loop_LOAD_ROW_proc1_U0 {DEPTH 3 CHILDREN grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76} grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76 {DEPTH 4 CHILDREN {}} compute_rows_U0 {DEPTH 2 CHILDREN {grp_compute_rows_Pipeline_UNPK_W_fu_787 grp_compute_rows_Pipeline_convert_loop_fu_859 grp_compute_rows_Pipeline_convert_loop1_fu_927 grp_compute_rows_Pipeline_silu_loop2_fu_995 grp_compute_rows_Pipeline_smx_0_fu_1063 grp_compute_rows_Pipeline_smx_1_fu_1101 grp_compute_rows_Pipeline_smx_2_fu_1139 grp_float_rmsnorm_fu_1209 grp_float_layernorm_fu_1277 grp_compute_rows_Pipeline_silu_loop_fu_1345 grp_compute_rows_Pipeline_add_loop_fu_1413 grp_compute_rows_Pipeline_add_loop3_fu_1513 grp_compute_rows_Pipeline_add_loop4_fu_1613 grp_compute_rows_Pipeline_PK_W_fu_1713}} grp_compute_rows_Pipeline_UNPK_W_fu_787 {DEPTH 3 CHILDREN {}} grp_compute_rows_Pipeline_convert_loop_fu_859 {DEPTH 3 CHILDREN {}} grp_compute_rows_Pipeline_convert_loop1_fu_927 {DEPTH 3 CHILDREN {}} grp_compute_rows_Pipeline_silu_loop2_fu_995 {DEPTH 3 CHILDREN {}} grp_compute_rows_Pipeline_smx_0_fu_1063 {DEPTH 3 CHILDREN {}} grp_compute_rows_Pipeline_smx_1_fu_1101 {DEPTH 3 CHILDREN {}} grp_compute_rows_Pipeline_smx_2_fu_1139 {DEPTH 3 CHILDREN {}} grp_float_rmsnorm_fu_1209 {DEPTH 3 CHILDREN {grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164 grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233}} grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164 {DEPTH 4 CHILDREN {}} grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233 {DEPTH 4 CHILDREN {}} grp_float_layernorm_fu_1277 {DEPTH 3 CHILDREN {grp_float_layernorm_Pipeline_layer_loop_0_fu_160 grp_float_layernorm_Pipeline_layer_loop_1_fu_229 grp_float_layernorm_Pipeline_ln_2_fu_299}} grp_float_layernorm_Pipeline_layer_loop_0_fu_160 {DEPTH 4 CHILDREN {}} grp_float_layernorm_Pipeline_layer_loop_1_fu_229 {DEPTH 4 CHILDREN {}} grp_float_layernorm_Pipeline_ln_2_fu_299 {DEPTH 4 CHILDREN {}} grp_compute_rows_Pipeline_silu_loop_fu_1345 {DEPTH 3 CHILDREN {}} grp_compute_rows_Pipeline_add_loop_fu_1413 {DEPTH 3 CHILDREN {}} grp_compute_rows_Pipeline_add_loop3_fu_1513 {DEPTH 3 CHILDREN {}} grp_compute_rows_Pipeline_add_loop4_fu_1613 {DEPTH 3 CHILDREN {}} grp_compute_rows_Pipeline_PK_W_fu_1713 {DEPTH 3 CHILDREN {}} store_rows_U0 {DEPTH 2 CHILDREN grp_store_rows_Pipeline_STORE_ROW_STORE_W_fu_66} grp_store_rows_Pipeline_STORE_ROW_STORE_W_fu_66 {DEPTH 3 CHILDREN {}}} MODULEDATA {load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln579_fu_124_p2 SOURCE activation_accelerator.cpp:579 VARIABLE add_ln579 LOOP LOAD_ROW_LOAD_W BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_rows_Pipeline_UNPK_W {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln633_fu_1416_p2 SOURCE activation_accelerator.cpp:633 VARIABLE add_ln633 LOOP UNPK_W BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_rows_Pipeline_convert_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_1214_p2 SOURCE activation_accelerator.cpp:210 VARIABLE add_ln210 LOOP convert_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_rows_Pipeline_silu_loop2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_fu_1241_p2 SOURCE activation_accelerator.cpp:273 VARIABLE add_ln273 LOOP silu_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_rows_Pipeline_smx_0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln518_fu_640_p2 SOURCE activation_accelerator.cpp:518 VARIABLE add_ln518 LOOP smx_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_rows_Pipeline_smx_1 {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U267 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_3 LOOP smx_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U268 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_5 LOOP smx_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U267 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_9 LOOP smx_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U268 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_11 LOOP smx_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U267 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_15 LOOP smx_1 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln528_fu_663_p2 SOURCE activation_accelerator.cpp:528 VARIABLE add_ln528 LOOP smx_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 14 BRAM 0 URAM 0}} compute_rows_Pipeline_smx_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_fu_1249_p2 SOURCE activation_accelerator.cpp:551 VARIABLE add_ln551 LOOP smx_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_rmsnorm_Pipeline_rms_loop_0 {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U387 SOURCE activation_accelerator.cpp:299 VARIABLE mul_1 LOOP rms_loop_0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U388 SOURCE activation_accelerator.cpp:299 VARIABLE mul_2 LOOP rms_loop_0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U387 SOURCE activation_accelerator.cpp:299 VARIABLE mul_4 LOOP rms_loop_0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U388 SOURCE activation_accelerator.cpp:299 VARIABLE mul_5 LOOP rms_loop_0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U387 SOURCE activation_accelerator.cpp:299 VARIABLE mul_7 LOOP rms_loop_0 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U383 SOURCE activation_accelerator.cpp:306 VARIABLE s2 LOOP rms_loop_0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U383 SOURCE activation_accelerator.cpp:308 VARIABLE t0 LOOP rms_loop_0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U383 SOURCE activation_accelerator.cpp:309 VARIABLE t1 LOOP rms_loop_0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U384 SOURCE activation_accelerator.cpp:310 VARIABLE block LOOP rms_loop_0 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U385 SOURCE activation_accelerator.cpp:312 VARIABLE sum_sq_1 LOOP rms_loop_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_fu_640_p2 SOURCE activation_accelerator.cpp:288 VARIABLE add_ln288 LOOP rms_loop_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 0 URAM 0}} float_rmsnorm_Pipeline_rms_loop_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_1232_p2 SOURCE activation_accelerator.cpp:318 VARIABLE add_ln318 LOOP rms_loop_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_rmsnorm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U500 SOURCE activation_accelerator.cpp:314 VARIABLE mean_sq LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U498 SOURCE activation_accelerator.cpp:315 VARIABLE rms LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U499 SOURCE activation_accelerator.cpp:242 VARIABLE x2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME i_2_fu_416_p2 SOURCE activation_accelerator.cpp:250 VARIABLE i_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U499 SOURCE activation_accelerator.cpp:254 VARIABLE mul1_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U499 SOURCE activation_accelerator.cpp:254 VARIABLE mul2_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U498 SOURCE activation_accelerator.cpp:254 VARIABLE sub3_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U499 SOURCE activation_accelerator.cpp:254 VARIABLE re_rms LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 15 BRAM 0 URAM 0}} float_layernorm_Pipeline_layer_loop_0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_fu_628_p2 SOURCE activation_accelerator.cpp:332 VARIABLE add_ln332 LOOP layer_loop_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_layernorm_Pipeline_layer_loop_1 {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U617 SOURCE activation_accelerator.cpp:373 VARIABLE mul_1 LOOP layer_loop_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U618 SOURCE activation_accelerator.cpp:373 VARIABLE mul_2 LOOP layer_loop_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U617 SOURCE activation_accelerator.cpp:373 VARIABLE mul_4 LOOP layer_loop_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U618 SOURCE activation_accelerator.cpp:373 VARIABLE mul_5 LOOP layer_loop_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U617 SOURCE activation_accelerator.cpp:373 VARIABLE mul_7 LOOP layer_loop_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_fu_658_p2 SOURCE activation_accelerator.cpp:362 VARIABLE add_ln362 LOOP layer_loop_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} float_layernorm_Pipeline_ln_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln390_fu_1242_p2 SOURCE activation_accelerator.cpp:390 VARIABLE add_ln390 LOOP ln_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_layernorm {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE frsqrt PRAGMA {} RTLNAME frsqrt_32ns_32ns_32_10_full_dsp_1_U732 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/rsqrtfloat.cpp:22 VARIABLE inv_std LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op frsqrt}}} AREA {DSP 15 BRAM 0 URAM 0}} compute_rows_Pipeline_silu_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_fu_1241_p2 SOURCE activation_accelerator.cpp:273 VARIABLE add_ln273 LOOP silu_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_rows_Pipeline_convert_loop1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_1214_p2 SOURCE activation_accelerator.cpp:210 VARIABLE add_ln210 LOOP convert_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_rows_Pipeline_add_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln458_fu_1700_p2 SOURCE activation_accelerator.cpp:458 VARIABLE add_ln458 LOOP add_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_rows_Pipeline_add_loop3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln458_fu_1700_p2 SOURCE activation_accelerator.cpp:458 VARIABLE add_ln458 LOOP add_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_rows_Pipeline_add_loop4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln458_fu_1700_p2 SOURCE activation_accelerator.cpp:458 VARIABLE add_ln458 LOOP add_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_rows_Pipeline_PK_W {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln674_fu_549_p2 SOURCE activation_accelerator.cpp:674 VARIABLE add_ln674 LOOP PK_W BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_rows {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_32_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_33_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_34_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_35_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_36_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_37_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_38_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_39_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_40_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_41_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_42_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_43_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_44_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_45_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_46_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_47_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_48_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_49_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_50_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_51_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_52_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_53_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_54_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_55_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_56_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_57_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_58_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_59_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_60_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_61_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile0_V_62_U SOURCE activation_accelerator.cpp:607 VARIABLE tile0_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_32_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_33_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_34_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_35_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_36_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_37_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_38_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_39_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_40_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_41_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_42_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_43_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_44_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_45_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_46_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_47_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_48_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_49_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_50_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_51_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_52_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_53_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_54_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_55_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_56_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_57_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_58_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_59_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_60_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_61_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile1_V_62_U SOURCE activation_accelerator.cpp:607 VARIABLE tile1_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_32_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_33_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_34_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_35_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_36_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_37_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_38_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_39_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_40_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_41_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_42_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_43_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_44_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_45_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_46_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_47_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1268 SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U1271 SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_50_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_51_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_52_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_53_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_54_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_55_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_56_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_57_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_58_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1272 SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_60_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_61_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME tile2_V_62_U SOURCE activation_accelerator.cpp:607 VARIABLE tile2_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_U SOURCE activation_accelerator.cpp:619 VARIABLE xt LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_32_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_33_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_34_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_35_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_36_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_37_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1273 SOURCE activation_accelerator.cpp:619 VARIABLE xt_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_39_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_40_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_41_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_42_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_43_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_44_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_45_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_46_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_47_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_48_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1274 SOURCE activation_accelerator.cpp:619 VARIABLE xt_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U1271 SOURCE activation_accelerator.cpp:619 VARIABLE xt_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_51_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_52_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_53_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_54_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1270 SOURCE activation_accelerator.cpp:619 VARIABLE xt_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_56_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_57_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1270 SOURCE activation_accelerator.cpp:619 VARIABLE xt_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1268 SOURCE activation_accelerator.cpp:619 VARIABLE xt_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1275 SOURCE activation_accelerator.cpp:619 VARIABLE xt_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_61_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME xt_62_U SOURCE activation_accelerator.cpp:619 VARIABLE xt_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_U SOURCE activation_accelerator.cpp:619 VARIABLE yt LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_32_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_33_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_34_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_35_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_36_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_37_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_38_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1268 SOURCE activation_accelerator.cpp:619 VARIABLE yt_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_40_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_41_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_42_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_43_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_44_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1268 SOURCE activation_accelerator.cpp:619 VARIABLE yt_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1272 SOURCE activation_accelerator.cpp:619 VARIABLE yt_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1273 SOURCE activation_accelerator.cpp:619 VARIABLE yt_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1268 SOURCE activation_accelerator.cpp:619 VARIABLE yt_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1272 SOURCE activation_accelerator.cpp:619 VARIABLE yt_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1272 SOURCE activation_accelerator.cpp:619 VARIABLE yt_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1273 SOURCE activation_accelerator.cpp:619 VARIABLE yt_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U1276 SOURCE activation_accelerator.cpp:619 VARIABLE yt_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_53_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_54_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_55_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_56_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_57_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_58_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_59_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_60_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1273 SOURCE activation_accelerator.cpp:619 VARIABLE yt_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME yt_62_U SOURCE activation_accelerator.cpp:619 VARIABLE yt_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_2_fu_1779_p2 SOURCE activation_accelerator.cpp:628 VARIABLE r_2 LOOP COMPUTE_ROW BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 64 BRAM 160 URAM 0}} store_rows_Pipeline_STORE_ROW_STORE_W {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln694_fu_98_p2 SOURCE activation_accelerator.cpp:694 VARIABLE add_ln694 LOOP STORE_ROW_STORE_W BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME config_r_c_U SOURCE activation_accelerator.cpp:714 VARIABLE config_r_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_r_c_U SOURCE activation_accelerator.cpp:714 VARIABLE out_r_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_in0_U SOURCE activation_accelerator.cpp:716 VARIABLE s_in0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_in1_U SOURCE activation_accelerator.cpp:716 VARIABLE s_in1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_out_U SOURCE activation_accelerator.cpp:716 VARIABLE s_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 64 BRAM 247 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} load_rows_Loop_LOAD_ROW_proc1 {AREA {DSP 0 BRAM 0 URAM 0}} load_rows {AREA {DSP 0 BRAM 0 URAM 0}} store_rows {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.45 seconds; current allocated memory: 1.416 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for activation_accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for activation_accelerator.
Execute         syn_report -model activation_accelerator -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 26 sec.
Command     csynth_design done; 70.83 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 66.67 seconds. CPU system time: 3.55 seconds. Elapsed time: 70.83 seconds; current allocated memory: 696.535 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/testbench.cpp /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/./sim/autowrap/testbench/testbench.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command       clang_tidy done; 2.62 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator.cpp /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/./sim/autowrap/testbench/activation_accelerator.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/./sim/autowrap/testbench/activation_accelerator.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/./sim/autowrap/testbench/activation_accelerator.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command       clang_tidy done; 6.07 sec.
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 16.56 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       send_msg_by_id WARNING @200-616@ 
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 2675.24 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command     cosim_design done; 2748.58 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1246.95 seconds. CPU system time: 12.14 seconds. Elapsed time: 2748.58 seconds; current allocated memory: 11.062 MB.
Execute     export_design -format ip_catalog -evaluate verilog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -evaluate verilog 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -evaluate verilog -rtl verilog
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=activation_accelerator xml_exists=0
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to activation_accelerator
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=69 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_325_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_325_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_255_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1
activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W
activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fifo_w64_d4_S
activation_accelerator_fifo_w32_d3_S
activation_accelerator_fifo_w512_d64_A
activation_accelerator_fifo_w512_d64_A
activation_accelerator_fifo_w512_d64_A
activation_accelerator_start_for_compute_rows_U0
activation_accelerator_start_for_store_rows_U0
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem1_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
entry_proc
load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W
load_rows_Loop_LOAD_ROW_proc1
load_rows
compute_rows_Pipeline_UNPK_W
compute_rows_Pipeline_convert_loop
compute_rows_Pipeline_silu_loop2
compute_rows_Pipeline_smx_0
compute_rows_Pipeline_smx_1
compute_rows_Pipeline_smx_2
float_rmsnorm_Pipeline_rms_loop_0
float_rmsnorm_Pipeline_rms_loop_1
float_rmsnorm
float_layernorm_Pipeline_layer_loop_0
float_layernorm_Pipeline_layer_loop_1
float_layernorm_Pipeline_ln_2
float_layernorm
compute_rows_Pipeline_silu_loop
compute_rows_Pipeline_convert_loop1
compute_rows_Pipeline_add_loop
compute_rows_Pipeline_add_loop3
compute_rows_Pipeline_add_loop4
compute_rows_Pipeline_PK_W
compute_rows
store_rows_Pipeline_STORE_ROW_STORE_W
store_rows
activation_accelerator
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-be.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows_Loop_LOAD_ROW_proc1.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/load_rows.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_UNPK_W.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop2.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_0.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_1.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_smx_2.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_0.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm_Pipeline_rms_loop_1.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rmsnorm.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_0.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_layer_loop_1.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm_Pipeline_ln_2.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layernorm.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_silu_loop.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_convert_loop1.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop3.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_add_loop4.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows_Pipeline_PK_W.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/compute_rows.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows_Pipeline_STORE_ROW_STORE_W.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/store_rows.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute       sc_get_clocks activation_accelerator 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to activation_accelerator
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=activation_accelerator
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix activation_accelerator_ TopModuleNoPrefix activation_accelerator TopModuleWithPrefix activation_accelerator' export_design_flow='impl' impl_dir='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xck26-sfvc784-2LV-c 
INFO-FLOW: DBG:PUTS:     writing export xml file: /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7fb2886d23d8' export_design_flow='impl' export_rpt='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xck26-sfvc784-2LV-c 
INFO-FLOW: DBG:PUTS:     writing export xml file: /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7fb2887e2848' export_design_flow='syn' export_rpt='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s activation_accelerator/baseline/impl/export.zip 
INFO: [HLS 200-802] Generated output file activation_accelerator/baseline/impl/export.zip
WARNING: [HLS 200-484] The 'export_design -evaluate' command is deprecated and will be removed in a future release.
Command     export_design done; 1056.87 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 630.22 seconds. CPU system time: 60.29 seconds. Elapsed time: 1056.87 seconds; current allocated memory: 18.590 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.19 sec.
