Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne08.ecn.purdue.edu, pid 5986
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/freqmine/kite_medium_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec freqmine -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/freqmine --router_map_file configs/topologies/paper_solutions/kite_medium_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_medium_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_medium_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d59b0630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d59b76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d59bf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d59ca6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d59d26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d595c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d59646a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d596d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d59776a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d597f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d59896a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d59916a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d591b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d59236a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d592d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d59356a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d59406a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d59486a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d59516a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58da6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58e26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58ec6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58f56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d59006a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d59086a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d59116a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d589a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58a36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58ad6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58b66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58bf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58c76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58d16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58596a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58626a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d586b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58756a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d587e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58876a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58906a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d581a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58236a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d582b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58346a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d583d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58466a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d584f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d57d96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d57e26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d57eb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d57f46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d57fe6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58076a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d58106a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d57996a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d57a26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d57ab6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d57b46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d57bd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d57c56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d57cf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d57d76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d57616a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f32d57696a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5774390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5774dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d577d860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d57852e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5785d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d578d7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5797240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5797c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5720710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d572a198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d572abe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5730668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d573a0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d573ab38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d57435c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d574c048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d574ca90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5756518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5756f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56e09e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56e6470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56e6eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56ef940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56fa3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56fae10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5701898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d570c320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d570cd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d57157f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d569e278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d569ecc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56a6748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56b11d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56b1c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56b96a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56c1128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56c1b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56cb5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56d3080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56d3ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d565d550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d565df98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5668a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56704a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5670ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5676978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5681400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5681e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d568b8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5693358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5693da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d561b828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56242b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5624cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d562e780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5638208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d5638c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d56406d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d66f6080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d66f6b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d564f5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d55d9048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d55d9a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f32d55e2518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f32d55e2e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f32d55e90b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f32d55e92e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f32d55e9518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f32d55e9748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f32d55e9978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f32d55e9ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f32d55e9dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f32d55f6048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f32d55f6278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f32d55f64a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f32d55f66d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f32d55f6908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f32d55f6b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f32d55f6d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f32d55f6f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f32d55a8eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f32d55b1518>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_medium_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_medium_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_medium_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 37198828285500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 37246092652500 because a thread reached the max instruction count
