-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity update_baselines is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    group_V : IN STD_LOGIC_VECTOR (8 downto 0);
    phases_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    phases_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    phases_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    phases_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    grow_n_V : IN STD_LOGIC_VECTOR (8 downto 0);
    shrink_n_V : IN STD_LOGIC_VECTOR (8 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of update_baselines is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv16_3508 : STD_LOGIC_VECTOR (15 downto 0) := "0011010100001000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv17_1C5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000111000101";
    constant ap_const_lv16_1C5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000111000101";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv17_1FE3B : STD_LOGIC_VECTOR (16 downto 0) := "11111111000111011";
    constant ap_const_lv16_FE3B : STD_LOGIC_VECTOR (15 downto 0) := "1111111000111011";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal lastbase_baseline_V_s : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal lastbase_win_V_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal lastbase_addr_V_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal lastbase_accum_V_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal lastbase_num_in_V_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal lastbase_num_out_V_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal basedb_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal basedb_0_ce0 : STD_LOGIC;
    signal basedb_0_q0 : STD_LOGIC_VECTOR (87 downto 0);
    signal basedb_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal basedb_0_ce1 : STD_LOGIC;
    signal basedb_0_we1 : STD_LOGIC;
    signal basedb_0_d1 : STD_LOGIC_VECTOR (87 downto 0);
    signal lastbase_baseline_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal lastbase_win_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal lastbase_addr_V_1 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal lastbase_accum_V_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal lastbase_num_in_V_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal lastbase_num_out_V_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal basedb_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal basedb_1_ce0 : STD_LOGIC;
    signal basedb_1_q0 : STD_LOGIC_VECTOR (87 downto 0);
    signal basedb_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal basedb_1_ce1 : STD_LOGIC;
    signal basedb_1_we1 : STD_LOGIC;
    signal basedb_1_d1 : STD_LOGIC_VECTOR (87 downto 0);
    signal lastbase_baseline_V_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal lastbase_win_V_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal lastbase_addr_V_2 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal lastbase_accum_V_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal lastbase_num_in_V_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal lastbase_num_out_V_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal basedb_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal basedb_2_ce0 : STD_LOGIC;
    signal basedb_2_q0 : STD_LOGIC_VECTOR (87 downto 0);
    signal basedb_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal basedb_2_ce1 : STD_LOGIC;
    signal basedb_2_we1 : STD_LOGIC;
    signal basedb_2_d1 : STD_LOGIC_VECTOR (87 downto 0);
    signal lastbase_baseline_V_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal lastbase_win_V_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal lastbase_addr_V_3 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal lastbase_accum_V_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal lastbase_num_in_V_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal lastbase_num_out_V_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal basedb_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal basedb_3_ce0 : STD_LOGIC;
    signal basedb_3_q0 : STD_LOGIC_VECTOR (87 downto 0);
    signal basedb_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal basedb_3_ce1 : STD_LOGIC;
    signal basedb_3_we1 : STD_LOGIC;
    signal basedb_3_d1 : STD_LOGIC_VECTOR (87 downto 0);
    signal started : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal basline_mem_V_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal basline_mem_V_0_ce0 : STD_LOGIC;
    signal basline_mem_V_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal basline_mem_V_0_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal basline_mem_V_0_ce1 : STD_LOGIC;
    signal basline_mem_V_0_we1 : STD_LOGIC;
    signal basline_mem_V_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal basline_mem_V_1_ce0 : STD_LOGIC;
    signal basline_mem_V_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal basline_mem_V_1_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal basline_mem_V_1_ce1 : STD_LOGIC;
    signal basline_mem_V_1_we1 : STD_LOGIC;
    signal basline_mem_V_2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal basline_mem_V_2_ce0 : STD_LOGIC;
    signal basline_mem_V_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal basline_mem_V_2_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal basline_mem_V_2_ce1 : STD_LOGIC;
    signal basline_mem_V_2_we1 : STD_LOGIC;
    signal basline_mem_V_3_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal basline_mem_V_3_ce0 : STD_LOGIC;
    signal basline_mem_V_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal basline_mem_V_3_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal basline_mem_V_3_ce1 : STD_LOGIC;
    signal basline_mem_V_3_we1 : STD_LOGIC;
    signal shrink_n_V_read_reg_2410 : STD_LOGIC_VECTOR (8 downto 0);
    signal shrink_n_V_read_reg_2410_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal grow_n_V_read_reg_2418 : STD_LOGIC_VECTOR (8 downto 0);
    signal grow_n_V_read_reg_2418_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal phases_3_V_read_1_reg_2426 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_3_V_read_1_reg_2426_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_3_V_read_1_reg_2426_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_3_V_read_1_reg_2426_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_3_V_read_1_reg_2426_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_3_V_read_1_reg_2426_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_3_V_read_1_reg_2426_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_3_V_read_1_reg_2426_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_2_V_read_1_reg_2433 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_2_V_read_1_reg_2433_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_2_V_read_1_reg_2433_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_2_V_read_1_reg_2433_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_2_V_read_1_reg_2433_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_2_V_read_1_reg_2433_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_2_V_read_1_reg_2433_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_2_V_read_1_reg_2433_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_1_V_read_1_reg_2440 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_1_V_read_1_reg_2440_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_1_V_read_1_reg_2440_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_1_V_read_1_reg_2440_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_1_V_read_1_reg_2440_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_1_V_read_1_reg_2440_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_1_V_read_1_reg_2440_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_1_V_read_1_reg_2440_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_0_V_read_1_reg_2447 : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_0_V_read_1_reg_2447_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_0_V_read_1_reg_2447_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_0_V_read_1_reg_2447_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_0_V_read_1_reg_2447_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_0_V_read_1_reg_2447_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_0_V_read_1_reg_2447_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_0_V_read_1_reg_2447_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal group_V_read_reg_2454 : STD_LOGIC_VECTOR (8 downto 0);
    signal group_V_read_reg_2454_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal group_V_read_reg_2454_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal group_V_read_reg_2454_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal group_V_read_reg_2454_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal group_V_read_reg_2454_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln81_fu_432_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln81_reg_2485 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln81_reg_2485_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln81_reg_2485_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln81_reg_2485_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal db_win_V_new_reg_2492 : STD_LOGIC_VECTOR (15 downto 0);
    signal db_win_V_new_reg_2492_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal db_addr_V_1_new_reg_2497 : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new_reg_2497_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new_reg_2497_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new_reg_2497_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new_reg_2497_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new_reg_2497_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_accum_V_new_reg_2504 : STD_LOGIC_VECTOR (31 downto 0);
    signal db_accum_V_new_reg_2504_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal db_accum_V_new_reg_2504_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal db_accum_V_new_reg_2504_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal db_accum_V_new_reg_2504_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal db_num_in_V_1_new_reg_2509 : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_in_V_1_new_reg_2509_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_in_V_1_new_reg_2509_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_in_V_1_new_reg_2509_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_out_V_1_new_reg_2516 : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_out_V_1_new_reg_2516_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_out_V_1_new_reg_2516_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_out_V_1_new_reg_2516_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_reg_2523 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_reg_2523_pp0_iter2_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_reg_2523_pp0_iter3_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_reg_2523_pp0_iter4_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_reg_2523_pp0_iter5_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln81_1_fu_496_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln81_1_reg_2528 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln81_1_reg_2528_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln81_1_reg_2528_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln81_1_reg_2528_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal db_win_V_new11_1_reg_2535 : STD_LOGIC_VECTOR (15 downto 0);
    signal db_win_V_new11_1_reg_2535_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal db_addr_V_1_new20_1_reg_2540 : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new20_1_reg_2540_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new20_1_reg_2540_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new20_1_reg_2540_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new20_1_reg_2540_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new20_1_reg_2540_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_accum_V_new29_1_reg_2547 : STD_LOGIC_VECTOR (31 downto 0);
    signal db_accum_V_new29_1_reg_2547_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal db_accum_V_new29_1_reg_2547_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal db_accum_V_new29_1_reg_2547_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal db_accum_V_new29_1_reg_2547_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal db_num_in_V_1_new38_1_reg_2552 : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_in_V_1_new38_1_reg_2552_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_in_V_1_new38_1_reg_2552_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_in_V_1_new38_1_reg_2552_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_out_V_1_new47_1_reg_2559 : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_out_V_1_new47_1_reg_2559_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_out_V_1_new47_1_reg_2559_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_out_V_1_new47_1_reg_2559_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_reg_2566 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_1_reg_2566_pp0_iter2_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_1_reg_2566_pp0_iter3_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_1_reg_2566_pp0_iter4_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_1_reg_2566_pp0_iter5_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln81_2_fu_560_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln81_2_reg_2571 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln81_2_reg_2571_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln81_2_reg_2571_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln81_2_reg_2571_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal db_win_V_new11_2_reg_2578 : STD_LOGIC_VECTOR (15 downto 0);
    signal db_win_V_new11_2_reg_2578_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal db_addr_V_1_new20_2_reg_2583 : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new20_2_reg_2583_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new20_2_reg_2583_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new20_2_reg_2583_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new20_2_reg_2583_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new20_2_reg_2583_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_accum_V_new29_2_reg_2590 : STD_LOGIC_VECTOR (31 downto 0);
    signal db_accum_V_new29_2_reg_2590_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal db_accum_V_new29_2_reg_2590_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal db_accum_V_new29_2_reg_2590_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal db_accum_V_new29_2_reg_2590_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal db_num_in_V_1_new38_2_reg_2595 : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_in_V_1_new38_2_reg_2595_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_in_V_1_new38_2_reg_2595_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_in_V_1_new38_2_reg_2595_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_out_V_1_new47_2_reg_2602 : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_out_V_1_new47_2_reg_2602_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_out_V_1_new47_2_reg_2602_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_out_V_1_new47_2_reg_2602_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_reg_2609 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_2_reg_2609_pp0_iter2_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_2_reg_2609_pp0_iter3_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_2_reg_2609_pp0_iter4_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_2_reg_2609_pp0_iter5_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln81_3_fu_624_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln81_3_reg_2614 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln81_3_reg_2614_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln81_3_reg_2614_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln81_3_reg_2614_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal db_win_V_new11_3_reg_2621 : STD_LOGIC_VECTOR (15 downto 0);
    signal db_win_V_new11_3_reg_2621_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal db_addr_V_1_new20_3_reg_2626 : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new20_3_reg_2626_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new20_3_reg_2626_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new20_3_reg_2626_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new20_3_reg_2626_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_addr_V_1_new20_3_reg_2626_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal db_accum_V_new29_3_reg_2633 : STD_LOGIC_VECTOR (31 downto 0);
    signal db_accum_V_new29_3_reg_2633_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal db_accum_V_new29_3_reg_2633_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal db_accum_V_new29_3_reg_2633_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal db_accum_V_new29_3_reg_2633_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal db_num_in_V_1_new38_3_reg_2638 : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_in_V_1_new38_3_reg_2638_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_in_V_1_new38_3_reg_2638_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_in_V_1_new38_3_reg_2638_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_out_V_1_new47_3_reg_2645 : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_out_V_1_new47_3_reg_2645_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_out_V_1_new47_3_reg_2645_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal db_num_out_V_1_new47_3_reg_2645_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_reg_2652 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_3_reg_2652_pp0_iter2_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_3_reg_2652_pp0_iter3_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_3_reg_2652_pp0_iter4_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_3_reg_2652_pp0_iter5_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_s_fu_705_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_s_reg_2657 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_s_reg_2657_pp0_iter3_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln891_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_2664 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_2664_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_1_fu_715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_1_reg_2670 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_1_reg_2670_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_1_reg_2670_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln47_fu_732_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln47_reg_2675 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_2_fu_744_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_2_reg_2680 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_2_reg_2680_pp0_iter3_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln891_4_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_4_reg_2687 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_4_reg_2687_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_5_fu_754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_5_reg_2693 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_5_reg_2693_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_5_reg_2693_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln47_1_fu_771_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln47_1_reg_2698 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_fu_783_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_4_reg_2703 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_4_reg_2703_pp0_iter3_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln891_2_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_2_reg_2710 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_2_reg_2710_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_6_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_6_reg_2716 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_6_reg_2716_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_6_reg_2716_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln47_2_fu_810_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln47_2_reg_2721 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_6_fu_822_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_6_reg_2726 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_6_reg_2726_pp0_iter3_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln891_3_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_3_reg_2733 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_3_reg_2733_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_7_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_7_reg_2739 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_7_reg_2739_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_7_reg_2739_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln47_3_fu_849_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln47_3_reg_2744 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln83_fu_859_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln83_reg_2749 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln83_reg_2749_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal xs_V_7_fu_866_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xs_V_7_reg_2759 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln83_1_fu_875_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln83_1_reg_2769 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln83_1_reg_2769_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal xs_V_8_fu_882_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xs_V_8_reg_2779 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln83_2_fu_891_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln83_2_reg_2789 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln83_2_reg_2789_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal xs_V_9_fu_898_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xs_V_9_reg_2799 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln83_3_fu_907_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln83_3_reg_2809 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln83_3_reg_2809_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal xs_V_10_fu_914_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xs_V_10_reg_2819 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1494_fu_957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_reg_2829 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_1_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_1_reg_2835 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_2_fu_973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_2_reg_2842 : STD_LOGIC_VECTOR (0 downto 0);
    signal basline_mem_V_0_load_reg_2849 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1494_1_fu_1013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_1_reg_2854 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_4_fu_1019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_4_reg_2860 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_5_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_5_reg_2867 : STD_LOGIC_VECTOR (0 downto 0);
    signal basline_mem_V_1_load_reg_2874 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1494_2_fu_1069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_2_reg_2879 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_7_fu_1075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_7_reg_2885 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_8_fu_1085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_8_reg_2892 : STD_LOGIC_VECTOR (0 downto 0);
    signal basline_mem_V_2_load_reg_2899 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1494_3_fu_1125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_3_reg_2904 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_10_fu_1131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_10_reg_2910 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_11_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_11_reg_2917 : STD_LOGIC_VECTOR (0 downto 0);
    signal basline_mem_V_3_load_reg_2924 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln879_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln891_2_fu_1248_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_2_reg_2933 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_2_reg_2933_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_4_fu_1263_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_4_reg_2938 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_4_reg_2938_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_6_fu_1275_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_6_reg_2943 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_6_reg_2943_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1193_fu_1312_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_reg_2948 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln891_11_fu_1408_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_11_reg_2954 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_11_reg_2954_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_13_fu_1423_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_13_reg_2959 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_13_reg_2959_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_15_fu_1435_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_15_reg_2964 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_15_reg_2964_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1193_2_fu_1472_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_2_reg_2969 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln891_20_fu_1568_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_20_reg_2975 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_20_reg_2975_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_22_fu_1583_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_22_reg_2980 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_22_reg_2980_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_24_fu_1595_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_24_reg_2985 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_24_reg_2985_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1193_4_fu_1632_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_4_reg_2990 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln891_29_fu_1728_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_29_reg_2996 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_29_reg_2996_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_31_fu_1743_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_31_reg_3001 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_31_reg_3001_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_33_fu_1755_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_33_reg_3006 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_33_reg_3006_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1193_6_fu_1792_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_6_reg_3011 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_fu_1801_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_reg_3017 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln703_2_fu_1813_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_2_reg_3022 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_reg_3028 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_3028_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1148_2_reg_3033 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1148_2_reg_3033_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_5_fu_1847_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_5_reg_3038 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_reg_3044 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_3044_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1148_5_reg_3049 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1148_5_reg_3049_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_8_fu_1881_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_8_reg_3054 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_reg_3060 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3060_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1148_8_reg_3065 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1148_8_reg_3065_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_11_fu_1915_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_11_reg_3070 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_reg_3076 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_3076_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1148_3_reg_3081 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1148_3_reg_3081_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1148_1_reg_3086 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1148_4_reg_3091 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1148_7_reg_3096 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1148_s_reg_3101 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal zext_ln544_fu_424_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_1_fu_871_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_3_fu_887_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_5_fu_903_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_7_fu_919_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_fu_1300_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_1_fu_1460_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_2_fu_1620_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_3_fu_1780_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln544_fu_1943_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln1148_fu_2303_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_lastbase_baseline_V_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln700_2_fu_2114_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1148_1_fu_2320_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_lastbase_baseline_V_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln700_5_fu_2160_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1148_2_fu_2337_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_lastbase_baseline_V_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln700_8_fu_2206_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1148_3_fu_2354_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_lastbase_baseline_V_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln700_11_fu_2252_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_allocacmp_started_load : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln891_8_fu_1287_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_17_fu_1447_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_26_fu_1607_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_35_fu_1767_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_688_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_fu_699_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_1_fu_702_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1353_fu_719_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1353_fu_722_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln81_fu_695_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln47_fu_728_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_5_fu_738_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_6_fu_741_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1353_1_fu_758_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1353_1_fu_761_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln47_2_fu_767_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_10_fu_777_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_11_fu_780_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1353_2_fu_797_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1353_2_fu_800_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln47_4_fu_806_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_15_fu_816_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_16_fu_819_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1353_3_fu_836_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1353_3_fu_839_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln47_6_fu_845_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_s_fu_932_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_fu_923_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln178_fu_939_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln_fu_946_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln1494_fu_954_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln891_fu_968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_fu_988_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_fu_979_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln178_1_fu_995_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln728_1_fu_1002_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln1494_1_fu_1010_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln891_1_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_fu_1044_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_9_fu_1035_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln178_2_fu_1051_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln728_2_fu_1058_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln1494_2_fu_1066_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln891_2_fu_1080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_fu_1100_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_10_fu_1091_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln178_3_fu_1107_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln728_3_fu_1114_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln1494_3_fu_1122_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln891_3_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln703_fu_1163_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1192_fu_1166_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_11_fu_1177_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_fu_1172_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1193_fu_1198_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_fu_1204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_1_fu_1212_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln1494_fu_1225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_fu_1230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_1_fu_1217_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_fu_1235_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln340_fu_1185_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_1_fu_1242_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln700_1_fu_1193_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_3_fu_1255_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln700_fu_1158_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_5_fu_1269_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_7_fu_1282_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_1294_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_2_fu_1305_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_3_fu_1309_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln703_1_fu_1323_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1192_1_fu_1326_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_16_fu_1337_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_3_fu_1332_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1193_1_fu_1358_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_17_fu_1364_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_4_fu_1372_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln1494_1_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_3_fu_1390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_3_fu_1377_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_9_fu_1395_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln340_2_fu_1345_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_10_fu_1402_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln700_4_fu_1353_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_12_fu_1415_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln700_3_fu_1318_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_14_fu_1429_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_16_fu_1442_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_1454_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_7_fu_1465_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_8_fu_1469_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln703_2_fu_1483_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1192_2_fu_1486_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_21_fu_1497_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_6_fu_1492_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1193_2_fu_1518_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_22_fu_1524_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_7_fu_1532_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln1494_2_fu_1545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_6_fu_1550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_5_fu_1537_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_18_fu_1555_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln340_4_fu_1505_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_19_fu_1562_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln700_7_fu_1513_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_21_fu_1575_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln700_6_fu_1478_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_23_fu_1589_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_25_fu_1602_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_1614_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_12_fu_1625_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_13_fu_1629_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln703_3_fu_1643_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1192_3_fu_1646_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_26_fu_1657_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_9_fu_1652_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1193_3_fu_1678_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_27_fu_1684_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_10_fu_1692_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln1494_3_fu_1705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln891_9_fu_1710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_7_fu_1697_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_27_fu_1715_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln340_6_fu_1665_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln891_28_fu_1722_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln700_10_fu_1673_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_30_fu_1735_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln700_9_fu_1638_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_32_fu_1749_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln891_34_fu_1762_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_1774_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_17_fu_1785_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_18_fu_1789_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1354_fu_1798_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln703_4_fu_1807_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln703_20_fu_1810_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln1148_fu_1818_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln703_9_fu_1841_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln703_21_fu_1844_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln1148_1_fu_1852_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln703_14_fu_1875_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln703_22_fu_1878_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln1148_2_fu_1886_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln703_19_fu_1909_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln703_23_fu_1912_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln1148_3_fu_1920_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln1148_fu_2119_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1148_2_fu_2165_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1148_4_fu_2211_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1148_6_fu_2257_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1148_1_fu_2298_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln1148_3_fu_2315_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln1148_5_fu_2332_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln1148_7_fu_2349_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to7 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component update_baselines_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (87 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (87 downto 0) );
    end component;


    component update_baselines_fYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    basedb_0_U : component update_baselines_bkb
    generic map (
        DataWidth => 88,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => basedb_0_address0,
        ce0 => basedb_0_ce0,
        q0 => basedb_0_q0,
        address1 => basedb_0_address1,
        ce1 => basedb_0_ce1,
        we1 => basedb_0_we1,
        d1 => basedb_0_d1);

    basedb_1_U : component update_baselines_bkb
    generic map (
        DataWidth => 88,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => basedb_1_address0,
        ce0 => basedb_1_ce0,
        q0 => basedb_1_q0,
        address1 => basedb_1_address1,
        ce1 => basedb_1_ce1,
        we1 => basedb_1_we1,
        d1 => basedb_1_d1);

    basedb_2_U : component update_baselines_bkb
    generic map (
        DataWidth => 88,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => basedb_2_address0,
        ce0 => basedb_2_ce0,
        q0 => basedb_2_q0,
        address1 => basedb_2_address1,
        ce1 => basedb_2_ce1,
        we1 => basedb_2_we1,
        d1 => basedb_2_d1);

    basedb_3_U : component update_baselines_bkb
    generic map (
        DataWidth => 88,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => basedb_3_address0,
        ce0 => basedb_3_ce0,
        q0 => basedb_3_q0,
        address1 => basedb_3_address1,
        ce1 => basedb_3_ce1,
        we1 => basedb_3_we1,
        d1 => basedb_3_d1);

    basline_mem_V_0_U : component update_baselines_fYi
    generic map (
        DataWidth => 16,
        AddressRange => 32768,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => basline_mem_V_0_address0,
        ce0 => basline_mem_V_0_ce0,
        q0 => basline_mem_V_0_q0,
        address1 => basline_mem_V_0_address1,
        ce1 => basline_mem_V_0_ce1,
        we1 => basline_mem_V_0_we1,
        d1 => select_ln891_8_fu_1287_p3);

    basline_mem_V_1_U : component update_baselines_fYi
    generic map (
        DataWidth => 16,
        AddressRange => 32768,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => basline_mem_V_1_address0,
        ce0 => basline_mem_V_1_ce0,
        q0 => basline_mem_V_1_q0,
        address1 => basline_mem_V_1_address1,
        ce1 => basline_mem_V_1_ce1,
        we1 => basline_mem_V_1_we1,
        d1 => select_ln891_17_fu_1447_p3);

    basline_mem_V_2_U : component update_baselines_fYi
    generic map (
        DataWidth => 16,
        AddressRange => 32768,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => basline_mem_V_2_address0,
        ce0 => basline_mem_V_2_ce0,
        q0 => basline_mem_V_2_q0,
        address1 => basline_mem_V_2_address1,
        ce1 => basline_mem_V_2_ce1,
        we1 => basline_mem_V_2_we1,
        d1 => select_ln891_26_fu_1607_p3);

    basline_mem_V_3_U : component update_baselines_fYi
    generic map (
        DataWidth => 16,
        AddressRange => 32768,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => basline_mem_V_3_address0,
        ce0 => basline_mem_V_3_ce0,
        q0 => basline_mem_V_3_q0,
        address1 => basline_mem_V_3_address1,
        ce1 => basline_mem_V_3_ce1,
        we1 => basline_mem_V_3_we1,
        d1 => select_ln891_35_fu_1767_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln47_1_reg_2698 <= add_ln47_1_fu_771_p2;
                add_ln47_2_reg_2721 <= add_ln47_2_fu_810_p2;
                add_ln47_3_reg_2744 <= add_ln47_3_fu_849_p2;
                add_ln47_reg_2675 <= add_ln47_fu_732_p2;
                add_ln703_11_reg_3070 <= add_ln703_11_fu_1915_p2;
                add_ln703_2_reg_3022 <= add_ln703_2_fu_1813_p2;
                add_ln703_5_reg_3038 <= add_ln703_5_fu_1847_p2;
                add_ln703_8_reg_3054 <= add_ln703_8_fu_1881_p2;
                and_ln891_10_reg_2910 <= and_ln891_10_fu_1131_p2;
                and_ln891_11_reg_2917 <= and_ln891_11_fu_1141_p2;
                and_ln891_1_reg_2835 <= and_ln891_1_fu_963_p2;
                and_ln891_2_reg_2842 <= and_ln891_2_fu_973_p2;
                and_ln891_4_reg_2860 <= and_ln891_4_fu_1019_p2;
                and_ln891_5_reg_2867 <= and_ln891_5_fu_1029_p2;
                and_ln891_7_reg_2885 <= and_ln891_7_fu_1075_p2;
                and_ln891_8_reg_2892 <= and_ln891_8_fu_1085_p2;
                db_accum_V_new29_1_reg_2547_pp0_iter2_reg <= db_accum_V_new29_1_reg_2547;
                db_accum_V_new29_1_reg_2547_pp0_iter3_reg <= db_accum_V_new29_1_reg_2547_pp0_iter2_reg;
                db_accum_V_new29_1_reg_2547_pp0_iter4_reg <= db_accum_V_new29_1_reg_2547_pp0_iter3_reg;
                db_accum_V_new29_1_reg_2547_pp0_iter5_reg <= db_accum_V_new29_1_reg_2547_pp0_iter4_reg;
                db_accum_V_new29_2_reg_2590_pp0_iter2_reg <= db_accum_V_new29_2_reg_2590;
                db_accum_V_new29_2_reg_2590_pp0_iter3_reg <= db_accum_V_new29_2_reg_2590_pp0_iter2_reg;
                db_accum_V_new29_2_reg_2590_pp0_iter4_reg <= db_accum_V_new29_2_reg_2590_pp0_iter3_reg;
                db_accum_V_new29_2_reg_2590_pp0_iter5_reg <= db_accum_V_new29_2_reg_2590_pp0_iter4_reg;
                db_accum_V_new29_3_reg_2633_pp0_iter2_reg <= db_accum_V_new29_3_reg_2633;
                db_accum_V_new29_3_reg_2633_pp0_iter3_reg <= db_accum_V_new29_3_reg_2633_pp0_iter2_reg;
                db_accum_V_new29_3_reg_2633_pp0_iter4_reg <= db_accum_V_new29_3_reg_2633_pp0_iter3_reg;
                db_accum_V_new29_3_reg_2633_pp0_iter5_reg <= db_accum_V_new29_3_reg_2633_pp0_iter4_reg;
                db_accum_V_new_reg_2504_pp0_iter2_reg <= db_accum_V_new_reg_2504;
                db_accum_V_new_reg_2504_pp0_iter3_reg <= db_accum_V_new_reg_2504_pp0_iter2_reg;
                db_accum_V_new_reg_2504_pp0_iter4_reg <= db_accum_V_new_reg_2504_pp0_iter3_reg;
                db_accum_V_new_reg_2504_pp0_iter5_reg <= db_accum_V_new_reg_2504_pp0_iter4_reg;
                db_addr_V_1_new20_1_reg_2540_pp0_iter2_reg <= db_addr_V_1_new20_1_reg_2540;
                db_addr_V_1_new20_1_reg_2540_pp0_iter3_reg <= db_addr_V_1_new20_1_reg_2540_pp0_iter2_reg;
                db_addr_V_1_new20_1_reg_2540_pp0_iter4_reg <= db_addr_V_1_new20_1_reg_2540_pp0_iter3_reg;
                db_addr_V_1_new20_1_reg_2540_pp0_iter5_reg <= db_addr_V_1_new20_1_reg_2540_pp0_iter4_reg;
                db_addr_V_1_new20_1_reg_2540_pp0_iter6_reg <= db_addr_V_1_new20_1_reg_2540_pp0_iter5_reg;
                db_addr_V_1_new20_2_reg_2583_pp0_iter2_reg <= db_addr_V_1_new20_2_reg_2583;
                db_addr_V_1_new20_2_reg_2583_pp0_iter3_reg <= db_addr_V_1_new20_2_reg_2583_pp0_iter2_reg;
                db_addr_V_1_new20_2_reg_2583_pp0_iter4_reg <= db_addr_V_1_new20_2_reg_2583_pp0_iter3_reg;
                db_addr_V_1_new20_2_reg_2583_pp0_iter5_reg <= db_addr_V_1_new20_2_reg_2583_pp0_iter4_reg;
                db_addr_V_1_new20_2_reg_2583_pp0_iter6_reg <= db_addr_V_1_new20_2_reg_2583_pp0_iter5_reg;
                db_addr_V_1_new20_3_reg_2626_pp0_iter2_reg <= db_addr_V_1_new20_3_reg_2626;
                db_addr_V_1_new20_3_reg_2626_pp0_iter3_reg <= db_addr_V_1_new20_3_reg_2626_pp0_iter2_reg;
                db_addr_V_1_new20_3_reg_2626_pp0_iter4_reg <= db_addr_V_1_new20_3_reg_2626_pp0_iter3_reg;
                db_addr_V_1_new20_3_reg_2626_pp0_iter5_reg <= db_addr_V_1_new20_3_reg_2626_pp0_iter4_reg;
                db_addr_V_1_new20_3_reg_2626_pp0_iter6_reg <= db_addr_V_1_new20_3_reg_2626_pp0_iter5_reg;
                db_addr_V_1_new_reg_2497_pp0_iter2_reg <= db_addr_V_1_new_reg_2497;
                db_addr_V_1_new_reg_2497_pp0_iter3_reg <= db_addr_V_1_new_reg_2497_pp0_iter2_reg;
                db_addr_V_1_new_reg_2497_pp0_iter4_reg <= db_addr_V_1_new_reg_2497_pp0_iter3_reg;
                db_addr_V_1_new_reg_2497_pp0_iter5_reg <= db_addr_V_1_new_reg_2497_pp0_iter4_reg;
                db_addr_V_1_new_reg_2497_pp0_iter6_reg <= db_addr_V_1_new_reg_2497_pp0_iter5_reg;
                db_num_in_V_1_new38_1_reg_2552_pp0_iter2_reg <= db_num_in_V_1_new38_1_reg_2552;
                db_num_in_V_1_new38_1_reg_2552_pp0_iter3_reg <= db_num_in_V_1_new38_1_reg_2552_pp0_iter2_reg;
                db_num_in_V_1_new38_1_reg_2552_pp0_iter4_reg <= db_num_in_V_1_new38_1_reg_2552_pp0_iter3_reg;
                db_num_in_V_1_new38_2_reg_2595_pp0_iter2_reg <= db_num_in_V_1_new38_2_reg_2595;
                db_num_in_V_1_new38_2_reg_2595_pp0_iter3_reg <= db_num_in_V_1_new38_2_reg_2595_pp0_iter2_reg;
                db_num_in_V_1_new38_2_reg_2595_pp0_iter4_reg <= db_num_in_V_1_new38_2_reg_2595_pp0_iter3_reg;
                db_num_in_V_1_new38_3_reg_2638_pp0_iter2_reg <= db_num_in_V_1_new38_3_reg_2638;
                db_num_in_V_1_new38_3_reg_2638_pp0_iter3_reg <= db_num_in_V_1_new38_3_reg_2638_pp0_iter2_reg;
                db_num_in_V_1_new38_3_reg_2638_pp0_iter4_reg <= db_num_in_V_1_new38_3_reg_2638_pp0_iter3_reg;
                db_num_in_V_1_new_reg_2509_pp0_iter2_reg <= db_num_in_V_1_new_reg_2509;
                db_num_in_V_1_new_reg_2509_pp0_iter3_reg <= db_num_in_V_1_new_reg_2509_pp0_iter2_reg;
                db_num_in_V_1_new_reg_2509_pp0_iter4_reg <= db_num_in_V_1_new_reg_2509_pp0_iter3_reg;
                db_num_out_V_1_new47_1_reg_2559_pp0_iter2_reg <= db_num_out_V_1_new47_1_reg_2559;
                db_num_out_V_1_new47_1_reg_2559_pp0_iter3_reg <= db_num_out_V_1_new47_1_reg_2559_pp0_iter2_reg;
                db_num_out_V_1_new47_1_reg_2559_pp0_iter4_reg <= db_num_out_V_1_new47_1_reg_2559_pp0_iter3_reg;
                db_num_out_V_1_new47_2_reg_2602_pp0_iter2_reg <= db_num_out_V_1_new47_2_reg_2602;
                db_num_out_V_1_new47_2_reg_2602_pp0_iter3_reg <= db_num_out_V_1_new47_2_reg_2602_pp0_iter2_reg;
                db_num_out_V_1_new47_2_reg_2602_pp0_iter4_reg <= db_num_out_V_1_new47_2_reg_2602_pp0_iter3_reg;
                db_num_out_V_1_new47_3_reg_2645_pp0_iter2_reg <= db_num_out_V_1_new47_3_reg_2645;
                db_num_out_V_1_new47_3_reg_2645_pp0_iter3_reg <= db_num_out_V_1_new47_3_reg_2645_pp0_iter2_reg;
                db_num_out_V_1_new47_3_reg_2645_pp0_iter4_reg <= db_num_out_V_1_new47_3_reg_2645_pp0_iter3_reg;
                db_num_out_V_1_new_reg_2516_pp0_iter2_reg <= db_num_out_V_1_new_reg_2516;
                db_num_out_V_1_new_reg_2516_pp0_iter3_reg <= db_num_out_V_1_new_reg_2516_pp0_iter2_reg;
                db_num_out_V_1_new_reg_2516_pp0_iter4_reg <= db_num_out_V_1_new_reg_2516_pp0_iter3_reg;
                db_win_V_new11_1_reg_2535_pp0_iter2_reg <= db_win_V_new11_1_reg_2535;
                db_win_V_new11_2_reg_2578_pp0_iter2_reg <= db_win_V_new11_2_reg_2578;
                db_win_V_new11_3_reg_2621_pp0_iter2_reg <= db_win_V_new11_3_reg_2621;
                db_win_V_new_reg_2492_pp0_iter2_reg <= db_win_V_new_reg_2492;
                group_V_read_reg_2454_pp0_iter2_reg <= group_V_read_reg_2454_pp0_iter1_reg;
                group_V_read_reg_2454_pp0_iter3_reg <= group_V_read_reg_2454_pp0_iter2_reg;
                group_V_read_reg_2454_pp0_iter4_reg <= group_V_read_reg_2454_pp0_iter3_reg;
                group_V_read_reg_2454_pp0_iter5_reg <= group_V_read_reg_2454_pp0_iter4_reg;
                icmp_ln1494_1_reg_2854 <= icmp_ln1494_1_fu_1013_p2;
                icmp_ln1494_2_reg_2879 <= icmp_ln1494_2_fu_1069_p2;
                icmp_ln1494_3_reg_2904 <= icmp_ln1494_3_fu_1125_p2;
                icmp_ln1494_reg_2829 <= icmp_ln1494_fu_957_p2;
                icmp_ln891_1_reg_2670 <= icmp_ln891_1_fu_715_p2;
                icmp_ln891_1_reg_2670_pp0_iter3_reg <= icmp_ln891_1_reg_2670;
                icmp_ln891_1_reg_2670_pp0_iter4_reg <= icmp_ln891_1_reg_2670_pp0_iter3_reg;
                icmp_ln891_2_reg_2710 <= icmp_ln891_2_fu_789_p2;
                icmp_ln891_2_reg_2710_pp0_iter3_reg <= icmp_ln891_2_reg_2710;
                icmp_ln891_3_reg_2733 <= icmp_ln891_3_fu_828_p2;
                icmp_ln891_3_reg_2733_pp0_iter3_reg <= icmp_ln891_3_reg_2733;
                icmp_ln891_4_reg_2687 <= icmp_ln891_4_fu_750_p2;
                icmp_ln891_4_reg_2687_pp0_iter3_reg <= icmp_ln891_4_reg_2687;
                icmp_ln891_5_reg_2693 <= icmp_ln891_5_fu_754_p2;
                icmp_ln891_5_reg_2693_pp0_iter3_reg <= icmp_ln891_5_reg_2693;
                icmp_ln891_5_reg_2693_pp0_iter4_reg <= icmp_ln891_5_reg_2693_pp0_iter3_reg;
                icmp_ln891_6_reg_2716 <= icmp_ln891_6_fu_793_p2;
                icmp_ln891_6_reg_2716_pp0_iter3_reg <= icmp_ln891_6_reg_2716;
                icmp_ln891_6_reg_2716_pp0_iter4_reg <= icmp_ln891_6_reg_2716_pp0_iter3_reg;
                icmp_ln891_7_reg_2739 <= icmp_ln891_7_fu_832_p2;
                icmp_ln891_7_reg_2739_pp0_iter3_reg <= icmp_ln891_7_reg_2739;
                icmp_ln891_7_reg_2739_pp0_iter4_reg <= icmp_ln891_7_reg_2739_pp0_iter3_reg;
                icmp_ln891_reg_2664 <= icmp_ln891_fu_711_p2;
                icmp_ln891_reg_2664_pp0_iter3_reg <= icmp_ln891_reg_2664;
                p_Val2_2_reg_2680 <= p_Val2_2_fu_744_p2;
                p_Val2_2_reg_2680_pp0_iter3_reg <= p_Val2_2_reg_2680;
                p_Val2_4_reg_2703 <= p_Val2_4_fu_783_p2;
                p_Val2_4_reg_2703_pp0_iter3_reg <= p_Val2_4_reg_2703;
                p_Val2_6_reg_2726 <= p_Val2_6_fu_822_p2;
                p_Val2_6_reg_2726_pp0_iter3_reg <= p_Val2_6_reg_2726;
                p_Val2_s_reg_2657 <= p_Val2_s_fu_705_p2;
                p_Val2_s_reg_2657_pp0_iter3_reg <= p_Val2_s_reg_2657;
                phases_0_V_read_1_reg_2447_pp0_iter2_reg <= phases_0_V_read_1_reg_2447_pp0_iter1_reg;
                phases_0_V_read_1_reg_2447_pp0_iter3_reg <= phases_0_V_read_1_reg_2447_pp0_iter2_reg;
                phases_0_V_read_1_reg_2447_pp0_iter4_reg <= phases_0_V_read_1_reg_2447_pp0_iter3_reg;
                phases_0_V_read_1_reg_2447_pp0_iter5_reg <= phases_0_V_read_1_reg_2447_pp0_iter4_reg;
                phases_0_V_read_1_reg_2447_pp0_iter6_reg <= phases_0_V_read_1_reg_2447_pp0_iter5_reg;
                phases_0_V_read_1_reg_2447_pp0_iter7_reg <= phases_0_V_read_1_reg_2447_pp0_iter6_reg;
                phases_1_V_read_1_reg_2440_pp0_iter2_reg <= phases_1_V_read_1_reg_2440_pp0_iter1_reg;
                phases_1_V_read_1_reg_2440_pp0_iter3_reg <= phases_1_V_read_1_reg_2440_pp0_iter2_reg;
                phases_1_V_read_1_reg_2440_pp0_iter4_reg <= phases_1_V_read_1_reg_2440_pp0_iter3_reg;
                phases_1_V_read_1_reg_2440_pp0_iter5_reg <= phases_1_V_read_1_reg_2440_pp0_iter4_reg;
                phases_1_V_read_1_reg_2440_pp0_iter6_reg <= phases_1_V_read_1_reg_2440_pp0_iter5_reg;
                phases_1_V_read_1_reg_2440_pp0_iter7_reg <= phases_1_V_read_1_reg_2440_pp0_iter6_reg;
                phases_2_V_read_1_reg_2433_pp0_iter2_reg <= phases_2_V_read_1_reg_2433_pp0_iter1_reg;
                phases_2_V_read_1_reg_2433_pp0_iter3_reg <= phases_2_V_read_1_reg_2433_pp0_iter2_reg;
                phases_2_V_read_1_reg_2433_pp0_iter4_reg <= phases_2_V_read_1_reg_2433_pp0_iter3_reg;
                phases_2_V_read_1_reg_2433_pp0_iter5_reg <= phases_2_V_read_1_reg_2433_pp0_iter4_reg;
                phases_2_V_read_1_reg_2433_pp0_iter6_reg <= phases_2_V_read_1_reg_2433_pp0_iter5_reg;
                phases_2_V_read_1_reg_2433_pp0_iter7_reg <= phases_2_V_read_1_reg_2433_pp0_iter6_reg;
                phases_3_V_read_1_reg_2426_pp0_iter2_reg <= phases_3_V_read_1_reg_2426_pp0_iter1_reg;
                phases_3_V_read_1_reg_2426_pp0_iter3_reg <= phases_3_V_read_1_reg_2426_pp0_iter2_reg;
                phases_3_V_read_1_reg_2426_pp0_iter4_reg <= phases_3_V_read_1_reg_2426_pp0_iter3_reg;
                phases_3_V_read_1_reg_2426_pp0_iter5_reg <= phases_3_V_read_1_reg_2426_pp0_iter4_reg;
                phases_3_V_read_1_reg_2426_pp0_iter6_reg <= phases_3_V_read_1_reg_2426_pp0_iter5_reg;
                phases_3_V_read_1_reg_2426_pp0_iter7_reg <= phases_3_V_read_1_reg_2426_pp0_iter6_reg;
                ret_V_reg_3017 <= ret_V_fu_1801_p2;
                select_ln83_1_reg_2769 <= select_ln83_1_fu_875_p3;
                select_ln83_1_reg_2769_pp0_iter4_reg <= select_ln83_1_reg_2769;
                select_ln83_2_reg_2789 <= select_ln83_2_fu_891_p3;
                select_ln83_2_reg_2789_pp0_iter4_reg <= select_ln83_2_reg_2789;
                select_ln83_3_reg_2809 <= select_ln83_3_fu_907_p3;
                select_ln83_3_reg_2809_pp0_iter4_reg <= select_ln83_3_reg_2809;
                select_ln83_reg_2749 <= select_ln83_fu_859_p3;
                select_ln83_reg_2749_pp0_iter4_reg <= select_ln83_reg_2749;
                select_ln891_11_reg_2954 <= select_ln891_11_fu_1408_p3;
                select_ln891_11_reg_2954_pp0_iter6_reg <= select_ln891_11_reg_2954;
                select_ln891_13_reg_2959 <= select_ln891_13_fu_1423_p3;
                select_ln891_13_reg_2959_pp0_iter6_reg <= select_ln891_13_reg_2959;
                select_ln891_15_reg_2964 <= select_ln891_15_fu_1435_p3;
                select_ln891_15_reg_2964_pp0_iter6_reg <= select_ln891_15_reg_2964;
                select_ln891_20_reg_2975 <= select_ln891_20_fu_1568_p3;
                select_ln891_20_reg_2975_pp0_iter6_reg <= select_ln891_20_reg_2975;
                select_ln891_22_reg_2980 <= select_ln891_22_fu_1583_p3;
                select_ln891_22_reg_2980_pp0_iter6_reg <= select_ln891_22_reg_2980;
                select_ln891_24_reg_2985 <= select_ln891_24_fu_1595_p3;
                select_ln891_24_reg_2985_pp0_iter6_reg <= select_ln891_24_reg_2985;
                select_ln891_29_reg_2996 <= select_ln891_29_fu_1728_p3;
                select_ln891_29_reg_2996_pp0_iter6_reg <= select_ln891_29_reg_2996;
                select_ln891_2_reg_2933 <= select_ln891_2_fu_1248_p3;
                select_ln891_2_reg_2933_pp0_iter6_reg <= select_ln891_2_reg_2933;
                select_ln891_31_reg_3001 <= select_ln891_31_fu_1743_p3;
                select_ln891_31_reg_3001_pp0_iter6_reg <= select_ln891_31_reg_3001;
                select_ln891_33_reg_3006 <= select_ln891_33_fu_1755_p3;
                select_ln891_33_reg_3006_pp0_iter6_reg <= select_ln891_33_reg_3006;
                select_ln891_4_reg_2938 <= select_ln891_4_fu_1263_p3;
                select_ln891_4_reg_2938_pp0_iter6_reg <= select_ln891_4_reg_2938;
                select_ln891_6_reg_2943 <= select_ln891_6_fu_1275_p3;
                select_ln891_6_reg_2943_pp0_iter6_reg <= select_ln891_6_reg_2943;
                sub_ln1193_2_reg_2969 <= sub_ln1193_2_fu_1472_p2;
                sub_ln1193_4_reg_2990 <= sub_ln1193_4_fu_1632_p2;
                sub_ln1193_6_reg_3011 <= sub_ln1193_6_fu_1792_p2;
                sub_ln1193_reg_2948 <= sub_ln1193_fu_1312_p2;
                tmp_13_reg_3028 <= add_ln703_2_fu_1813_p2(31 downto 31);
                tmp_13_reg_3028_pp0_iter7_reg <= tmp_13_reg_3028;
                tmp_18_reg_3044 <= add_ln703_5_fu_1847_p2(31 downto 31);
                tmp_18_reg_3044_pp0_iter7_reg <= tmp_18_reg_3044;
                tmp_1_reg_2566_pp0_iter2_reg <= tmp_1_reg_2566;
                tmp_1_reg_2566_pp0_iter3_reg <= tmp_1_reg_2566_pp0_iter2_reg;
                tmp_1_reg_2566_pp0_iter4_reg <= tmp_1_reg_2566_pp0_iter3_reg;
                tmp_1_reg_2566_pp0_iter5_reg <= tmp_1_reg_2566_pp0_iter4_reg;
                tmp_23_reg_3060 <= add_ln703_8_fu_1881_p2(31 downto 31);
                tmp_23_reg_3060_pp0_iter7_reg <= tmp_23_reg_3060;
                tmp_28_reg_3076 <= add_ln703_11_fu_1915_p2(31 downto 31);
                tmp_28_reg_3076_pp0_iter7_reg <= tmp_28_reg_3076;
                tmp_2_reg_2609_pp0_iter2_reg <= tmp_2_reg_2609;
                tmp_2_reg_2609_pp0_iter3_reg <= tmp_2_reg_2609_pp0_iter2_reg;
                tmp_2_reg_2609_pp0_iter4_reg <= tmp_2_reg_2609_pp0_iter3_reg;
                tmp_2_reg_2609_pp0_iter5_reg <= tmp_2_reg_2609_pp0_iter4_reg;
                tmp_3_reg_2652_pp0_iter2_reg <= tmp_3_reg_2652;
                tmp_3_reg_2652_pp0_iter3_reg <= tmp_3_reg_2652_pp0_iter2_reg;
                tmp_3_reg_2652_pp0_iter4_reg <= tmp_3_reg_2652_pp0_iter3_reg;
                tmp_3_reg_2652_pp0_iter5_reg <= tmp_3_reg_2652_pp0_iter4_reg;
                tmp_reg_2523_pp0_iter2_reg <= tmp_reg_2523;
                tmp_reg_2523_pp0_iter3_reg <= tmp_reg_2523_pp0_iter2_reg;
                tmp_reg_2523_pp0_iter4_reg <= tmp_reg_2523_pp0_iter3_reg;
                tmp_reg_2523_pp0_iter5_reg <= tmp_reg_2523_pp0_iter4_reg;
                trunc_ln1148_2_reg_3033 <= add_ln1148_fu_1818_p2(21 downto 6);
                trunc_ln1148_2_reg_3033_pp0_iter7_reg <= trunc_ln1148_2_reg_3033;
                trunc_ln1148_3_reg_3081 <= add_ln1148_3_fu_1920_p2(21 downto 6);
                trunc_ln1148_3_reg_3081_pp0_iter7_reg <= trunc_ln1148_3_reg_3081;
                trunc_ln1148_5_reg_3049 <= add_ln1148_1_fu_1852_p2(21 downto 6);
                trunc_ln1148_5_reg_3049_pp0_iter7_reg <= trunc_ln1148_5_reg_3049;
                trunc_ln1148_8_reg_3065 <= add_ln1148_2_fu_1886_p2(21 downto 6);
                trunc_ln1148_8_reg_3065_pp0_iter7_reg <= trunc_ln1148_8_reg_3065;
                trunc_ln81_1_reg_2528_pp0_iter2_reg <= trunc_ln81_1_reg_2528;
                trunc_ln81_1_reg_2528_pp0_iter3_reg <= trunc_ln81_1_reg_2528_pp0_iter2_reg;
                trunc_ln81_1_reg_2528_pp0_iter4_reg <= trunc_ln81_1_reg_2528_pp0_iter3_reg;
                trunc_ln81_2_reg_2571_pp0_iter2_reg <= trunc_ln81_2_reg_2571;
                trunc_ln81_2_reg_2571_pp0_iter3_reg <= trunc_ln81_2_reg_2571_pp0_iter2_reg;
                trunc_ln81_2_reg_2571_pp0_iter4_reg <= trunc_ln81_2_reg_2571_pp0_iter3_reg;
                trunc_ln81_3_reg_2614_pp0_iter2_reg <= trunc_ln81_3_reg_2614;
                trunc_ln81_3_reg_2614_pp0_iter3_reg <= trunc_ln81_3_reg_2614_pp0_iter2_reg;
                trunc_ln81_3_reg_2614_pp0_iter4_reg <= trunc_ln81_3_reg_2614_pp0_iter3_reg;
                trunc_ln81_reg_2485_pp0_iter2_reg <= trunc_ln81_reg_2485;
                trunc_ln81_reg_2485_pp0_iter3_reg <= trunc_ln81_reg_2485_pp0_iter2_reg;
                trunc_ln81_reg_2485_pp0_iter4_reg <= trunc_ln81_reg_2485_pp0_iter3_reg;
                xs_V_10_reg_2819 <= xs_V_10_fu_914_p2;
                xs_V_7_reg_2759 <= xs_V_7_fu_866_p2;
                xs_V_8_reg_2779 <= xs_V_8_fu_882_p2;
                xs_V_9_reg_2799 <= xs_V_9_fu_898_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                basline_mem_V_0_load_reg_2849 <= basline_mem_V_0_q0;
                basline_mem_V_1_load_reg_2874 <= basline_mem_V_1_q0;
                basline_mem_V_2_load_reg_2899 <= basline_mem_V_2_q0;
                basline_mem_V_3_load_reg_2924 <= basline_mem_V_3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                db_accum_V_new29_1_reg_2547 <= basedb_1_q0(69 downto 38);
                db_accum_V_new29_2_reg_2590 <= basedb_2_q0(69 downto 38);
                db_accum_V_new29_3_reg_2633 <= basedb_3_q0(69 downto 38);
                db_accum_V_new_reg_2504 <= basedb_0_q0(69 downto 38);
                db_addr_V_1_new20_1_reg_2540 <= basedb_1_q0(37 downto 32);
                db_addr_V_1_new20_2_reg_2583 <= basedb_2_q0(37 downto 32);
                db_addr_V_1_new20_3_reg_2626 <= basedb_3_q0(37 downto 32);
                db_addr_V_1_new_reg_2497 <= basedb_0_q0(37 downto 32);
                db_num_in_V_1_new38_1_reg_2552 <= basedb_1_q0(78 downto 70);
                db_num_in_V_1_new38_2_reg_2595 <= basedb_2_q0(78 downto 70);
                db_num_in_V_1_new38_3_reg_2638 <= basedb_3_q0(78 downto 70);
                db_num_in_V_1_new_reg_2509 <= basedb_0_q0(78 downto 70);
                db_num_out_V_1_new47_1_reg_2559 <= basedb_1_q0(87 downto 79);
                db_num_out_V_1_new47_2_reg_2602 <= basedb_2_q0(87 downto 79);
                db_num_out_V_1_new47_3_reg_2645 <= basedb_3_q0(87 downto 79);
                db_num_out_V_1_new_reg_2516 <= basedb_0_q0(87 downto 79);
                db_win_V_new11_1_reg_2535 <= basedb_1_q0(31 downto 16);
                db_win_V_new11_2_reg_2578 <= basedb_2_q0(31 downto 16);
                db_win_V_new11_3_reg_2621 <= basedb_3_q0(31 downto 16);
                db_win_V_new_reg_2492 <= basedb_0_q0(31 downto 16);
                group_V_read_reg_2454 <= group_V;
                group_V_read_reg_2454_pp0_iter1_reg <= group_V_read_reg_2454;
                grow_n_V_read_reg_2418 <= grow_n_V;
                grow_n_V_read_reg_2418_pp0_iter1_reg <= grow_n_V_read_reg_2418;
                phases_0_V_read_1_reg_2447 <= phases_0_V_read;
                phases_0_V_read_1_reg_2447_pp0_iter1_reg <= phases_0_V_read_1_reg_2447;
                phases_1_V_read_1_reg_2440 <= phases_1_V_read;
                phases_1_V_read_1_reg_2440_pp0_iter1_reg <= phases_1_V_read_1_reg_2440;
                phases_2_V_read_1_reg_2433 <= phases_2_V_read;
                phases_2_V_read_1_reg_2433_pp0_iter1_reg <= phases_2_V_read_1_reg_2433;
                phases_3_V_read_1_reg_2426 <= phases_3_V_read;
                phases_3_V_read_1_reg_2426_pp0_iter1_reg <= phases_3_V_read_1_reg_2426;
                shrink_n_V_read_reg_2410 <= shrink_n_V;
                shrink_n_V_read_reg_2410_pp0_iter1_reg <= shrink_n_V_read_reg_2410;
                tmp_1_reg_2566 <= basedb_1_q0(59 downto 38);
                tmp_2_reg_2609 <= basedb_2_q0(59 downto 38);
                tmp_3_reg_2652 <= basedb_3_q0(59 downto 38);
                tmp_reg_2523 <= basedb_0_q0(59 downto 38);
                trunc_ln81_1_reg_2528 <= trunc_ln81_1_fu_496_p1;
                trunc_ln81_2_reg_2571 <= trunc_ln81_2_fu_560_p1;
                trunc_ln81_3_reg_2614 <= trunc_ln81_3_fu_624_p1;
                trunc_ln81_reg_2485 <= trunc_ln81_fu_432_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                lastbase_accum_V_0 <= add_ln703_2_reg_3022;
                lastbase_accum_V_1 <= add_ln703_5_reg_3038;
                lastbase_accum_V_2 <= add_ln703_8_reg_3054;
                lastbase_accum_V_3 <= add_ln703_11_reg_3070;
                lastbase_addr_V_0 <= add_ln700_2_fu_2114_p2;
                lastbase_addr_V_1 <= add_ln700_5_fu_2160_p2;
                lastbase_addr_V_2 <= add_ln700_8_fu_2206_p2;
                lastbase_addr_V_3 <= add_ln700_11_fu_2252_p2;
                lastbase_num_in_V_0 <= select_ln891_4_reg_2938_pp0_iter6_reg;
                lastbase_num_in_V_1 <= select_ln891_13_reg_2959_pp0_iter6_reg;
                lastbase_num_in_V_2 <= select_ln891_22_reg_2980_pp0_iter6_reg;
                lastbase_num_in_V_3 <= select_ln891_31_reg_3001_pp0_iter6_reg;
                lastbase_num_out_V_0 <= select_ln891_6_reg_2943_pp0_iter6_reg;
                lastbase_num_out_V_1 <= select_ln891_15_reg_2964_pp0_iter6_reg;
                lastbase_num_out_V_2 <= select_ln891_24_reg_2985_pp0_iter6_reg;
                lastbase_num_out_V_3 <= select_ln891_33_reg_3006_pp0_iter6_reg;
                lastbase_win_V_0 <= select_ln891_2_reg_2933_pp0_iter6_reg;
                lastbase_win_V_1 <= select_ln891_11_reg_2954_pp0_iter6_reg;
                lastbase_win_V_2 <= select_ln891_20_reg_2975_pp0_iter6_reg;
                lastbase_win_V_3 <= select_ln891_29_reg_2996_pp0_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                lastbase_baseline_V_1 <= select_ln1148_1_fu_2320_p3;
                lastbase_baseline_V_2 <= select_ln1148_2_fu_2337_p3;
                lastbase_baseline_V_3 <= select_ln1148_3_fu_2354_p3;
                lastbase_baseline_V_s <= select_ln1148_fu_2303_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln879_fu_1147_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                started <= ap_const_lv1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_13_reg_3028 = ap_const_lv1_1))) then
                trunc_ln1148_1_reg_3086 <= sub_ln1148_fu_2119_p2(21 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_18_reg_3044 = ap_const_lv1_1))) then
                trunc_ln1148_4_reg_3091 <= sub_ln1148_2_fu_2165_p2(21 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_23_reg_3060 = ap_const_lv1_1))) then
                trunc_ln1148_7_reg_3096 <= sub_ln1148_4_fu_2211_p2(21 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_28_reg_3076 = ap_const_lv1_1))) then
                trunc_ln1148_s_reg_3101 <= sub_ln1148_6_fu_2257_p2(21 downto 6);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1148_1_fu_1852_p2 <= std_logic_vector(unsigned(tmp_1_reg_2566_pp0_iter5_reg) + unsigned(sext_ln703_21_fu_1844_p1));
    add_ln1148_2_fu_1886_p2 <= std_logic_vector(unsigned(tmp_2_reg_2609_pp0_iter5_reg) + unsigned(sext_ln703_22_fu_1878_p1));
    add_ln1148_3_fu_1920_p2 <= std_logic_vector(unsigned(tmp_3_reg_2652_pp0_iter5_reg) + unsigned(sext_ln703_23_fu_1912_p1));
    add_ln1148_fu_1818_p2 <= std_logic_vector(unsigned(tmp_reg_2523_pp0_iter5_reg) + unsigned(sext_ln703_20_fu_1810_p1));
    add_ln1192_1_fu_1326_p2 <= std_logic_vector(unsigned(ap_const_lv17_1C5) + unsigned(zext_ln703_1_fu_1323_p1));
    add_ln1192_2_fu_1486_p2 <= std_logic_vector(unsigned(ap_const_lv17_1C5) + unsigned(zext_ln703_2_fu_1483_p1));
    add_ln1192_3_fu_1646_p2 <= std_logic_vector(unsigned(ap_const_lv17_1C5) + unsigned(zext_ln703_3_fu_1643_p1));
    add_ln1192_fu_1166_p2 <= std_logic_vector(unsigned(ap_const_lv17_1C5) + unsigned(zext_ln703_fu_1163_p1));
    add_ln1193_1_fu_1358_p2 <= std_logic_vector(signed(ap_const_lv17_1FE3B) + signed(zext_ln703_1_fu_1323_p1));
    add_ln1193_2_fu_1518_p2 <= std_logic_vector(signed(ap_const_lv17_1FE3B) + signed(zext_ln703_2_fu_1483_p1));
    add_ln1193_3_fu_1678_p2 <= std_logic_vector(signed(ap_const_lv17_1FE3B) + signed(zext_ln703_3_fu_1643_p1));
    add_ln1193_fu_1198_p2 <= std_logic_vector(signed(ap_const_lv17_1FE3B) + signed(zext_ln703_fu_1163_p1));
    add_ln1353_1_fu_761_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(zext_ln1353_1_fu_758_p1));
    add_ln1353_2_fu_800_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(zext_ln1353_2_fu_797_p1));
    add_ln1353_3_fu_839_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(zext_ln1353_3_fu_836_p1));
    add_ln1353_fu_722_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(zext_ln1353_fu_719_p1));
    add_ln47_1_fu_771_p2 <= std_logic_vector(unsigned(zext_ln81_fu_695_p1) + unsigned(zext_ln47_2_fu_767_p1));
    add_ln47_2_fu_810_p2 <= std_logic_vector(unsigned(zext_ln81_fu_695_p1) + unsigned(zext_ln47_4_fu_806_p1));
    add_ln47_3_fu_849_p2 <= std_logic_vector(unsigned(zext_ln81_fu_695_p1) + unsigned(zext_ln47_6_fu_845_p1));
    add_ln47_fu_732_p2 <= std_logic_vector(unsigned(zext_ln81_fu_695_p1) + unsigned(zext_ln47_fu_728_p1));
    add_ln700_10_fu_1673_p2 <= std_logic_vector(unsigned(ap_const_lv9_1) + unsigned(db_num_in_V_1_new38_3_reg_2638_pp0_iter4_reg));
    add_ln700_11_fu_2252_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) + unsigned(db_addr_V_1_new20_3_reg_2626_pp0_iter6_reg));
    add_ln700_1_fu_1193_p2 <= std_logic_vector(unsigned(ap_const_lv9_1) + unsigned(db_num_in_V_1_new_reg_2509_pp0_iter4_reg));
    add_ln700_2_fu_2114_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) + unsigned(db_addr_V_1_new_reg_2497_pp0_iter6_reg));
    add_ln700_3_fu_1318_p2 <= std_logic_vector(unsigned(ap_const_lv9_1) + unsigned(db_num_out_V_1_new47_1_reg_2559_pp0_iter4_reg));
    add_ln700_4_fu_1353_p2 <= std_logic_vector(unsigned(ap_const_lv9_1) + unsigned(db_num_in_V_1_new38_1_reg_2552_pp0_iter4_reg));
    add_ln700_5_fu_2160_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) + unsigned(db_addr_V_1_new20_1_reg_2540_pp0_iter6_reg));
    add_ln700_6_fu_1478_p2 <= std_logic_vector(unsigned(ap_const_lv9_1) + unsigned(db_num_out_V_1_new47_2_reg_2602_pp0_iter4_reg));
    add_ln700_7_fu_1513_p2 <= std_logic_vector(unsigned(ap_const_lv9_1) + unsigned(db_num_in_V_1_new38_2_reg_2595_pp0_iter4_reg));
    add_ln700_8_fu_2206_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) + unsigned(db_addr_V_1_new20_2_reg_2583_pp0_iter6_reg));
    add_ln700_9_fu_1638_p2 <= std_logic_vector(unsigned(ap_const_lv9_1) + unsigned(db_num_out_V_1_new47_3_reg_2645_pp0_iter4_reg));
    add_ln700_fu_1158_p2 <= std_logic_vector(unsigned(ap_const_lv9_1) + unsigned(db_num_out_V_1_new_reg_2516_pp0_iter4_reg));
    add_ln703_10_fu_1692_p2 <= std_logic_vector(signed(ap_const_lv16_FE3B) + signed(select_ln83_3_reg_2809_pp0_iter4_reg));
    add_ln703_11_fu_1915_p2 <= std_logic_vector(signed(sext_ln703_19_fu_1909_p1) + signed(db_accum_V_new29_3_reg_2633_pp0_iter5_reg));
    add_ln703_1_fu_1212_p2 <= std_logic_vector(signed(ap_const_lv16_FE3B) + signed(select_ln83_reg_2749_pp0_iter4_reg));
    add_ln703_2_fu_1813_p2 <= std_logic_vector(signed(sext_ln703_4_fu_1807_p1) + signed(db_accum_V_new_reg_2504_pp0_iter5_reg));
    add_ln703_3_fu_1332_p2 <= std_logic_vector(unsigned(ap_const_lv16_1C5) + unsigned(select_ln83_1_reg_2769_pp0_iter4_reg));
    add_ln703_4_fu_1372_p2 <= std_logic_vector(signed(ap_const_lv16_FE3B) + signed(select_ln83_1_reg_2769_pp0_iter4_reg));
    add_ln703_5_fu_1847_p2 <= std_logic_vector(signed(sext_ln703_9_fu_1841_p1) + signed(db_accum_V_new29_1_reg_2547_pp0_iter5_reg));
    add_ln703_6_fu_1492_p2 <= std_logic_vector(unsigned(ap_const_lv16_1C5) + unsigned(select_ln83_2_reg_2789_pp0_iter4_reg));
    add_ln703_7_fu_1532_p2 <= std_logic_vector(signed(ap_const_lv16_FE3B) + signed(select_ln83_2_reg_2789_pp0_iter4_reg));
    add_ln703_8_fu_1881_p2 <= std_logic_vector(signed(sext_ln703_14_fu_1875_p1) + signed(db_accum_V_new29_2_reg_2590_pp0_iter5_reg));
    add_ln703_9_fu_1652_p2 <= std_logic_vector(unsigned(ap_const_lv16_1C5) + unsigned(select_ln83_3_reg_2809_pp0_iter4_reg));
    add_ln703_fu_1172_p2 <= std_logic_vector(unsigned(ap_const_lv16_1C5) + unsigned(select_ln83_reg_2749_pp0_iter4_reg));
    and_ln891_10_fu_1131_p2 <= (icmp_ln891_3_reg_2733_pp0_iter3_reg and icmp_ln1494_3_fu_1125_p2);
    and_ln891_11_fu_1141_p2 <= (xor_ln891_3_fu_1136_p2 and icmp_ln1494_3_fu_1125_p2);
    and_ln891_1_fu_963_p2 <= (icmp_ln891_reg_2664_pp0_iter3_reg and icmp_ln1494_fu_957_p2);
    and_ln891_2_fu_973_p2 <= (xor_ln891_fu_968_p2 and icmp_ln1494_fu_957_p2);
    and_ln891_3_fu_1390_p2 <= (xor_ln1494_1_fu_1385_p2 and icmp_ln891_5_reg_2693_pp0_iter4_reg);
    and_ln891_4_fu_1019_p2 <= (icmp_ln891_4_reg_2687_pp0_iter3_reg and icmp_ln1494_1_fu_1013_p2);
    and_ln891_5_fu_1029_p2 <= (xor_ln891_1_fu_1024_p2 and icmp_ln1494_1_fu_1013_p2);
    and_ln891_6_fu_1550_p2 <= (xor_ln1494_2_fu_1545_p2 and icmp_ln891_6_reg_2716_pp0_iter4_reg);
    and_ln891_7_fu_1075_p2 <= (icmp_ln891_2_reg_2710_pp0_iter3_reg and icmp_ln1494_2_fu_1069_p2);
    and_ln891_8_fu_1085_p2 <= (xor_ln891_2_fu_1080_p2 and icmp_ln1494_2_fu_1069_p2);
    and_ln891_9_fu_1710_p2 <= (xor_ln1494_3_fu_1705_p2 and icmp_ln891_7_reg_2739_pp0_iter4_reg);
    and_ln891_fu_1230_p2 <= (xor_ln1494_fu_1225_p2 and icmp_ln891_1_reg_2670_pp0_iter4_reg);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to7 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to7)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to7 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= phases_0_V_read_1_reg_2447_pp0_iter7_reg;
    ap_return_1 <= phases_1_V_read_1_reg_2440_pp0_iter7_reg;
    ap_return_2 <= phases_2_V_read_1_reg_2433_pp0_iter7_reg;
    ap_return_3 <= phases_3_V_read_1_reg_2426_pp0_iter7_reg;
    ap_return_4 <= select_ln1148_fu_2303_p3;
    ap_return_5 <= select_ln1148_1_fu_2320_p3;
    ap_return_6 <= select_ln1148_2_fu_2337_p3;
    ap_return_7 <= select_ln1148_3_fu_2354_p3;

    ap_sig_allocacmp_lastbase_baseline_V_1_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter8, lastbase_baseline_V_s, select_ln1148_fu_2303_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_sig_allocacmp_lastbase_baseline_V_1 <= select_ln1148_fu_2303_p3;
        else 
            ap_sig_allocacmp_lastbase_baseline_V_1 <= lastbase_baseline_V_s;
        end if; 
    end process;


    ap_sig_allocacmp_lastbase_baseline_V_2_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter8, lastbase_baseline_V_1, select_ln1148_1_fu_2320_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_sig_allocacmp_lastbase_baseline_V_2 <= select_ln1148_1_fu_2320_p3;
        else 
            ap_sig_allocacmp_lastbase_baseline_V_2 <= lastbase_baseline_V_1;
        end if; 
    end process;


    ap_sig_allocacmp_lastbase_baseline_V_3_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter8, lastbase_baseline_V_2, select_ln1148_2_fu_2337_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_sig_allocacmp_lastbase_baseline_V_3 <= select_ln1148_2_fu_2337_p3;
        else 
            ap_sig_allocacmp_lastbase_baseline_V_3 <= lastbase_baseline_V_2;
        end if; 
    end process;


    ap_sig_allocacmp_lastbase_baseline_V_4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter8, lastbase_baseline_V_3, select_ln1148_3_fu_2354_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_sig_allocacmp_lastbase_baseline_V_4 <= select_ln1148_3_fu_2354_p3;
        else 
            ap_sig_allocacmp_lastbase_baseline_V_4 <= lastbase_baseline_V_3;
        end if; 
    end process;


    ap_sig_allocacmp_started_load_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, started, icmp_ln879_fu_1147_p2)
    begin
        if (((icmp_ln879_fu_1147_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_sig_allocacmp_started_load <= ap_const_lv1_1;
        else 
            ap_sig_allocacmp_started_load <= started;
        end if; 
    end process;

    basedb_0_address0 <= zext_ln544_fu_424_p1(9 - 1 downto 0);
    basedb_0_address1 <= sext_ln544_fu_1943_p1(9 - 1 downto 0);

    basedb_0_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            basedb_0_ce0 <= ap_const_logic_1;
        else 
            basedb_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    basedb_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            basedb_0_ce1 <= ap_const_logic_1;
        else 
            basedb_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    basedb_0_d1 <= (((((lastbase_num_out_V_0 & lastbase_num_in_V_0) & lastbase_accum_V_0) & lastbase_addr_V_0) & lastbase_win_V_0) & ap_sig_allocacmp_lastbase_baseline_V_1);

    basedb_0_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            basedb_0_we1 <= ap_const_logic_1;
        else 
            basedb_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    basedb_1_address0 <= zext_ln544_fu_424_p1(9 - 1 downto 0);
    basedb_1_address1 <= sext_ln544_fu_1943_p1(9 - 1 downto 0);

    basedb_1_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            basedb_1_ce0 <= ap_const_logic_1;
        else 
            basedb_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    basedb_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            basedb_1_ce1 <= ap_const_logic_1;
        else 
            basedb_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    basedb_1_d1 <= (((((lastbase_num_out_V_1 & lastbase_num_in_V_1) & lastbase_accum_V_1) & lastbase_addr_V_1) & lastbase_win_V_1) & ap_sig_allocacmp_lastbase_baseline_V_2);

    basedb_1_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            basedb_1_we1 <= ap_const_logic_1;
        else 
            basedb_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    basedb_2_address0 <= zext_ln544_fu_424_p1(9 - 1 downto 0);
    basedb_2_address1 <= sext_ln544_fu_1943_p1(9 - 1 downto 0);

    basedb_2_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            basedb_2_ce0 <= ap_const_logic_1;
        else 
            basedb_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    basedb_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            basedb_2_ce1 <= ap_const_logic_1;
        else 
            basedb_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    basedb_2_d1 <= (((((lastbase_num_out_V_2 & lastbase_num_in_V_2) & lastbase_accum_V_2) & lastbase_addr_V_2) & lastbase_win_V_2) & ap_sig_allocacmp_lastbase_baseline_V_3);

    basedb_2_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            basedb_2_we1 <= ap_const_logic_1;
        else 
            basedb_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    basedb_3_address0 <= zext_ln544_fu_424_p1(9 - 1 downto 0);
    basedb_3_address1 <= sext_ln544_fu_1943_p1(9 - 1 downto 0);

    basedb_3_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            basedb_3_ce0 <= ap_const_logic_1;
        else 
            basedb_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    basedb_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            basedb_3_ce1 <= ap_const_logic_1;
        else 
            basedb_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    basedb_3_d1 <= (((((lastbase_num_out_V_3 & lastbase_num_in_V_3) & lastbase_accum_V_3) & lastbase_addr_V_3) & lastbase_win_V_3) & ap_sig_allocacmp_lastbase_baseline_V_4);

    basedb_3_we1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            basedb_3_we1 <= ap_const_logic_1;
        else 
            basedb_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    basline_mem_V_0_address0 <= zext_ln47_1_fu_871_p1(15 - 1 downto 0);
    basline_mem_V_0_address1 <= zext_ln203_fu_1300_p1(15 - 1 downto 0);

    basline_mem_V_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            basline_mem_V_0_ce0 <= ap_const_logic_1;
        else 
            basline_mem_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    basline_mem_V_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            basline_mem_V_0_ce1 <= ap_const_logic_1;
        else 
            basline_mem_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    basline_mem_V_0_we1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            basline_mem_V_0_we1 <= ap_const_logic_1;
        else 
            basline_mem_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    basline_mem_V_1_address0 <= zext_ln47_3_fu_887_p1(15 - 1 downto 0);
    basline_mem_V_1_address1 <= zext_ln203_1_fu_1460_p1(15 - 1 downto 0);

    basline_mem_V_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            basline_mem_V_1_ce0 <= ap_const_logic_1;
        else 
            basline_mem_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    basline_mem_V_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            basline_mem_V_1_ce1 <= ap_const_logic_1;
        else 
            basline_mem_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    basline_mem_V_1_we1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            basline_mem_V_1_we1 <= ap_const_logic_1;
        else 
            basline_mem_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    basline_mem_V_2_address0 <= zext_ln47_5_fu_903_p1(15 - 1 downto 0);
    basline_mem_V_2_address1 <= zext_ln203_2_fu_1620_p1(15 - 1 downto 0);

    basline_mem_V_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            basline_mem_V_2_ce0 <= ap_const_logic_1;
        else 
            basline_mem_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    basline_mem_V_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            basline_mem_V_2_ce1 <= ap_const_logic_1;
        else 
            basline_mem_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    basline_mem_V_2_we1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            basline_mem_V_2_we1 <= ap_const_logic_1;
        else 
            basline_mem_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    basline_mem_V_3_address0 <= zext_ln47_7_fu_919_p1(15 - 1 downto 0);
    basline_mem_V_3_address1 <= zext_ln203_3_fu_1780_p1(15 - 1 downto 0);

    basline_mem_V_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            basline_mem_V_3_ce0 <= ap_const_logic_1;
        else 
            basline_mem_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    basline_mem_V_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            basline_mem_V_3_ce1 <= ap_const_logic_1;
        else 
            basline_mem_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    basline_mem_V_3_we1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            basline_mem_V_3_we1 <= ap_const_logic_1;
        else 
            basline_mem_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1494_1_fu_1013_p2 <= "1" when (signed(shl_ln728_1_fu_1002_p3) > signed(zext_ln1494_1_fu_1010_p1)) else "0";
    icmp_ln1494_2_fu_1069_p2 <= "1" when (signed(shl_ln728_2_fu_1058_p3) > signed(zext_ln1494_2_fu_1066_p1)) else "0";
    icmp_ln1494_3_fu_1125_p2 <= "1" when (signed(shl_ln728_3_fu_1114_p3) > signed(zext_ln1494_3_fu_1122_p1)) else "0";
    icmp_ln1494_fu_957_p2 <= "1" when (signed(shl_ln_fu_946_p3) > signed(zext_ln1494_fu_954_p1)) else "0";
    icmp_ln879_fu_1147_p2 <= "1" when (group_V_read_reg_2454_pp0_iter3_reg = ap_const_lv9_1FF) else "0";
    icmp_ln891_1_fu_715_p2 <= "1" when (unsigned(db_num_in_V_1_new_reg_2509) < unsigned(shrink_n_V_read_reg_2410_pp0_iter1_reg)) else "0";
    icmp_ln891_2_fu_789_p2 <= "1" when (unsigned(db_num_out_V_1_new47_2_reg_2602) < unsigned(grow_n_V_read_reg_2418_pp0_iter1_reg)) else "0";
    icmp_ln891_3_fu_828_p2 <= "1" when (unsigned(db_num_out_V_1_new47_3_reg_2645) < unsigned(grow_n_V_read_reg_2418_pp0_iter1_reg)) else "0";
    icmp_ln891_4_fu_750_p2 <= "1" when (unsigned(db_num_out_V_1_new47_1_reg_2559) < unsigned(grow_n_V_read_reg_2418_pp0_iter1_reg)) else "0";
    icmp_ln891_5_fu_754_p2 <= "1" when (unsigned(db_num_in_V_1_new38_1_reg_2552) < unsigned(shrink_n_V_read_reg_2410_pp0_iter1_reg)) else "0";
    icmp_ln891_6_fu_793_p2 <= "1" when (unsigned(db_num_in_V_1_new38_2_reg_2595) < unsigned(shrink_n_V_read_reg_2410_pp0_iter1_reg)) else "0";
    icmp_ln891_7_fu_832_p2 <= "1" when (unsigned(db_num_in_V_1_new38_3_reg_2638) < unsigned(shrink_n_V_read_reg_2410_pp0_iter1_reg)) else "0";
    icmp_ln891_fu_711_p2 <= "1" when (unsigned(db_num_out_V_1_new_reg_2516) < unsigned(grow_n_V_read_reg_2418_pp0_iter1_reg)) else "0";
    
    p_Result_10_fu_1091_p4_proc : process(xs_V_10_reg_2819)
    begin
        p_Result_10_fu_1091_p4 <= xs_V_10_reg_2819;
        p_Result_10_fu_1091_p4(16) <= ap_const_lv1_0(0);
    end process;

    p_Result_2_fu_988_p3 <= p_Val2_2_reg_2680_pp0_iter3_reg(16 downto 16);
    p_Result_4_fu_1044_p3 <= p_Val2_4_reg_2703_pp0_iter3_reg(16 downto 16);
    p_Result_6_fu_1100_p3 <= p_Val2_6_reg_2726_pp0_iter3_reg(16 downto 16);
    
    p_Result_7_fu_923_p4_proc : process(xs_V_7_reg_2759)
    begin
        p_Result_7_fu_923_p4 <= xs_V_7_reg_2759;
        p_Result_7_fu_923_p4(16) <= ap_const_lv1_0(0);
    end process;

    
    p_Result_8_fu_979_p4_proc : process(xs_V_8_reg_2779)
    begin
        p_Result_8_fu_979_p4 <= xs_V_8_reg_2779;
        p_Result_8_fu_979_p4(16) <= ap_const_lv1_0(0);
    end process;

    
    p_Result_9_fu_1035_p4_proc : process(xs_V_9_reg_2799)
    begin
        p_Result_9_fu_1035_p4 <= xs_V_9_reg_2799;
        p_Result_9_fu_1035_p4(16) <= ap_const_lv1_0(0);
    end process;

    p_Result_s_fu_932_p3 <= p_Val2_s_reg_2657_pp0_iter3_reg(16 downto 16);
    p_Val2_2_fu_744_p2 <= std_logic_vector(signed(sext_ln703_5_fu_738_p1) - signed(sext_ln703_6_fu_741_p1));
    p_Val2_4_fu_783_p2 <= std_logic_vector(signed(sext_ln703_10_fu_777_p1) - signed(sext_ln703_11_fu_780_p1));
    p_Val2_6_fu_822_p2 <= std_logic_vector(signed(sext_ln703_15_fu_816_p1) - signed(sext_ln703_16_fu_819_p1));
    p_Val2_s_fu_705_p2 <= std_logic_vector(signed(sext_ln703_fu_699_p1) - signed(sext_ln703_1_fu_702_p1));
    ret_V_fu_1801_p2 <= std_logic_vector(signed(ap_const_lv10_3FF) + signed(zext_ln1354_fu_1798_p1));
    select_ln1148_1_fu_2320_p3 <= 
        sub_ln1148_3_fu_2315_p2 when (tmp_18_reg_3044_pp0_iter7_reg(0) = '1') else 
        trunc_ln1148_5_reg_3049_pp0_iter7_reg;
    select_ln1148_2_fu_2337_p3 <= 
        sub_ln1148_5_fu_2332_p2 when (tmp_23_reg_3060_pp0_iter7_reg(0) = '1') else 
        trunc_ln1148_8_reg_3065_pp0_iter7_reg;
    select_ln1148_3_fu_2354_p3 <= 
        sub_ln1148_7_fu_2349_p2 when (tmp_28_reg_3076_pp0_iter7_reg(0) = '1') else 
        trunc_ln1148_3_reg_3081_pp0_iter7_reg;
    select_ln1148_fu_2303_p3 <= 
        sub_ln1148_1_fu_2298_p2 when (tmp_13_reg_3028_pp0_iter7_reg(0) = '1') else 
        trunc_ln1148_2_reg_3033_pp0_iter7_reg;
    select_ln178_1_fu_995_p3 <= 
        p_Result_8_fu_979_p4 when (p_Result_2_fu_988_p3(0) = '1') else 
        p_Val2_2_reg_2680_pp0_iter3_reg;
    select_ln178_2_fu_1051_p3 <= 
        p_Result_9_fu_1035_p4 when (p_Result_4_fu_1044_p3(0) = '1') else 
        p_Val2_4_reg_2703_pp0_iter3_reg;
    select_ln178_3_fu_1107_p3 <= 
        p_Result_10_fu_1091_p4 when (p_Result_6_fu_1100_p3(0) = '1') else 
        p_Val2_6_reg_2726_pp0_iter3_reg;
    select_ln178_fu_939_p3 <= 
        p_Result_7_fu_923_p4 when (p_Result_s_fu_932_p3(0) = '1') else 
        p_Val2_s_reg_2657_pp0_iter3_reg;
    select_ln340_1_fu_1217_p3 <= 
        ap_const_lv16_0 when (tmp_12_fu_1204_p3(0) = '1') else 
        add_ln703_1_fu_1212_p2;
    select_ln340_2_fu_1345_p3 <= 
        ap_const_lv16_FFFF when (tmp_16_fu_1337_p3(0) = '1') else 
        add_ln703_3_fu_1332_p2;
    select_ln340_3_fu_1377_p3 <= 
        ap_const_lv16_0 when (tmp_17_fu_1364_p3(0) = '1') else 
        add_ln703_4_fu_1372_p2;
    select_ln340_4_fu_1505_p3 <= 
        ap_const_lv16_FFFF when (tmp_21_fu_1497_p3(0) = '1') else 
        add_ln703_6_fu_1492_p2;
    select_ln340_5_fu_1537_p3 <= 
        ap_const_lv16_0 when (tmp_22_fu_1524_p3(0) = '1') else 
        add_ln703_7_fu_1532_p2;
    select_ln340_6_fu_1665_p3 <= 
        ap_const_lv16_FFFF when (tmp_26_fu_1657_p3(0) = '1') else 
        add_ln703_9_fu_1652_p2;
    select_ln340_7_fu_1697_p3 <= 
        ap_const_lv16_0 when (tmp_27_fu_1684_p3(0) = '1') else 
        add_ln703_10_fu_1692_p2;
    select_ln340_fu_1185_p3 <= 
        ap_const_lv16_FFFF when (tmp_11_fu_1177_p3(0) = '1') else 
        add_ln703_fu_1172_p2;
    select_ln83_1_fu_875_p3 <= 
        db_win_V_new11_1_reg_2535_pp0_iter2_reg when (ap_sig_allocacmp_started_load(0) = '1') else 
        ap_const_lv16_3508;
    select_ln83_2_fu_891_p3 <= 
        db_win_V_new11_2_reg_2578_pp0_iter2_reg when (ap_sig_allocacmp_started_load(0) = '1') else 
        ap_const_lv16_3508;
    select_ln83_3_fu_907_p3 <= 
        db_win_V_new11_3_reg_2621_pp0_iter2_reg when (ap_sig_allocacmp_started_load(0) = '1') else 
        ap_const_lv16_3508;
    select_ln83_fu_859_p3 <= 
        db_win_V_new_reg_2492_pp0_iter2_reg when (ap_sig_allocacmp_started_load(0) = '1') else 
        ap_const_lv16_3508;
    select_ln891_10_fu_1402_p3 <= 
        select_ln83_1_reg_2769_pp0_iter4_reg when (and_ln891_4_reg_2860(0) = '1') else 
        select_ln891_9_fu_1395_p3;
    select_ln891_11_fu_1408_p3 <= 
        select_ln340_2_fu_1345_p3 when (and_ln891_5_reg_2867(0) = '1') else 
        select_ln891_10_fu_1402_p3;
    select_ln891_12_fu_1415_p3 <= 
        add_ln700_4_fu_1353_p2 when (and_ln891_3_fu_1390_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln891_13_fu_1423_p3 <= 
        db_num_in_V_1_new38_1_reg_2552_pp0_iter4_reg when (icmp_ln1494_1_reg_2854(0) = '1') else 
        select_ln891_12_fu_1415_p3;
    select_ln891_14_fu_1429_p3 <= 
        add_ln700_3_fu_1318_p2 when (and_ln891_4_reg_2860(0) = '1') else 
        db_num_out_V_1_new47_1_reg_2559_pp0_iter4_reg;
    select_ln891_15_fu_1435_p3 <= 
        ap_const_lv9_0 when (and_ln891_5_reg_2867(0) = '1') else 
        select_ln891_14_fu_1429_p3;
    select_ln891_16_fu_1442_p3 <= 
        trunc_ln81_1_reg_2528_pp0_iter4_reg when (and_ln891_4_reg_2860(0) = '1') else 
        phases_1_V_read_1_reg_2440_pp0_iter4_reg;
    select_ln891_17_fu_1447_p3 <= 
        trunc_ln81_1_reg_2528_pp0_iter4_reg when (and_ln891_5_reg_2867(0) = '1') else 
        select_ln891_16_fu_1442_p3;
    select_ln891_18_fu_1555_p3 <= 
        select_ln83_2_reg_2789_pp0_iter4_reg when (and_ln891_6_fu_1550_p2(0) = '1') else 
        select_ln340_5_fu_1537_p3;
    select_ln891_19_fu_1562_p3 <= 
        select_ln83_2_reg_2789_pp0_iter4_reg when (and_ln891_7_reg_2885(0) = '1') else 
        select_ln891_18_fu_1555_p3;
    select_ln891_1_fu_1242_p3 <= 
        select_ln83_reg_2749_pp0_iter4_reg when (and_ln891_1_reg_2835(0) = '1') else 
        select_ln891_fu_1235_p3;
    select_ln891_20_fu_1568_p3 <= 
        select_ln340_4_fu_1505_p3 when (and_ln891_8_reg_2892(0) = '1') else 
        select_ln891_19_fu_1562_p3;
    select_ln891_21_fu_1575_p3 <= 
        add_ln700_7_fu_1513_p2 when (and_ln891_6_fu_1550_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln891_22_fu_1583_p3 <= 
        db_num_in_V_1_new38_2_reg_2595_pp0_iter4_reg when (icmp_ln1494_2_reg_2879(0) = '1') else 
        select_ln891_21_fu_1575_p3;
    select_ln891_23_fu_1589_p3 <= 
        add_ln700_6_fu_1478_p2 when (and_ln891_7_reg_2885(0) = '1') else 
        db_num_out_V_1_new47_2_reg_2602_pp0_iter4_reg;
    select_ln891_24_fu_1595_p3 <= 
        ap_const_lv9_0 when (and_ln891_8_reg_2892(0) = '1') else 
        select_ln891_23_fu_1589_p3;
    select_ln891_25_fu_1602_p3 <= 
        trunc_ln81_2_reg_2571_pp0_iter4_reg when (and_ln891_7_reg_2885(0) = '1') else 
        phases_2_V_read_1_reg_2433_pp0_iter4_reg;
    select_ln891_26_fu_1607_p3 <= 
        trunc_ln81_2_reg_2571_pp0_iter4_reg when (and_ln891_8_reg_2892(0) = '1') else 
        select_ln891_25_fu_1602_p3;
    select_ln891_27_fu_1715_p3 <= 
        select_ln83_3_reg_2809_pp0_iter4_reg when (and_ln891_9_fu_1710_p2(0) = '1') else 
        select_ln340_7_fu_1697_p3;
    select_ln891_28_fu_1722_p3 <= 
        select_ln83_3_reg_2809_pp0_iter4_reg when (and_ln891_10_reg_2910(0) = '1') else 
        select_ln891_27_fu_1715_p3;
    select_ln891_29_fu_1728_p3 <= 
        select_ln340_6_fu_1665_p3 when (and_ln891_11_reg_2917(0) = '1') else 
        select_ln891_28_fu_1722_p3;
    select_ln891_2_fu_1248_p3 <= 
        select_ln340_fu_1185_p3 when (and_ln891_2_reg_2842(0) = '1') else 
        select_ln891_1_fu_1242_p3;
    select_ln891_30_fu_1735_p3 <= 
        add_ln700_10_fu_1673_p2 when (and_ln891_9_fu_1710_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln891_31_fu_1743_p3 <= 
        db_num_in_V_1_new38_3_reg_2638_pp0_iter4_reg when (icmp_ln1494_3_reg_2904(0) = '1') else 
        select_ln891_30_fu_1735_p3;
    select_ln891_32_fu_1749_p3 <= 
        add_ln700_9_fu_1638_p2 when (and_ln891_10_reg_2910(0) = '1') else 
        db_num_out_V_1_new47_3_reg_2645_pp0_iter4_reg;
    select_ln891_33_fu_1755_p3 <= 
        ap_const_lv9_0 when (and_ln891_11_reg_2917(0) = '1') else 
        select_ln891_32_fu_1749_p3;
    select_ln891_34_fu_1762_p3 <= 
        trunc_ln81_3_reg_2614_pp0_iter4_reg when (and_ln891_10_reg_2910(0) = '1') else 
        phases_3_V_read_1_reg_2426_pp0_iter4_reg;
    select_ln891_35_fu_1767_p3 <= 
        trunc_ln81_3_reg_2614_pp0_iter4_reg when (and_ln891_11_reg_2917(0) = '1') else 
        select_ln891_34_fu_1762_p3;
    select_ln891_3_fu_1255_p3 <= 
        add_ln700_1_fu_1193_p2 when (and_ln891_fu_1230_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln891_4_fu_1263_p3 <= 
        db_num_in_V_1_new_reg_2509_pp0_iter4_reg when (icmp_ln1494_reg_2829(0) = '1') else 
        select_ln891_3_fu_1255_p3;
    select_ln891_5_fu_1269_p3 <= 
        add_ln700_fu_1158_p2 when (and_ln891_1_reg_2835(0) = '1') else 
        db_num_out_V_1_new_reg_2516_pp0_iter4_reg;
    select_ln891_6_fu_1275_p3 <= 
        ap_const_lv9_0 when (and_ln891_2_reg_2842(0) = '1') else 
        select_ln891_5_fu_1269_p3;
    select_ln891_7_fu_1282_p3 <= 
        trunc_ln81_reg_2485_pp0_iter4_reg when (and_ln891_1_reg_2835(0) = '1') else 
        phases_0_V_read_1_reg_2447_pp0_iter4_reg;
    select_ln891_8_fu_1287_p3 <= 
        trunc_ln81_reg_2485_pp0_iter4_reg when (and_ln891_2_reg_2842(0) = '1') else 
        select_ln891_7_fu_1282_p3;
    select_ln891_9_fu_1395_p3 <= 
        select_ln83_1_reg_2769_pp0_iter4_reg when (and_ln891_3_fu_1390_p2(0) = '1') else 
        select_ln340_3_fu_1377_p3;
    select_ln891_fu_1235_p3 <= 
        select_ln83_reg_2749_pp0_iter4_reg when (and_ln891_fu_1230_p2(0) = '1') else 
        select_ln340_1_fu_1217_p3;
        sext_ln544_fu_1943_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_reg_3017),64));

        sext_ln703_10_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(phases_2_V_read_1_reg_2433_pp0_iter1_reg),17));

        sext_ln703_11_fu_780_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln81_2_reg_2571),17));

        sext_ln703_12_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln891_26_fu_1607_p3),17));

        sext_ln703_13_fu_1629_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(basline_mem_V_2_load_reg_2899),17));

        sext_ln703_14_fu_1875_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1193_4_reg_2990),32));

        sext_ln703_15_fu_816_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(phases_3_V_read_1_reg_2426_pp0_iter1_reg),17));

        sext_ln703_16_fu_819_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln81_3_reg_2614),17));

        sext_ln703_17_fu_1785_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln891_35_fu_1767_p3),17));

        sext_ln703_18_fu_1789_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(basline_mem_V_3_load_reg_2924),17));

        sext_ln703_19_fu_1909_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1193_6_reg_3011),32));

        sext_ln703_1_fu_702_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln81_reg_2485),17));

        sext_ln703_20_fu_1810_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1193_reg_2948),22));

        sext_ln703_21_fu_1844_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1193_2_reg_2969),22));

        sext_ln703_22_fu_1878_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1193_4_reg_2990),22));

        sext_ln703_23_fu_1912_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1193_6_reg_3011),22));

        sext_ln703_2_fu_1305_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln891_8_fu_1287_p3),17));

        sext_ln703_3_fu_1309_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(basline_mem_V_0_load_reg_2849),17));

        sext_ln703_4_fu_1807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1193_reg_2948),32));

        sext_ln703_5_fu_738_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(phases_1_V_read_1_reg_2440_pp0_iter1_reg),17));

        sext_ln703_6_fu_741_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln81_1_reg_2528),17));

        sext_ln703_7_fu_1465_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln891_17_fu_1447_p3),17));

        sext_ln703_8_fu_1469_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(basline_mem_V_1_load_reg_2874),17));

        sext_ln703_9_fu_1841_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1193_2_reg_2969),32));

        sext_ln703_fu_699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(phases_0_V_read_1_reg_2447_pp0_iter1_reg),17));

    shl_ln728_1_fu_1002_p3 <= (select_ln178_1_fu_995_p3 & ap_const_lv1_0);
    shl_ln728_2_fu_1058_p3 <= (select_ln178_2_fu_1051_p3 & ap_const_lv1_0);
    shl_ln728_3_fu_1114_p3 <= (select_ln178_3_fu_1107_p3 & ap_const_lv1_0);
    shl_ln_fu_946_p3 <= (select_ln178_fu_939_p3 & ap_const_lv1_0);
    sub_ln1148_1_fu_2298_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(trunc_ln1148_1_reg_3086));
    sub_ln1148_2_fu_2165_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(add_ln703_5_reg_3038));
    sub_ln1148_3_fu_2315_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(trunc_ln1148_4_reg_3091));
    sub_ln1148_4_fu_2211_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(add_ln703_8_reg_3054));
    sub_ln1148_5_fu_2332_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(trunc_ln1148_7_reg_3096));
    sub_ln1148_6_fu_2257_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(add_ln703_11_reg_3070));
    sub_ln1148_7_fu_2349_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(trunc_ln1148_s_reg_3101));
    sub_ln1148_fu_2119_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(add_ln703_2_reg_3022));
    sub_ln1193_2_fu_1472_p2 <= std_logic_vector(signed(sext_ln703_7_fu_1465_p1) - signed(sext_ln703_8_fu_1469_p1));
    sub_ln1193_4_fu_1632_p2 <= std_logic_vector(signed(sext_ln703_12_fu_1625_p1) - signed(sext_ln703_13_fu_1629_p1));
    sub_ln1193_6_fu_1792_p2 <= std_logic_vector(signed(sext_ln703_17_fu_1785_p1) - signed(sext_ln703_18_fu_1789_p1));
    sub_ln1193_fu_1312_p2 <= std_logic_vector(signed(sext_ln703_2_fu_1305_p1) - signed(sext_ln703_3_fu_1309_p1));
    tmp_11_fu_1177_p3 <= add_ln1192_fu_1166_p2(16 downto 16);
    tmp_12_fu_1204_p3 <= add_ln1193_fu_1198_p2(16 downto 16);
    tmp_16_fu_1337_p3 <= add_ln1192_1_fu_1326_p2(16 downto 16);
    tmp_17_fu_1364_p3 <= add_ln1193_1_fu_1358_p2(16 downto 16);
    tmp_21_fu_1497_p3 <= add_ln1192_2_fu_1486_p2(16 downto 16);
    tmp_22_fu_1524_p3 <= add_ln1193_2_fu_1518_p2(16 downto 16);
    tmp_26_fu_1657_p3 <= add_ln1192_3_fu_1646_p2(16 downto 16);
    tmp_27_fu_1684_p3 <= add_ln1193_3_fu_1678_p2(16 downto 16);
    tmp_4_fu_688_p3 <= (group_V_read_reg_2454_pp0_iter1_reg & ap_const_lv6_0);
    tmp_5_fu_1294_p3 <= (group_V_read_reg_2454_pp0_iter4_reg & db_addr_V_1_new_reg_2497_pp0_iter4_reg);
    tmp_6_fu_1454_p3 <= (group_V_read_reg_2454_pp0_iter4_reg & db_addr_V_1_new20_1_reg_2540_pp0_iter4_reg);
    tmp_7_fu_1614_p3 <= (group_V_read_reg_2454_pp0_iter4_reg & db_addr_V_1_new20_2_reg_2583_pp0_iter4_reg);
    tmp_8_fu_1774_p3 <= (group_V_read_reg_2454_pp0_iter4_reg & db_addr_V_1_new20_3_reg_2626_pp0_iter4_reg);
    trunc_ln81_1_fu_496_p1 <= basedb_1_q0(16 - 1 downto 0);
    trunc_ln81_2_fu_560_p1 <= basedb_2_q0(16 - 1 downto 0);
    trunc_ln81_3_fu_624_p1 <= basedb_3_q0(16 - 1 downto 0);
    trunc_ln81_fu_432_p1 <= basedb_0_q0(16 - 1 downto 0);
    xor_ln1494_1_fu_1385_p2 <= (icmp_ln1494_1_reg_2854 xor ap_const_lv1_1);
    xor_ln1494_2_fu_1545_p2 <= (icmp_ln1494_2_reg_2879 xor ap_const_lv1_1);
    xor_ln1494_3_fu_1705_p2 <= (icmp_ln1494_3_reg_2904 xor ap_const_lv1_1);
    xor_ln1494_fu_1225_p2 <= (icmp_ln1494_reg_2829 xor ap_const_lv1_1);
    xor_ln891_1_fu_1024_p2 <= (icmp_ln891_4_reg_2687_pp0_iter3_reg xor ap_const_lv1_1);
    xor_ln891_2_fu_1080_p2 <= (icmp_ln891_2_reg_2710_pp0_iter3_reg xor ap_const_lv1_1);
    xor_ln891_3_fu_1136_p2 <= (icmp_ln891_3_reg_2733_pp0_iter3_reg xor ap_const_lv1_1);
    xor_ln891_fu_968_p2 <= (icmp_ln891_reg_2664_pp0_iter3_reg xor ap_const_lv1_1);
    xs_V_10_fu_914_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(p_Val2_6_reg_2726));
    xs_V_7_fu_866_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(p_Val2_s_reg_2657));
    xs_V_8_fu_882_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(p_Val2_2_reg_2680));
    xs_V_9_fu_898_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(p_Val2_4_reg_2703));
    zext_ln1353_1_fu_758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(db_addr_V_1_new20_1_reg_2540),7));
    zext_ln1353_2_fu_797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(db_addr_V_1_new20_2_reg_2583),7));
    zext_ln1353_3_fu_836_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(db_addr_V_1_new20_3_reg_2626),7));
    zext_ln1353_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(db_addr_V_1_new_reg_2497),7));
    zext_ln1354_fu_1798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(group_V_read_reg_2454_pp0_iter5_reg),10));
    zext_ln1494_1_fu_1010_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln83_1_reg_2769),18));
    zext_ln1494_2_fu_1066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln83_2_reg_2789),18));
    zext_ln1494_3_fu_1122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln83_3_reg_2809),18));
    zext_ln1494_fu_954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln83_reg_2749),18));
    zext_ln203_1_fu_1460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_1454_p3),64));
    zext_ln203_2_fu_1620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_1614_p3),64));
    zext_ln203_3_fu_1780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1774_p3),64));
    zext_ln203_fu_1300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1294_p3),64));
    zext_ln47_1_fu_871_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_reg_2675),64));
    zext_ln47_2_fu_767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_1_fu_761_p2),16));
    zext_ln47_3_fu_887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_1_reg_2698),64));
    zext_ln47_4_fu_806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_2_fu_800_p2),16));
    zext_ln47_5_fu_903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_2_reg_2721),64));
    zext_ln47_6_fu_845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_3_fu_839_p2),16));
    zext_ln47_7_fu_919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_3_reg_2744),64));
    zext_ln47_fu_728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_fu_722_p2),16));
    zext_ln544_fu_424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(group_V),64));
    zext_ln703_1_fu_1323_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln83_1_reg_2769_pp0_iter4_reg),17));
    zext_ln703_2_fu_1483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln83_2_reg_2789_pp0_iter4_reg),17));
    zext_ln703_3_fu_1643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln83_3_reg_2809_pp0_iter4_reg),17));
    zext_ln703_fu_1163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln83_reg_2749_pp0_iter4_reg),17));
    zext_ln81_fu_695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_688_p3),16));
end behav;
