5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd always3.1.11A.vcd -o always3.1.11A.cdd -v always3.1.11A.v
3 0 $root $root NA 0 0
3 0 main main always3.1.11A.v 23 54
2 1 28 b000b 1 0 20008 0 0 32 64 5a11 f00 f00 f00 f00 f00 f00 f00
2 2 28 b000b 1 0 20008 0 0 32 64 f055 f055 f055 f055 f055 f055 f055 f055
2 3 28 a000b 5 2c 2100a 1 2 32 2 aa aa aa aa aa aa aa aa
2 4 29 130013 1 0 20008 0 0 32 64 1e01 f00 f00 f00 f00 f00 f00 f00
2 5 29 a000f 0 1 400 0 0 value1
2 6 29 a0013 2 37 600a 4 5
1 value1 0 25 3000a 4 1 1aa
1 value2 0 25 30011 4 1 aa
1 value3 0 25 30018 4 1 aa
4 6 3 3
4 3 6 0
