{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1565553995106 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DLX EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"DLX\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1565553995215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565553995250 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565553995250 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1565553995497 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1565553995510 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1565553996258 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1565553996258 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1565553996258 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 16241 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1565553996271 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 16242 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1565553996271 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 16243 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1565553996271 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1565553996271 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "102 102 " "No exact pin location assignment(s) for 102 pins of 102 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INTA " "Pin INTA not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INTA } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INTA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR " "Pin WR not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WR } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD " "Pin RD not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[0\] " "Pin AD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[0] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[1\] " "Pin AD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[1] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[2\] " "Pin AD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[2] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[3\] " "Pin AD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[3] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[4\] " "Pin AD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[4] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[5\] " "Pin AD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[5] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[6\] " "Pin AD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[6] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[7\] " "Pin AD\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[7] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[8\] " "Pin AD\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[8] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[9\] " "Pin AD\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[9] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[10\] " "Pin AD\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[10] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[11\] " "Pin AD\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[11] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[12\] " "Pin AD\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[12] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[13\] " "Pin AD\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[13] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[14\] " "Pin AD\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[14] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[15\] " "Pin AD\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[15] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[16\] " "Pin AD\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[16] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[17\] " "Pin AD\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[17] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[18\] " "Pin AD\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[18] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[19\] " "Pin AD\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[19] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[20\] " "Pin AD\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[20] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[21\] " "Pin AD\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[21] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[22\] " "Pin AD\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[22] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[23\] " "Pin AD\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[23] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[24\] " "Pin AD\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[24] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[25\] " "Pin AD\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[25] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[26\] " "Pin AD\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[26] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[27\] " "Pin AD\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[27] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[28\] " "Pin AD\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[28] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[29\] " "Pin AD\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[29] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[30\] " "Pin AD\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[30] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AD\[31\] " "Pin AD\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD[31] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[0\] " "Pin Dz\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[0] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[1\] " "Pin Dz\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[1] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[2\] " "Pin Dz\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[2] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[3\] " "Pin Dz\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[3] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[4\] " "Pin Dz\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[4] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[5\] " "Pin Dz\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[5] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[6\] " "Pin Dz\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[6] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[7\] " "Pin Dz\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[7] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[8\] " "Pin Dz\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[8] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[9\] " "Pin Dz\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[9] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[10\] " "Pin Dz\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[10] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[11\] " "Pin Dz\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[11] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[12\] " "Pin Dz\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[12] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[13\] " "Pin Dz\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[13] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[14\] " "Pin Dz\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[14] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[15\] " "Pin Dz\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[15] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[16\] " "Pin Dz\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[16] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[17\] " "Pin Dz\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[17] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[18\] " "Pin Dz\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[18] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[19\] " "Pin Dz\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[19] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[20\] " "Pin Dz\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[20] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[21\] " "Pin Dz\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[21] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[22\] " "Pin Dz\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[22] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[23\] " "Pin Dz\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[23] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[24\] " "Pin Dz\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[24] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[25\] " "Pin Dz\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[25] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[26\] " "Pin Dz\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[26] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[27\] " "Pin Dz\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[27] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[28\] " "Pin Dz\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[28] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[29\] " "Pin Dz\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[29] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[30\] " "Pin Dz\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[30] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dz\[31\] " "Pin Dz\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dz[31] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dz[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INT " "Pin INT not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INT } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Pin RESET not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[11\] " "Pin Do\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[11] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[31\] " "Pin Do\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[31] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[0\] " "Pin Do\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[0] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[1\] " "Pin Do\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[1] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[2\] " "Pin Do\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[2] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[3\] " "Pin Do\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[3] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[4\] " "Pin Do\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[4] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[5\] " "Pin Do\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[5] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[6\] " "Pin Do\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[6] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[7\] " "Pin Do\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[7] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[8\] " "Pin Do\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[8] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[9\] " "Pin Do\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[9] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[10\] " "Pin Do\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[10] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[29\] " "Pin Do\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[29] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[30\] " "Pin Do\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[30] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[12\] " "Pin Do\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[12] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[13\] " "Pin Do\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[13] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[14\] " "Pin Do\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[14] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[15\] " "Pin Do\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[15] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[16\] " "Pin Do\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[16] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[17\] " "Pin Do\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[17] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[18\] " "Pin Do\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[18] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[19\] " "Pin Do\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[19] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[20\] " "Pin Do\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[20] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[21\] " "Pin Do\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[21] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[22\] " "Pin Do\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[22] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[25\] " "Pin Do\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[25] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[26\] " "Pin Do\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[26] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[27\] " "Pin Do\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[27] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[23\] " "Pin Do\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[23] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[24\] " "Pin Do\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[24] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Do\[28\] " "Pin Do\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Do[28] } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Do[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1565553996603 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1565553996603 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "130 " "TimeQuest Timing Analyzer is analyzing 130 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1565553997523 ""}
{ "Info" "ISTA_SDC_FOUND" "DLX.sdc " "Reading SDC File: 'DLX.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565553997531 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1565553997533 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c1\|Selector97~2  from: dataa  to: combout " "Cell: c1\|Selector97~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1565553997592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c1\|Selector97~3  from: datab  to: combout " "Cell: c1\|Selector97~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1565553997592 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1565553997592 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1565553997641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565553998240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sterowanie:c1\|state.m0 " "Destination node sterowanie:c1\|state.m0" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sterowanie:c1|state.m0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 1830 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sterowanie:c1\|state.m11 " "Destination node sterowanie:c1\|state.m11" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sterowanie:c1|state.m11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 1833 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sterowanie:c1\|state.m20 " "Destination node sterowanie:c1\|state.m20" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sterowanie:c1|state.m20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 1834 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sterowanie:c1\|state.m21 " "Destination node sterowanie:c1\|state.m21" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sterowanie:c1|state.m21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 1835 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sterowanie:c1\|state.m22 " "Destination node sterowanie:c1\|state.m22" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sterowanie:c1|state.m22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 1836 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sterowanie:c1\|state.m23 " "Destination node sterowanie:c1\|state.m23" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sterowanie:c1|state.m23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 1837 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sterowanie:c1\|state.m24 " "Destination node sterowanie:c1\|state.m24" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sterowanie:c1|state.m24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 1838 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sterowanie:c1\|state.m29 " "Destination node sterowanie:c1\|state.m29" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sterowanie:c1|state.m29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 1843 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sterowanie:c1\|state.m30 " "Destination node sterowanie:c1\|state.m30" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sterowanie:c1|state.m30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 1844 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sterowanie:c1\|state.m60 " "Destination node sterowanie:c1\|state.m60" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sterowanie:c1|state.m60 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 1863 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1565553998240 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1565553998240 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565553998240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sterowanie:c1\|Selector91~1  " "Automatically promoted node sterowanie:c1\|Selector91~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565553998242 ""}  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 168 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sterowanie:c1|Selector91~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 12632 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565553998242 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sterowanie:c1\|Selector97~4  " "Automatically promoted node sterowanie:c1\|Selector97~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565553998242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RD " "Destination node RD" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998242 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1565553998242 ""}  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 168 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sterowanie:c1|Selector97~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 15980 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565553998242 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sterowanie:c1\|WideOr10~0  " "Automatically promoted node sterowanie:c1\|WideOr10~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565553998242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Rejestry:c3\|Mux2920~5 " "Destination node Rejestry:c3\|Mux2920~5" {  } { { "rejestry.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/rejestry.vhd" 956 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rejestry:c3|Mux2920~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 5723 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Rejestry:c3\|Mux2920~13 " "Destination node Rejestry:c3\|Mux2920~13" {  } { { "rejestry.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/rejestry.vhd" 956 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rejestry:c3|Mux2920~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 5731 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sterowanie:c1\|Selector139~7 " "Destination node sterowanie:c1\|Selector139~7" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 168 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sterowanie:c1|Selector139~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 12536 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sterowanie:c1\|Selector141~0 " "Destination node sterowanie:c1\|Selector141~0" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 168 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sterowanie:c1|Selector141~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 12538 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sterowanie:c1\|Selector91~1 " "Destination node sterowanie:c1\|Selector91~1" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 168 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sterowanie:c1|Selector91~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 12632 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Rejestry:c3\|Mux2923~14 " "Destination node Rejestry:c3\|Mux2923~14" {  } { { "rejestry.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/rejestry.vhd" 956 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rejestry:c3|Mux2923~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 16132 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Rejestry:c3\|Mux2923~16 " "Destination node Rejestry:c3\|Mux2923~16" {  } { { "rejestry.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/rejestry.vhd" 956 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rejestry:c3|Mux2923~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 16134 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Rejestry:c3\|Mux2923~18 " "Destination node Rejestry:c3\|Mux2923~18" {  } { { "rejestry.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/rejestry.vhd" 956 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rejestry:c3|Mux2923~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 16136 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Rejestry:c3\|Mux2923~20 " "Destination node Rejestry:c3\|Mux2923~20" {  } { { "rejestry.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/rejestry.vhd" 956 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rejestry:c3|Mux2923~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 16138 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Rejestry:c3\|Mux2923~22 " "Destination node Rejestry:c3\|Mux2923~22" {  } { { "rejestry.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/rejestry.vhd" 956 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Rejestry:c3|Mux2923~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 16140 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565553998242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1565553998242 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1565553998242 ""}  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 168 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sterowanie:c1|WideOr10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 5568 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565553998242 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sterowanie:c1\|WideOr51  " "Automatically promoted node sterowanie:c1\|WideOr51 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565553998244 ""}  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 168 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sterowanie:c1|WideOr51 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 1926 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565553998244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET (placed in PIN C13 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node RESET (placed in PIN C13 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565553998244 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565553998244 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1565553999196 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1565553999204 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1565553999205 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565553999214 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565553999224 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1565553999232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1565553999238 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1565553999247 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1565553999247 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "100 unused 3.3V 33 67 0 " "Number of I/O pins in group: 100 (unused VREF, 3.3V VCCIO, 33 input, 67 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1565553999254 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1565553999254 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1565553999254 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1565553999256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1565553999256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1565553999256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1565553999256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1565553999256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1565553999256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1565553999256 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1565553999256 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1565553999256 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1565553999256 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565553999462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1565554002187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565554011463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1565554011544 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1565554128197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:57 " "Fitter placement operations ending: elapsed time is 00:01:57" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565554128197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1565554130708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "88 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 88% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "E:/GIT/FPGA/VHDL/DLX_processor/DLX/" { { 1 { 0 "Router estimated peak interconnect usage is 88% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 88% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1565554172454 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1565554172454 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1565554231561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:09 " "Fitter routing operations ending: elapsed time is 00:04:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565554381056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1565554381061 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1565554381061 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "84.42 " "Total time spent on timing analysis during the Fitter is 84.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1565554381381 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565554381403 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "67 " "Found 67 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INTA 0 " "Pin \"INTA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WR 0 " "Pin \"WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD 0 " "Pin \"RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[0\] 0 " "Pin \"AD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[1\] 0 " "Pin \"AD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[2\] 0 " "Pin \"AD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[3\] 0 " "Pin \"AD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[4\] 0 " "Pin \"AD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[5\] 0 " "Pin \"AD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[6\] 0 " "Pin \"AD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[7\] 0 " "Pin \"AD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[8\] 0 " "Pin \"AD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[9\] 0 " "Pin \"AD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[10\] 0 " "Pin \"AD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[11\] 0 " "Pin \"AD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[12\] 0 " "Pin \"AD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[13\] 0 " "Pin \"AD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[14\] 0 " "Pin \"AD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[15\] 0 " "Pin \"AD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[16\] 0 " "Pin \"AD\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[17\] 0 " "Pin \"AD\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[18\] 0 " "Pin \"AD\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[19\] 0 " "Pin \"AD\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[20\] 0 " "Pin \"AD\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[21\] 0 " "Pin \"AD\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[22\] 0 " "Pin \"AD\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[23\] 0 " "Pin \"AD\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[24\] 0 " "Pin \"AD\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[25\] 0 " "Pin \"AD\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[26\] 0 " "Pin \"AD\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[27\] 0 " "Pin \"AD\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[28\] 0 " "Pin \"AD\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[29\] 0 " "Pin \"AD\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[30\] 0 " "Pin \"AD\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[31\] 0 " "Pin \"AD\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[0\] 0 " "Pin \"Dz\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[1\] 0 " "Pin \"Dz\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[2\] 0 " "Pin \"Dz\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[3\] 0 " "Pin \"Dz\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[4\] 0 " "Pin \"Dz\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[5\] 0 " "Pin \"Dz\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[6\] 0 " "Pin \"Dz\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[7\] 0 " "Pin \"Dz\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[8\] 0 " "Pin \"Dz\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[9\] 0 " "Pin \"Dz\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[10\] 0 " "Pin \"Dz\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[11\] 0 " "Pin \"Dz\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[12\] 0 " "Pin \"Dz\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[13\] 0 " "Pin \"Dz\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[14\] 0 " "Pin \"Dz\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[15\] 0 " "Pin \"Dz\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[16\] 0 " "Pin \"Dz\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[17\] 0 " "Pin \"Dz\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[18\] 0 " "Pin \"Dz\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[19\] 0 " "Pin \"Dz\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[20\] 0 " "Pin \"Dz\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[21\] 0 " "Pin \"Dz\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[22\] 0 " "Pin \"Dz\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[23\] 0 " "Pin \"Dz\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[24\] 0 " "Pin \"Dz\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[25\] 0 " "Pin \"Dz\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[26\] 0 " "Pin \"Dz\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[27\] 0 " "Pin \"Dz\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[28\] 0 " "Pin \"Dz\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[29\] 0 " "Pin \"Dz\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[30\] 0 " "Pin \"Dz\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dz\[31\] 0 " "Pin \"Dz\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1565554381698 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1565554381698 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565554386632 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565554387335 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565554391805 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565554392623 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1565554393154 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/GIT/FPGA/VHDL/DLX_processor/DLX/output_files/DLX.fit.smsg " "Generated suppressed messages file E:/GIT/FPGA/VHDL/DLX_processor/DLX/output_files/DLX.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1565554394212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565554397275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 11 22:13:17 2019 " "Processing ended: Sun Aug 11 22:13:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565554397275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:44 " "Elapsed time: 00:06:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565554397275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:33 " "Total CPU time (on all processors): 00:06:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565554397275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1565554397275 ""}
