// Seed: 2226463313
`define pp_18 0
module module_0 (
    output id_0,
    output logic id_1,
    output logic id_2,
    input id_3,
    input id_4,
    input id_5,
    output supply1 id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input logic id_10,
    input logic id_11,
    input id_12,
    output id_13,
    input id_14,
    output reg id_15,
    input id_16,
    output logic id_17
);
  always @(1 or negedge 1) begin
    id_6[1] <= id_16;
    id_15   <= 1;
    id_13   <= 1;
  end
  assign id_1 = id_8;
endmodule
