--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml kernel.twx kernel.ncd -o kernel.twr kernel.pcf -ucf
kernel.ucf

Design file:              kernel.ncd
Physical constraint file: kernel.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 2.6 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2368 paths analyzed, 871 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.503ns.
--------------------------------------------------------------------------------

Paths for end point add12_12 (SLICE_X32Y103.CIN), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               extra2/temp_1 (FF)
  Destination:          add12_12 (FF)
  Requirement:          2.600ns
  Data Path Delay:      2.443ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.170 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: extra2/temp_1 to add12_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y106.DMUX   Tshcko                0.594   extra2/temp<11>
                                                       extra2/temp_1
    SLICE_X32Y100.B5     net (fanout=1)        0.786   extra2/temp<1>
    SLICE_X32Y100.COUT   Topcyb                0.674   add12<3>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_lut<1>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<3>
    SLICE_X32Y101.CIN    net (fanout=1)        0.000   Madd_cc1[12]_cc2[12]_add_9_OUT_cy<3>
    SLICE_X32Y101.COUT   Tbyp                  0.114   add12<7>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<7>
    SLICE_X32Y102.CIN    net (fanout=1)        0.000   Madd_cc1[12]_cc2[12]_add_9_OUT_cy<7>
    SLICE_X32Y102.COUT   Tbyp                  0.114   add12<11>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<11>
    SLICE_X32Y103.CIN    net (fanout=1)        0.000   Madd_cc1[12]_cc2[12]_add_9_OUT_cy<11>
    SLICE_X32Y103.CLK    Tcinck                0.161   add12<12>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_xor<12>
                                                       add12_12
    -------------------------------------------------  ---------------------------
    Total                                      2.443ns (1.657ns logic, 0.786ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               extra1/temp_1 (FF)
  Destination:          add12_12 (FF)
  Requirement:          2.600ns
  Data Path Delay:      2.383ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.170 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: extra1/temp_1 to add12_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y106.DMUX   Tshcko                0.652   extra1/temp<11>
                                                       extra1/temp_1
    SLICE_X32Y100.B6     net (fanout=2)        0.668   extra1/temp<1>
    SLICE_X32Y100.COUT   Topcyb                0.674   add12<3>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_lut<1>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<3>
    SLICE_X32Y101.CIN    net (fanout=1)        0.000   Madd_cc1[12]_cc2[12]_add_9_OUT_cy<3>
    SLICE_X32Y101.COUT   Tbyp                  0.114   add12<7>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<7>
    SLICE_X32Y102.CIN    net (fanout=1)        0.000   Madd_cc1[12]_cc2[12]_add_9_OUT_cy<7>
    SLICE_X32Y102.COUT   Tbyp                  0.114   add12<11>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<11>
    SLICE_X32Y103.CIN    net (fanout=1)        0.000   Madd_cc1[12]_cc2[12]_add_9_OUT_cy<11>
    SLICE_X32Y103.CLK    Tcinck                0.161   add12<12>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_xor<12>
                                                       add12_12
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (1.715ns logic, 0.668ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               extra1/temp_3 (FF)
  Destination:          add12_12 (FF)
  Requirement:          2.600ns
  Data Path Delay:      2.370ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.170 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: extra1/temp_3 to add12_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y105.BMUX   Tshcko                0.591   extra1/temp<6>
                                                       extra1/temp_3
    SLICE_X32Y100.D5     net (fanout=2)        0.865   extra1/temp<3>
    SLICE_X32Y100.COUT   Topcyd                0.525   add12<3>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_lut<3>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<3>
    SLICE_X32Y101.CIN    net (fanout=1)        0.000   Madd_cc1[12]_cc2[12]_add_9_OUT_cy<3>
    SLICE_X32Y101.COUT   Tbyp                  0.114   add12<7>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<7>
    SLICE_X32Y102.CIN    net (fanout=1)        0.000   Madd_cc1[12]_cc2[12]_add_9_OUT_cy<7>
    SLICE_X32Y102.COUT   Tbyp                  0.114   add12<11>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<11>
    SLICE_X32Y103.CIN    net (fanout=1)        0.000   Madd_cc1[12]_cc2[12]_add_9_OUT_cy<11>
    SLICE_X32Y103.CLK    Tcinck                0.161   add12<12>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_xor<12>
                                                       add12_12
    -------------------------------------------------  ---------------------------
    Total                                      2.370ns (1.505ns logic, 0.865ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point add12_9 (SLICE_X32Y102.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               extra2/temp_1 (FF)
  Destination:          add12_9 (FF)
  Requirement:          2.600ns
  Data Path Delay:      2.440ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.171 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: extra2/temp_1 to add12_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y106.DMUX   Tshcko                0.594   extra2/temp<11>
                                                       extra2/temp_1
    SLICE_X32Y100.B5     net (fanout=1)        0.786   extra2/temp<1>
    SLICE_X32Y100.COUT   Topcyb                0.674   add12<3>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_lut<1>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<3>
    SLICE_X32Y101.CIN    net (fanout=1)        0.000   Madd_cc1[12]_cc2[12]_add_9_OUT_cy<3>
    SLICE_X32Y101.COUT   Tbyp                  0.114   add12<7>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<7>
    SLICE_X32Y102.CIN    net (fanout=1)        0.000   Madd_cc1[12]_cc2[12]_add_9_OUT_cy<7>
    SLICE_X32Y102.CLK    Tcinck                0.272   add12<11>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<11>
                                                       add12_9
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (1.654ns logic, 0.786ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               extra1/temp_1 (FF)
  Destination:          add12_9 (FF)
  Requirement:          2.600ns
  Data Path Delay:      2.380ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.171 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: extra1/temp_1 to add12_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y106.DMUX   Tshcko                0.652   extra1/temp<11>
                                                       extra1/temp_1
    SLICE_X32Y100.B6     net (fanout=2)        0.668   extra1/temp<1>
    SLICE_X32Y100.COUT   Topcyb                0.674   add12<3>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_lut<1>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<3>
    SLICE_X32Y101.CIN    net (fanout=1)        0.000   Madd_cc1[12]_cc2[12]_add_9_OUT_cy<3>
    SLICE_X32Y101.COUT   Tbyp                  0.114   add12<7>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<7>
    SLICE_X32Y102.CIN    net (fanout=1)        0.000   Madd_cc1[12]_cc2[12]_add_9_OUT_cy<7>
    SLICE_X32Y102.CLK    Tcinck                0.272   add12<11>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<11>
                                                       add12_9
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (1.712ns logic, 0.668ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               extra1/temp_3 (FF)
  Destination:          add12_9 (FF)
  Requirement:          2.600ns
  Data Path Delay:      2.367ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.171 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: extra1/temp_3 to add12_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y105.BMUX   Tshcko                0.591   extra1/temp<6>
                                                       extra1/temp_3
    SLICE_X32Y100.D5     net (fanout=2)        0.865   extra1/temp<3>
    SLICE_X32Y100.COUT   Topcyd                0.525   add12<3>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_lut<3>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<3>
    SLICE_X32Y101.CIN    net (fanout=1)        0.000   Madd_cc1[12]_cc2[12]_add_9_OUT_cy<3>
    SLICE_X32Y101.COUT   Tbyp                  0.114   add12<7>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<7>
    SLICE_X32Y102.CIN    net (fanout=1)        0.000   Madd_cc1[12]_cc2[12]_add_9_OUT_cy<7>
    SLICE_X32Y102.CLK    Tcinck                0.272   add12<11>
                                                       Madd_cc1[12]_cc2[12]_add_9_OUT_cy<11>
                                                       add12_9
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (1.502ns logic, 0.865ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point add56_12 (SLICE_X48Y103.CIN), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               extra5/temp_1 (FF)
  Destination:          add56_12 (FF)
  Requirement:          2.600ns
  Data Path Delay:      2.421ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.170 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: extra5/temp_1 to add56_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.BMUX   Tshcko                0.591   extra5/temp<11>
                                                       extra5/temp_1
    SLICE_X48Y100.B5     net (fanout=2)        0.767   extra5/temp<1>
    SLICE_X48Y100.COUT   Topcyb                0.674   add56<3>
                                                       Madd_cc5[12]_cc6[12]_add_11_OUT_lut<1>
                                                       Madd_cc5[12]_cc6[12]_add_11_OUT_cy<3>
    SLICE_X48Y101.CIN    net (fanout=1)        0.000   Madd_cc5[12]_cc6[12]_add_11_OUT_cy<3>
    SLICE_X48Y101.COUT   Tbyp                  0.114   add56<7>
                                                       Madd_cc5[12]_cc6[12]_add_11_OUT_cy<7>
    SLICE_X48Y102.CIN    net (fanout=1)        0.000   Madd_cc5[12]_cc6[12]_add_11_OUT_cy<7>
    SLICE_X48Y102.COUT   Tbyp                  0.114   add56<11>
                                                       Madd_cc5[12]_cc6[12]_add_11_OUT_cy<11>
    SLICE_X48Y103.CIN    net (fanout=1)        0.000   Madd_cc5[12]_cc6[12]_add_11_OUT_cy<11>
    SLICE_X48Y103.CLK    Tcinck                0.161   add56<12>
                                                       Madd_cc5[12]_cc6[12]_add_11_OUT_xor<12>
                                                       add56_12
    -------------------------------------------------  ---------------------------
    Total                                      2.421ns (1.654ns logic, 0.767ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               extra6/temp_1 (FF)
  Destination:          add56_12 (FF)
  Requirement:          2.600ns
  Data Path Delay:      2.289ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (1.359 - 1.465)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: extra6/temp_1 to add56_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y102.BMUX   Tshcko                0.591   extra6/temp<11>
                                                       extra6/temp_1
    SLICE_X48Y100.B6     net (fanout=1)        0.635   extra6/temp<1>
    SLICE_X48Y100.COUT   Topcyb                0.674   add56<3>
                                                       Madd_cc5[12]_cc6[12]_add_11_OUT_lut<1>
                                                       Madd_cc5[12]_cc6[12]_add_11_OUT_cy<3>
    SLICE_X48Y101.CIN    net (fanout=1)        0.000   Madd_cc5[12]_cc6[12]_add_11_OUT_cy<3>
    SLICE_X48Y101.COUT   Tbyp                  0.114   add56<7>
                                                       Madd_cc5[12]_cc6[12]_add_11_OUT_cy<7>
    SLICE_X48Y102.CIN    net (fanout=1)        0.000   Madd_cc5[12]_cc6[12]_add_11_OUT_cy<7>
    SLICE_X48Y102.COUT   Tbyp                  0.114   add56<11>
                                                       Madd_cc5[12]_cc6[12]_add_11_OUT_cy<11>
    SLICE_X48Y103.CIN    net (fanout=1)        0.000   Madd_cc5[12]_cc6[12]_add_11_OUT_cy<11>
    SLICE_X48Y103.CLK    Tcinck                0.161   add56<12>
                                                       Madd_cc5[12]_cc6[12]_add_11_OUT_xor<12>
                                                       add56_12
    -------------------------------------------------  ---------------------------
    Total                                      2.289ns (1.654ns logic, 0.635ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               extra6/temp_3 (FF)
  Destination:          add56_12 (FF)
  Requirement:          2.600ns
  Data Path Delay:      2.271ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (1.359 - 1.465)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: extra6/temp_3 to add56_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y101.BMUX   Tshcko                0.655   extra6/temp<6>
                                                       extra6/temp_3
    SLICE_X48Y100.D6     net (fanout=1)        0.702   extra6/temp<3>
    SLICE_X48Y100.COUT   Topcyd                0.525   add56<3>
                                                       Madd_cc5[12]_cc6[12]_add_11_OUT_lut<3>
                                                       Madd_cc5[12]_cc6[12]_add_11_OUT_cy<3>
    SLICE_X48Y101.CIN    net (fanout=1)        0.000   Madd_cc5[12]_cc6[12]_add_11_OUT_cy<3>
    SLICE_X48Y101.COUT   Tbyp                  0.114   add56<7>
                                                       Madd_cc5[12]_cc6[12]_add_11_OUT_cy<7>
    SLICE_X48Y102.CIN    net (fanout=1)        0.000   Madd_cc5[12]_cc6[12]_add_11_OUT_cy<7>
    SLICE_X48Y102.COUT   Tbyp                  0.114   add56<11>
                                                       Madd_cc5[12]_cc6[12]_add_11_OUT_cy<11>
    SLICE_X48Y103.CIN    net (fanout=1)        0.000   Madd_cc5[12]_cc6[12]_add_11_OUT_cy<11>
    SLICE_X48Y103.CLK    Tcinck                0.161   add56<12>
                                                       Madd_cc5[12]_cc6[12]_add_11_OUT_xor<12>
                                                       add56_12
    -------------------------------------------------  ---------------------------
    Total                                      2.271ns (1.569ns logic, 0.702ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 2.6 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point add78_8 (SLICE_X47Y102.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               extra8/temp_8 (FF)
  Destination:          add78_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.777 - 0.509)
  Source Clock:         clk_BUFGP rising at 2.600ns
  Destination Clock:    clk_BUFGP rising at 2.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: extra8/temp_8 to add78_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y102.AQ     Tcko                  0.141   extra8/temp<11>
                                                       extra8/temp_8
    SLICE_X47Y102.A6     net (fanout=1)        0.180   extra8/temp<8>
    SLICE_X47Y102.CLK    Tah         (-Th)    -0.010   add78<11>
                                                       Madd_cc7[12]_cc8[12]_add_12_OUT_lut<8>
                                                       Madd_cc7[12]_cc8[12]_add_12_OUT_cy<11>
                                                       add78_8
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.151ns logic, 0.180ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point add78_6 (SLICE_X47Y101.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               extra8/temp_6 (FF)
  Destination:          add78_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.777 - 0.509)
  Source Clock:         clk_BUFGP rising at 2.600ns
  Destination Clock:    clk_BUFGP rising at 2.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: extra8/temp_6 to add78_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y101.DQ     Tcko                  0.164   extra8/temp<6>
                                                       extra8/temp_6
    SLICE_X47Y101.C6     net (fanout=1)        0.168   extra8/temp<6>
    SLICE_X47Y101.CLK    Tah         (-Th)    -0.006   add78<7>
                                                       Madd_cc7[12]_cc8[12]_add_12_OUT_lut<6>
                                                       Madd_cc7[12]_cc8[12]_add_12_OUT_cy<7>
                                                       add78_6
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.170ns logic, 0.168ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point add78_11 (SLICE_X47Y102.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               extra8/temp_11 (FF)
  Destination:          add78_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.777 - 0.509)
  Source Clock:         clk_BUFGP rising at 2.600ns
  Destination Clock:    clk_BUFGP rising at 2.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: extra8/temp_11 to add78_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y102.BQ     Tcko                  0.141   extra8/temp<11>
                                                       extra8/temp_11
    SLICE_X47Y102.D6     net (fanout=2)        0.210   extra8/temp<11>
    SLICE_X47Y102.CLK    Tah         (-Th)    -0.003   add78<11>
                                                       Madd_cc7[12]_cc8[12]_add_12_OUT_lut<11>1
                                                       Madd_cc7[12]_cc8[12]_add_12_OUT_cy<11>
                                                       add78_11
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.144ns logic, 0.210ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 2.6 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.445ns (period - min period limit)
  Period: 2.600ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 1.600ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.600ns
  Low pulse: 1.300ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: add78<3>/CLK
  Logical resource: add78_0/CK
  Location pin: SLICE_X47Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 1.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.600ns
  High pulse: 1.300ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: add78<3>/CLK
  Logical resource: add78_0/CK
  Location pin: SLICE_X47Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.503|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2368 paths, 0 nets, and 579 connections

Design statistics:
   Minimum period:   2.503ns{1}   (Maximum frequency: 399.521MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  3 17:13:42 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 776 MB



