<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Mar 27 10:50:39 2024" VIVADOVERSION="2021.2">

  <SYSTEMINFO ARCH="versal" BOARD="xilinx.com:vck190:part0:2.2" DEVICE="xcvc1902" NAME="system" PACKAGE="vsva2197" SPEEDGRADE="-2MP"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="2" NAME="spi0_csn" RIGHT="0" SIGIS="undef" SIGNAME="sys_cips_SPI0_ss_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_cips" PORT="SPI0_ss_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi0_sclk" SIGIS="undef" SIGNAME="sys_cips_SPI0_sck_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_cips" PORT="SPI0_sck_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi0_mosi" SIGIS="undef" SIGNAME="sys_cips_SPI0_io0_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_cips" PORT="SPI0_io0_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi0_miso" SIGIS="undef" SIGNAME="External_Ports_spi0_miso">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_cips" PORT="SPI0_io0_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="spi1_csn" RIGHT="0" SIGIS="undef" SIGNAME="sys_cips_SPI1_ss_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_cips" PORT="SPI1_ss_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi1_sclk" SIGIS="undef" SIGNAME="sys_cips_SPI1_sck_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_cips" PORT="SPI1_sck_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi1_mosi" SIGIS="undef" SIGNAME="sys_cips_SPI1_io0_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_cips" PORT="SPI1_io0_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi1_miso" SIGIS="undef" SIGNAME="External_Ports_spi1_miso">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_cips" PORT="SPI1_io0_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="gpio0_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio0_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_cips" PORT="LPD_GPIO_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="gpio0_o" RIGHT="0" SIGIS="undef" SIGNAME="sys_cips_LPD_GPIO_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_cips" PORT="LPD_GPIO_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="gpio0_t" RIGHT="0" SIGIS="undef" SIGNAME="sys_cips_LPD_GPIO_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_cips" PORT="LPD_GPIO_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="gpio1_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio1_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio_io_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="gpio1_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio_io_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio_io_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="gpio1_t" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio_io_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio_io_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="gpio2_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio2_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio2_io_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="gpio2_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio2_io_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio2_io_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="gpio2_t" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio2_io_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio2_io_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="63" NAME="ddr4_dimm1_dq" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_DDR4_0_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="ddr4_dimm1_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_DDR4_0_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="ddr4_dimm1_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_DDR4_0_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="ddr4_dimm1_adr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_DDR4_0_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddr4_dimm1_ba" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_DDR4_0_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddr4_dimm1_bg" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_DDR4_0_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr4_dimm1_act_n" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_DDR4_0_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr4_dimm1_reset_n" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_DDR4_0_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ddr4_dimm1_ck_t" SIGIS="clk" SIGNAME="axi_noc_0_CH0_DDR4_0_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_DDR4_0_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ddr4_dimm1_ck_c" SIGIS="clk" SIGNAME="axi_noc_0_CH0_DDR4_0_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_DDR4_0_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr4_dimm1_cke" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_DDR4_0_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr4_dimm1_cs_n" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_DDR4_0_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="ddr4_dimm1_dm_n" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_dm_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_DDR4_0_dm_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr4_dimm1_odt" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="CH0_DDR4_0_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr4_dimm1_par" SIGIS="undef"/>
    <PORT DIR="O" NAME="ddr4_dimm1_c_id" SIGIS="undef"/>
    <PORT DIR="I" NAME="ddr4_dimm1_alert_n" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ddr4_dimm1_sma_clk_clk_p" SIGIS="clk" SIGNAME="axi_noc_0_sys_clk0_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="sys_clk0_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ddr4_dimm1_sma_clk_clk_n" SIGIS="clk" SIGNAME="axi_noc_0_sys_clk0_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_noc_0" PORT="sys_clk0_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="gt_reset" SIGIS="undef" SIGNAME="External_Ports_gt_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="gtreset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_device_clk" SIGIS="undef" SIGNAME="External_Ports_rx_device_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_device_clk_rstgen" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="device_clk"/>
        <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="device_clk"/>
        <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="link_clk"/>
        <CONNECTION INSTANCE="util_mxfe_cpack" PORT="clk"/>
        <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axis_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_device_clk" SIGIS="undef" SIGNAME="External_Ports_tx_device_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tx_device_clk_rstgen" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="device_clk"/>
        <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="device_clk"/>
        <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="link_clk"/>
        <CONNECTION INSTANCE="util_mxfe_upack" PORT="clk"/>
        <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="m_axis_aclk"/>
        <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="m_axis_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ref_clk_q0" SIGIS="undef" SIGNAME="External_Ports_ref_clk_q0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="GT_REFCLK0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ref_clk_q1" SIGIS="undef"/>
    <PORT DIR="I" NAME="rx_sysref_0" SIGIS="undef" SIGNAME="External_Ports_rx_sysref_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="sysref"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rx_sync_0" SIGIS="undef"/>
    <PORT DIR="I" NAME="tx_sysref_0" SIGIS="undef" SIGNAME="External_Ports_tx_sysref_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="sysref"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_sync_0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_0_0_grx_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_0_0_grx_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_0_0_gtx_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_0_0_gtx_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_1_0_grx_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_1_0_grx_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_1_0_gtx_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_1_0_gtx_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="ext_sync_in" SIGIS="undef" SIGNAME="External_Ports_ext_sync_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_sync_in"/>
        <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="dac_sync_in"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="axi_noc_0_CH0_DDR4_0" DATAWIDTH="8" NAME="ddr4_dimm1" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ddr4_dimm1_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="ddr4_dimm1_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="ddr4_dimm1_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="ddr4_dimm1_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ddr4_dimm1_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="ddr4_dimm1_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="ddr4_dimm1_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddr4_dimm1_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="ddr4_dimm1_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="ddr4_dimm1_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ddr4_dimm1_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ddr4_dimm1_cs_n"/>
        <PORTMAP LOGICAL="DM_N" PHYSICAL="ddr4_dimm1_dm_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ddr4_dimm1_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="ddr4_dimm1_par"/>
        <PORTMAP LOGICAL="C_ID" PHYSICAL="ddr4_dimm1_c_id"/>
        <PORTMAP LOGICAL="ALERT_N" PHYSICAL="ddr4_dimm1_alert_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_ddr4_dimm1_sma_clk" NAME="ddr4_dimm1_sma_clk" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="ddr4_dimm1_sma_clk_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="ddr4_dimm1_sma_clk_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="7" FULLNAME="/GND_1" HWVERSION="1.1" INSTANCE="GND_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_GND_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="SPI0_sck_i"/>
            <CONNECTION INSTANCE="sys_cips" PORT="SPI0_io1_i"/>
            <CONNECTION INSTANCE="sys_cips" PORT="SPI1_sck_i"/>
            <CONNECTION INSTANCE="sys_cips" PORT="SPI1_io1_i"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="dac_dunf"/>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="sync_ext"/>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="sync_ext"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/VCC_1" HWVERSION="1.1" INSTANCE="VCC_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_VCC_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="VCC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="SPI0_ss_i"/>
            <CONNECTION INSTANCE="sys_cips" PORT="SPI1_ss_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="system_axi_cpu_interconnect_0" BDTYPE="SBD" COREREVISION="17" DRIVERMODE="CORE" FULLNAME="/axi_cpu_interconnect" HWVERSION="1.0" INSTANCE="axi_cpu_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="system_axi_cpu_interconnect_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="system_axi_cpu_interconnect_0"/>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_cpu_interconnect_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="10"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999901" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="sys_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="M_AXI_FPD_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M09_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M09_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_cips_M_AXI_FPD" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M08_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M08_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M08_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M09_AXI" DATAWIDTH="32" NAME="M09_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M09_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M09_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M09_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M09_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M09_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M09_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M09_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M09_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M09_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M09_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M09_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M09_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M09_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M09_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M09_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="27" FULLNAME="/axi_gpio" HWVERSION="2.0" INSTANCE="axi_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_gpio_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA4000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999901" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_gpio_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl_ps_irq0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio1_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio_io_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio1_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio2_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio2_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio2_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_t" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio2_io_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio2_t"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio2_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_mxfe_rx_dma" HWVERSION="1.0" INSTANCE="axi_mxfe_rx_dma" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dmac" VLNV="analog.com:user:axi_dmac:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_SRC" VALUE="128"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_DEST" VALUE="128"/>
        <PARAMETER NAME="DMA_LENGTH_WIDTH" VALUE="24"/>
        <PARAMETER NAME="DMA_2D_TRANSFER" VALUE="false"/>
        <PARAMETER NAME="ASYNC_CLK_REQ_SRC" VALUE="true"/>
        <PARAMETER NAME="ASYNC_CLK_SRC_DEST" VALUE="false"/>
        <PARAMETER NAME="ASYNC_CLK_DEST_REQ" VALUE="true"/>
        <PARAMETER NAME="AXI_SLICE_DEST" VALUE="true"/>
        <PARAMETER NAME="AXI_SLICE_SRC" VALUE="true"/>
        <PARAMETER NAME="SYNC_TRANSFER_START" VALUE="false"/>
        <PARAMETER NAME="CYCLIC" VALUE="false"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_DEST" VALUE="0"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_SRC" VALUE="0"/>
        <PARAMETER NAME="DMA_TYPE_DEST" VALUE="0"/>
        <PARAMETER NAME="DMA_TYPE_SRC" VALUE="1"/>
        <PARAMETER NAME="DMA_AXI_ADDR_WIDTH" VALUE="31"/>
        <PARAMETER NAME="MAX_BYTES_PER_BURST" VALUE="4096"/>
        <PARAMETER NAME="FIFO_SIZE" VALUE="8"/>
        <PARAMETER NAME="AXI_ID_WIDTH_SRC" VALUE="1"/>
        <PARAMETER NAME="AXI_ID_WIDTH_DEST" VALUE="1"/>
        <PARAMETER NAME="DMA_AXIS_ID_W" VALUE="8"/>
        <PARAMETER NAME="DMA_AXIS_DEST_W" VALUE="4"/>
        <PARAMETER NAME="DISABLE_DEBUG_REGISTERS" VALUE="false"/>
        <PARAMETER NAME="ENABLE_DIAGNOSTICS_IF" VALUE="false"/>
        <PARAMETER NAME="ALLOW_ASYM_MEM" VALUE="1"/>
        <PARAMETER NAME="CACHE_COHERENT_DEST" VALUE="true"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_mxfe_rx_dma_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xBC420000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xBC420FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999901" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_mxfe_rx_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl_ps_irq13"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="333333008" DIR="I" NAME="m_dest_axi_aclk" SIGIS="clk" SIGNAME="sys_cips_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_350m_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_350m_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="30" NAME="m_dest_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_dest_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S06_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_dest_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S06_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_dest_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S06_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_dest_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_dest_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S06_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_awvalid" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_awready" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_dest_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_dest_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_wready" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_wvalid" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_wlast" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S06_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_bvalid" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_dest_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_bready" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="333333008" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="sys_cips_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_ready" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_s_axis_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="m_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_valid" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_s_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="m_axis_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_s_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="m_axis_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_strb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="s_axis_keep" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_s_axis_keep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_user" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="s_axis_id" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axis_dest" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_last" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_s_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="m_axis_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_xfer_req" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_s_axis_xfer_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="init_req"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M04_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_rx_dma_m_dest_axi" DATAWIDTH="128" NAME="m_dest_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="333333008"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="31"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_dest_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_dest_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_dest_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_dest_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_dest_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_dest_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_dest_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_dest_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_dest_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_dest_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_dest_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_dest_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_dest_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_dest_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_dest_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_dest_axi_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mxfe_rx_data_offload_i_data_offload_m_axis" NAME="s_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="4"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="333333008"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_strb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_keep"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_user"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_id"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_dest"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_last"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_dest_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S06_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_noc_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_mxfe_rx_jesd/rx" HWVERSION="1.0" INSTANCE="axi_mxfe_rx_jesd_rx" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jesd204_rx" VLNV="analog.com:user:jesd204_rx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_LANES" VALUE="1"/>
        <PARAMETER NAME="NUM_LINKS" VALUE="1"/>
        <PARAMETER NAME="NUM_INPUT_PIPELINE" VALUE="1"/>
        <PARAMETER NAME="NUM_OUTPUT_PIPELINE" VALUE="1"/>
        <PARAMETER NAME="LINK_MODE" VALUE="2"/>
        <PARAMETER NAME="DATA_PATH_WIDTH" VALUE="8"/>
        <PARAMETER NAME="ENABLE_FRAME_ALIGN_CHECK" VALUE="1"/>
        <PARAMETER NAME="ENABLE_FRAME_ALIGN_ERR_RESET" VALUE="0"/>
        <PARAMETER NAME="ENABLE_CHAR_REPLACE" VALUE="0"/>
        <PARAMETER NAME="ASYNC_CLK" VALUE="1"/>
        <PARAMETER NAME="TPL_DATA_PATH_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_0"/>
        <PARAMETER NAME="SYSREF_IOB" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="jesd204_phy_gt_bridge_ip_0_rxusrclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="rxusrclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="axi_mxfe_rx_jesd_rx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="device_clk" SIGIS="clk" SIGNAME="External_Ports_rx_device_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_device_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="device_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="axi_mxfe_rx_jesd_rx_axi_device_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="device_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="phy_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_rx_adapt_0" PORT="rx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="phy_header" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_phy_header">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_rx_adapt_0" PORT="rx_header"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="phy_charisk" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="phy_notintable" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="phy_disperr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="phy_block_sync" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_phy_block_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_rx_adapt_0" PORT="rx_block_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysref" SIGIS="undef" SIGNAME="External_Ports_rx_sysref_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_sysref_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lmfc_edge" SIGIS="undef"/>
        <PORT DIR="O" NAME="lmfc_clk" SIGIS="undef"/>
        <PORT DIR="O" NAME="device_event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="device_event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="device_event_sysref_edge" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="device_event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_frame_alignment_error" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_event_frame_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_event_frame_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_unexpected_lane_state_error" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_event_unexpected_lane_state_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_event_unexpected_lane_state_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="rx_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="link_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_valid" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_rx_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="link_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="rx_eof" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="rx_sof" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_rx_sof">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="link_sof"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="rx_eomf" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="rx_somf" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="cfg_links_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_cfg_links_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_cfg_links_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="cfg_octets_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_cfg_octets_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_cfg_octets_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_frame_align_err_threshold" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_cfg_frame_align_err_threshold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_cfg_frame_align_err_threshold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="device_cfg_octets_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_cfg_octets_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="device_cfg_octets_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="device_cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="device_cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="device_cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="device_cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="device_cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="device_cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="device_cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="device_cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="device_cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="device_cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="device_cfg_buffer_early_release" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_cfg_buffer_early_release">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="device_cfg_buffer_early_release"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="device_cfg_buffer_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_cfg_buffer_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="device_cfg_buffer_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl_err_statistics_reset" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_ctrl_err_statistics_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_ctrl_err_statistics_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ctrl_err_statistics_mask" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_ctrl_err_statistics_mask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_ctrl_err_statistics_mask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="status_err_statistics_cnt" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_err_statistics_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_status_err_statistics_cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_ctrl_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_ctrl_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_status_ctrl_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_lane_cgs_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_lane_cgs_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_status_lane_cgs_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="status_lane_ifs_ready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_lane_ifs_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_status_lane_ifs_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="status_lane_latency" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_lane_latency">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_status_lane_latency"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="status_lane_emb_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_lane_emb_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_status_lane_emb_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="status_lane_frame_align_err_cnt" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_lane_frame_align_err_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_status_lane_frame_align_err_cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="status_synth_params0" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_synth_params0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="status_synth_params0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="status_synth_params1" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_synth_params1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="status_synth_params1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="status_synth_params2" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_synth_params2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="status_synth_params2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="jesd204_phy_rx_adapt_0_RX" NAME="rx_phy0" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="phy_charisk"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="phy_disperr"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="phy_notintable"/>
            <PORTMAP LOGICAL="rxheader" PHYSICAL="phy_header"/>
            <PORTMAP LOGICAL="rxblock_sync" PHYSICAL="phy_block_sync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_rx_jesd_rx_axi_rx_cfg" NAME="rx_cfg" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="cfg_lanes_disable"/>
            <PORTMAP LOGICAL="links_disable" PHYSICAL="cfg_links_disable"/>
            <PORTMAP LOGICAL="octets_per_multiframe" PHYSICAL="cfg_octets_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="cfg_disable_scrambler"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="frame_align_err_threshold" PHYSICAL="cfg_frame_align_err_threshold"/>
            <PORTMAP LOGICAL="device_octets_per_multiframe" PHYSICAL="device_cfg_octets_per_multiframe"/>
            <PORTMAP LOGICAL="device_octets_per_frame" PHYSICAL="device_cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="device_beats_per_multiframe" PHYSICAL="device_cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="device_lmfc_offset" PHYSICAL="device_cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="device_sysref_oneshot" PHYSICAL="device_cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="device_sysref_disable" PHYSICAL="device_cfg_sysref_disable"/>
            <PORTMAP LOGICAL="device_buffer_delay" PHYSICAL="device_cfg_buffer_delay"/>
            <PORTMAP LOGICAL="device_buffer_early_release" PHYSICAL="device_cfg_buffer_early_release"/>
            <PORTMAP LOGICAL="err_statistics_reset" PHYSICAL="ctrl_err_statistics_reset"/>
            <PORTMAP LOGICAL="err_statistics_mask" PHYSICAL="ctrl_err_statistics_mask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_rx_jesd_rx_rx_status" NAME="rx_status" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ctrl_state" PHYSICAL="status_ctrl_state"/>
            <PORTMAP LOGICAL="lane_cgs_state" PHYSICAL="status_lane_cgs_state"/>
            <PORTMAP LOGICAL="lane_emb_state" PHYSICAL="status_lane_emb_state"/>
            <PORTMAP LOGICAL="err_statistics_cnt" PHYSICAL="status_err_statistics_cnt"/>
            <PORTMAP LOGICAL="lane_ifs_ready" PHYSICAL="status_lane_ifs_ready"/>
            <PORTMAP LOGICAL="lane_latency" PHYSICAL="status_lane_latency"/>
            <PORTMAP LOGICAL="lane_frame_align_err_cnt" PHYSICAL="status_lane_frame_align_err_cnt"/>
            <PORTMAP LOGICAL="synth_params0" PHYSICAL="status_synth_params0"/>
            <PORTMAP LOGICAL="synth_params1" PHYSICAL="status_synth_params1"/>
            <PORTMAP LOGICAL="synth_params2" PHYSICAL="status_synth_params2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_rx_jesd_rx_rx_event" NAME="rx_event" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="device_event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="device_event_sysref_edge"/>
            <PORTMAP LOGICAL="frame_alignment_error" PHYSICAL="event_frame_alignment_error"/>
            <PORTMAP LOGICAL="unexpected_lane_state_error" PHYSICAL="event_unexpected_lane_state_error"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_mxfe_rx_jesd/rx_axi" HWVERSION="1.0" INSTANCE="axi_mxfe_rx_jesd_rx_axi" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_jesd204_rx" VLNV="analog.com:user:axi_jesd204_rx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_LANES" VALUE="1"/>
        <PARAMETER NAME="NUM_LINKS" VALUE="1"/>
        <PARAMETER NAME="LINK_MODE" VALUE="2"/>
        <PARAMETER NAME="ENABLE_LINK_STATS" VALUE="0"/>
        <PARAMETER NAME="DATA_PATH_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_axi_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4A90000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA4A93FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999901" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_mxfe_rx_jesd_rx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl_ps_irq11"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="core_clk" SIGIS="clk" SIGNAME="jesd204_phy_gt_bridge_ip_0_rxusrclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="rxusrclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_reset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="core_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="axi_mxfe_rx_jesd_rx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="device_clk" SIGIS="undef" SIGNAME="External_Ports_rx_device_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_device_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="device_reset" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_axi_device_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="device_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="core_cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="core_cfg_links_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_cfg_links_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="cfg_links_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="core_cfg_octets_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_cfg_octets_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="cfg_octets_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_frame_align_err_threshold" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_cfg_frame_align_err_threshold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="cfg_frame_align_err_threshold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="device_cfg_octets_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_cfg_octets_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="device_cfg_octets_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="device_cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="device_cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="device_cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="device_cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="device_cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="device_cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="device_cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="device_cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="device_cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="device_cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="device_cfg_buffer_early_release" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_cfg_buffer_early_release">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="device_cfg_buffer_early_release"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="device_cfg_buffer_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_cfg_buffer_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="device_cfg_buffer_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="device_event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="device_event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="device_event_sysref_edge" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_device_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="device_event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_frame_alignment_error" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_event_frame_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="event_frame_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_unexpected_lane_state_error" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_event_unexpected_lane_state_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="event_unexpected_lane_state_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="core_ctrl_err_statistics_mask" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_ctrl_err_statistics_mask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="ctrl_err_statistics_mask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_ctrl_err_statistics_reset" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_ctrl_err_statistics_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="ctrl_err_statistics_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="core_status_err_statistics_cnt" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_err_statistics_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="status_err_statistics_cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_status_ctrl_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_ctrl_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="status_ctrl_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_status_lane_cgs_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_lane_cgs_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="status_lane_cgs_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="core_status_lane_emb_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_lane_emb_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="status_lane_emb_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="core_status_lane_ifs_ready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_lane_ifs_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="status_lane_ifs_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="core_status_lane_latency" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_lane_latency">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="status_lane_latency"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="core_status_lane_frame_align_err_cnt" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_lane_frame_align_err_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="status_lane_frame_align_err_cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="status_synth_params0" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_synth_params0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="status_synth_params0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="status_synth_params1" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_synth_params1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="status_synth_params1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="status_synth_params2" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_status_synth_params2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="status_synth_params2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M03_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_rx_jesd_rx_axi_rx_cfg" NAME="rx_cfg" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="core_cfg_lanes_disable"/>
            <PORTMAP LOGICAL="links_disable" PHYSICAL="core_cfg_links_disable"/>
            <PORTMAP LOGICAL="octets_per_multiframe" PHYSICAL="core_cfg_octets_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="core_cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="core_cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="core_cfg_disable_scrambler"/>
            <PORTMAP LOGICAL="frame_align_err_threshold" PHYSICAL="core_cfg_frame_align_err_threshold"/>
            <PORTMAP LOGICAL="device_octets_per_multiframe" PHYSICAL="device_cfg_octets_per_multiframe"/>
            <PORTMAP LOGICAL="device_octets_per_frame" PHYSICAL="device_cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="device_beats_per_multiframe" PHYSICAL="device_cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="device_lmfc_offset" PHYSICAL="device_cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="device_sysref_oneshot" PHYSICAL="device_cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="device_sysref_disable" PHYSICAL="device_cfg_sysref_disable"/>
            <PORTMAP LOGICAL="device_buffer_early_release" PHYSICAL="device_cfg_buffer_early_release"/>
            <PORTMAP LOGICAL="device_buffer_delay" PHYSICAL="device_cfg_buffer_delay"/>
            <PORTMAP LOGICAL="err_statistics_reset" PHYSICAL="core_ctrl_err_statistics_reset"/>
            <PORTMAP LOGICAL="err_statistics_mask" PHYSICAL="core_ctrl_err_statistics_mask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_rx_jesd_rx_rx_event" NAME="rx_event" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="device_event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="device_event_sysref_edge"/>
            <PORTMAP LOGICAL="frame_alignment_error" PHYSICAL="core_event_frame_alignment_error"/>
            <PORTMAP LOGICAL="unexpected_lane_state_error" PHYSICAL="core_event_unexpected_lane_state_error"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_rx_jesd_rx_rx_status" NAME="rx_status" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ctrl_state" PHYSICAL="core_status_ctrl_state"/>
            <PORTMAP LOGICAL="lane_cgs_state" PHYSICAL="core_status_lane_cgs_state"/>
            <PORTMAP LOGICAL="lane_emb_state" PHYSICAL="core_status_lane_emb_state"/>
            <PORTMAP LOGICAL="lane_ifs_ready" PHYSICAL="core_status_lane_ifs_ready"/>
            <PORTMAP LOGICAL="lane_latency" PHYSICAL="core_status_lane_latency"/>
            <PORTMAP LOGICAL="lane_frame_align_err_cnt" PHYSICAL="core_status_lane_frame_align_err_cnt"/>
            <PORTMAP LOGICAL="err_statistics_cnt" PHYSICAL="core_status_err_statistics_cnt"/>
            <PORTMAP LOGICAL="synth_params0" PHYSICAL="status_synth_params0"/>
            <PORTMAP LOGICAL="synth_params1" PHYSICAL="status_synth_params1"/>
            <PORTMAP LOGICAL="synth_params2" PHYSICAL="status_synth_params2"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_mxfe_tx_dma" HWVERSION="1.0" INSTANCE="axi_mxfe_tx_dma" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dmac" VLNV="analog.com:user:axi_dmac:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_SRC" VALUE="128"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_DEST" VALUE="128"/>
        <PARAMETER NAME="DMA_LENGTH_WIDTH" VALUE="24"/>
        <PARAMETER NAME="DMA_2D_TRANSFER" VALUE="false"/>
        <PARAMETER NAME="ASYNC_CLK_REQ_SRC" VALUE="true"/>
        <PARAMETER NAME="ASYNC_CLK_SRC_DEST" VALUE="false"/>
        <PARAMETER NAME="ASYNC_CLK_DEST_REQ" VALUE="true"/>
        <PARAMETER NAME="AXI_SLICE_DEST" VALUE="true"/>
        <PARAMETER NAME="AXI_SLICE_SRC" VALUE="true"/>
        <PARAMETER NAME="SYNC_TRANSFER_START" VALUE="false"/>
        <PARAMETER NAME="CYCLIC" VALUE="true"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_DEST" VALUE="0"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_SRC" VALUE="0"/>
        <PARAMETER NAME="DMA_TYPE_DEST" VALUE="1"/>
        <PARAMETER NAME="DMA_TYPE_SRC" VALUE="0"/>
        <PARAMETER NAME="DMA_AXI_ADDR_WIDTH" VALUE="31"/>
        <PARAMETER NAME="MAX_BYTES_PER_BURST" VALUE="4096"/>
        <PARAMETER NAME="FIFO_SIZE" VALUE="8"/>
        <PARAMETER NAME="AXI_ID_WIDTH_SRC" VALUE="1"/>
        <PARAMETER NAME="AXI_ID_WIDTH_DEST" VALUE="1"/>
        <PARAMETER NAME="DMA_AXIS_ID_W" VALUE="8"/>
        <PARAMETER NAME="DMA_AXIS_DEST_W" VALUE="4"/>
        <PARAMETER NAME="DISABLE_DEBUG_REGISTERS" VALUE="false"/>
        <PARAMETER NAME="ENABLE_DIAGNOSTICS_IF" VALUE="false"/>
        <PARAMETER NAME="ALLOW_ASYM_MEM" VALUE="1"/>
        <PARAMETER NAME="CACHE_COHERENT_DEST" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_mxfe_tx_dma_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xBC430000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xBC430FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999901" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_mxfe_tx_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl_ps_irq12"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="333333008" DIR="I" NAME="m_src_axi_aclk" SIGIS="clk" SIGNAME="sys_cips_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_src_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_350m_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_350m_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_src_axi_arready" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_src_axi_arvalid" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="30" NAME="m_src_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_src_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S07_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_src_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S07_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_src_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S07_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_src_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_src_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S07_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_src_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_src_axi_rready" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_src_axi_rvalid" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_src_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_src_axi_rlast" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S07_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="333333008" DIR="I" NAME="m_axis_aclk" SIGIS="clk" SIGNAME="sys_cips_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_ready" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_axis_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_valid" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axis_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axis_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_strb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="m_axis_keep" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_axis_keep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_user" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axis_id" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axis_dest" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_last" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axis_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_xfer_req" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_axis_xfer_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="init_req"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M08_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_tx_dma_m_src_axi" DATAWIDTH="128" NAME="m_src_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="333333008"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="31"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_src_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_src_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_src_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_src_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_src_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_src_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_src_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_src_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_src_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_src_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_src_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_src_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_src_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_tx_dma_m_axis" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="4"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="333333008"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_strb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_keep"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_user"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_id"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_dest"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_last"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_src_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S07_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_noc_0"/>
        <PERIPHERAL INSTANCE="mxfe_tx_data_offload_i_data_offload"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_mxfe_tx_jesd/tx" HWVERSION="1.0" INSTANCE="axi_mxfe_tx_jesd_tx" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jesd204_tx" VLNV="analog.com:user:jesd204_tx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_LANES" VALUE="2"/>
        <PARAMETER NAME="NUM_LINKS" VALUE="1"/>
        <PARAMETER NAME="NUM_OUTPUT_PIPELINE" VALUE="0"/>
        <PARAMETER NAME="LINK_MODE" VALUE="2"/>
        <PARAMETER NAME="DATA_PATH_WIDTH" VALUE="8"/>
        <PARAMETER NAME="TPL_DATA_PATH_WIDTH" VALUE="8"/>
        <PARAMETER NAME="ENABLE_CHAR_REPLACE" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="ASYNC_CLK" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_tx_0"/>
        <PARAMETER NAME="SYSREF_IOB" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="jesd204_phy_gt_bridge_ip_0_txusrclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="txusrclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="axi_mxfe_tx_jesd_tx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="core_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="device_clk" SIGIS="clk" SIGNAME="External_Ports_tx_device_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_device_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="device_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="axi_mxfe_tx_jesd_tx_axi_device_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="device_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="phy_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_tx_adapt_0" PORT="tx_data"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_tx_adapt_1" PORT="tx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="phy_charisk" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="phy_header" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_phy_header">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_tx_adapt_0" PORT="tx_header"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_tx_adapt_1" PORT="tx_header"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysref" SIGIS="undef" SIGNAME="External_Ports_tx_sysref_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_sysref_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lmfc_edge" SIGIS="undef"/>
        <PORT DIR="O" NAME="lmfc_clk" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="tx_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_tx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="link_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_ready" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_tx_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="link_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="tx_eof" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="tx_sof" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="tx_somf" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="tx_eomf" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="tx_valid" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_tx_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="link_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="core_cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="cfg_links_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_links_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="core_cfg_links_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="cfg_octets_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_octets_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="core_cfg_octets_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="core_cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_continuous_cgs" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_continuous_cgs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="core_cfg_continuous_cgs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_continuous_ilas" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_continuous_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="core_cfg_continuous_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_skip_ilas" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_skip_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="core_cfg_skip_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_mframes_per_ilas" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_mframes_per_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="core_cfg_mframes_per_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="core_cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="core_cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="device_cfg_octets_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_device_cfg_octets_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="device_cfg_octets_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="device_cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_device_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="device_cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="device_cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_device_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="device_cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="device_cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_device_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="device_cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="device_cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_device_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="device_cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="device_cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_device_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="device_cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="device_event_sysref_edge" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_device_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="device_event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="device_event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_device_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="device_event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="status_sync" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_status_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="core_status_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_status_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="core_status_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="status_synth_params0" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_status_synth_params0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="status_synth_params0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="status_synth_params1" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_status_synth_params1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="status_synth_params1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="status_synth_params2" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_status_synth_params2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="status_synth_params2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="tx_mxfe_tpl_core_dac_tpl_core_link" NAME="tx_data" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="tx_valid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="tx_ready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="tx_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_tx_jesd_tx_tx_phy0" NAME="tx_phy0" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="phy_charisk"/>
            <PORTMAP LOGICAL="txheader" PHYSICAL="phy_header"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_tx_jesd_tx_tx_phy1" NAME="tx_phy1" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="phy_charisk"/>
            <PORTMAP LOGICAL="txheader" PHYSICAL="phy_header"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_tx_jesd_tx_axi_tx_cfg" NAME="tx_cfg" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="cfg_lanes_disable"/>
            <PORTMAP LOGICAL="links_disable" PHYSICAL="cfg_links_disable"/>
            <PORTMAP LOGICAL="octets_per_multiframe" PHYSICAL="cfg_octets_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="continuous_cgs" PHYSICAL="cfg_continuous_cgs"/>
            <PORTMAP LOGICAL="continuous_ilas" PHYSICAL="cfg_continuous_ilas"/>
            <PORTMAP LOGICAL="skip_ilas" PHYSICAL="cfg_skip_ilas"/>
            <PORTMAP LOGICAL="mframes_per_ilas" PHYSICAL="cfg_mframes_per_ilas"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="cfg_disable_scrambler"/>
            <PORTMAP LOGICAL="device_octets_per_multiframe" PHYSICAL="device_cfg_octets_per_multiframe"/>
            <PORTMAP LOGICAL="device_octets_per_frame" PHYSICAL="device_cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="device_beats_per_multiframe" PHYSICAL="device_cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="device_lmfc_offset" PHYSICAL="device_cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="device_sysref_oneshot" PHYSICAL="device_cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="device_sysref_disable" PHYSICAL="device_cfg_sysref_disable"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_tx_jesd_tx_tx_event" NAME="tx_event" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="device_event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="device_event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_tx_jesd_tx_tx_status" NAME="tx_status" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="state" PHYSICAL="status_state"/>
            <PORTMAP LOGICAL="sync" PHYSICAL="status_sync"/>
            <PORTMAP LOGICAL="synth_params0" PHYSICAL="status_synth_params0"/>
            <PORTMAP LOGICAL="synth_params1" PHYSICAL="status_synth_params1"/>
            <PORTMAP LOGICAL="synth_params2" PHYSICAL="status_synth_params2"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_mxfe_tx_jesd/tx_axi" HWVERSION="1.0" INSTANCE="axi_mxfe_tx_jesd_tx_axi" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_jesd204_tx" VLNV="analog.com:user:axi_jesd204_tx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_LANES" VALUE="2"/>
        <PARAMETER NAME="NUM_LINKS" VALUE="1"/>
        <PARAMETER NAME="LINK_MODE" VALUE="2"/>
        <PARAMETER NAME="ENABLE_LINK_STATS" VALUE="0"/>
        <PARAMETER NAME="DATA_PATH_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="system_tx_axi_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4B90000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA4B93FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999901" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_mxfe_tx_jesd_tx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl_ps_irq10"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="core_clk" SIGIS="clk" SIGNAME="jesd204_phy_gt_bridge_ip_0_txusrclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="txusrclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_reset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="core_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="axi_mxfe_tx_jesd_tx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="device_clk" SIGIS="undef" SIGNAME="External_Ports_tx_device_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_device_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="device_reset" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_axi_device_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="device_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="core_cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="core_cfg_links_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_links_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="cfg_links_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="core_cfg_octets_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_octets_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="cfg_octets_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_continuous_cgs" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_continuous_cgs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="cfg_continuous_cgs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_continuous_ilas" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_continuous_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="cfg_continuous_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_skip_ilas" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_skip_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="cfg_skip_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_mframes_per_ilas" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_mframes_per_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="cfg_mframes_per_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="device_cfg_octets_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_device_cfg_octets_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="device_cfg_octets_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="device_cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_device_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="device_cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="device_cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_device_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="device_cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="device_cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_device_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="device_cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="device_cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_device_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="device_cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="device_cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_device_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="device_cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="device_event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_device_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="device_event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="device_event_sysref_edge" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_device_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="device_event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_status_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_status_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="status_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="core_status_sync" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_status_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="status_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="status_synth_params0" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_status_synth_params0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="status_synth_params0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="status_synth_params1" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_status_synth_params1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="status_synth_params1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="status_synth_params2" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_status_synth_params2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="status_synth_params2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M07_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_tx_jesd_tx_axi_tx_cfg" NAME="tx_cfg" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="core_cfg_lanes_disable"/>
            <PORTMAP LOGICAL="links_disable" PHYSICAL="core_cfg_links_disable"/>
            <PORTMAP LOGICAL="octets_per_multiframe" PHYSICAL="core_cfg_octets_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="core_cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="continuous_cgs" PHYSICAL="core_cfg_continuous_cgs"/>
            <PORTMAP LOGICAL="continuous_ilas" PHYSICAL="core_cfg_continuous_ilas"/>
            <PORTMAP LOGICAL="skip_ilas" PHYSICAL="core_cfg_skip_ilas"/>
            <PORTMAP LOGICAL="mframes_per_ilas" PHYSICAL="core_cfg_mframes_per_ilas"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="core_cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="core_cfg_disable_scrambler"/>
            <PORTMAP LOGICAL="device_octets_per_multiframe" PHYSICAL="device_cfg_octets_per_multiframe"/>
            <PORTMAP LOGICAL="device_octets_per_frame" PHYSICAL="device_cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="device_beats_per_multiframe" PHYSICAL="device_cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="device_lmfc_offset" PHYSICAL="device_cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="device_sysref_oneshot" PHYSICAL="device_cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="device_sysref_disable" PHYSICAL="device_cfg_sysref_disable"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_tx_jesd_tx_tx_event" NAME="tx_event" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="device_event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="device_event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_tx_jesd_tx_tx_status" NAME="tx_status" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="state" PHYSICAL="core_status_state"/>
            <PORTMAP LOGICAL="sync" PHYSICAL="core_status_sync"/>
            <PORTMAP LOGICAL="synth_params0" PHYSICAL="status_synth_params0"/>
            <PORTMAP LOGICAL="synth_params1" PHYSICAL="status_synth_params1"/>
            <PORTMAP LOGICAL="synth_params2" PHYSICAL="status_synth_params2"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="system_axi_noc_0_0" BDTYPE="SBD" COREREVISION="1" DRIVERMODE="MIXED" FULLNAME="/axi_noc_0" HWVERSION="1.0" INSTANCE="axi_noc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_noc" SIM_BD="system_axi_noc_0_0" VLNV="xilinx.com:ip:axi_noc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_noc_0_0"/>
        <PARAMETER NAME="NUM_SI" VALUE="8"/>
        <PARAMETER NAME="NUM_HBM_BLI" VALUE="-1"/>
        <PARAMETER NAME="BLI_NAMES"/>
        <PARAMETER NAME="NUM_MI" VALUE="0"/>
        <PARAMETER NAME="NUM_NSI" VALUE="0"/>
        <PARAMETER NAME="NUM_NMI" VALUE="0"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="7"/>
        <PARAMETER NAME="SI_DESTID_PINS"/>
        <PARAMETER NAME="SI_SIDEBAND_PINS"/>
        <PARAMETER NAME="MI_SIDEBAND_PINS"/>
        <PARAMETER NAME="SI_USR_INTR_PINS"/>
        <PARAMETER NAME="MI_USR_INTR_PINS"/>
        <PARAMETER NAME="MI_INFO_PINS"/>
        <PARAMETER NAME="SI_NAMES"/>
        <PARAMETER NAME="MI_NAMES"/>
        <PARAMETER NAME="NSI_NAMES"/>
        <PARAMETER NAME="NMI_NAMES"/>
        <PARAMETER NAME="CLK_NAMES"/>
        <PARAMETER NAME="NUM_MC" VALUE="1"/>
        <PARAMETER NAME="NUM_MCP" VALUE="4"/>
        <PARAMETER NAME="MC_GUI" VALUE="0"/>
        <PARAMETER NAME="MC_INTERLEAVE_SIZE" VALUE="128"/>
        <PARAMETER NAME="MC_BOARD_INTRF_EN" VALUE="true"/>
        <PARAMETER NAME="MC0_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC1_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC2_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC3_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC0_CONFIG_NUM" VALUE="config17"/>
        <PARAMETER NAME="MC1_CONFIG_NUM" VALUE="config17"/>
        <PARAMETER NAME="MC2_CONFIG_NUM" VALUE="config17"/>
        <PARAMETER NAME="MC3_CONFIG_NUM" VALUE="config17"/>
        <PARAMETER NAME="CH0_DDR4_0_BOARD_INTERFACE" VALUE="ddr4_dimm1"/>
        <PARAMETER NAME="CH0_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk0_BOARD_INTERFACE" VALUE="ddr4_dimm1_sma_clk"/>
        <PARAMETER NAME="sys_clk1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="HBM_NUM_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_START_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHYSICAL_CHNL" VALUE="-1"/>
        <PARAMETER NAME="HBM_STACKS" VALUE="0"/>
        <PARAMETER NAME="HBM_CHNL_PARAM" VALUE="0"/>
        <PARAMETER NAME="HBM_CTRL_PHY_MODE" VALUE="Controller_and_Physical_Layer"/>
        <PARAMETER NAME="HBM_NUM_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_REF_CLK_SELECTION" VALUE="Internal"/>
        <PARAMETER NAME="HBM_CHNL_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_AUTO_POPULATE" VALUE="yes"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ0" VALUE="1600"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ0" VALUE="100.000"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ1" VALUE="1600"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ1" VALUE="100.000"/>
        <PARAMETER NAME="HBM_STACK0_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL1_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL2_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL3_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL4_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL5_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL6_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL7_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL8_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL9_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL10_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL11_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL12_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL13_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL14_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL15_CONFIG"/>
        <PARAMETER NAME="HBM_AP_BASE_CONFIG" VALUE="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_DENSITY_PER_CHNL" VALUE="NA"/>
        <PARAMETER NAME="HBM_PHY_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_FCV_PARAM" VALUE="Disable"/>
        <PARAMETER NAME="HBM_MEMORY_MODEL" VALUE="xilinx_responder"/>
        <PARAMETER NAME="HBM_PHYIO_CNTRL_BLOCK" VALUE="false"/>
        <PARAMETER NAME="HBM_ST0_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_ST1_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_SIMULATION_MODE" VALUE="BFM"/>
        <PARAMETER NAME="MC_NAME" VALUE="MC"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/noc_mc.png"/>
        <PARAMETER NAME="CONTROLLERTYPE" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="MC_XPLL_MODE" VALUE="VarRxVarTx"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PH_CTRL" VALUE="0x3"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PH_CTRL" VALUE="0x1"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY1" VALUE="12"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY2" VALUE="15"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN1" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PERIOD" VALUE="1250"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT12" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT3" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCIN_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCOUT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW2_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PHASE" VALUE="0.0"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P0" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P1" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P2" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P3" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P0" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P1" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P2" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P3" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_QOS0" VALUE="0x000F00F0"/>
        <PARAMETER NAME="MC_REG_QOS1" VALUE="0x00200804"/>
        <PARAMETER NAME="MC_REG_QOS2" VALUE="0x00000802"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT1" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT2" VALUE="0x000000FF"/>
        <PARAMETER NAME="MC_REG_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_P0_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL1" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_QOS_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_DC_CMD_CREDITS" VALUE="0x000002A8"/>
        <PARAMETER NAME="MC_EXMON_CLR_EXE" VALUE="0x00000100"/>
        <PARAMETER NAME="MC_XMPU_CTRL" VALUE="0x0000000B"/>
        <PARAMETER NAME="MC_XMPU_START_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG0" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG1" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG2" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG3" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG4" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG5" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG6" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG7" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG8" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG9" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG10" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG11" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG12" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG13" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG14" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG15" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_REG_ADEC0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC2" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC3" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC4" VALUE="0x279A5923"/>
        <PARAMETER NAME="MC_REG_ADEC5" VALUE="0x1349140F"/>
        <PARAMETER NAME="MC_REG_ADEC6" VALUE="0x185D6554"/>
        <PARAMETER NAME="MC_REG_ADEC7" VALUE="0x1D71B699"/>
        <PARAMETER NAME="MC_REG_ADEC8" VALUE="0x030207DE"/>
        <PARAMETER NAME="MC_REG_ADEC9" VALUE="0x081C6144"/>
        <PARAMETER NAME="MC_REG_ADEC10" VALUE="0x0D30B289"/>
        <PARAMETER NAME="MC_REG_ADEC11" VALUE="0x001A284E"/>
        <PARAMETER NAME="MC_REG_NSU0_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU1_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU2_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU3_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_UB_CLK_MUX" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_TCK" VALUE="628"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD0_FOR_OP" VALUE="1250"/>
        <PARAMETER NAME="MC_FREQ_SEL" VALUE="SYS_CLK_FROM_MEMORY_CLK"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY1" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY2" VALUE="625"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY0" VALUE="200.000"/>
        <PARAMETER NAME="MC_INPUTCLK0_PERIOD" VALUE="5000"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY1" VALUE="400.000"/>
        <PARAMETER NAME="MC_INPUTCLK1_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="MC_SYSTEM_CLOCK" VALUE="Differential"/>
        <PARAMETER NAME="MC_INTERNAL_SYSCLK_EN" VALUE="false"/>
        <PARAMETER NAME="MC_MEMORY_DEVICETYPE" VALUE="UDIMMs"/>
        <PARAMETER NAME="MC_MEMORY_SPEEDGRADE" VALUE="DDR4-3200AA(22-22-22)"/>
        <PARAMETER NAME="MC_COMPONENT_WIDTH" VALUE="x8"/>
        <PARAMETER NAME="MC_MEM_DEVICE_WIDTH" VALUE="x8"/>
        <PARAMETER NAME="MC_MAIN_MODULE_NAME" VALUE="DDRMC_MAIN_0"/>
        <PARAMETER NAME="MC_NOC_MODULE_NAME" VALUE="DDRMC_NOC_0"/>
        <PARAMETER NAME="MC_MAIN_BASE_ADDR" VALUE="0xF6150000"/>
        <PARAMETER NAME="MC_NOC_BASE_ADDR" VALUE="0xF6070000"/>
        <PARAMETER NAME="MC_COMPONENT_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_MEMORY_DENSITY" VALUE="8GB"/>
        <PARAMETER NAME="MC_MEMORY_DEVICE_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_TCKEMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCKE" VALUE="8"/>
        <PARAMETER NAME="MC_TDQSCK_MIN" VALUE="1500"/>
        <PARAMETER NAME="MC_TDQSCK_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TDQSS_MIN" VALUE="0.75"/>
        <PARAMETER NAME="MC_TDQSS_MAX" VALUE="1.25"/>
        <PARAMETER NAME="MC_TDQS2DQ_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TDQS2DQ_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TFAW" VALUE="21000"/>
        <PARAMETER NAME="MC_TFAW_nCK" VALUE="34"/>
        <PARAMETER NAME="MC_TFAW_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_TMRD_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TCMR_MRD" VALUE="0"/>
        <PARAMETER NAME="MC_TRPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TSTAB" VALUE="0"/>
        <PARAMETER NAME="MC_INTERNAL_CA_PARITY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_REGVAL_COMPARE" VALUE="false"/>
        <PARAMETER NAME="MC_F1_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_TPAR_ALERT_ON" VALUE="10"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_ON" VALUE="0"/>
        <PARAMETER NAME="MC_TPAR_ALERT_PW_MAX" VALUE="192"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_PW_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_RCD_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRCD" VALUE="13750"/>
        <PARAMETER NAME="MC_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TREFI" VALUE="7800000"/>
        <PARAMETER NAME="MC_TRFC" VALUE="350000"/>
        <PARAMETER NAME="MC_TRP" VALUE="13750"/>
        <PARAMETER NAME="MC_SILICON_REVISION" VALUE="NA"/>
        <PARAMETER NAME="MC_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPST" VALUE="0.4"/>
        <PARAMETER NAME="MC_TWPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TWPST" VALUE="0.33"/>
        <PARAMETER NAME="MC_TRRD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TRRD_S_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_L" VALUE="8"/>
        <PARAMETER NAME="MC_TRRD_L_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_TRTP_nCK" VALUE="12"/>
        <PARAMETER NAME="MC_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_TMOD_nCK" VALUE="24"/>
        <PARAMETER NAME="MC_TMPRR" VALUE="1"/>
        <PARAMETER NAME="MC_TBCW" VALUE="0"/>
        <PARAMETER NAME="MC_TMRC" VALUE="0"/>
        <PARAMETER NAME="MC_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_TXPR" VALUE="576"/>
        <PARAMETER NAME="MC_TXPR_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TXPMIN" VALUE="10"/>
        <PARAMETER NAME="MC_TXP" VALUE="10"/>
        <PARAMETER NAME="MC_TZQCS" VALUE="128"/>
        <PARAMETER NAME="MC_TZQCS_ITVL" VALUE="1000000000"/>
        <PARAMETER NAME="MC_TZQ_START_ITVL" VALUE="0"/>
        <PARAMETER NAME="MC_TZQINIT" VALUE="1024"/>
        <PARAMETER NAME="MC_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TMRR" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_TRTW" VALUE="350"/>
        <PARAMETER NAME="MC_TREFIPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCPB" VALUE="0"/>
        <PARAMETER NAME="MC_TPBR2PBR" VALUE="0"/>
        <PARAMETER NAME="MC_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD" VALUE="0"/>
        <PARAMETER NAME="MC_TCCDMW" VALUE="32"/>
        <PARAMETER NAME="MC_ZQINTVL" VALUE="350"/>
        <PARAMETER NAME="MC_RTT" VALUE="RZQ/6"/>
        <PARAMETER NAME="MC_CLAMSHELL" VALUE="false"/>
        <PARAMETER NAME="MC_NO_CHANNELS" VALUE="Single"/>
        <PARAMETER NAME="MC_DATAWIDTH" VALUE="64"/>
        <PARAMETER NAME="MC_ROWADDRESSWIDTH" VALUE="16"/>
        <PARAMETER NAME="MC_COLUMNADDRESSWIDTH" VALUE="10"/>
        <PARAMETER NAME="MC_BG_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_BA_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_CA_MIRROR" VALUE="false"/>
        <PARAMETER NAME="MC_RANK" VALUE="1"/>
        <PARAMETER NAME="MC_STACKHEIGHT" VALUE="1"/>
        <PARAMETER NAME="MC_SLOT" VALUE="Single"/>
        <PARAMETER NAME="MC_ECC" VALUE="false"/>
        <PARAMETER NAME="MC_DDR4_2T" VALUE="Disable"/>
        <PARAMETER NAME="MC_CHANNEL_INTERLEAVING" VALUE="false"/>
        <PARAMETER NAME="MC_CH_INTERLEAVING_SIZE" VALUE="NONE"/>
        <PARAMETER NAME="MC_CASLATENCY" VALUE="22"/>
        <PARAMETER NAME="MC_CASWRITELATENCY" VALUE="16"/>
        <PARAMETER NAME="MC_ORDERING" VALUE="Strict"/>
        <PARAMETER NAME="MC_ADDRESSMAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_SELFREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_SAVERESTORE" VALUE="false"/>
        <PARAMETER NAME="MC_SIMMODE" VALUE="BFM"/>
        <PARAMETER NAME="MC_POWERMODES" VALUE="true"/>
        <PARAMETER NAME="MC_ZQCS_FREQUENCY" VALUE="true"/>
        <PARAMETER NAME="MC_USERREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_LPDDR4_REFRESH_TYPE" VALUE="ALL_BANK"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_ZQCS_PIN" VALUE="true"/>
        <PARAMETER NAME="MC_SCRUBBING" VALUE="off"/>
        <PARAMETER NAME="MC_SVFLOW" VALUE="Disable"/>
        <PARAMETER NAME="MC_SKIPCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_FCV_FULLCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_PRUNECHIP_SIM_CHANGES" VALUE="Disable"/>
        <PARAMETER NAME="MC_MEM_ADDRESS_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_TCCD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_L_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TRC" VALUE="45750"/>
        <PARAMETER NAME="MC_REFRESH_RATE" VALUE="1x"/>
        <PARAMETER NAME="MC_REFRESH_SPEED" VALUE="1x_SPEED-NORMAL_TEMPERATURE"/>
        <PARAMETER NAME="MC_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_CORRECT_EN" VALUE="1"/>
        <PARAMETER NAME="MC_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_F1_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_REGION" VALUE="0"/>
        <PARAMETER NAME="MC_EN_NPP_MONITOR" VALUE="1"/>
        <PARAMETER NAME="MC_DISABLE_DATA_CHECK" VALUE="1"/>
        <PARAMETER NAME="MC_LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_PRE_DEF_ADDR_MAP_SEL" VALUE="ROW_BANK_COLUMN_BGO"/>
        <PARAMETER NAME="MC_USER_DEFINED_ADDRESS_MAP" VALUE="16RA-2BA-2BG-10CA"/>
        <PARAMETER NAME="MC_ADDR_BIT43" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT42" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT41" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT40" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT39" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT38" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT37" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT36" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT35" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT34" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT33" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT32" VALUE="RA15"/>
        <PARAMETER NAME="MC_ADDR_BIT31" VALUE="RA14"/>
        <PARAMETER NAME="MC_ADDR_BIT30" VALUE="RA13"/>
        <PARAMETER NAME="MC_ADDR_BIT29" VALUE="RA12"/>
        <PARAMETER NAME="MC_ADDR_BIT28" VALUE="RA11"/>
        <PARAMETER NAME="MC_ADDR_BIT27" VALUE="RA10"/>
        <PARAMETER NAME="MC_ADDR_BIT26" VALUE="RA9"/>
        <PARAMETER NAME="MC_ADDR_BIT25" VALUE="RA8"/>
        <PARAMETER NAME="MC_ADDR_BIT24" VALUE="RA7"/>
        <PARAMETER NAME="MC_ADDR_BIT23" VALUE="RA6"/>
        <PARAMETER NAME="MC_ADDR_BIT22" VALUE="RA5"/>
        <PARAMETER NAME="MC_ADDR_BIT21" VALUE="RA4"/>
        <PARAMETER NAME="MC_ADDR_BIT20" VALUE="RA3"/>
        <PARAMETER NAME="MC_ADDR_BIT19" VALUE="RA2"/>
        <PARAMETER NAME="MC_ADDR_BIT18" VALUE="RA1"/>
        <PARAMETER NAME="MC_ADDR_BIT17" VALUE="RA0"/>
        <PARAMETER NAME="MC_ADDR_BIT16" VALUE="BA1"/>
        <PARAMETER NAME="MC_ADDR_BIT15" VALUE="BA0"/>
        <PARAMETER NAME="MC_ADDR_BIT14" VALUE="BG1"/>
        <PARAMETER NAME="MC_ADDR_BIT13" VALUE="CA9"/>
        <PARAMETER NAME="MC_ADDR_BIT12" VALUE="CA8"/>
        <PARAMETER NAME="MC_ADDR_BIT11" VALUE="CA7"/>
        <PARAMETER NAME="MC_ADDR_BIT10" VALUE="CA6"/>
        <PARAMETER NAME="MC_ADDR_BIT9" VALUE="CA5"/>
        <PARAMETER NAME="MC_ADDR_BIT8" VALUE="CA4"/>
        <PARAMETER NAME="MC_ADDR_BIT7" VALUE="CA3"/>
        <PARAMETER NAME="MC_ADDR_BIT6" VALUE="BG0"/>
        <PARAMETER NAME="MC_ADDR_BIT5" VALUE="CA2"/>
        <PARAMETER NAME="MC_ADDR_BIT4" VALUE="CA1"/>
        <PARAMETER NAME="MC_ADDR_BIT3" VALUE="CA0"/>
        <PARAMETER NAME="MC_ADDR_BIT2" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT1" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT0" VALUE="NC"/>
        <PARAMETER NAME="MC_CHAN_REGION0" VALUE="DDR_LOW0"/>
        <PARAMETER NAME="MC_CHAN_REGION1" VALUE="DDR_LOW1"/>
        <PARAMETER NAME="MC_PHYS_NAME" VALUE="noc_mc_ddr4_v1_0"/>
        <PARAMETER NAME="MC_MEM_INIT_FILE" VALUE="no_file_loaded"/>
        <PARAMETER NAME="MC_DQ_WIDTH" VALUE="64"/>
        <PARAMETER NAME="MC_DQS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MC_DM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MC_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="MC_BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="MC_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_NUM_CK" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_PIN_EFFICIENT" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_LP4_DQ_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQ_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CA_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CA_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_RESETN_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_TEMP_DIR_DELETE" VALUE="TRUE"/>
        <PARAMETER NAME="MC_TFAWMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_TRCDMIN" VALUE="13750"/>
        <PARAMETER NAME="MC_TRPMIN" VALUE="13750"/>
        <PARAMETER NAME="MC_TRCMIN" VALUE="45750"/>
        <PARAMETER NAME="MC_TRRD_S_MIN" VALUE="4"/>
        <PARAMETER NAME="MC_TRRD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCMIN" VALUE="350000"/>
        <PARAMETER NAME="MC_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCAL" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCAL_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TPBR2PBRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_EN_ECC_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_EN_BACKGROUND_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_ECC_SCRUB_PERIOD" VALUE="0x003E80"/>
        <PARAMETER NAME="MC_PER_RD_INTVL" VALUE="20000000"/>
        <PARAMETER NAME="MC_INIT_MEM_USING_ECC_SCRUB" VALUE="false"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_PWR_DOWN_MODE" VALUE="0x00000AA"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_SELF_REF_MODE" VALUE="0x0020000"/>
        <PARAMETER NAME="MC_WRITE_DM_DBI" VALUE="DM_NO_DBI"/>
        <PARAMETER NAME="MC_READ_DBI" VALUE="false"/>
        <PARAMETER NAME="MC_ATTR_FILE" VALUE="sidefile.xdc"/>
        <PARAMETER NAME="MC_EN_INTR_RESP" VALUE="FALSE"/>
        <PARAMETER NAME="MC_EXTENDED_WDQS" VALUE="TRUE"/>
        <PARAMETER NAME="MC_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_F1_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_OPERATING_TEMP" VALUE="STANDARD"/>
        <PARAMETER NAME="MC_CONFIG_NUM" VALUE="config17"/>
        <PARAMETER NAME="MC_FREQ_SWITCHING_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_FREQ_PARAM" VALUE="F0"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_F1_CASLATENCY" VALUE="24"/>
        <PARAMETER NAME="MC_F1_CASWRITELATENCY" VALUE="20"/>
        <PARAMETER NAME="MC_F1_TFAW" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TFAWMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TFAW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_S" VALUE="4"/>
        <PARAMETER NAME="MC_F1_TRRD_S_MIN" VALUE="4"/>
        <PARAMETER NAME="MC_F1_TRRD_L" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRRD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTP_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TWTR_L_MIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TCKEMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCKE" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXPMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXP" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRCD" VALUE="13750"/>
        <PARAMETER NAME="MC_F1_TRCDMIN" VALUE="13750"/>
        <PARAMETER NAME="MC_F1_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR1" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR2" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR3" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR11" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR13" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR22" VALUE="0x0000"/>
        <PARAMETER NAME="MC_UBLAZE_APB_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_REF_AND_PER_CAL_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_DDR4_CTLE" VALUE="000"/>
        <PARAMETER NAME="MC_READ_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_WRITE_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_ECC_SCRUB_SIZE" VALUE="8192"/>
        <PARAMETER NAME="MC_IBUFDISABLE" VALUE="false"/>
        <PARAMETER NAME="MC_DDR_INIT_TIMEOUT" VALUE="0x00079C3E"/>
        <PARAMETER NAME="MC_EN_PERF_STATS" VALUE="false"/>
        <PARAMETER NAME="MC_XLNX_RESPONDER" VALUE="true"/>
        <PARAMETER NAME="MC_VNC_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="MC_DEVICE_TYPE" VALUE="S80"/>
        <PARAMETER NAME="MC_NETLIST_SIMULATION" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x800000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x97FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999207" DIR="I" NAME="aclk0" SIGIS="clk" SIGNAME="sys_cips_fpd_cci_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="fpd_cci_noc_axi0_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S01_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S01_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S01_AXI_ruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S02_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S02_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S02_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S02_AXI_ruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S03_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S03_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S03_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S03_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S03_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S03_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S03_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S03_AXI_ruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="FPD_CCI_NOC_3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S04_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S04_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S04_AXI_wuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S04_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S04_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S04_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S04_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S04_AXI_ruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="LPD_AXI_NOC_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S05_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S05_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S05_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S05_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S05_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S05_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S05_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S05_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S05_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="PMC_NOC_AXI_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sys_clk0_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_sys_clk0_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr4_dimm1_sma_clk_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sys_clk0_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_sys_clk0_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr4_dimm1_sma_clk_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="63" NAME="CH0_DDR4_0_dq" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr4_dimm1_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="CH0_DDR4_0_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr4_dimm1_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="CH0_DDR4_0_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr4_dimm1_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="CH0_DDR4_0_adr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr4_dimm1_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CH0_DDR4_0_ba" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr4_dimm1_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CH0_DDR4_0_bg" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr4_dimm1_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_act_n" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr4_dimm1_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_reset_n" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr4_dimm1_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH0_DDR4_0_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr4_dimm1_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="axi_noc_0_CH0_DDR4_0_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr4_dimm1_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_cke" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr4_dimm1_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr4_dimm1_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="CH0_DDR4_0_dm_n" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_dm_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr4_dimm1_dm_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_odt" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_CH0_DDR4_0_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr4_dimm1_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999207" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="sys_cips_fpd_cci_noc_axi1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="fpd_cci_noc_axi1_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999207" DIR="I" NAME="aclk2" SIGIS="clk" SIGNAME="sys_cips_fpd_cci_noc_axi2_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="fpd_cci_noc_axi2_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999207" DIR="I" NAME="aclk3" SIGIS="clk" SIGNAME="sys_cips_fpd_cci_noc_axi3_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="fpd_cci_noc_axi3_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="591666077" DIR="I" NAME="aclk4" SIGIS="clk" SIGNAME="sys_cips_lpd_axi_noc_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="lpd_axi_noc_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="400000000" DIR="I" NAME="aclk5" SIGIS="clk" SIGNAME="sys_cips_pmc_axi_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pmc_axi_noc_axi0_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_m_dest_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S06_AXI_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_arvalid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_arready" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="S06_AXI_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_rlast" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_rvalid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_rready" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="333333008" DIR="I" NAME="aclk6" SIGIS="clk" SIGNAME="sys_cips_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S07_AXI_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_awvalid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_awready" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="S07_AXI_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="S07_AXI_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_wlast" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_wvalid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_wready" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_bvalid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_bready" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="S07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_src_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_src_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_src_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_src_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_src_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_src_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_src_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_src_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_src_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_src_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_src_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_src_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_src_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_src_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_cips_FPD_CCI_NOC_0" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999207"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_fpd_cci_noc_axi0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION" VALUE="0"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_0 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_cips_FPD_CCI_NOC_1" DATAWIDTH="128" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999207"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_fpd_cci_noc_axi1_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION" VALUE="0"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_1 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S01_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S01_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S01_AXI_ruser"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S01_AXI_wuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_cips_FPD_CCI_NOC_2" DATAWIDTH="128" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999207"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_fpd_cci_noc_axi2_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION" VALUE="0"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_2 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S02_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S02_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S02_AXI_ruser"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S02_AXI_wuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_cips_FPD_CCI_NOC_3" DATAWIDTH="128" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999207"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_fpd_cci_noc_axi3_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION" VALUE="0"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_3 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S03_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S03_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S03_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S03_AXI_rid"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S03_AXI_ruser"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S03_AXI_wuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_cips_LPD_AXI_NOC_0" DATAWIDTH="128" NAME="S04_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="591666077"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_lpd_axi_noc_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION" VALUE="0"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_0 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_rpu"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S04_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S04_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S04_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S04_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S04_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S04_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S04_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S04_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S04_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S04_AXI_rid"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S04_AXI_ruser"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S04_AXI_wuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_cips_PMC_NOC_AXI_0" DATAWIDTH="128" NAME="S05_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="400000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pmc_axi_noc_axi0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION" VALUE="0"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_0 {read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_pmc"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S05_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S05_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S05_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S05_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S05_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S05_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S05_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S05_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S05_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S05_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S05_AXI_bid"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S05_AXI_buser"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S05_AXI_rid"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S05_AXI_ruser"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S05_AXI_wuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_rx_dma_m_dest_axi" DATAWIDTH="128" NAME="S06_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="333333008"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S06_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S06_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S06_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S06_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S06_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S06_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S06_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S06_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S06_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S06_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S06_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S06_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S06_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S06_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S06_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S06_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S06_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_tx_dma_m_src_axi" DATAWIDTH="128" NAME="S07_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="333333008"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S07_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S07_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S07_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S07_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S07_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S07_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S07_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S07_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S07_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S07_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S07_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S07_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S07_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S07_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S07_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S07_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S07_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_ddr4_dimm1_sma_clk" NAME="sys_clk0" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk0_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk0_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_noc_0_CH0_DDR4_0" DATAWIDTH="8" NAME="CH0_DDR4_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="CH0_DDR4_0_dq"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="CH0_DDR4_0_dqs_t"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="CH0_DDR4_0_dqs_c"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="CH0_DDR4_0_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="CH0_DDR4_0_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="CH0_DDR4_0_bg"/>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="CH0_DDR4_0_act_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="CH0_DDR4_0_reset_n"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="CH0_DDR4_0_ck_t"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="CH0_DDR4_0_ck_c"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="CH0_DDR4_0_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="CH0_DDR4_0_cs_n"/>
            <PORTMAP LOGICAL="DM_N" PHYSICAL="CH0_DDR4_0_dm_n"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="CH0_DDR4_0_odt"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_sysid_0" HWVERSION="1.0" INSTANCE="axi_sysid_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_sysid" VLNV="analog.com:user:axi_sysid:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ROM_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ROM_ADDR_BITS" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_sysid_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA5000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA500FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999901" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="sys_rom_data" RIGHT="0" SIGIS="undef" SIGNAME="rom_sys_0_rom_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rom_sys_0" PORT="rom_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pr_rom_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="8" NAME="rom_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_sysid_0_rom_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rom_sys_0" PORT="rom_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M01_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/cpack_reset_sources" HWVERSION="2.1" INSTANCE="cpack_reset_sources" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="3"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="system_cpack_reset_sources_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="undef" SIGNAME="rx_device_clk_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_device_clk_rstgen" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="rx_do_rstout_logic_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_do_rstout_logic" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="cpack_reset_sources_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpack_rst_logic" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/cpack_rst_logic" HWVERSION="2.0" INSTANCE="cpack_rst_logic" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="system_cpack_rst_logic_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="cpack_reset_sources_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpack_reset_sources" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="cpack_rst_logic_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/jesd204_phy/bufg_gt_rx_0" HWVERSION="1.0" INSTANCE="jesd204_phy_bufg_gt_rx_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_bufg_gt_rx_0_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="102400000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="102400000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="jesd204_phy_gt_quad_base_0_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="jesd204_phy_bufg_gt_rx_0_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="gt_rxusrclk"/>
            <CONNECTION INSTANCE="jesd204_phy_rx_adapt_0" PORT="usr_clk"/>
            <CONNECTION INSTANCE="jesd204_phy_rx_adapt_1" PORT="usr_clk"/>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxusrclk"/>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxusrclk"/>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch2_rxusrclk"/>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch3_rxusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/jesd204_phy/bufg_gt_tx_0" HWVERSION="1.0" INSTANCE="jesd204_phy_bufg_gt_tx_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_bufg_gt_tx_0_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="102400000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="102400000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="jesd204_phy_gt_quad_base_0_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="jesd204_phy_bufg_gt_tx_0_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="gt_txusrclk"/>
            <CONNECTION INSTANCE="jesd204_phy_tx_adapt_0" PORT="usr_clk"/>
            <CONNECTION INSTANCE="jesd204_phy_tx_adapt_1" PORT="usr_clk"/>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txusrclk"/>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txusrclk"/>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch2_txusrclk"/>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch3_txusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/jesd204_phy/gt_bridge_ip_0" HWVERSION="1.1" INSTANCE="jesd204_phy_gt_bridge_ip_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_bridge_ip" VLNV="xilinx.com:ip:gt_bridge_ip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_bridge_ip;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BYPASS_MODE" VALUE="1"/>
        <PARAMETER NAME="IP_PRESET" VALUE="GTY-JESD204_64B66B"/>
        <PARAMETER NAME="IP_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="IP_NO_OF_LANES" VALUE="2"/>
        <PARAMETER NAME="IP_NO_OF_TX_LANES" VALUE="2"/>
        <PARAMETER NAME="IP_NO_OF_RX_LANES" VALUE="2"/>
        <PARAMETER NAME="IP_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="IP_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="IP_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="IP_LR0_SETTINGS" VALUE="PRESET GTY-JESD204_64B66B INTERNAL_PRESET JESD204_64B66B GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 6.7584 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 102.4 TX_ACTUAL_REFCLK_FREQUENCY 102.4 TX_FRACN_ENABLED true TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_ASYNC TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 102.400 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 6.7584 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 102.4 RX_ACTUAL_REFCLK_FREQUENCY 102.4 RX_FRACN_ENABLED true RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_ASYNC RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 102.400 INS_LOSS_NYQ 12 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="IP_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="IP_SETTINGS" VALUE="LR0_SETTINGS {PRESET GTY-JESD204_64B66B INTERNAL_PRESET JESD204_64B66B GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 6.7584 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 102.4 TX_ACTUAL_REFCLK_FREQUENCY 102.4 TX_FRACN_ENABLED true TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_ASYNC TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 102.400 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 6.7584 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 102.4 RX_ACTUAL_REFCLK_FREQUENCY 102.4 RX_FRACN_ENABLED true RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_ASYNC RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 102.400 INS_LOSS_NYQ 12 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS {NA NA} LR2_SETTINGS {NA NA} LR3_SETTINGS {NA NA} LR4_SETTINGS {NA NA} LR5_SETTINGS {NA NA} LR6_SETTINGS {NA NA} LR7_SETTINGS {NA NA} LR8_SETTINGS {NA NA} LR9_SETTINGS {NA NA} LR10_SETTINGS {NA NA} LR11_SETTINGS {NA NA} LR12_SETTINGS {NA NA} LR13_SETTINGS {NA NA} LR14_SETTINGS {NA NA} LR15_SETTINGS {NA NA}"/>
        <PARAMETER NAME="IP_MLR_ENABLE"/>
        <PARAMETER NAME="IP_NO_OF_LR" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_gt_bridge_ip_0_0"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTY"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="gt_ilo_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_gt_ilo_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_iloreset"/>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_iloreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gt_pll_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_gt_pll_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="hsclk0_lcpllreset"/>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="hsclk1_lcpllreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_txheader" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txcominit" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txcomsas" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txcomwake" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdapicodeovrden" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdapicodereset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdetectrx" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdlyalignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txelecidle" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmldchaindone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmldchainreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txoneszeros" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpausedelayalign" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphalignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphdlypd" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphdlyreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphsetinitreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphshift180" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpicodeovrden" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpicodereset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpippmen" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txswing" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txsyncallin" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_tx10gstat" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txcomfinish" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdlyalignerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdlyalignprog" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphaligndone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphalignerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphalignoutrsvd" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphdlyresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphsetinitdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphshift180done" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txsyncdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_txdataextendrsvd" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdataextendrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txdataextendrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_txheader" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txcominit" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txcomsas" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txcomwake" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdapicodeovrden" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdapicodereset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdetectrx" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdlyalignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txelecidle" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmldchaindone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmldchainreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txoneszeros" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpausedelayalign" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphalignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphdlypd" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphdlyreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphsetinitreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphshift180" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpicodeovrden" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpicodereset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpippmen" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txswing" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txsyncallin" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_tx10gstat" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txcomfinish" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdlyalignerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdlyalignprog" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphaligndone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphalignerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphalignoutrsvd" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphdlyresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphsetinitdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphshift180done" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txsyncdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_txdataextendrsvd" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdataextendrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txdataextendrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxgearboxslip" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxbyteisaligned" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxbyterealign" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxchanbondseq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxchanisaligned" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxchanrealign" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcominitdet" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcommadet" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcomsasdet" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcomwakedet" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdapicodeovrden" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdapicodereset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxdataextendrsvd" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdataextendrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxdataextendrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdccdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdlyalignerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdlyalignprog" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdlyalignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxelecidle" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxeqtraining" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxfinealigndone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxlpmen" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmldchaindone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmldchainreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmlfinealignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxoobreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxosintdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxosintstarted" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxosintstarted">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxosintstarted"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxosintstrobedone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxosintstrobedone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxosintstrobedone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxosintstrobestarted" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxosintstrobestarted">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxosintstrobestarted"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphaligndone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphalignerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphalignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphdlypd" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphdlyreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphdlyresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphsetinitdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphsetinitreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphshift180" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphshift180done" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxslide" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxsliderdy" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxsyncallin" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxsyncdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxtermination" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxvalid" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrbmcdrreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrfreqos" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrincpctrl" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrstepdir" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrstepsq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cdrstepsx" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cfokovrdfinish" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cfokovrdfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_cfokovrdfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cfokovrdpulse" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cfokovrdpulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_cfokovrdpulse"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cfokovrdstart" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cfokovrdstart">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_cfokovrdstart"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_eyescanreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_eyescantrigger" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_eyescandataerror" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cfokovrdrdy0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cfokovrdrdy0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_cfokovrdrdy0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cfokovrdrdy1" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cfokovrdrdy1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_cfokovrdrdy1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxgearboxslip" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxbyteisaligned" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxbyterealign" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxchanbondseq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxchanisaligned" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxchanrealign" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcominitdet" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcommadet" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcomsasdet" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcomwakedet" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdapicodeovrden" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdapicodereset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxdataextendrsvd" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdataextendrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxdataextendrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdccdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdlyalignerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdlyalignprog" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdlyalignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxelecidle" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxeqtraining" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxfinealigndone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxlpmen" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmldchaindone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmldchainreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmlfinealignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxoobreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxosintdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxosintstarted" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxosintstarted">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxosintstarted"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxosintstrobedone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxosintstrobedone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxosintstrobedone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxosintstrobestarted" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxosintstrobestarted">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxosintstrobestarted"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphaligndone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphalignerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphalignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphdlypd" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphdlyreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphdlyresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphsetinitdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphsetinitreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphshift180" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphshift180done" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxslide" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxsliderdy" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxsyncallin" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxsyncdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxtermination" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxvalid" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrbmcdrreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrfreqos" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrincpctrl" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrstepdir" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrstepsq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cdrstepsx" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cfokovrdfinish" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cfokovrdfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_cfokovrdfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cfokovrdpulse" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cfokovrdpulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_cfokovrdpulse"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cfokovrdstart" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cfokovrdstart">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_cfokovrdstart"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_eyescanreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_eyescantrigger" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_eyescandataerror" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cfokovrdrdy0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cfokovrdrdy0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_cfokovrdrdy0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cfokovrdrdy1" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cfokovrdrdy1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_cfokovrdrdy1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_txusrclk" SIGIS="gt_usrclk" SIGNAME="jesd204_phy_bufg_gt_tx_0_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_bufg_gt_tx_0" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_rxusrclk" SIGIS="gt_usrclk" SIGNAME="jesd204_phy_bufg_gt_rx_0_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_bufg_gt_rx_0" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999901" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="sys_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gtpowergood" SIGIS="undef" SIGNAME="jesd204_phy_util_reduced_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_util_reduced_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_lcpll_lock" SIGIS="undef" SIGNAME="jesd204_phy_util_reduced_logic_cplllock_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_util_reduced_logic_cplllock" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_rpll_lock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch_phystatus_in" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_xlconcat_ch_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_xlconcat_ch" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ilo_resetdone" SIGIS="undef" SIGNAME="jesd204_phy_util_reduced_logic_iloresetdone_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_util_reduced_logic_iloresetdone" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="link_status_out" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpio_enable" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_resetdone_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="txusrclk_out" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_txusrclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="core_clk"/>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rxusrclk_out" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_rxusrclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="core_clk"/>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="lcpll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="pcie_rstb" SIGIS="undef"/>
        <PORT DIR="O" NAME="gpi_out" SIGIS="undef"/>
        <PORT DIR="I" NAME="gpo_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="gtreset_in" SIGIS="undef" SIGNAME="External_Ports_gt_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gt_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rate_sel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="reset_mask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_tx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_pll_and_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_rx_datapath_in" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="ch0_txdata_ext" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdata_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_tx_adapt_0" PORT="txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txheader_ext" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txheader_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_tx_adapt_0" PORT="txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_txsequence_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch0_txphalignresetmask_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txcominit_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txcomsas_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txcomwake_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txdapicodeovrden_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txdapicodereset_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txdetectrx_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txdlyalignreq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txelecidle_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txinhibit_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txmldchaindone_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txmldchainreq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txoneszeros_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txpausedelayalign_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txpcsresetmask_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txphalignreq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txphdlypd_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txphdlyreset_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txphsetinitreq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txphshift180_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txpicodeovrden_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txpicodereset_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txpippmen_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txpisopd_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txpolarity_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txprbsforceerr_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txswing_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txsyncallin_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_tx10gstat_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_txcomfinish_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_txdccdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_txdlyalignerr_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_txdlyalignprog_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_txphaligndone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_txphalignerr_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_txphalignoutrsvd_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_txphdlyresetdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_txphsetinitdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_txphshift180done_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_txsyncdone_ext" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch0_txbufstatus_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_txctrl0_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_txctrl1_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch0_txdeemph_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch0_txpd_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch0_txresetmode_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_txmstresetdone_ext" SIGIS="rst"/>
        <PORT DIR="I" LEFT="2" NAME="ch0_txmargin_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch0_txpmaresetmask_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="ch0_txprbssel_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch0_txdiffctrl_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch0_txpippmstepsize_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch0_txpostcursor_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch0_txprecursor_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="ch0_txmaincursor_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ch0_txctrl2_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ch0_txdataextendrsvd_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_txprogdivresetdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_txpmaresetdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_txresetdone_ext" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="ch1_txdata_ext" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdata_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_tx_adapt_1" PORT="txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txheader_ext" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txheader_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_tx_adapt_1" PORT="txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_txsequence_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch1_txphalignresetmask_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txcominit_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txcomsas_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txcomwake_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txdapicodeovrden_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txdapicodereset_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txdetectrx_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txdlyalignreq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txelecidle_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txinhibit_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txmldchaindone_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txmldchainreq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txoneszeros_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txpausedelayalign_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txpcsresetmask_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txphalignreq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txphdlypd_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txphdlyreset_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txphsetinitreq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txphshift180_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txpicodeovrden_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txpicodereset_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txpippmen_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txpisopd_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txpolarity_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txprbsforceerr_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txswing_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txsyncallin_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_tx10gstat_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_txcomfinish_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_txdccdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_txdlyalignerr_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_txdlyalignprog_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_txphaligndone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_txphalignerr_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_txphalignoutrsvd_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_txphdlyresetdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_txphsetinitdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_txphshift180done_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_txsyncdone_ext" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch1_txbufstatus_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_txctrl0_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_txctrl1_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch1_txdeemph_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch1_txpd_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch1_txresetmode_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_txmstresetdone_ext" SIGIS="rst"/>
        <PORT DIR="I" LEFT="2" NAME="ch1_txmargin_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch1_txpmaresetmask_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="ch1_txprbssel_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch1_txdiffctrl_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch1_txpippmstepsize_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch1_txpostcursor_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch1_txprecursor_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="ch1_txmaincursor_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ch1_txctrl2_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ch1_txdataextendrsvd_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_txprogdivresetdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_txpmaresetdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_txresetdone_ext" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="ch0_rxdata_ext" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdata_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_rx_adapt_0" PORT="rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxdatavalid_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="ch0_rxheader_ext" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxheader_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_rx_adapt_0" PORT="rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxgearboxslip_ext" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxgearboxslip_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_rx_adapt_0" PORT="rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivresetdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxpmaresetdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxresetdone_ext" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch0_rx10gstat_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxbufstatus_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxbyteisaligned_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxbyterealign_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxcdrhold_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxcdrlock_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxcdrovrden_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxcdrphdone_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxcdrreset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxchanbondseq_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxchanisaligned_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxchanrealign_ext" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch0_rxchbondi_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="ch0_rxchbondo_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxclkcorcnt_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxcominitdet_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxcommadet_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxcomsasdet_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxcomwakedet_ext" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_rxctrl0_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_rxctrl1_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxctrl2_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxctrl3_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxdapicodeovrden_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxdapicodereset_ext" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxdataextendrsvd_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxdccdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxdlyalignerr_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxdlyalignprog_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxdlyalignreq_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxelecidle_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxeqtraining_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxfinealigndone_ext" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxheadervalid_ext" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxheadervalid_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_rx_adapt_0" PORT="rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxlpmen_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxmldchaindone_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxmldchainreq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxmlfinealignreq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxoobreset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxosintdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxosintstarted_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxosintstrobedone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxosintstrobestarted_ext" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch0_rxpcsresetmask_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxpd_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxphaligndone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxphalignerr_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxphalignreq_ext" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxphalignresetmask_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxphdlypd_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxphdlyreset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxphdlyresetdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxphsetinitdone_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxphsetinitreq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxphshift180_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxphshift180done_ext" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="ch0_rxpmaresetmask_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxpolarity_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxprbscntreset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxprbserr_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxprbslocked_ext" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="ch0_rxprbssel_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxresetmode_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxmstresetdone_ext" SIGIS="rst"/>
        <PORT DIR="I" NAME="ch0_rxslide_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxsliderdy_ext" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxstartofseq_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxstatus_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxsyncallin_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxsyncdone_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_rxtermination_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_rxvalid_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrbmcdrreq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrfreqos_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrincpctrl_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepdir_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepsq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cdrstepsx_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cfokovrdfinish_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cfokovrdpulse_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_cfokovrdstart_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_eyescanreset_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_eyescantrigger_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_eyescandataerror_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_cfokovrdrdy0_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_cfokovrdrdy1_ext" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="ch1_rxdata_ext" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdata_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_rx_adapt_1" PORT="rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxdatavalid_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="ch1_rxheader_ext" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxheader_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_rx_adapt_1" PORT="rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxgearboxslip_ext" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxgearboxslip_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_rx_adapt_1" PORT="rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivresetdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxpmaresetdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxresetdone_ext" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch1_rx10gstat_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxbufstatus_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxbyteisaligned_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxbyterealign_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxcdrhold_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxcdrlock_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxcdrovrden_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxcdrphdone_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxcdrreset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxchanbondseq_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxchanisaligned_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxchanrealign_ext" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch1_rxchbondi_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="ch1_rxchbondo_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxclkcorcnt_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxcominitdet_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxcommadet_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxcomsasdet_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxcomwakedet_ext" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_rxctrl0_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_rxctrl1_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxctrl2_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxctrl3_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxdapicodeovrden_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxdapicodereset_ext" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxdataextendrsvd_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxdccdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxdlyalignerr_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxdlyalignprog_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxdlyalignreq_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxelecidle_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxeqtraining_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxfinealigndone_ext" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxheadervalid_ext" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxheadervalid_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_rx_adapt_1" PORT="rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxlpmen_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxmldchaindone_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxmldchainreq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxmlfinealignreq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxoobreset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxosintdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxosintstarted_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxosintstrobedone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxosintstrobestarted_ext" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch1_rxpcsresetmask_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxpd_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxphaligndone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxphalignerr_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxphalignreq_ext" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxphalignresetmask_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxphdlypd_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxphdlyreset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxphdlyresetdone_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxphsetinitdone_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxphsetinitreq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxphshift180_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxphshift180done_ext" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="ch1_rxpmaresetmask_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxpolarity_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxprbscntreset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxprbserr_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxprbslocked_ext" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="ch1_rxprbssel_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxresetmode_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxmstresetdone_ext" SIGIS="rst"/>
        <PORT DIR="I" NAME="ch1_rxslide_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxsliderdy_ext" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxstartofseq_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxstatus_ext" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxsyncallin_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxsyncdone_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_rxtermination_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_rxvalid_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrbmcdrreq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrfreqos_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrincpctrl_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepdir_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepsq_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cdrstepsx_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cfokovrdfinish_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cfokovrdpulse_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_cfokovrdstart_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_eyescanreset_ext" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_eyescantrigger_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_eyescandataerror_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_cfokovrdrdy0_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_cfokovrdrdy1_ext" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="jesd204_phy_gt_bridge_ip_0_GT_TX0" NAME="GT_TX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="system_gt_bridge_ip_0_0"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_LINE_RATE 6.7584 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 102.4 TX_ACTUAL_REFCLK_FREQUENCY 102.4 TX_FRACN_ENABLED true TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_ASYNC TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 102.400 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY}"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch0_txheader"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch0_txsequence"/>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch0_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch0_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch0_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch0_txcomwake"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch0_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch0_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch0_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch0_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch0_txelecidle"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch0_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch0_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch0_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch0_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch0_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch0_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch0_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch0_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch0_txphshift180"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch0_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch0_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch0_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch0_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch0_txsyncallin"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch0_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch0_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch0_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch0_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch0_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch0_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch0_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch0_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch0_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch0_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch0_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch0_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch0_txctrl1"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch0_txdeemph"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch0_txmargin"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch0_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch0_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch0_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdataextendrsvd" PHYSICAL="ch0_txdataextendrsvd"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="jesd204_phy_tx_adapt_0_TX_GT_IP_Interface" NAME="GT_TX0_EXT" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="undef"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="undef"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="undef"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="undef"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata_ext"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch0_txheader_ext"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch0_txsequence_ext"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch0_txphalignresetmask_ext"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch0_txcominit_ext"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch0_txcomsas_ext"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch0_txcomwake_ext"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch0_txdapicodeovrden_ext"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch0_txdapicodereset_ext"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch0_txdetectrx_ext"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch0_txdlyalignreq_ext"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch0_txelecidle_ext"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit_ext"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch0_txmldchaindone_ext"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch0_txmldchainreq_ext"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch0_txoneszeros_ext"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch0_txpausedelayalign_ext"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask_ext"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch0_txphalignreq_ext"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch0_txphdlypd_ext"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch0_txphdlyreset_ext"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch0_txphsetinitreq_ext"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch0_txphshift180_ext"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch0_txpicodeovrden_ext"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch0_txpicodereset_ext"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch0_txpippmen_ext"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd_ext"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity_ext"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr_ext"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch0_txswing_ext"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch0_txsyncallin_ext"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch0_tx10gstat_ext"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch0_txcomfinish_ext"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone_ext"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch0_txdlyalignerr_ext"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch0_txdlyalignprog_ext"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch0_txphaligndone_ext"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch0_txphalignerr_ext"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch0_txphalignoutrsvd_ext"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch0_txphdlyresetdone_ext"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch0_txphsetinitdone_ext"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch0_txphshift180done_ext"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch0_txsyncdone_ext"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus_ext"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch0_txctrl0_ext"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch0_txctrl1_ext"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch0_txdeemph_ext"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd_ext"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode_ext"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone_ext"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch0_txmargin_ext"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask_ext"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel_ext"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch0_txdiffctrl_ext"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch0_txpippmstepsize_ext"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor_ext"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor_ext"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor_ext"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch0_txctrl2_ext"/>
            <PORTMAP LOGICAL="ch_txdataextendrsvd" PHYSICAL="ch0_txdataextendrsvd_ext"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone_ext"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone_ext"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone_ext"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="jesd204_phy_gt_bridge_ip_0_GT_TX1" NAME="GT_TX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="system_gt_bridge_ip_0_0"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_LINE_RATE 6.7584 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 102.4 TX_ACTUAL_REFCLK_FREQUENCY 102.4 TX_FRACN_ENABLED true TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_ASYNC TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 102.400 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY}"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch1_txheader"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch1_txsequence"/>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch1_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch1_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch1_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch1_txcomwake"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch1_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch1_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch1_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch1_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch1_txelecidle"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch1_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch1_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch1_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch1_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch1_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch1_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch1_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch1_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch1_txphshift180"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch1_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch1_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch1_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch1_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch1_txsyncallin"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch1_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch1_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch1_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch1_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch1_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch1_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch1_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch1_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch1_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch1_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch1_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch1_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch1_txctrl1"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch1_txdeemph"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch1_txmargin"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch1_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch1_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch1_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdataextendrsvd" PHYSICAL="ch1_txdataextendrsvd"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="jesd204_phy_tx_adapt_1_TX_GT_IP_Interface" NAME="GT_TX1_EXT" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="undef"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="undef"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="undef"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="undef"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata_ext"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch1_txheader_ext"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch1_txsequence_ext"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch1_txphalignresetmask_ext"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch1_txcominit_ext"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch1_txcomsas_ext"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch1_txcomwake_ext"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch1_txdapicodeovrden_ext"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch1_txdapicodereset_ext"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch1_txdetectrx_ext"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch1_txdlyalignreq_ext"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch1_txelecidle_ext"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit_ext"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch1_txmldchaindone_ext"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch1_txmldchainreq_ext"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch1_txoneszeros_ext"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch1_txpausedelayalign_ext"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask_ext"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch1_txphalignreq_ext"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch1_txphdlypd_ext"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch1_txphdlyreset_ext"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch1_txphsetinitreq_ext"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch1_txphshift180_ext"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch1_txpicodeovrden_ext"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch1_txpicodereset_ext"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch1_txpippmen_ext"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd_ext"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity_ext"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr_ext"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch1_txswing_ext"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch1_txsyncallin_ext"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch1_tx10gstat_ext"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch1_txcomfinish_ext"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone_ext"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch1_txdlyalignerr_ext"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch1_txdlyalignprog_ext"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch1_txphaligndone_ext"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch1_txphalignerr_ext"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch1_txphalignoutrsvd_ext"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch1_txphdlyresetdone_ext"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch1_txphsetinitdone_ext"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch1_txphshift180done_ext"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch1_txsyncdone_ext"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus_ext"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch1_txctrl0_ext"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch1_txctrl1_ext"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch1_txdeemph_ext"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd_ext"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode_ext"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone_ext"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch1_txmargin_ext"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask_ext"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel_ext"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch1_txdiffctrl_ext"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch1_txpippmstepsize_ext"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor_ext"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor_ext"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor_ext"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch1_txctrl2_ext"/>
            <PORTMAP LOGICAL="ch_txdataextendrsvd" PHYSICAL="ch1_txdataextendrsvd_ext"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone_ext"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone_ext"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone_ext"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="jesd204_phy_gt_bridge_ip_0_GT_RX0" NAME="GT_RX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="system_gt_bridge_ip_0_0"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET GTY-JESD204_64B66B INTERNAL_PRESET JESD204_64B66B GT_TYPE GTY RX_LINE_RATE 6.7584 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 102.4 RX_ACTUAL_REFCLK_FREQUENCY 102.4 RX_FRACN_ENABLED true RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_ASYNC RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 102.400 INS_LOSS_NYQ 12 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch0_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch0_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch0_rxheader"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch0_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch0_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch0_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch0_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch0_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch0_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch0_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch0_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch0_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch0_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch0_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch0_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch0_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch0_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch0_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch0_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch0_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch0_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdataextendrsvd" PHYSICAL="ch0_rxdataextendrsvd"/>
            <PORTMAP LOGICAL="ch_rxdccdone" PHYSICAL="ch0_rxdccdone"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch0_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch0_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch0_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch0_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch0_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch0_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch0_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch0_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch0_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch0_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch0_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch0_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch0_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch0_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxosintstarted" PHYSICAL="ch0_rxosintstarted"/>
            <PORTMAP LOGICAL="ch_rxosintstrobedone" PHYSICAL="ch0_rxosintstrobedone"/>
            <PORTMAP LOGICAL="ch_rxosintstrobestarted" PHYSICAL="ch0_rxosintstrobestarted"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch0_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch0_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch0_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch0_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch0_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch0_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch0_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch0_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch0_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch0_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch0_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch0_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch0_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch0_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch0_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch0_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch0_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch0_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch0_rxvalid"/>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch0_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch0_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch0_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch0_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch0_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch0_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_cfokovrdfinish" PHYSICAL="ch0_cfokovrdfinish"/>
            <PORTMAP LOGICAL="ch_cfokovrdpulse" PHYSICAL="ch0_cfokovrdpulse"/>
            <PORTMAP LOGICAL="ch_cfokovrdstart" PHYSICAL="ch0_cfokovrdstart"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch0_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch0_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch0_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_cfokovrdrdy0" PHYSICAL="ch0_cfokovrdrdy0"/>
            <PORTMAP LOGICAL="ch_cfokovrdrdy1" PHYSICAL="ch0_cfokovrdrdy1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="jesd204_phy_rx_adapt_0_RX_GT_IP_Interface" NAME="GT_RX0_EXT" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="undef"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="undef"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="undef"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="undef"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone_ext"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone_ext"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone_ext"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch0_rx10gstat_ext"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata_ext"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch0_rxdatavalid_ext"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch0_rxheader_ext"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus_ext"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch0_rxbyteisaligned_ext"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch0_rxbyterealign_ext"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold_ext"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock_ext"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden_ext"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone_ext"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset_ext"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch0_rxchanbondseq_ext"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch0_rxchanisaligned_ext"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch0_rxchanrealign_ext"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch0_rxchbondi_ext"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch0_rxchbondo_ext"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch0_rxclkcorcnt_ext"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch0_rxcominitdet_ext"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch0_rxcommadet_ext"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch0_rxcomsasdet_ext"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch0_rxcomwakedet_ext"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch0_rxctrl0_ext"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch0_rxctrl1_ext"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch0_rxctrl2_ext"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch0_rxctrl3_ext"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch0_rxdapicodeovrden_ext"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch0_rxdapicodereset_ext"/>
            <PORTMAP LOGICAL="ch_rxdataextendrsvd" PHYSICAL="ch0_rxdataextendrsvd_ext"/>
            <PORTMAP LOGICAL="ch_rxdccdone" PHYSICAL="ch0_rxdccdone_ext"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch0_rxdlyalignerr_ext"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch0_rxdlyalignprog_ext"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch0_rxdlyalignreq_ext"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch0_rxelecidle_ext"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch0_rxeqtraining_ext"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch0_rxfinealigndone_ext"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch0_rxgearboxslip_ext"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch0_rxheadervalid_ext"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch0_rxlpmen_ext"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch0_rxmldchaindone_ext"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch0_rxmldchainreq_ext"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch0_rxmlfinealignreq_ext"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch0_rxoobreset_ext"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch0_rxosintdone_ext"/>
            <PORTMAP LOGICAL="ch_rxosintstarted" PHYSICAL="ch0_rxosintstarted_ext"/>
            <PORTMAP LOGICAL="ch_rxosintstrobedone" PHYSICAL="ch0_rxosintstrobedone_ext"/>
            <PORTMAP LOGICAL="ch_rxosintstrobestarted" PHYSICAL="ch0_rxosintstrobestarted_ext"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask_ext"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd_ext"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch0_rxphaligndone_ext"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch0_rxphalignerr_ext"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch0_rxphalignreq_ext"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch0_rxphalignresetmask_ext"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch0_rxphdlypd_ext"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch0_rxphdlyreset_ext"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch0_rxphdlyresetdone_ext"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch0_rxphsetinitdone_ext"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch0_rxphsetinitreq_ext"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch0_rxphshift180_ext"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch0_rxphshift180done_ext"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask_ext"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity_ext"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset_ext"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr_ext"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked_ext"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel_ext"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode_ext"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone_ext"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch0_rxslide_ext"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch0_rxsliderdy_ext"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch0_rxstartofseq_ext"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch0_rxstatus_ext"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch0_rxsyncallin_ext"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch0_rxsyncdone_ext"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch0_rxtermination_ext"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch0_rxvalid_ext"/>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch0_cdrbmcdrreq_ext"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch0_cdrfreqos_ext"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch0_cdrincpctrl_ext"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch0_cdrstepdir_ext"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch0_cdrstepsq_ext"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch0_cdrstepsx_ext"/>
            <PORTMAP LOGICAL="ch_cfokovrdfinish" PHYSICAL="ch0_cfokovrdfinish_ext"/>
            <PORTMAP LOGICAL="ch_cfokovrdpulse" PHYSICAL="ch0_cfokovrdpulse_ext"/>
            <PORTMAP LOGICAL="ch_cfokovrdstart" PHYSICAL="ch0_cfokovrdstart_ext"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch0_eyescanreset_ext"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch0_eyescantrigger_ext"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch0_eyescandataerror_ext"/>
            <PORTMAP LOGICAL="ch_cfokovrdrdy0" PHYSICAL="ch0_cfokovrdrdy0_ext"/>
            <PORTMAP LOGICAL="ch_cfokovrdrdy1" PHYSICAL="ch0_cfokovrdrdy1_ext"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="jesd204_phy_gt_bridge_ip_0_GT_RX1" NAME="GT_RX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="system_gt_bridge_ip_0_0"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET GTY-JESD204_64B66B INTERNAL_PRESET JESD204_64B66B GT_TYPE GTY RX_LINE_RATE 6.7584 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 102.4 RX_ACTUAL_REFCLK_FREQUENCY 102.4 RX_FRACN_ENABLED true RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_ASYNC RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 102.400 INS_LOSS_NYQ 12 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch1_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch1_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch1_rxheader"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch1_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch1_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch1_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch1_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch1_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch1_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch1_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch1_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch1_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch1_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch1_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch1_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch1_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch1_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch1_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch1_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch1_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch1_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdataextendrsvd" PHYSICAL="ch1_rxdataextendrsvd"/>
            <PORTMAP LOGICAL="ch_rxdccdone" PHYSICAL="ch1_rxdccdone"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch1_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch1_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch1_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch1_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch1_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch1_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch1_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch1_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch1_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch1_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch1_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch1_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch1_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch1_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxosintstarted" PHYSICAL="ch1_rxosintstarted"/>
            <PORTMAP LOGICAL="ch_rxosintstrobedone" PHYSICAL="ch1_rxosintstrobedone"/>
            <PORTMAP LOGICAL="ch_rxosintstrobestarted" PHYSICAL="ch1_rxosintstrobestarted"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch1_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch1_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch1_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch1_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch1_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch1_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch1_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch1_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch1_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch1_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch1_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch1_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch1_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch1_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch1_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch1_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch1_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch1_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch1_rxvalid"/>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch1_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch1_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch1_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch1_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch1_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch1_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_cfokovrdfinish" PHYSICAL="ch1_cfokovrdfinish"/>
            <PORTMAP LOGICAL="ch_cfokovrdpulse" PHYSICAL="ch1_cfokovrdpulse"/>
            <PORTMAP LOGICAL="ch_cfokovrdstart" PHYSICAL="ch1_cfokovrdstart"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch1_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch1_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch1_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_cfokovrdrdy0" PHYSICAL="ch1_cfokovrdrdy0"/>
            <PORTMAP LOGICAL="ch_cfokovrdrdy1" PHYSICAL="ch1_cfokovrdrdy1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="jesd204_phy_rx_adapt_1_RX_GT_IP_Interface" NAME="GT_RX1_EXT" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="undef"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="undef"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="undef"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="undef"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone_ext"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone_ext"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone_ext"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch1_rx10gstat_ext"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata_ext"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch1_rxdatavalid_ext"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch1_rxheader_ext"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus_ext"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch1_rxbyteisaligned_ext"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch1_rxbyterealign_ext"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold_ext"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock_ext"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden_ext"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone_ext"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset_ext"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch1_rxchanbondseq_ext"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch1_rxchanisaligned_ext"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch1_rxchanrealign_ext"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch1_rxchbondi_ext"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch1_rxchbondo_ext"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch1_rxclkcorcnt_ext"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch1_rxcominitdet_ext"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch1_rxcommadet_ext"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch1_rxcomsasdet_ext"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch1_rxcomwakedet_ext"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch1_rxctrl0_ext"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch1_rxctrl1_ext"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch1_rxctrl2_ext"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch1_rxctrl3_ext"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch1_rxdapicodeovrden_ext"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch1_rxdapicodereset_ext"/>
            <PORTMAP LOGICAL="ch_rxdataextendrsvd" PHYSICAL="ch1_rxdataextendrsvd_ext"/>
            <PORTMAP LOGICAL="ch_rxdccdone" PHYSICAL="ch1_rxdccdone_ext"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch1_rxdlyalignerr_ext"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch1_rxdlyalignprog_ext"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch1_rxdlyalignreq_ext"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch1_rxelecidle_ext"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch1_rxeqtraining_ext"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch1_rxfinealigndone_ext"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch1_rxgearboxslip_ext"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch1_rxheadervalid_ext"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch1_rxlpmen_ext"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch1_rxmldchaindone_ext"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch1_rxmldchainreq_ext"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch1_rxmlfinealignreq_ext"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch1_rxoobreset_ext"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch1_rxosintdone_ext"/>
            <PORTMAP LOGICAL="ch_rxosintstarted" PHYSICAL="ch1_rxosintstarted_ext"/>
            <PORTMAP LOGICAL="ch_rxosintstrobedone" PHYSICAL="ch1_rxosintstrobedone_ext"/>
            <PORTMAP LOGICAL="ch_rxosintstrobestarted" PHYSICAL="ch1_rxosintstrobestarted_ext"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask_ext"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd_ext"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch1_rxphaligndone_ext"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch1_rxphalignerr_ext"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch1_rxphalignreq_ext"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch1_rxphalignresetmask_ext"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch1_rxphdlypd_ext"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch1_rxphdlyreset_ext"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch1_rxphdlyresetdone_ext"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch1_rxphsetinitdone_ext"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch1_rxphsetinitreq_ext"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch1_rxphshift180_ext"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch1_rxphshift180done_ext"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask_ext"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity_ext"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset_ext"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr_ext"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked_ext"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel_ext"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode_ext"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone_ext"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch1_rxslide_ext"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch1_rxsliderdy_ext"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch1_rxstartofseq_ext"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch1_rxstatus_ext"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch1_rxsyncallin_ext"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch1_rxsyncdone_ext"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch1_rxtermination_ext"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch1_rxvalid_ext"/>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch1_cdrbmcdrreq_ext"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch1_cdrfreqos_ext"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch1_cdrincpctrl_ext"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch1_cdrstepdir_ext"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch1_cdrstepsq_ext"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch1_cdrstepsx_ext"/>
            <PORTMAP LOGICAL="ch_cfokovrdfinish" PHYSICAL="ch1_cfokovrdfinish_ext"/>
            <PORTMAP LOGICAL="ch_cfokovrdpulse" PHYSICAL="ch1_cfokovrdpulse_ext"/>
            <PORTMAP LOGICAL="ch_cfokovrdstart" PHYSICAL="ch1_cfokovrdstart_ext"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch1_eyescanreset_ext"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch1_eyescantrigger_ext"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch1_eyescandataerror_ext"/>
            <PORTMAP LOGICAL="ch_cfokovrdrdy0" PHYSICAL="ch1_cfokovrdrdy0_ext"/>
            <PORTMAP LOGICAL="ch_cfokovrdrdy1" PHYSICAL="ch1_cfokovrdrdy1_ext"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/jesd204_phy/gt_quad_base_0" HWVERSION="1.1" INSTANCE="jesd204_phy_gt_quad_base_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_quad_base" VLNV="xilinx.com:ip:gt_quad_base:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_quad_base;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="PROT0_SETTINGS" VALUE="LR0_SETTINGS {RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false TX_LANE_DESKEW_HDMI_ENABLE false RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CC_MASK 00000000 RX_CC_K 00000000 RX_CC_DISP 00000000 GT_DIRECTION DUPLEX TX_LINE_RATE 6.7584 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 102.4 TX_ACTUAL_REFCLK_FREQUENCY 102.4 TX_FRACN_ENABLED true TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_ASYNC TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 102.400 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY PRESET GTY-JESD204_64B66B INTERNAL_PRESET JESD204_64B66B RX_LINE_RATE 6.7584 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 102.4 RX_ACTUAL_REFCLK_FREQUENCY 102.4 RX_FRACN_ENABLED true RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_ASYNC RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 102.400 INS_LOSS_NYQ 12 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT1_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT2_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT3_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT4_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT5_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT6_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT7_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="ENABLE_APB3" VALUE="true"/>
        <PARAMETER NAME="IS_GTYE5" VALUE="true"/>
        <PARAMETER NAME="IS_GTYP" VALUE="false"/>
        <PARAMETER NAME="LANEUSAGE" VALUE="PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1 tx 0,1 rxrate PROT0.D1,PROT0.D1 rx 0,1}"/>
        <PARAMETER NAME="REFCLK_SEL" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_102.400000046239_MHz_unique1"/>
        <PARAMETER NAME="GT_REFCLK_INFO" VALUE="refclk_PROT0_R0_102.400000046239_MHz_unique1"/>
        <PARAMETER NAME="LANE_SATISFIED" VALUE="1 {}"/>
        <PARAMETER NAME="QUAD_PACK"/>
        <PARAMETER NAME="QUAD_USAGE" VALUE="TX_QUAD_CH {TXQuad_0_/jesd204_phy/gt_quad_base_0 {/jesd204_phy/gt_quad_base_0 system_gt_bridge_ip_0_0.IP_CH0,system_gt_bridge_ip_0_0.IP_CH1,undef,undef MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_0_/jesd204_phy/gt_quad_base_0 {/jesd204_phy/gt_quad_base_0 system_gt_bridge_ip_0_0.IP_CH0,system_gt_bridge_ip_0_0.IP_CH1,undef,undef MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}"/>
        <PARAMETER NAME="LANE_SEL_DICT" VALUE="PROT0 {RX0 RX1 TX0 TX1} unconnected {RX2 RX3 TX2 TX3}"/>
        <PARAMETER NAME="MSTCLK_SRC_DICT" VALUE="TX 1,0,0,0 RX 1,0,0,0"/>
        <PARAMETER NAME="PROT_DUAL_OCCUPIED" VALUE="PROT0 DUAL0"/>
        <PARAMETER NAME="EGW_IS_QUAD" VALUE="1"/>
        <PARAMETER NAME="QUAD_COMMON_SETTINGS" VALUE="mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1 tx 0,1 rxrate PROT0.D1,PROT0.D1 rx 0,1}}"/>
        <PARAMETER NAME="CHANNEL_BONDING_EN"/>
        <PARAMETER NAME="Component_Name" VALUE="system_gt_quad_base_0_0"/>
        <PARAMETER NAME="RE_MODE" VALUE="LIVE"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="XPU_MODE" VALUE="0"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="CHANNEL_BONDING" VALUE="false"/>
        <PARAMETER NAME="APB3_CLK_FREQUENCY" VALUE="99.999901"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTY"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="EXAMPLE_SIMULATION" VALUE="true"/>
        <PARAMETER NAME="QUAD_PACK_SUCCESS" VALUE="PASS"/>
        <PARAMETER NAME="PROT0_ENABLE" VALUE="true"/>
        <PARAMETER NAME="PROT0_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT0_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT0_NO_OF_LANES" VALUE="2"/>
        <PARAMETER NAME="PROT0_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="TX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX2_LANE_SEL" VALUE="unconnected"/>
        <PARAMETER NAME="TX3_LANE_SEL" VALUE="unconnected"/>
        <PARAMETER NAME="RX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX2_LANE_SEL" VALUE="unconnected"/>
        <PARAMETER NAME="RX3_LANE_SEL" VALUE="unconnected"/>
        <PARAMETER NAME="PROT0_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT0_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT0_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT1_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT2_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT3_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT4_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT5_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT6_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT7_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT1_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT2_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT3_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT4_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT5_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT6_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT7_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT1_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT1_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT1_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT1_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT2_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT2_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT2_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT2_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT3_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT3_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT3_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT3_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT4_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT4_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT4_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT4_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT5_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT5_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT5_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT5_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT6_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT6_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT6_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT6_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT7_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT7_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT7_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT7_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT0_LR0_SETTINGS" VALUE="RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false TX_LANE_DESKEW_HDMI_ENABLE false RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CC_MASK 00000000 RX_CC_K 00000000 RX_CC_DISP 00000000 GT_DIRECTION DUPLEX TX_LINE_RATE 6.7584 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 102.4 TX_ACTUAL_REFCLK_FREQUENCY 102.4 TX_FRACN_ENABLED true TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_ASYNC TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 102.400 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY PRESET GTY-JESD204_64B66B INTERNAL_PRESET JESD204_64B66B RX_LINE_RATE 6.7584 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 102.4 RX_ACTUAL_REFCLK_FREQUENCY 102.4 RX_FRACN_ENABLED true RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_ASYNC RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 102.400 INS_LOSS_NYQ 12 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT0_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT1_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT2_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT3_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT4_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT5_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT6_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT7_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="CHANNEL_ORDERING" VALUE="/jesd204_phy/gt_quad_base_0/TX0_GT_IP_Interface system_gt_bridge_ip_0_0./jesd204_phy/gt_bridge_ip_0/GT_TX0.0 /jesd204_phy/gt_quad_base_0/TX1_GT_IP_Interface system_gt_bridge_ip_0_0./jesd204_phy/gt_bridge_ip_0/GT_TX1.1 /jesd204_phy/gt_quad_base_0/RX0_GT_IP_Interface system_gt_bridge_ip_0_0./jesd204_phy/gt_bridge_ip_0/GT_RX0.0 /jesd204_phy/gt_quad_base_0/RX1_GT_IP_Interface system_gt_bridge_ip_0_0./jesd204_phy/gt_bridge_ip_0/GT_RX1.1"/>
        <PARAMETER NAME="REFCLK_LIST" VALUE="/ref_clk_q0"/>
        <PARAMETER NAME="PROT_OUTCLK_VALUES" VALUE="CH0_RXOUTCLK 102.4 CH0_TXOUTCLK 102.4 CH1_RXOUTCLK 102.4 CH1_TXOUTCLK 102.4 CH2_RXOUTCLK 390.625 CH2_TXOUTCLK 390.625 CH3_RXOUTCLK 390.625 CH3_TXOUTCLK 390.625"/>
        <PARAMETER NAME="REFCLK_STRING" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_102.400000046239_MHz_unique1"/>
        <PARAMETER NAME="PORTS_INFO_DICT" VALUE="LANE_SEL_DICT {PROT0 {RX0 RX1 TX0 TX1} unconnected {RX2 RX3 TX2 TX3}} GT_TYPE GTY REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rxmarginclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_gt_pll_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="gt_pll_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hsclk0_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="hsclk1_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_gt_pll_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="gt_pll_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hsclk1_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="hsclk0_lcplllock" SIGIS="undef" SIGNAME="jesd204_phy_gt_quad_base_0_hsclk0_lcplllock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_xlconcat_cplllock" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hsclk1_lcplllock" SIGIS="undef" SIGNAME="jesd204_phy_gt_quad_base_0_hsclk1_lcplllock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_xlconcat_cplllock" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hsclk0_rplllock" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rplllock" SIGIS="undef"/>
        <PORT DIR="O" NAME="gtpowergood" SIGIS="undef" SIGNAME="jesd204_phy_gt_quad_base_0_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" NAME="pcielinkreachtarget" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pcieltssm" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginreqack" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxmarginrescmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rxmarginreslanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="rxmarginrespayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginresreq" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxmarginreqcmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="rxmarginreqlanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="rxmarginreqpayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginreqreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginresack" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_gt_ilo_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="gt_ilo_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_gt_ilo_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="gt_ilo_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="ch3_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch0_iloresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_quad_base_0_ch0_iloresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_xlconcat_iloresetdone" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_iloresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_quad_base_0_ch1_iloresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_xlconcat_iloresetdone" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_iloresetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_iloresetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_phystatus" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_phystatus" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_phystatus" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_phystatus" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllpd" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllpd" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllpd" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllpd" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch0_txheader" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_gttxreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txcominit" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txcomsas" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txcomwake" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdapicodeovrden" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdapicodereset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txdetectrx" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txlatclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txphdlytstclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_txdlyalignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txelecidle" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmldchaindone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmldchainreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txoneszeros" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpausedelayalign" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphalignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphdlypd" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphdlyreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphsetinitreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txphshift180" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpicodeovrden" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpicodereset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpippmen" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpisopd" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txswing" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txsyncallin" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_tx10gstat" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txcomfinish" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdccdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdlyalignerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txdlyalignprog" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphaligndone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphalignerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphalignoutrsvd" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphdlyresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphsetinitdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txphshift180done" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txsyncdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_txdataextendrsvd" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdataextendrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txdataextendrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txoutclk" SIGIS="gt_outclk" SIGNAME="jesd204_phy_gt_quad_base_0_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_bufg_gt_tx_0" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txusrclk" SIGIS="gt_usrclk" SIGNAME="jesd204_phy_bufg_gt_tx_0_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_bufg_gt_tx_0" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ch1_txheader" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_txsequence" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txsequence">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txsequence"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_gttxreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_gttxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_gttxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txcominit" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txcominit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txcominit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txcomsas" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txcomsas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txcomsas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txcomwake" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txcomwake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txcomwake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdapicodeovrden" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdapicodereset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txdetectrx" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdetectrx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txdetectrx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txlatclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txphdlytstclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_txdlyalignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txelecidle" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmldchaindone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmldchainreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txoneszeros" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txoneszeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txoneszeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpausedelayalign" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpausedelayalign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txpausedelayalign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphalignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphdlypd" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphdlyreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphsetinitreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txphshift180" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpicodeovrden" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txpicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpicodereset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txpicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpippmen" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpippmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txpippmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpisopd" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpisopd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txpisopd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txswing" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txswing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txswing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txsyncallin" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_tx10gstat" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_tx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_tx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txcomfinish" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txcomfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txcomfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdccdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdlyalignerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txdlyalignprog" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphaligndone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphalignerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphalignoutrsvd" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphalignoutrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txphalignoutrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphdlyresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphsetinitdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txphshift180done" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txsyncdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txdeemph" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdeemph">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txdeemph"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txresetmode" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_txmargin" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txmargin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txmargin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txpippmstepsize" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpippmstepsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txpippmstepsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_txmaincursor" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txmaincursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txmaincursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_txdataextendrsvd" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdataextendrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txdataextendrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch1_txusrclk" SIGIS="gt_usrclk" SIGNAME="jesd204_phy_bufg_gt_tx_0_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_bufg_gt_tx_0" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch2_txdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="ch2_txheader" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="ch2_txsequence" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_gttxreset" SIGIS="rst"/>
        <PORT DIR="I" NAME="ch2_txprogdivreset" SIGIS="rst"/>
        <PORT DIR="I" NAME="ch2_txuserrdy" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch2_txphalignresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txcominit" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txcomsas" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txcomwake" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txdapicodeovrden" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txdapicodereset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txdetectrx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txlatclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txphdlytstclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txdlyalignreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txelecidle" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txinhibit" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txmldchaindone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txmldchainreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txoneszeros" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txpausedelayalign" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txpcsresetmask" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txphalignreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txphdlypd" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txphdlyreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txphsetinitreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txphshift180" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txpicodeovrden" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txpicodereset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txpippmen" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txpisopd" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txpolarity" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txprbsforceerr" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txswing" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txsyncallin" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_tx10gstat" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_txcomfinish" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_txdccdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_txdlyalignerr" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_txdlyalignprog" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_txphaligndone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_txphalignerr" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_txphalignoutrsvd" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_txphdlyresetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_txphsetinitdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_txphshift180done" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_txsyncdone" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch2_txbufstatus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_txctrl0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_txctrl1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch2_txdeemph" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch2_txresetmode" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_txmstreset" SIGIS="rst"/>
        <PORT DIR="I" NAME="ch2_txmstdatapathreset" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch2_txmstresetdone" SIGIS="rst"/>
        <PORT DIR="I" LEFT="2" NAME="ch2_txmargin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch2_txdiffctrl" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch2_txpippmstepsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="ch2_txmaincursor" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ch2_txctrl2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_txprogdivresetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_txpmaresetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_txresetdone" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ch2_txdataextendrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch2_txusrclk" SIGIS="undef" SIGNAME="jesd204_phy_bufg_gt_tx_0_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_bufg_gt_tx_0" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch3_txdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="ch3_txheader" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="ch3_txsequence" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_gttxreset" SIGIS="rst"/>
        <PORT DIR="I" NAME="ch3_txprogdivreset" SIGIS="rst"/>
        <PORT DIR="I" NAME="ch3_txuserrdy" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch3_txphalignresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txcominit" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txcomsas" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txcomwake" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txdapicodeovrden" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txdapicodereset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txdetectrx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txlatclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txphdlytstclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txdlyalignreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txelecidle" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txinhibit" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txmldchaindone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txmldchainreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txoneszeros" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txpausedelayalign" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txpcsresetmask" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txphalignreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txphdlypd" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txphdlyreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txphsetinitreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txphshift180" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txpicodeovrden" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txpicodereset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txpippmen" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txpisopd" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txpolarity" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txprbsforceerr" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txswing" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txsyncallin" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_tx10gstat" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_txcomfinish" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_txdccdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_txdlyalignerr" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_txdlyalignprog" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_txphaligndone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_txphalignerr" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_txphalignoutrsvd" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_txphdlyresetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_txphsetinitdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_txphshift180done" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_txsyncdone" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch3_txbufstatus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_txctrl0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_txctrl1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch3_txdeemph" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch3_txresetmode" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_txmstreset" SIGIS="rst"/>
        <PORT DIR="I" NAME="ch3_txmstdatapathreset" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch3_txmstresetdone" SIGIS="rst"/>
        <PORT DIR="I" LEFT="2" NAME="ch3_txmargin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch3_txdiffctrl" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch3_txpippmstepsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="ch3_txmaincursor" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ch3_txctrl2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_txprogdivresetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_txpmaresetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_txresetdone" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ch3_txdataextendrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch3_txusrclk" SIGIS="undef" SIGNAME="jesd204_phy_bufg_gt_tx_0_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_bufg_gt_tx_0" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch0_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxgearboxslip" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxlatclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_gtrxreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxbyteisaligned" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxbyterealign" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrhold" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrovrden" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrphdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxchanbondseq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxchanisaligned" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxchanrealign" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcominitdet" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcommadet" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcomsasdet" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcomwakedet" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdapicodeovrden" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdapicodereset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdlyalignerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdlyalignprog" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxdlyalignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxelecidle" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxeqtraining" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxfinealigndone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxlpmen" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmldchaindone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmldchainreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmlfinealignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxoobreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxosintdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphaligndone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphalignerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphalignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphdlypd" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphdlyreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphdlyresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphsetinitdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphsetinitreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxphshift180" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxphshift180done" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbscntreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbslocked" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxslide" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxsliderdy" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxsyncallin" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxsyncdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxtermination" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxvalid" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrbmcdrreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrfreqos" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrincpctrl" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrstepdir" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrstepsq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cdrstepsx" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_eyescanreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_eyescantrigger" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_eyescandataerror" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cfokovrdrdy0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cfokovrdrdy0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_cfokovrdrdy0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_cfokovrdrdy1" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cfokovrdrdy1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_cfokovrdrdy1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxdataextendrsvd" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdataextendrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxdataextendrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxdccdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxosintstarted" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxosintstarted">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxosintstarted"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxosintstrobedone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxosintstrobedone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxosintstrobedone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxosintstrobestarted" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxosintstrobestarted">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxosintstrobestarted"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cfokovrdfinish" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cfokovrdfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_cfokovrdfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cfokovrdpulse" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cfokovrdpulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_cfokovrdpulse"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_cfokovrdstart" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_cfokovrdstart">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_cfokovrdstart"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxoutclk" SIGIS="gt_outclk" SIGNAME="jesd204_phy_gt_quad_base_0_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_bufg_gt_rx_0" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxusrclk" SIGIS="gt_usrclk" SIGNAME="jesd204_phy_bufg_gt_rx_0_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_bufg_gt_rx_0" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxdatavalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ch1_rxheader" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxheader">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxheader"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxgearboxslip" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxgearboxslip">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxgearboxslip"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxlatclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_gtrxreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_gtrxreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_gtrxreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxprogdivresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxprogdivresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rx10gstat" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rx10gstat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rx10gstat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxbyteisaligned" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxbyterealign" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxbyterealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrhold" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcdrhold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxcdrhold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrovrden" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcdrovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxcdrovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrphdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcdrphdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxcdrphdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcdrreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxcdrreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxchanbondseq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxchanbondseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxchanbondseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxchanisaligned" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxchanisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxchanisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxchanrealign" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxchanrealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxchanrealign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_rxchbondi" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxchbondi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxchbondi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_rxchbondo" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxchbondo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxchbondo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxclkcorcnt" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxclkcorcnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxclkcorcnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcominitdet" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcominitdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxcominitdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcommadet" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcommadet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxcommadet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcomsasdet" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxcomsasdet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcomwakedet" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxcomwakedet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxcomwakedet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdapicodeovrden" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdapicodeovrden">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxdapicodeovrden"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdapicodereset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdapicodereset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxdapicodereset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdlyalignerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdlyalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxdlyalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdlyalignprog" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdlyalignprog">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxdlyalignprog"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxdlyalignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdlyalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxdlyalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxelecidle" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxelecidle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxelecidle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxeqtraining" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxeqtraining">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxeqtraining"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxfinealigndone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxfinealigndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxfinealigndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxheadervalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxheadervalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxlpmen" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmldchaindone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxmldchaindone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxmldchaindone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmldchainreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxmldchainreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxmldchainreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmlfinealignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxmlfinealignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxmlfinealignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxoobreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxoobreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxoobreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxosintdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxosintdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxosintdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphaligndone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphaligndone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxphaligndone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphalignerr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphalignerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxphalignerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphalignreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphalignreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxphalignreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxphalignresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphalignresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxphalignresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphdlypd" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphdlypd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxphdlypd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphdlyreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphdlyreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxphdlyreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphdlyresetdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphdlyresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxphdlyresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphsetinitdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphsetinitdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxphsetinitdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphsetinitreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphsetinitreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxphsetinitreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxphshift180" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphshift180">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxphshift180"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxphshift180done" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxphshift180done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxphshift180done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbscntreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxprbscntreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxprbscntreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbslocked" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxprbslocked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxprbslocked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxresetmode" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxresetmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxresetmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxslide" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxslide">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxslide"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxsliderdy" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxsliderdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxsliderdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxstartofseq" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxstartofseq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxstartofseq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxstatus" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxsyncallin" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxsyncallin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxsyncallin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxsyncdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxsyncdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxsyncdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxtermination" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxtermination">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxtermination"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxvalid" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrbmcdrreq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cdrbmcdrreq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_cdrbmcdrreq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrfreqos" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cdrfreqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_cdrfreqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrincpctrl" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cdrincpctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_cdrincpctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrstepdir" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cdrstepdir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_cdrstepdir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrstepsq" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cdrstepsq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_cdrstepsq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cdrstepsx" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cdrstepsx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_cdrstepsx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_eyescanreset" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_eyescanreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_eyescanreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_eyescantrigger" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_eyescantrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_eyescantrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_eyescandataerror" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_eyescandataerror">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_eyescandataerror"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cfokovrdrdy0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cfokovrdrdy0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_cfokovrdrdy0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_cfokovrdrdy1" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cfokovrdrdy1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_cfokovrdrdy1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxdataextendrsvd" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdataextendrsvd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxdataextendrsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxdccdone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdccdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxdccdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxosintstarted" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxosintstarted">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxosintstarted"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxosintstrobedone" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxosintstrobedone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxosintstrobedone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxosintstrobestarted" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxosintstrobestarted">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxosintstrobestarted"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cfokovrdfinish" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cfokovrdfinish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_cfokovrdfinish"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cfokovrdpulse" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cfokovrdpulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_cfokovrdpulse"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_cfokovrdstart" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_cfokovrdstart">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_cfokovrdstart"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch1_rxusrclk" SIGIS="gt_usrclk" SIGNAME="jesd204_phy_bufg_gt_rx_0_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_bufg_gt_rx_0" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxdatavalid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="ch2_rxheader" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxgearboxslip" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxlatclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_gtrxreset" SIGIS="rst"/>
        <PORT DIR="I" NAME="ch2_rxprogdivreset" SIGIS="rst"/>
        <PORT DIR="I" NAME="ch2_rxuserrdy" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxprogdivresetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxpmaresetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxresetdone" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch2_rx10gstat" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxbyteisaligned" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxbyterealign" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxcdrhold" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxcdrlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxcdrovrden" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxcdrphdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxcdrreset" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxchanbondseq" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxchanisaligned" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxchanrealign" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch2_rxchbondi" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="ch2_rxchbondo" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxclkcorcnt" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxcominitdet" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxcommadet" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxcomsasdet" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxcomwakedet" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_rxctrl0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_rxctrl1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxctrl2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxctrl3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxdapicodeovrden" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxdapicodereset" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxdlyalignerr" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxdlyalignprog" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxdlyalignreq" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxelecidle" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxeqtraining" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxfinealigndone" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxheadervalid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxlpmen" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxmldchaindone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxmldchainreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxmlfinealignreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxoobreset" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxosintdone" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxphaligndone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxphalignerr" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxphalignreq" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxphalignresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxphdlypd" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxphdlyreset" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxphdlyresetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxphsetinitdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxphsetinitreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxphshift180" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxphshift180done" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxpolarity" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxprbscntreset" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxprbserr" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxprbslocked" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxresetmode" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxmstreset" SIGIS="rst"/>
        <PORT DIR="I" NAME="ch2_rxmstdatapathreset" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch2_rxmstresetdone" SIGIS="rst"/>
        <PORT DIR="I" NAME="ch2_rxslide" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxsliderdy" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxstartofseq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxstatus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxsyncallin" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxsyncdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_rxtermination" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrbmcdrreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_cfokovrdrdy0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_cfokovrdrdy1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxdataextendrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxdccdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxosintstarted" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxosintstrobedone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxosintstrobestarted" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cfokovrdfinish" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cfokovrdpulse" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_cfokovrdstart" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch2_rxusrclk" SIGIS="undef" SIGNAME="jesd204_phy_bufg_gt_rx_0_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_bufg_gt_rx_0" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxdatavalid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="ch3_rxheader" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxgearboxslip" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxlatclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_gtrxreset" SIGIS="rst"/>
        <PORT DIR="I" NAME="ch3_rxprogdivreset" SIGIS="rst"/>
        <PORT DIR="I" NAME="ch3_rxuserrdy" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxprogdivresetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxpmaresetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxresetdone" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch3_rx10gstat" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxbyteisaligned" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxbyterealign" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxcdrhold" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxcdrlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxcdrovrden" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxcdrphdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxcdrreset" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxchanbondseq" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxchanisaligned" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxchanrealign" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch3_rxchbondi" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="ch3_rxchbondo" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxclkcorcnt" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxcominitdet" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxcommadet" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxcomsasdet" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxcomwakedet" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_rxctrl0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_rxctrl1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxctrl2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxctrl3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxdapicodeovrden" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxdapicodereset" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxdlyalignerr" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxdlyalignprog" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxdlyalignreq" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxelecidle" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxeqtraining" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxfinealigndone" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxheadervalid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxlpmen" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxmldchaindone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxmldchainreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxmlfinealignreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxoobreset" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxosintdone" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxphaligndone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxphalignerr" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxphalignreq" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxphalignresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxphdlypd" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxphdlyreset" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxphdlyresetdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxphsetinitdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxphsetinitreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxphshift180" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxphshift180done" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxpolarity" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxprbscntreset" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxprbserr" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxprbslocked" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxresetmode" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxmstreset" SIGIS="rst"/>
        <PORT DIR="I" NAME="ch3_rxmstdatapathreset" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch3_rxmstresetdone" SIGIS="rst"/>
        <PORT DIR="I" NAME="ch3_rxslide" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxsliderdy" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxstartofseq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxstatus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxsyncallin" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxsyncdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_rxtermination" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrbmcdrreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrfreqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrincpctrl" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepdir" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepsq" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cdrstepsx" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_eyescanreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_eyescantrigger" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_eyescandataerror" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_cfokovrdrdy0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_cfokovrdrdy1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxdataextendrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxdccdone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxosintstarted" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxosintstrobedone" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxosintstrobestarted" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cfokovrdfinish" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cfokovrdpulse" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_cfokovrdstart" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch3_rxusrclk" SIGIS="undef" SIGNAME="jesd204_phy_bufg_gt_rx_0_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_bufg_gt_rx_0" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch0_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch0_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch0_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch0_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="19" NAME="ch0_tstin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pcsrsvdout" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_quad_base_0_ch0_pcsrsvdout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_slice_ch0" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch0_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_phyready" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch1_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch1_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch1_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch1_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="19" NAME="ch1_tstin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pcsrsvdout" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_quad_base_0_ch1_pcsrsvdout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_slice_ch1" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch1_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_phyready" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch2_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch2_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch2_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch2_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="19" NAME="ch2_tstin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch2_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_phyready" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch3_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch3_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch3_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch3_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="19" NAME="ch3_tstin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch3_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_phyready" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_northin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_southin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_northout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_southout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="txpinorthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxpinorthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="txpisouthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxpisouthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pipenorthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pipesouthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txpinorthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txpisouthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxpinorthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxpisouthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="pipenorthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="pipesouthout" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="GT_REFCLK0" SIGIS="clk" SIGNAME="External_Ports_ref_clk_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ref_clk_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="bgbypassb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgmonitorenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgpdb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgrcalovrdenb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="bgrcalovrd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceready" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="rcalenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigackout0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigin0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubenable" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubiolmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubmbrst" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="ubintr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubrxuart" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ctrlrsvdin0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="13" NAME="ctrlrsvdin1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="gpi" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_clktestsig" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="correcterr" SIGIS="undef"/>
        <PORT DIR="O" NAME="debugtracetvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="debugtracetdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_clktestsigint" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_clktestsigint" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigackin0" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubinterrupt" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubtxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="uncorrecterr" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ctrlrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="gpo" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk0_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk1_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="altclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllclkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllclkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllclkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllclkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllclkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllclkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllclkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllclkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_lcpllrsvd0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_lcpllrsvd1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_rpllrsvd0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_rpllrsvd1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_lcpllrsvd0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_lcpllrsvd1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_rpllrsvd0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_rpllrsvd1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="hsclk0_lcpllrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="hsclk1_lcpllrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="hsclk0_rpllrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="hsclk1_rpllrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="99999901" DIR="I" NAME="apb3clk" SIGIS="clk" SIGNAME="sys_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="apb3paddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3penable" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3presetn" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="apb3prdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3psel" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pslverr" SIGIS="undef"/>
        <PORT DIR="O" NAME="apb3pready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="apb3pwdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="apb3pwrite" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxn" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txn" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk0_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk0_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk0_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk0_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk0_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk0_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk0_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk0_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk0_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk0_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk0_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk0_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk0_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk0_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk0_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk0_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk0_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk0_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk0_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk0_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk0_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk0_rxrecclkout1"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLCLKRSVD0" PHYSICAL="hsclk0_lcpllclkrsvd0"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLCLKRSVD1" PHYSICAL="hsclk0_lcpllclkrsvd1"/>
            <PORTMAP LOGICAL="HSCLK_RPLLCLKRSVD0" PHYSICAL="hsclk0_rpllclkrsvd0"/>
            <PORTMAP LOGICAL="HSCLK_RPLLCLKRSVD1" PHYSICAL="hsclk0_rpllclkrsvd1"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRSVD0" PHYSICAL="hsclk0_lcpllrsvd0"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRSVD0" PHYSICAL="hsclk0_rpllrsvd0"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRSVD1" PHYSICAL="hsclk0_lcpllrsvd1"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRSVD1" PHYSICAL="hsclk0_rpllrsvd1"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRSVDOUT" PHYSICAL="hsclk0_lcpllrsvdout"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRSVDOUT" PHYSICAL="hsclk0_rpllrsvdout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk1_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk1_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk1_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk1_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk1_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk1_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk1_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk1_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk1_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk1_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk1_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk1_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk1_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk1_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk1_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk1_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk1_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk1_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk1_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk1_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk1_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk1_rxrecclkout1"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLCLKRSVD0" PHYSICAL="hsclk1_lcpllclkrsvd0"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLCLKRSVD1" PHYSICAL="hsclk1_lcpllclkrsvd1"/>
            <PORTMAP LOGICAL="HSCLK_RPLLCLKRSVD0" PHYSICAL="hsclk1_rpllclkrsvd0"/>
            <PORTMAP LOGICAL="HSCLK_RPLLCLKRSVD1" PHYSICAL="hsclk1_rpllclkrsvd1"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRSVD0" PHYSICAL="hsclk1_lcpllrsvd0"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRSVD0" PHYSICAL="hsclk1_rpllrsvd0"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRSVD1" PHYSICAL="hsclk1_lcpllrsvd1"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRSVD1" PHYSICAL="hsclk1_rpllrsvd1"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRSVDOUT" PHYSICAL="hsclk1_lcpllrsvdout"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRSVDOUT" PHYSICAL="hsclk1_rpllrsvdout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="gt_rxmargin_intf" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rxmargin_intf:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxmarginclk" PHYSICAL="rxmarginclk"/>
            <PORTMAP LOGICAL="rxmarginreqack" PHYSICAL="rxmarginreqack"/>
            <PORTMAP LOGICAL="rxmarginreqcmd" PHYSICAL="rxmarginreqcmd"/>
            <PORTMAP LOGICAL="rxmarginreqlanenum" PHYSICAL="rxmarginreqlanenum"/>
            <PORTMAP LOGICAL="rxmarginreqpayld" PHYSICAL="rxmarginreqpayld"/>
            <PORTMAP LOGICAL="rxmarginreqreq" PHYSICAL="rxmarginreqreq"/>
            <PORTMAP LOGICAL="rxmarginresack" PHYSICAL="rxmarginresack"/>
            <PORTMAP LOGICAL="rxmarginrescmd" PHYSICAL="rxmarginrescmd"/>
            <PORTMAP LOGICAL="rxmarginreslanenum" PHYSICAL="rxmarginreslanenum"/>
            <PORTMAP LOGICAL="rxmarginrespayld" PHYSICAL="rxmarginrespayld"/>
            <PORTMAP LOGICAL="rxmarginresreq" PHYSICAL="rxmarginresreq"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="jesd204_phy_gt_bridge_ip_0_GT_TX0" NAME="TX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="system_gt_bridge_ip_0_0"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_LINE_RATE 6.7584 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 102.4 TX_ACTUAL_REFCLK_FREQUENCY 102.4 TX_FRACN_ENABLED true TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_ASYNC TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 102.400 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY}"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch0_txheader"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch0_txsequence"/>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch0_gttxreset"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch0_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch0_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch0_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch0_txcomwake"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch0_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch0_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch0_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txlatclk" PHYSICAL="ch0_txlatclk"/>
            <PORTMAP LOGICAL="ch_txphdlytstclk" PHYSICAL="ch0_txphdlytstclk"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch0_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch0_txelecidle"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch0_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch0_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch0_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch0_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch0_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch0_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch0_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch0_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch0_txphshift180"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch0_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch0_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch0_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch0_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch0_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch0_txsyncallin"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch0_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch0_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch0_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch0_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch0_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch0_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch0_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch0_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch0_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch0_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch0_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch0_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch0_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch0_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch0_txctrl1"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch0_txdeemph"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch0_txresetmode"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch0_txmargin"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch0_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch0_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch0_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch0_txctrl2"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch0_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txdataextendrsvd" PHYSICAL="ch0_txdataextendrsvd"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="jesd204_phy_gt_bridge_ip_0_GT_TX1" NAME="TX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="system_gt_bridge_ip_0_0"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_LINE_RATE 6.7584 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 102.4 TX_ACTUAL_REFCLK_FREQUENCY 102.4 TX_FRACN_ENABLED true TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_ASYNC TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 102.400 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY}"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch1_txheader"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch1_txsequence"/>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch1_gttxreset"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch1_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch1_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch1_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch1_txcomwake"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch1_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch1_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch1_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txlatclk" PHYSICAL="ch1_txlatclk"/>
            <PORTMAP LOGICAL="ch_txphdlytstclk" PHYSICAL="ch1_txphdlytstclk"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch1_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch1_txelecidle"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch1_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch1_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch1_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch1_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch1_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch1_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch1_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch1_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch1_txphshift180"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch1_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch1_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch1_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch1_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch1_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch1_txsyncallin"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch1_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch1_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch1_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch1_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch1_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch1_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch1_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch1_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch1_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch1_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch1_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch1_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch1_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch1_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch1_txctrl1"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch1_txdeemph"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch1_txresetmode"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch1_txmargin"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch1_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch1_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch1_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch1_txctrl2"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch1_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txdataextendrsvd" PHYSICAL="ch1_txdataextendrsvd"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="TX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="undef"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="undef"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="GT_Settings"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch2_txheader"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch2_txsequence"/>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch2_gttxreset"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch2_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch2_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch2_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch2_txcomwake"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch2_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch2_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch2_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txlatclk" PHYSICAL="ch2_txlatclk"/>
            <PORTMAP LOGICAL="ch_txphdlytstclk" PHYSICAL="ch2_txphdlytstclk"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch2_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch2_txelecidle"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch2_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch2_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch2_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch2_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch2_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch2_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch2_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch2_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch2_txphshift180"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch2_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch2_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch2_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch2_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch2_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch2_txsyncallin"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch2_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch2_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch2_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch2_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch2_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch2_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch2_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch2_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch2_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch2_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch2_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch2_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch2_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch2_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch2_txctrl1"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch2_txdeemph"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch2_txresetmode"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch2_txmargin"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch2_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch2_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch2_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch2_txctrl2"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch2_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txdataextendrsvd" PHYSICAL="ch2_txdataextendrsvd"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="TX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="undef"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="undef"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="GT_Settings"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="ch3_txheader"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="ch3_txsequence"/>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="ch3_gttxreset"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="ch3_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="ch3_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="ch3_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="ch3_txcomwake"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="ch3_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="ch3_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="ch3_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txlatclk" PHYSICAL="ch3_txlatclk"/>
            <PORTMAP LOGICAL="ch_txphdlytstclk" PHYSICAL="ch3_txphdlytstclk"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="ch3_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="ch3_txelecidle"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="ch3_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="ch3_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="ch3_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="ch3_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="ch3_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="ch3_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="ch3_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="ch3_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="ch3_txphshift180"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="ch3_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="ch3_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="ch3_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="ch3_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="ch3_txswing"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="ch3_txsyncallin"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="ch3_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="ch3_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="ch3_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="ch3_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="ch3_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="ch3_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="ch3_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="ch3_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="ch3_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="ch3_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="ch3_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="ch3_txsyncdone"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="ch3_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch3_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch3_txctrl1"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="ch3_txdeemph"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="ch3_txresetmode"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="ch3_txmargin"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch3_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="ch3_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="ch3_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch3_txctrl2"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="ch3_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txdataextendrsvd" PHYSICAL="ch3_txdataextendrsvd"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="jesd204_phy_gt_bridge_ip_0_GT_RX0" NAME="RX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="system_gt_bridge_ip_0_0"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET GTY-JESD204_64B66B INTERNAL_PRESET JESD204_64B66B GT_TYPE GTY RX_LINE_RATE 6.7584 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 102.4 RX_ACTUAL_REFCLK_FREQUENCY 102.4 RX_FRACN_ENABLED true RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_ASYNC RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 102.400 INS_LOSS_NYQ 12 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch0_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch0_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch0_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch0_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch0_rxheader"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch0_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch0_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch0_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch0_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch0_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch0_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch0_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch0_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch0_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch0_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch0_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch0_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch0_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch0_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch0_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch0_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch0_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch0_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch0_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch0_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch0_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch0_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch0_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch0_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch0_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch0_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch0_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch0_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch0_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxlatclk" PHYSICAL="ch0_rxlatclk"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch0_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch0_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch0_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch0_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch0_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch0_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch0_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch0_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch0_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch0_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch0_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch0_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch0_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch0_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch0_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch0_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch0_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch0_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch0_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch0_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch0_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch0_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch0_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch0_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch0_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch0_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch0_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch0_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch0_rxvalid"/>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch0_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch0_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch0_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch0_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch0_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch0_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch0_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch0_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch0_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_cfokovrdrdy0" PHYSICAL="ch0_cfokovrdrdy0"/>
            <PORTMAP LOGICAL="ch_cfokovrdrdy1" PHYSICAL="ch0_cfokovrdrdy1"/>
            <PORTMAP LOGICAL="ch_rxdataextendrsvd" PHYSICAL="ch0_rxdataextendrsvd"/>
            <PORTMAP LOGICAL="ch_rxdccdone" PHYSICAL="ch0_rxdccdone"/>
            <PORTMAP LOGICAL="ch_rxosintstarted" PHYSICAL="ch0_rxosintstarted"/>
            <PORTMAP LOGICAL="ch_rxosintstrobedone" PHYSICAL="ch0_rxosintstrobedone"/>
            <PORTMAP LOGICAL="ch_rxosintstrobestarted" PHYSICAL="ch0_rxosintstrobestarted"/>
            <PORTMAP LOGICAL="ch_cfokovrdfinish" PHYSICAL="ch0_cfokovrdfinish"/>
            <PORTMAP LOGICAL="ch_cfokovrdpulse" PHYSICAL="ch0_cfokovrdpulse"/>
            <PORTMAP LOGICAL="ch_cfokovrdstart" PHYSICAL="ch0_cfokovrdstart"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="jesd204_phy_gt_bridge_ip_0_GT_RX1" NAME="RX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="system_gt_bridge_ip_0_0"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET GTY-JESD204_64B66B INTERNAL_PRESET JESD204_64B66B GT_TYPE GTY RX_LINE_RATE 6.7584 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 102.4 RX_ACTUAL_REFCLK_FREQUENCY 102.4 RX_FRACN_ENABLED true RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_ASYNC RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 102.400 INS_LOSS_NYQ 12 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch1_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch1_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch1_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch1_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch1_rxheader"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch1_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch1_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch1_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch1_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch1_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch1_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch1_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch1_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch1_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch1_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch1_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch1_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch1_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch1_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch1_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch1_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch1_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch1_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch1_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch1_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch1_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch1_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch1_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch1_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch1_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch1_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch1_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch1_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch1_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxlatclk" PHYSICAL="ch1_rxlatclk"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch1_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch1_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch1_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch1_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch1_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch1_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch1_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch1_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch1_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch1_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch1_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch1_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch1_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch1_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch1_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch1_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch1_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch1_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch1_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch1_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch1_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch1_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch1_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch1_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch1_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch1_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch1_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch1_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch1_rxvalid"/>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch1_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch1_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch1_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch1_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch1_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch1_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch1_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch1_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch1_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_cfokovrdrdy0" PHYSICAL="ch1_cfokovrdrdy0"/>
            <PORTMAP LOGICAL="ch_cfokovrdrdy1" PHYSICAL="ch1_cfokovrdrdy1"/>
            <PORTMAP LOGICAL="ch_rxdataextendrsvd" PHYSICAL="ch1_rxdataextendrsvd"/>
            <PORTMAP LOGICAL="ch_rxdccdone" PHYSICAL="ch1_rxdccdone"/>
            <PORTMAP LOGICAL="ch_rxosintstarted" PHYSICAL="ch1_rxosintstarted"/>
            <PORTMAP LOGICAL="ch_rxosintstrobedone" PHYSICAL="ch1_rxosintstrobedone"/>
            <PORTMAP LOGICAL="ch_rxosintstrobestarted" PHYSICAL="ch1_rxosintstrobestarted"/>
            <PORTMAP LOGICAL="ch_cfokovrdfinish" PHYSICAL="ch1_cfokovrdfinish"/>
            <PORTMAP LOGICAL="ch_cfokovrdpulse" PHYSICAL="ch1_cfokovrdpulse"/>
            <PORTMAP LOGICAL="ch_cfokovrdstart" PHYSICAL="ch1_cfokovrdstart"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="RX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="undef"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="undef"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="GT_Settings"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch2_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch2_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch2_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch2_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch2_rxheader"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch2_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch2_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch2_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch2_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch2_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch2_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch2_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch2_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch2_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch2_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch2_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch2_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch2_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch2_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch2_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch2_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch2_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch2_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch2_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch2_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch2_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch2_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch2_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch2_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch2_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch2_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch2_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch2_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch2_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxlatclk" PHYSICAL="ch2_rxlatclk"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch2_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch2_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch2_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch2_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch2_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch2_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch2_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch2_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch2_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch2_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch2_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch2_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch2_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch2_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch2_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch2_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch2_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch2_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch2_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch2_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch2_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch2_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch2_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch2_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch2_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch2_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch2_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch2_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch2_rxvalid"/>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch2_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch2_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch2_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch2_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch2_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch2_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch2_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch2_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch2_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_cfokovrdrdy0" PHYSICAL="ch2_cfokovrdrdy0"/>
            <PORTMAP LOGICAL="ch_cfokovrdrdy1" PHYSICAL="ch2_cfokovrdrdy1"/>
            <PORTMAP LOGICAL="ch_rxdataextendrsvd" PHYSICAL="ch2_rxdataextendrsvd"/>
            <PORTMAP LOGICAL="ch_rxdccdone" PHYSICAL="ch2_rxdccdone"/>
            <PORTMAP LOGICAL="ch_rxosintstarted" PHYSICAL="ch2_rxosintstarted"/>
            <PORTMAP LOGICAL="ch_rxosintstrobedone" PHYSICAL="ch2_rxosintstrobedone"/>
            <PORTMAP LOGICAL="ch_rxosintstrobestarted" PHYSICAL="ch2_rxosintstrobestarted"/>
            <PORTMAP LOGICAL="ch_cfokovrdfinish" PHYSICAL="ch2_cfokovrdfinish"/>
            <PORTMAP LOGICAL="ch_cfokovrdpulse" PHYSICAL="ch2_cfokovrdpulse"/>
            <PORTMAP LOGICAL="ch_cfokovrdstart" PHYSICAL="ch2_cfokovrdstart"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="RX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="undef"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="undef"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="DUPLEX"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="GT_Settings"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="ch3_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="ch3_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="ch3_gtrxreset"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="ch3_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="ch3_rxheader"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch3_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="ch3_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="ch3_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="ch3_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="ch3_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="ch3_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="ch3_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="ch3_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="ch3_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="ch3_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="ch3_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="ch3_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="ch3_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="ch3_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="ch3_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="ch3_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch3_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch3_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="ch3_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch3_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="ch3_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="ch3_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="ch3_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="ch3_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="ch3_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="ch3_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="ch3_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="ch3_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="ch3_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxlatclk" PHYSICAL="ch3_rxlatclk"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="ch3_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch3_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="ch3_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="ch3_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="ch3_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="ch3_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="ch3_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="ch3_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="ch3_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="ch3_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="ch3_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="ch3_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="ch3_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="ch3_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="ch3_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="ch3_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="ch3_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="ch3_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="ch3_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="ch3_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="ch3_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="ch3_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="ch3_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="ch3_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="ch3_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="ch3_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="ch3_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="ch3_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="ch3_rxvalid"/>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="ch3_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="ch3_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="ch3_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="ch3_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="ch3_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="ch3_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="ch3_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="ch3_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="ch3_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_cfokovrdrdy0" PHYSICAL="ch3_cfokovrdrdy0"/>
            <PORTMAP LOGICAL="ch_cfokovrdrdy1" PHYSICAL="ch3_cfokovrdrdy1"/>
            <PORTMAP LOGICAL="ch_rxdataextendrsvd" PHYSICAL="ch3_rxdataextendrsvd"/>
            <PORTMAP LOGICAL="ch_rxdccdone" PHYSICAL="ch3_rxdccdone"/>
            <PORTMAP LOGICAL="ch_rxosintstarted" PHYSICAL="ch3_rxosintstarted"/>
            <PORTMAP LOGICAL="ch_rxosintstrobedone" PHYSICAL="ch3_rxosintstrobedone"/>
            <PORTMAP LOGICAL="ch_rxosintstrobestarted" PHYSICAL="ch3_rxosintstrobestarted"/>
            <PORTMAP LOGICAL="ch_cfokovrdfinish" PHYSICAL="ch3_cfokovrdfinish"/>
            <PORTMAP LOGICAL="ch_cfokovrdpulse" PHYSICAL="ch3_cfokovrdpulse"/>
            <PORTMAP LOGICAL="ch_cfokovrdstart" PHYSICAL="ch3_cfokovrdstart"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT0_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch0_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch0_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch0_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch0_bufgtrstmask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch0_bufgtdiv"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch0_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch0_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch0_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch0_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch0_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch0_loopback"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch0_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch0_gtrsvd"/>
            <PORTMAP LOGICAL="ch_tstin" PHYSICAL="ch0_tstin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch0_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch0_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch0_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch0_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch0_resetexception"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch0_dmonitorout"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch0_phyready"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch0_hsdppcsreset"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT1_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch1_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch1_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch1_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch1_bufgtrstmask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch1_bufgtdiv"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch1_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch1_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch1_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch1_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch1_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch1_loopback"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch1_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch1_gtrsvd"/>
            <PORTMAP LOGICAL="ch_tstin" PHYSICAL="ch1_tstin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch1_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch1_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch1_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch1_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch1_resetexception"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch1_dmonitorout"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch1_phyready"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch1_hsdppcsreset"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT2_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch2_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch2_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch2_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch2_bufgtrstmask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch2_bufgtdiv"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH2_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch2_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch2_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch2_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch2_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch2_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch2_loopback"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch2_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch2_gtrsvd"/>
            <PORTMAP LOGICAL="ch_tstin" PHYSICAL="ch2_tstin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch2_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch2_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch2_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch2_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch2_resetexception"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch2_dmonitorout"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch2_phyready"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch2_hsdppcsreset"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT3_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch3_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch3_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch3_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch3_bufgtrstmask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch3_bufgtdiv"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH3_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch3_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch3_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch3_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch3_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch3_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch3_loopback"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch3_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch3_gtrsvd"/>
            <PORTMAP LOGICAL="ch_tstin" PHYSICAL="ch3_tstin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch3_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch3_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch3_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch3_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch3_resetexception"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch3_dmonitorout"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch3_phyready"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch3_hsdppcsreset"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHIN_SOUTHOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northin"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southout"/>
            <PORTMAP LOGICAL="TXPINORTHIN" PHYSICAL="txpinorthin"/>
            <PORTMAP LOGICAL="RXPINORTHIN" PHYSICAL="rxpinorthin"/>
            <PORTMAP LOGICAL="TXPISOUTHOUT" PHYSICAL="txpisouthout"/>
            <PORTMAP LOGICAL="RXPISOUTHOUT" PHYSICAL="rxpisouthout"/>
            <PORTMAP LOGICAL="PIPENORTHIN" PHYSICAL="pipenorthin"/>
            <PORTMAP LOGICAL="PIPESOUTHOUT" PHYSICAL="pipesouthout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHOUT_SOUTHIN" TYPE="TARGET" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northout"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southin"/>
            <PORTMAP LOGICAL="txpinorthin" PHYSICAL="txpinorthout"/>
            <PORTMAP LOGICAL="RXPINORTHIN" PHYSICAL="rxpinorthout"/>
            <PORTMAP LOGICAL="TXPISOUTHOUT" PHYSICAL="txpisouthin"/>
            <PORTMAP LOGICAL="RXPISOUTHOUT" PHYSICAL="rxpisouthin"/>
            <PORTMAP LOGICAL="PIPENORTHIN" PHYSICAL="pipenorthout"/>
            <PORTMAP LOGICAL="PIPESOUTHOUT" PHYSICAL="pipesouthin"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="bgbypassb" PHYSICAL="bgbypassb"/>
            <PORTMAP LOGICAL="bgmonitorenb" PHYSICAL="bgmonitorenb"/>
            <PORTMAP LOGICAL="bgpdb" PHYSICAL="bgpdb"/>
            <PORTMAP LOGICAL="bgrcalovrdenb" PHYSICAL="bgrcalovrdenb"/>
            <PORTMAP LOGICAL="bgrcalovrd" PHYSICAL="bgrcalovrd"/>
            <PORTMAP LOGICAL="debugtraceready" PHYSICAL="debugtraceready"/>
            <PORTMAP LOGICAL="debugtraceclk" PHYSICAL="debugtraceclk"/>
            <PORTMAP LOGICAL="rcalenb" PHYSICAL="rcalenb"/>
            <PORTMAP LOGICAL="trigackout0" PHYSICAL="trigackout0"/>
            <PORTMAP LOGICAL="trigin0" PHYSICAL="trigin0"/>
            <PORTMAP LOGICAL="ubenable" PHYSICAL="ubenable"/>
            <PORTMAP LOGICAL="ubiolmbrst" PHYSICAL="ubiolmbrst"/>
            <PORTMAP LOGICAL="ubmbrst" PHYSICAL="ubmbrst"/>
            <PORTMAP LOGICAL="ubintr" PHYSICAL="ubintr"/>
            <PORTMAP LOGICAL="ubrxuart" PHYSICAL="ubrxuart"/>
            <PORTMAP LOGICAL="ctrlrsvdin0" PHYSICAL="ctrlrsvdin0"/>
            <PORTMAP LOGICAL="ctrlrsvdin1" PHYSICAL="ctrlrsvdin1"/>
            <PORTMAP LOGICAL="gpi" PHYSICAL="gpi"/>
            <PORTMAP LOGICAL="correcterr" PHYSICAL="correcterr"/>
            <PORTMAP LOGICAL="debugtracetvalid" PHYSICAL="debugtracetvalid"/>
            <PORTMAP LOGICAL="debugtracedata" PHYSICAL="debugtracetdata"/>
            <PORTMAP LOGICAL="refclk0_gtrefclkpdint" PHYSICAL="refclk0_gtrefclkpdint"/>
            <PORTMAP LOGICAL="refclk0_clktestsigint" PHYSICAL="refclk0_clktestsigint"/>
            <PORTMAP LOGICAL="refclk1_gtrefclkpdint" PHYSICAL="refclk1_gtrefclkpdint"/>
            <PORTMAP LOGICAL="refclk1_clktestsigint" PHYSICAL="refclk1_clktestsigint"/>
            <PORTMAP LOGICAL="refclk0_clktestsig" PHYSICAL="refclk0_clktestsig"/>
            <PORTMAP LOGICAL="refclk1_clktestsig" PHYSICAL="refclk1_clktestsig"/>
            <PORTMAP LOGICAL="trigackin0" PHYSICAL="trigackin0"/>
            <PORTMAP LOGICAL="trigout0" PHYSICAL="trigout0"/>
            <PORTMAP LOGICAL="ubinterrupt" PHYSICAL="ubinterrupt"/>
            <PORTMAP LOGICAL="ubtxuart" PHYSICAL="ubtxuart"/>
            <PORTMAP LOGICAL="uncorrecterr" PHYSICAL="uncorrecterr"/>
            <PORTMAP LOGICAL="ctrlrsvdout" PHYSICAL="ctrlrsvdout"/>
            <PORTMAP LOGICAL="gpo" PHYSICAL="gpo"/>
            <PORTMAP LOGICAL="hsclk0_rxrecclksel" PHYSICAL="hsclk0_rxrecclksel"/>
            <PORTMAP LOGICAL="hsclk1_rxrecclksel" PHYSICAL="hsclk1_rxrecclksel"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="APB3_INTF" TYPE="SLAVE" VLNV="xilinx.com:interface:apb:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PADDR" PHYSICAL="apb3paddr"/>
            <PORTMAP LOGICAL="PENABLE" PHYSICAL="apb3penable"/>
            <PORTMAP LOGICAL="PRDATA" PHYSICAL="apb3prdata"/>
            <PORTMAP LOGICAL="PREADY" PHYSICAL="apb3pready"/>
            <PORTMAP LOGICAL="PSEL" PHYSICAL="apb3psel"/>
            <PORTMAP LOGICAL="PSLVERR" PHYSICAL="apb3pslverr"/>
            <PORTMAP LOGICAL="PWDATA" PHYSICAL="apb3pwdata"/>
            <PORTMAP LOGICAL="PWRITE" PHYSICAL="apb3pwrite"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_Serial" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="GRX_N" PHYSICAL="rxn"/>
            <PORTMAP LOGICAL="GRX_P" PHYSICAL="rxp"/>
            <PORTMAP LOGICAL="GTX_N" PHYSICAL="txn"/>
            <PORTMAP LOGICAL="GTX_P" PHYSICAL="txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/jesd204_phy/rx_adapt_0" HWVERSION="1.0" INSTANCE="jesd204_phy_rx_adapt_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jesd204_versal_gt_adapter_rx" VLNV="analog.com:user:jesd204_versal_gt_adapter_rx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_adapt_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="127" NAME="rxdata" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxdata_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxdata_ext"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="rxheader" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxheader_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxheader_ext"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rxgearboxslip" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxgearboxslip_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxgearboxslip_ext"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_rxheadervalid_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_rxheadervalid_ext"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="rx_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="rx_header" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_phy_header">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="phy_header"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_block_sync" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_phy_block_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="phy_block_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="usr_clk" SIGIS="undef" SIGNAME="jesd204_phy_bufg_gt_rx_0_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_bufg_gt_rx_0" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="jesd204_phy_rx_adapt_0_RX" NAME="RX" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="rx_data"/>
            <PORTMAP LOGICAL="rxheader" PHYSICAL="rx_header"/>
            <PORTMAP LOGICAL="rxblock_sync" PHYSICAL="rx_block_sync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="jesd204_phy_rx_adapt_0_RX_GT_IP_Interface" NAME="RX_GT_IP_Interface" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="undef"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="undef"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="undef"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="undef"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="rxdata"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="rxgearboxslip"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/jesd204_phy/rx_adapt_1" HWVERSION="1.0" INSTANCE="jesd204_phy_rx_adapt_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jesd204_versal_gt_adapter_rx" VLNV="analog.com:user:jesd204_versal_gt_adapter_rx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_adapt_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="127" NAME="rxdata" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxdata_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxdata_ext"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="rxheader" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxheader_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxheader_ext"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rxgearboxslip" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxgearboxslip_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxgearboxslip_ext"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="rxheadervalid" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_rxheadervalid_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_rxheadervalid_ext"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="rx_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rx_header" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rx_block_sync" SIGIS="undef"/>
        <PORT DIR="I" NAME="usr_clk" SIGIS="undef" SIGNAME="jesd204_phy_bufg_gt_rx_0_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_bufg_gt_rx_0" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="RX" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="rx_data"/>
            <PORTMAP LOGICAL="rxheader" PHYSICAL="rx_header"/>
            <PORTMAP LOGICAL="rxblock_sync" PHYSICAL="rx_block_sync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="jesd204_phy_rx_adapt_1_RX_GT_IP_Interface" NAME="RX_GT_IP_Interface" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="undef"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="undef"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="undef"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="undef"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="rxdata"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="rxgearboxslip"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/jesd204_phy/slice_ch0" HWVERSION="1.0" INSTANCE="jesd204_phy_slice_ch0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_slice_ch0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_quad_base_0_ch0_pcsrsvdout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_pcsrsvdout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_slice_ch0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_xlconcat_ch" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/jesd204_phy/slice_ch1" HWVERSION="1.0" INSTANCE="jesd204_phy_slice_ch1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_slice_ch1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_quad_base_0_ch1_pcsrsvdout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_pcsrsvdout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_slice_ch1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_xlconcat_ch" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/jesd204_phy/tx_adapt_0" HWVERSION="1.0" INSTANCE="jesd204_phy_tx_adapt_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jesd204_versal_gt_adapter_tx" VLNV="analog.com:user:jesd204_versal_gt_adapter_tx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_tx_adapt_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="127" NAME="txdata" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txdata_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txdata_ext"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="txheader" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch0_txheader_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch0_txheader_ext"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="tx_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="tx_header" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_phy_header">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="phy_header"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="usr_clk" SIGIS="undef" SIGNAME="jesd204_phy_bufg_gt_tx_0_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_bufg_gt_tx_0" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="jesd204_phy_tx_adapt_0_TX_GT_IP_Interface" NAME="TX_GT_IP_Interface" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="undef"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="undef"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="undef"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="undef"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="txdata"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="txheader"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_tx_jesd_tx_tx_phy0" NAME="TX" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txdata" PHYSICAL="tx_data"/>
            <PORTMAP LOGICAL="txheader" PHYSICAL="tx_header"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/jesd204_phy/tx_adapt_1" HWVERSION="1.0" INSTANCE="jesd204_phy_tx_adapt_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jesd204_versal_gt_adapter_tx" VLNV="analog.com:user:jesd204_versal_gt_adapter_tx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_tx_adapt_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="127" NAME="txdata" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txdata_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txdata_ext"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="txheader" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_bridge_ip_0_ch1_txheader_ext">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch1_txheader_ext"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="tx_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="tx_header" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_phy_header">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="phy_header"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="usr_clk" SIGIS="undef" SIGNAME="jesd204_phy_bufg_gt_tx_0_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_bufg_gt_tx_0" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="jesd204_phy_tx_adapt_1_TX_GT_IP_Interface" NAME="TX_GT_IP_Interface" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="PARENT_ID" VALUE="undef"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="undef"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="undef"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="undef"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="txdata"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="txheader"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_tx_jesd_tx_tx_phy1" NAME="TX" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txdata" PHYSICAL="tx_data"/>
            <PORTMAP LOGICAL="txheader" PHYSICAL="tx_header"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/jesd204_phy/util_reduced_logic_0" HWVERSION="2.0" INSTANCE="jesd204_phy_util_reduced_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_reduced_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="jesd204_phy_util_reduced_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/jesd204_phy/util_reduced_logic_cplllock" HWVERSION="2.0" INSTANCE="jesd204_phy_util_reduced_logic_cplllock" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_reduced_logic_cplllock_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_xlconcat_cplllock_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_xlconcat_cplllock" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="jesd204_phy_util_reduced_logic_cplllock_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="gt_lcpll_lock"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/jesd204_phy/util_reduced_logic_iloresetdone" HWVERSION="2.0" INSTANCE="jesd204_phy_util_reduced_logic_iloresetdone" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_reduced_logic_iloresetdone_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_xlconcat_iloresetdone_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_xlconcat_iloresetdone" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="jesd204_phy_util_reduced_logic_iloresetdone_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ilo_resetdone"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/jesd204_phy/xlconcat_0" HWVERSION="2.1" INSTANCE="jesd204_phy_xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_quad_base_0_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_util_reduced_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/jesd204_phy/xlconcat_ch" HWVERSION="2.1" INSTANCE="jesd204_phy_xlconcat_ch" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="2"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_xlconcat_ch_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_slice_ch0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_slice_ch0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_slice_ch1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_slice_ch1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_xlconcat_ch_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="ch_phystatus_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/jesd204_phy/xlconcat_cplllock" HWVERSION="2.1" INSTANCE="jesd204_phy_xlconcat_cplllock" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="2"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_xlconcat_cplllock_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_quad_base_0_hsclk0_lcplllock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="hsclk0_lcplllock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_quad_base_0_hsclk1_lcplllock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="hsclk1_lcplllock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_xlconcat_cplllock_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_util_reduced_logic_cplllock" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/jesd204_phy/xlconcat_iloresetdone" HWVERSION="2.1" INSTANCE="jesd204_phy_xlconcat_iloresetdone" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="2"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_xlconcat_iloresetdone_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_quad_base_0_ch0_iloresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch0_iloresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_gt_quad_base_0_ch1_iloresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="ch1_iloresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="jesd204_phy_xlconcat_iloresetdone_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jesd204_phy_util_reduced_logic_iloresetdone" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/manual_sync_or" HWVERSION="2.0" INSTANCE="manual_sync_or" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_manual_sync_or_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_sync_manual_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_sync_manual_req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_dac_sync_manual_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="dac_sync_manual_req_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="manual_sync_or_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_sync_manual_req_in"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="dac_sync_manual_req_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/mxfe_rx_data_offload/i_data_offload" HWVERSION="1.0" INSTANCE="mxfe_rx_data_offload_i_data_offload" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_offload" VLNV="analog.com:user:data_offload:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="MEM_SIZE_LOG2" VALUE="19"/>
        <PARAMETER NAME="TX_OR_RXN_PATH" VALUE="0"/>
        <PARAMETER NAME="SRC_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="DST_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="DST_CYCLIC_EN" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="AUTO_BRINGUP" VALUE="1"/>
        <PARAMETER NAME="SYNC_EXT_ADD_INTERNAL_CDC" VALUE="true"/>
        <PARAMETER NAME="HAS_BYPASS" VALUE="true"/>
        <PARAMETER NAME="Component_Name" VALUE="system_i_data_offload_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xBC450000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xBC45FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999901" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_rx_device_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_device_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="rx_device_clk_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_device_clk_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_valid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="s_axis_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_last" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="333333008" DIR="I" NAME="m_axis_aclk" SIGIS="clk" SIGNAME="sys_cips_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_350m_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_350m_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_ready" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_s_axis_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_valid" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_s_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axis_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_s_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axis_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_last" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_s_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axis_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_s_axis_keep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axis_keep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="init_req" SIGIS="undef" SIGNAME="axi_mxfe_rx_dma_s_axis_xfer_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axis_xfer_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_ext" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_storage_axis_ready" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_m_storage_axis_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="s_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_storage_axis_valid" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_m_storage_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="s_axis_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_storage_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_m_storage_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="s_axis_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_storage_axis_last" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_m_storage_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="s_axis_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_storage_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_m_storage_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="s_axis_keep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_storage_axis_ready" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_s_storage_axis_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="m_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_storage_axis_valid" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_s_storage_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="m_axis_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_storage_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_s_storage_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="m_axis_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_storage_axis_last" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_s_storage_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="m_axis_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_storage_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_s_storage_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="m_axis_keep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_request_enable" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_wr_request_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="wr_request_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_request_valid" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_wr_request_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="wr_request_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_request_ready" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_wr_request_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="wr_request_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="18" NAME="wr_request_length" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_wr_request_length">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="wr_request_length"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="18" NAME="wr_response_measured_length" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_wr_response_measured_length">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="wr_response_measured_length"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_response_eot" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_wr_response_eot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="wr_response_eot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_overflow" SIGIS="undef"/>
        <PORT DIR="O" NAME="rd_request_enable" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_rd_request_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="rd_request_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rd_request_valid" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_rd_request_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="rd_request_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_request_ready" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_rd_request_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="rd_request_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="18" NAME="rd_request_length" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_rd_request_length">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="rd_request_length"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_response_eot" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_rd_response_eot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="rd_response_eot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_underflow" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M05_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mxfe_rx_data_offload_i_data_offload_m_axis" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="333333008"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_last"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="s_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_last"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mxfe_rx_data_offload_i_data_offload_wr_ctrl" NAME="wr_ctrl" TYPE="INITIATOR" VLNV="analog.com:interface:if_do_ctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="request_enable" PHYSICAL="wr_request_enable"/>
            <PORTMAP LOGICAL="request_valid" PHYSICAL="wr_request_valid"/>
            <PORTMAP LOGICAL="request_ready" PHYSICAL="wr_request_ready"/>
            <PORTMAP LOGICAL="request_length" PHYSICAL="wr_request_length"/>
            <PORTMAP LOGICAL="response_measured_length" PHYSICAL="wr_response_measured_length"/>
            <PORTMAP LOGICAL="response_eot" PHYSICAL="wr_response_eot"/>
            <PORTMAP LOGICAL="status_overflow" PHYSICAL="wr_overflow"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mxfe_rx_data_offload_i_data_offload_rd_ctrl" NAME="rd_ctrl" TYPE="INITIATOR" VLNV="analog.com:interface:if_do_ctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="request_enable" PHYSICAL="rd_request_enable"/>
            <PORTMAP LOGICAL="request_valid" PHYSICAL="rd_request_valid"/>
            <PORTMAP LOGICAL="request_ready" PHYSICAL="rd_request_ready"/>
            <PORTMAP LOGICAL="request_length" PHYSICAL="rd_request_length"/>
            <PORTMAP LOGICAL="response_eot" PHYSICAL="rd_response_eot"/>
            <PORTMAP LOGICAL="status_underflow" PHYSICAL="rd_underflow"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mxfe_rx_data_offload_storage_unit_m_axis" NAME="s_storage_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="333333008"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_storage_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_storage_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_storage_axis_data"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_storage_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_storage_axis_last"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mxfe_rx_data_offload_i_data_offload_m_storage_axis" NAME="m_storage_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_storage_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_storage_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_storage_axis_data"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_storage_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_storage_axis_last"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mxfe_rx_data_offload/storage_unit" HWVERSION="1.0" INSTANCE="mxfe_rx_data_offload_storage_unit" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_do_ram" VLNV="analog.com:user:util_do_ram:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SRC_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="DST_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="LENGTH_WIDTH" VALUE="19"/>
        <PARAMETER NAME="Component_Name" VALUE="system_storage_unit_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="wr_request_enable" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_wr_request_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="wr_request_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_request_valid" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_wr_request_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="wr_request_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_request_ready" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_wr_request_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="wr_request_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="18" NAME="wr_request_length" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_wr_request_length">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="wr_request_length"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="18" NAME="wr_response_measured_length" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_wr_response_measured_length">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="wr_response_measured_length"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_response_eot" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_wr_response_eot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="wr_response_eot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_request_enable" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_rd_request_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="rd_request_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_request_valid" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_rd_request_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="rd_request_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rd_request_ready" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_rd_request_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="rd_request_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="18" NAME="rd_request_length" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_rd_request_length">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="rd_request_length"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rd_response_eot" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_rd_response_eot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="rd_response_eot"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_rx_device_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_device_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="rx_device_clk_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_device_clk_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_ready" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_m_storage_axis_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="m_storage_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_valid" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_m_storage_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="m_storage_axis_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_m_storage_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="m_storage_axis_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_strb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="s_axis_keep" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_m_storage_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="m_storage_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_user" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_last" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_m_storage_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="m_storage_axis_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="333333008" DIR="I" NAME="m_axis_aclk" SIGIS="clk" SIGNAME="sys_cips_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_350m_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_350m_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_ready" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_s_storage_axis_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_storage_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_valid" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_s_storage_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_storage_axis_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_s_storage_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_storage_axis_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_strb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="m_axis_keep" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_s_storage_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_storage_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_user" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_last" SIGIS="undef" SIGNAME="mxfe_rx_data_offload_i_data_offload_s_storage_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_storage_axis_last"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mxfe_rx_data_offload_i_data_offload_m_storage_axis" NAME="s_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_strb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_keep"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_user"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_last"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mxfe_rx_data_offload_storage_unit_m_axis" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="333333008"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_strb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_keep"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_user"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_last"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mxfe_rx_data_offload_i_data_offload_wr_ctrl" NAME="wr_ctrl" TYPE="TARGET" VLNV="analog.com:interface:if_do_ctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="request_enable" PHYSICAL="wr_request_enable"/>
            <PORTMAP LOGICAL="request_valid" PHYSICAL="wr_request_valid"/>
            <PORTMAP LOGICAL="request_ready" PHYSICAL="wr_request_ready"/>
            <PORTMAP LOGICAL="request_length" PHYSICAL="wr_request_length"/>
            <PORTMAP LOGICAL="response_measured_length" PHYSICAL="wr_response_measured_length"/>
            <PORTMAP LOGICAL="response_eot" PHYSICAL="wr_response_eot"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mxfe_rx_data_offload_i_data_offload_rd_ctrl" NAME="rd_ctrl" TYPE="TARGET" VLNV="analog.com:interface:if_do_ctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="request_enable" PHYSICAL="rd_request_enable"/>
            <PORTMAP LOGICAL="request_valid" PHYSICAL="rd_request_valid"/>
            <PORTMAP LOGICAL="request_ready" PHYSICAL="rd_request_ready"/>
            <PORTMAP LOGICAL="request_length" PHYSICAL="rd_request_length"/>
            <PORTMAP LOGICAL="response_eot" PHYSICAL="rd_response_eot"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/mxfe_tx_data_offload/i_data_offload" HWVERSION="1.0" INSTANCE="mxfe_tx_data_offload_i_data_offload" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_offload" VLNV="analog.com:user:data_offload:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="MEM_SIZE_LOG2" VALUE="19"/>
        <PARAMETER NAME="TX_OR_RXN_PATH" VALUE="1"/>
        <PARAMETER NAME="SRC_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="DST_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="DST_CYCLIC_EN" VALUE="1"/>
        <PARAMETER NAME="AUTO_BRINGUP" VALUE="1"/>
        <PARAMETER NAME="SYNC_EXT_ADD_INTERNAL_CDC" VALUE="true"/>
        <PARAMETER NAME="HAS_BYPASS" VALUE="true"/>
        <PARAMETER NAME="Component_Name" VALUE="system_i_data_offload_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xBC440000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xBC44FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999901" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M09_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="333333008" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="sys_cips_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_350m_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_350m_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_ready" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_axis_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_valid" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_axis_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_axis_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_last" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_axis_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_axis_keep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_axis_keep"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_tx_device_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_device_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="tx_device_clk_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_device_clk_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_ready" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_m_axis_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="s_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_valid" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_m_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="s_axis_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_m_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="s_axis_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_last" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="init_req" SIGIS="undef" SIGNAME="axi_mxfe_tx_dma_m_axis_xfer_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_axis_xfer_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_ext" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_storage_axis_ready" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_m_storage_axis_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="s_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_storage_axis_valid" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_m_storage_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="s_axis_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_storage_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_m_storage_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="s_axis_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_storage_axis_last" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_m_storage_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="s_axis_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_storage_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_m_storage_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="s_axis_keep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_storage_axis_ready" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_s_storage_axis_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="m_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_storage_axis_valid" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_s_storage_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="m_axis_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_storage_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_s_storage_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="m_axis_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_storage_axis_last" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_s_storage_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="m_axis_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_storage_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_s_storage_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="m_axis_keep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_request_enable" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_wr_request_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="wr_request_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_request_valid" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_wr_request_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="wr_request_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_request_ready" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_wr_request_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="wr_request_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="18" NAME="wr_request_length" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_wr_request_length">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="wr_request_length"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="18" NAME="wr_response_measured_length" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_wr_response_measured_length">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="wr_response_measured_length"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_response_eot" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_wr_response_eot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="wr_response_eot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_overflow" SIGIS="undef"/>
        <PORT DIR="O" NAME="rd_request_enable" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_rd_request_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="rd_request_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rd_request_valid" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_rd_request_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="rd_request_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_request_ready" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_rd_request_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="rd_request_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="18" NAME="rd_request_length" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_rd_request_length">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="rd_request_length"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_response_eot" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_rd_response_eot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="rd_response_eot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_underflow" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M09_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mxfe_tx_data_offload_i_data_offload_m_axis" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_last"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mxfe_tx_dma_m_axis" NAME="s_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="333333008"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_last"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mxfe_tx_data_offload_i_data_offload_wr_ctrl" NAME="wr_ctrl" TYPE="INITIATOR" VLNV="analog.com:interface:if_do_ctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="request_enable" PHYSICAL="wr_request_enable"/>
            <PORTMAP LOGICAL="request_valid" PHYSICAL="wr_request_valid"/>
            <PORTMAP LOGICAL="request_ready" PHYSICAL="wr_request_ready"/>
            <PORTMAP LOGICAL="request_length" PHYSICAL="wr_request_length"/>
            <PORTMAP LOGICAL="response_measured_length" PHYSICAL="wr_response_measured_length"/>
            <PORTMAP LOGICAL="response_eot" PHYSICAL="wr_response_eot"/>
            <PORTMAP LOGICAL="status_overflow" PHYSICAL="wr_overflow"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mxfe_tx_data_offload_i_data_offload_rd_ctrl" NAME="rd_ctrl" TYPE="INITIATOR" VLNV="analog.com:interface:if_do_ctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="request_enable" PHYSICAL="rd_request_enable"/>
            <PORTMAP LOGICAL="request_valid" PHYSICAL="rd_request_valid"/>
            <PORTMAP LOGICAL="request_ready" PHYSICAL="rd_request_ready"/>
            <PORTMAP LOGICAL="request_length" PHYSICAL="rd_request_length"/>
            <PORTMAP LOGICAL="response_eot" PHYSICAL="rd_response_eot"/>
            <PORTMAP LOGICAL="status_underflow" PHYSICAL="rd_underflow"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mxfe_tx_data_offload_storage_unit_m_axis" NAME="s_storage_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_storage_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_storage_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_storage_axis_data"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_storage_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_storage_axis_last"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mxfe_tx_data_offload_i_data_offload_m_storage_axis" NAME="m_storage_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="333333008"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_storage_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_storage_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_storage_axis_data"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_storage_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_storage_axis_last"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mxfe_tx_data_offload/storage_unit" HWVERSION="1.0" INSTANCE="mxfe_tx_data_offload_storage_unit" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_do_ram" VLNV="analog.com:user:util_do_ram:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SRC_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="DST_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="LENGTH_WIDTH" VALUE="19"/>
        <PARAMETER NAME="Component_Name" VALUE="system_storage_unit_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="wr_request_enable" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_wr_request_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="wr_request_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_request_valid" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_wr_request_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="wr_request_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_request_ready" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_wr_request_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="wr_request_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="18" NAME="wr_request_length" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_wr_request_length">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="wr_request_length"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="18" NAME="wr_response_measured_length" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_wr_response_measured_length">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="wr_response_measured_length"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_response_eot" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_wr_response_eot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="wr_response_eot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_request_enable" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_rd_request_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="rd_request_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_request_valid" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_rd_request_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="rd_request_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rd_request_ready" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_rd_request_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="rd_request_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="18" NAME="rd_request_length" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_rd_request_length">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="rd_request_length"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rd_response_eot" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_rd_response_eot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="rd_response_eot"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="333333008" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="sys_cips_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_350m_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_350m_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_ready" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_m_storage_axis_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="m_storage_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_valid" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_m_storage_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="m_storage_axis_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_m_storage_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="m_storage_axis_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_strb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="s_axis_keep" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_m_storage_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="m_storage_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_user" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_last" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_m_storage_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="m_storage_axis_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_tx_device_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_device_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="tx_device_clk_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_device_clk_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_ready" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_s_storage_axis_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_storage_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_valid" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_s_storage_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_storage_axis_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_s_storage_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_storage_axis_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_strb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="m_axis_keep" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_s_storage_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_storage_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_user" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_last" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_s_storage_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_storage_axis_last"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mxfe_tx_data_offload_i_data_offload_m_storage_axis" NAME="s_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="333333008"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_strb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_keep"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_user"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_last"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mxfe_tx_data_offload_storage_unit_m_axis" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_strb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_keep"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_user"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_last"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mxfe_tx_data_offload_i_data_offload_wr_ctrl" NAME="wr_ctrl" TYPE="TARGET" VLNV="analog.com:interface:if_do_ctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="request_enable" PHYSICAL="wr_request_enable"/>
            <PORTMAP LOGICAL="request_valid" PHYSICAL="wr_request_valid"/>
            <PORTMAP LOGICAL="request_ready" PHYSICAL="wr_request_ready"/>
            <PORTMAP LOGICAL="request_length" PHYSICAL="wr_request_length"/>
            <PORTMAP LOGICAL="response_measured_length" PHYSICAL="wr_response_measured_length"/>
            <PORTMAP LOGICAL="response_eot" PHYSICAL="wr_response_eot"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mxfe_tx_data_offload_i_data_offload_rd_ctrl" NAME="rd_ctrl" TYPE="TARGET" VLNV="analog.com:interface:if_do_ctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="request_enable" PHYSICAL="rd_request_enable"/>
            <PORTMAP LOGICAL="request_valid" PHYSICAL="rd_request_valid"/>
            <PORTMAP LOGICAL="request_ready" PHYSICAL="rd_request_ready"/>
            <PORTMAP LOGICAL="request_length" PHYSICAL="rd_request_length"/>
            <PORTMAP LOGICAL="response_eot" PHYSICAL="rd_response_eot"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rom_sys_0" HWVERSION="1.0" INSTANCE="rom_sys_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sysid_rom" VLNV="analog.com:user:sysid_rom:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ROM_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ROM_ADDR_BITS" VALUE="9"/>
        <PARAMETER NAME="PATH_TO_FILE" VALUE="/home/epics/adi_2022_R2_master/hdl-master/projects/ad9081_fmca_ebz/vck190/mem_init_sys.txt"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rom_sys_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999901" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="sys_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="rom_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_sysid_0_rom_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="rom_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rom_data" RIGHT="0" SIGIS="undef" SIGNAME="rom_sys_0_rom_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="sys_rom_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/rx_device_clk_rstgen" HWVERSION="5.0" INSTANCE="rx_device_clk_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_device_clk_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_rx_device_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_device_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst" SIGNAME="rx_device_clk_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpack_reset_sources" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="rx_device_clk_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_do_rstout_logic" HWVERSION="2.0" INSTANCE="rx_do_rstout_logic" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_do_rstout_logic_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="rx_do_rstout_logic_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpack_reset_sources" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rx_mxfe_tpl_core/adc_tpl_core" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ad_ip_jesd204_tpl_adc" VLNV="analog.com:user:ad_ip_jesd204_tpl_adc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="FPGA_TECHNOLOGY" VALUE="4"/>
        <PARAMETER NAME="FPGA_FAMILY" VALUE="6"/>
        <PARAMETER NAME="SPEED_GRADE" VALUE="23"/>
        <PARAMETER NAME="DEV_PACKAGE" VALUE="20"/>
        <PARAMETER NAME="NUM_LANES" VALUE="1"/>
        <PARAMETER NAME="NUM_CHANNELS" VALUE="8"/>
        <PARAMETER NAME="SAMPLES_PER_FRAME" VALUE="1"/>
        <PARAMETER NAME="CONVERTER_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="BITS_PER_SAMPLE" VALUE="16"/>
        <PARAMETER NAME="DMA_BITS_PER_SAMPLE" VALUE="16"/>
        <PARAMETER NAME="OCTETS_PER_BEAT" VALUE="16"/>
        <PARAMETER NAME="EN_FRAME_ALIGN" VALUE="1"/>
        <PARAMETER NAME="TWOS_COMPLEMENT" VALUE="1"/>
        <PARAMETER NAME="EXT_SYNC" VALUE="1"/>
        <PARAMETER NAME="PN7_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PN15_ENABLE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_adc_tpl_core_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4A10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA4A11FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="link_clk" SIGIS="clk" SIGNAME="External_Ports_rx_device_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_device_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="link_sof" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_rx_sof">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="rx_sof"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="link_valid" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_rx_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="rx_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="link_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_rx_jesd_rx_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx" PORT="rx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="link_ready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="enable" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_enable_slice_0" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_enable_slice_1" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_enable_slice_2" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_enable_slice_3" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_enable_slice_4" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_enable_slice_5" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_enable_slice_6" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_enable_slice_7" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="adc_valid" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_valid_slice_0" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_valid_slice_1" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_valid_slice_2" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_valid_slice_3" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_valid_slice_4" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_valid_slice_5" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_valid_slice_6" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_valid_slice_7" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="adc_data" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_data_slice_0" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_data_slice_1" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_data_slice_2" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_data_slice_3" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_data_slice_4" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_data_slice_5" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_data_slice_6" PORT="Din"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_data_slice_7" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_dovf" SIGIS="undef" SIGNAME="util_mxfe_cpack_fifo_wr_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="fifo_wr_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_sync_in" SIGIS="undef" SIGNAME="External_Ports_ext_sync_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ext_sync_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_sync_manual_req_out" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_sync_manual_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="manual_sync_or" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_sync_manual_req_in" SIGIS="undef" SIGNAME="manual_sync_or_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="manual_sync_or" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_rst" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpack_reset_sources" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999901" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M02_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="link" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="link_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="link_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="link_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/data_slice_0" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_data_slice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="128"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_slice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="127" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_data_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="fifo_wr_data_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/data_slice_1" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_data_slice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="128"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_slice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="127" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_data_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="fifo_wr_data_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/data_slice_2" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_data_slice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="128"/>
        <PARAMETER NAME="DIN_FROM" VALUE="47"/>
        <PARAMETER NAME="DIN_TO" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_slice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="127" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_data_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="fifo_wr_data_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/data_slice_3" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_data_slice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="128"/>
        <PARAMETER NAME="DIN_FROM" VALUE="63"/>
        <PARAMETER NAME="DIN_TO" VALUE="48"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_slice_3_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="127" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_data_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="fifo_wr_data_3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/data_slice_4" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_data_slice_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="128"/>
        <PARAMETER NAME="DIN_FROM" VALUE="79"/>
        <PARAMETER NAME="DIN_TO" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_slice_4_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="127" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_data_slice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="fifo_wr_data_4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/data_slice_5" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_data_slice_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="128"/>
        <PARAMETER NAME="DIN_FROM" VALUE="95"/>
        <PARAMETER NAME="DIN_TO" VALUE="80"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_slice_5_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="127" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_data_slice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="fifo_wr_data_5"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/data_slice_6" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_data_slice_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="128"/>
        <PARAMETER NAME="DIN_FROM" VALUE="111"/>
        <PARAMETER NAME="DIN_TO" VALUE="96"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_slice_6_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="127" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_data_slice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="fifo_wr_data_6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/data_slice_7" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_data_slice_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="128"/>
        <PARAMETER NAME="DIN_FROM" VALUE="127"/>
        <PARAMETER NAME="DIN_TO" VALUE="112"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_slice_7_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="127" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_data_slice_7_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="fifo_wr_data_7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/enable_slice_0" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_enable_slice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_enable_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="enable_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/enable_slice_1" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_enable_slice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_enable_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="enable_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/enable_slice_2" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_enable_slice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="2"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_enable_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="enable_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/enable_slice_3" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_enable_slice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_3_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_enable_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="enable_3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/enable_slice_4" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_enable_slice_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="4"/>
        <PARAMETER NAME="DIN_TO" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_4_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_enable_slice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="enable_4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/enable_slice_5" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_enable_slice_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="5"/>
        <PARAMETER NAME="DIN_TO" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_5_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_enable_slice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="enable_5"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/enable_slice_6" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_enable_slice_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="6"/>
        <PARAMETER NAME="DIN_TO" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_6_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_enable_slice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="enable_6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/enable_slice_7" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_enable_slice_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_7_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_enable_slice_7_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="enable_7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/valid_slice_0" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_valid_slice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_valid_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_cpack" PORT="fifo_wr_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/valid_slice_1" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_valid_slice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/valid_slice_2" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_valid_slice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="2"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/valid_slice_3" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_valid_slice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_3_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/valid_slice_4" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_valid_slice_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="4"/>
        <PARAMETER NAME="DIN_TO" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_4_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/valid_slice_5" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_valid_slice_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="5"/>
        <PARAMETER NAME="DIN_TO" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_5_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/valid_slice_6" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_valid_slice_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="6"/>
        <PARAMETER NAME="DIN_TO" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_6_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/rx_mxfe_tpl_core/valid_slice_7" HWVERSION="1.0" INSTANCE="rx_mxfe_tpl_core_valid_slice_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_7_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_adc_tpl_core_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/sys_350m_rstgen" HWVERSION="5.0" INSTANCE="sys_350m_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_350m_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="333333008" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="sys_cips_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_cips_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="sys_350m_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="m_axis_aresetn"/>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="m_axis_aresetn"/>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_aresetn"/>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_src_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="system_sys_cips_0" BDTYPE="SBD" CONFIGURABLE="TRUE" COREREVISION="0" DRIVERMODE="SUBCORE" FULLNAME="/sys_cips" HARDIP="TRUE" HWVERSION="3.1" INSTANCE="sys_cips" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="versal_cips" SIM_BD="system_sys_cips_0" VLNV="xilinx.com:ip:versal_cips:3.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=versal_cips;v=v3_1;d=pg352-cips.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="PS_PMC_CONFIG" VALUE="CLOCK_MODE Custom DDR_MEMORY_MODE {Connectivity to DDR via NOC} DEBUG_MODE JTAG DESIGN_MODE 1 IO_CONFIG_MODE Custom PCIE_APERTURES_DUAL_ENABLE 0 PCIE_APERTURES_SINGLE_ENABLE 0 PMC_CRP_PL0_REF_CTRL_FREQMHZ 100 PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} PMC_QSPI_COHERENCY 0 PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} PMC_QSPI_PERIPHERAL_DATA_MODE x4 PMC_QSPI_PERIPHERAL_ENABLE 1 PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} PMC_REF_CLK_FREQMHZ 33.3333 PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} PMC_SD1_COHERENCY 0 PMC_SD1_DATA_TRANSFER_MODE 8Bit PMC_SD1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 36}}} PMC_SD1_SLOT_TYPE {SD 3.0} PMC_USE_PMC_NOC_AXI0 1 PS_BOARD_INTERFACE ps_pmc_fixed_io PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}} PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}} PS_GEN_IPI0_ENABLE 1 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_ENABLE 1 PS_GEN_IPI2_ENABLE 1 PS_GEN_IPI3_ENABLE 1 PS_GEN_IPI4_ENABLE 1 PS_GEN_IPI5_ENABLE 1 PS_GEN_IPI6_ENABLE 1 PS_GPIO_EMIO_PERIPHERAL_ENABLE 1 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE None PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_NUM_FABRIC_RESETS 1 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 0 PS_PCIE_RESET {{ENABLE 1}} PS_PL_CONNECTIVITY_MODE Custom PS_SPI0 {{GRP_SS0_ENABLE 1} {GRP_SS0_IO EMIO} {GRP_SS1_ENABLE 1} {GRP_SS1_IO EMIO} {GRP_SS2_ENABLE 1} {GRP_SS2_IO EMIO} {PERIPHERAL_ENABLE 1} {PERIPHERAL_IO EMIO}} PS_SPI1 {{GRP_SS0_ENABLE 1} {GRP_SS0_IO EMIO} {GRP_SS1_ENABLE 1} {GRP_SS1_IO EMIO} {GRP_SS2_ENABLE 1} {GRP_SS2_IO EMIO} {PERIPHERAL_ENABLE 1} {PERIPHERAL_IO EMIO}} PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} PS_USE_FPD_CCI_NOC 1 PS_USE_FPD_CCI_NOC0 1 PS_USE_M_AXI_FPD 1 PS_USE_NOC_LPD_AXI0 1 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 1 SMON_ALARMS Set_Alarms_On SMON_ENABLE_TEMP_AVERAGING 0 SMON_TEMP_AVERAGING_SAMPLES 0 PS_IRQ_USAGE {{CH0 1} {CH1 1} {CH10 1} {CH11 1} {CH12 1} {CH13 1} {CH14 1} {CH15 1} {CH2 1} {CH3 1} {CH4 1} {CH5 1} {CH6 1} {CH7 1} {CH8 1} {CH9 1}} PMC_I2CPMC_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}}"/>
        <PARAMETER NAME="PS_PMC_CONFIG_INTERNAL" VALUE="SMON_OT {{THRESHOLD_LOWER 70} {THRESHOLD_UPPER 125}} SMON_PMBUS_ADDRESS 0x0 SMON_PMBUS_UNRESTRICTED 0 SMON_ENABLE_TEMP_AVERAGING 0 SMON_TEMP_AVERAGING_SAMPLES 0 SMON_USER_TEMP {{THRESHOLD_LOWER 70} {THRESHOLD_UPPER 125} {USER_ALARM_TYPE hysteresis}} SMON_ENABLE_INT_VOLTAGE_MONITORING 0 SMON_VOLTAGE_AVERAGING_SAMPLES None SMON_ALARMS Set_Alarms_On SMON_INTERFACE_TO_USE None SMON_REFERENCE_SOURCE Internal SMON_MEAS0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_103} {SUPPLY_NUM 0}} SMON_MEAS1 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_104} {SUPPLY_NUM 0}} SMON_MEAS2 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_105} {SUPPLY_NUM 0}} SMON_MEAS3 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_106} {SUPPLY_NUM 0}} SMON_MEAS4 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_200} {SUPPLY_NUM 0}} SMON_MEAS5 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_201} {SUPPLY_NUM 0}} SMON_MEAS6 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_202} {SUPPLY_NUM 0}} SMON_MEAS7 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_203} {SUPPLY_NUM 0}} SMON_MEAS8 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_204} {SUPPLY_NUM 0}} SMON_MEAS9 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_205} {SUPPLY_NUM 0}} SMON_MEAS10 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_206} {SUPPLY_NUM 0}} SMON_MEAS11 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_103} {SUPPLY_NUM 0}} SMON_MEAS12 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_104} {SUPPLY_NUM 0}} SMON_MEAS13 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_105} {SUPPLY_NUM 0}} SMON_MEAS14 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_106} {SUPPLY_NUM 0}} SMON_MEAS15 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_200} {SUPPLY_NUM 0}} SMON_MEAS16 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_201} {SUPPLY_NUM 0}} SMON_MEAS17 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_202} {SUPPLY_NUM 0}} SMON_MEAS18 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_203} {SUPPLY_NUM 0}} SMON_MEAS19 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_204} {SUPPLY_NUM 0}} SMON_MEAS20 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_205} {SUPPLY_NUM 0}} SMON_MEAS21 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_206} {SUPPLY_NUM 0}} SMON_MEAS22 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_103} {SUPPLY_NUM 0}} SMON_MEAS23 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_104} {SUPPLY_NUM 0}} SMON_MEAS24 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_105} {SUPPLY_NUM 0}} SMON_MEAS25 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_106} {SUPPLY_NUM 0}} SMON_MEAS26 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_200} {SUPPLY_NUM 0}} SMON_MEAS27 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_201} {SUPPLY_NUM 0}} SMON_MEAS28 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_202} {SUPPLY_NUM 0}} SMON_MEAS29 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_203} {SUPPLY_NUM 0}} SMON_MEAS30 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_204} {SUPPLY_NUM 0}} SMON_MEAS31 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_205} {SUPPLY_NUM 0}} SMON_MEAS32 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_206} {SUPPLY_NUM 0}} SMON_MEAS33 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}} SMON_MEAS34 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 0}} SMON_MEAS35 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 0}} SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 0}} SMON_MEAS37 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_306} {SUPPLY_NUM 0}} SMON_MEAS38 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_406} {SUPPLY_NUM 0}} SMON_MEAS39 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 0}} SMON_MEAS40 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 0}} SMON_MEAS41 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 0}} SMON_MEAS42 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 0}} SMON_MEAS43 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 0}} SMON_MEAS44 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 0}} SMON_MEAS45 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 0}} SMON_MEAS46 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_703} {SUPPLY_NUM 0}} SMON_MEAS47 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_704} {SUPPLY_NUM 0}} SMON_MEAS48 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_705} {SUPPLY_NUM 0}} SMON_MEAS49 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_706} {SUPPLY_NUM 0}} SMON_MEAS50 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_707} {SUPPLY_NUM 0}} SMON_MEAS51 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_708} {SUPPLY_NUM 0}} SMON_MEAS52 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_709} {SUPPLY_NUM 0}} SMON_MEAS53 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_710} {SUPPLY_NUM 0}} SMON_MEAS54 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_711} {SUPPLY_NUM 0}} SMON_MEAS55 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_BATT} {SUPPLY_NUM 0}} SMON_MEAS56 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}} SMON_MEAS57 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 0}} SMON_MEAS58 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 0}} SMON_MEAS59 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 0}} SMON_MEAS60 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 0}} SMON_MEAS61 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 0}} SMON_MEAS62 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS63 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS64 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS65 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS66 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS67 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS68 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS69 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS70 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS71 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS72 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS73 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS74 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS75 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS76 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS77 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS78 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS79 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS80 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS81 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS82 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS83 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS84 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS85 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS86 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS87 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS88 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS89 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS90 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS91 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS92 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS93 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS94 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS95 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS96 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS97 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS98 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS99 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS100 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS101 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS102 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS103 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS104 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS105 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS106 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS107 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS108 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS109 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS110 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS111 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS112 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS113 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS114 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS115 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS116 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS117 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS118 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS119 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS120 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS121 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS122 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS123 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS124 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS125 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS126 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS127 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS128 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS129 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS130 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS131 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS132 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS133 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS134 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS135 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS136 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS137 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS138 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS139 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS140 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS141 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS142 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS143 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS144 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS145 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS146 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS147 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS148 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS149 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS150 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS151 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS152 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS153 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS154 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS155 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS156 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS157 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS158 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS159 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS160 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS161 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS162 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS163 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS164 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS165 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS166 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS167 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS168 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS169 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS170 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS171 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS172 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS173 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS174 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS175 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_VAUX_CH0 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH0} {SUPPLY_NUM 0}} SMON_VAUX_CH1 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH1} {SUPPLY_NUM 0}} SMON_VAUX_CH2 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH2} {SUPPLY_NUM 0}} SMON_VAUX_CH3 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH3} {SUPPLY_NUM 0}} SMON_VAUX_CH4 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH4} {SUPPLY_NUM 0}} SMON_VAUX_CH5 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH5} {SUPPLY_NUM 0}} SMON_VAUX_CH6 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH6} {SUPPLY_NUM 0}} SMON_VAUX_CH7 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH7} {SUPPLY_NUM 0}} SMON_VAUX_CH8 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH8} {SUPPLY_NUM 0}} SMON_VAUX_CH9 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH9} {SUPPLY_NUM 0}} SMON_VAUX_CH10 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH10} {SUPPLY_NUM 0}} SMON_VAUX_CH11 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH11} {SUPPLY_NUM 0}} SMON_VAUX_CH12 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH12} {SUPPLY_NUM 0}} SMON_VAUX_CH13 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH13} {SUPPLY_NUM 0}} SMON_VAUX_CH14 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH14} {SUPPLY_NUM 0}} SMON_VAUX_CH15 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH15} {SUPPLY_NUM 0}} SMON_MEASUREMENT_LIST BANK_VOLTAGE:GTY_AVTT-GTY_AVTT_103,GTY_AVTT_104,GTY_AVTT_105,GTY_AVTT_106,GTY_AVTT_200,GTY_AVTT_201,GTY_AVTT_202,GTY_AVTT_203,GTY_AVTT_204,GTY_AVTT_205,GTY_AVTT_206#VCC-GTY_AVCC_103,GTY_AVCC_104,GTY_AVCC_105,GTY_AVCC_106,GTY_AVCC_200,GTY_AVCC_201,GTY_AVCC_202,GTY_AVCC_203,GTY_AVCC_204,GTY_AVCC_205,GTY_AVCC_206#VCCAUX-GTY_AVCCAUX_103,GTY_AVCCAUX_104,GTY_AVCCAUX_105,GTY_AVCCAUX_106,GTY_AVCCAUX_200,GTY_AVCCAUX_201,GTY_AVCCAUX_202,GTY_AVCCAUX_203,GTY_AVCCAUX_204,GTY_AVCCAUX_205,GTY_AVCCAUX_206#VCCO-VCCO_306,VCCO_406,VCCO_500,VCCO_501,VCCO_502,VCCO_503,VCCO_700,VCCO_701,VCCO_702,VCCO_703,VCCO_704,VCCO_705,VCCO_706,VCCO_707,VCCO_708,VCCO_709,VCCO_710,VCCO_711|DEDICATED_PAD:VP-VP_VN|SUPPLY_VOLTAGE:VCC-VCC_BATT,VCC_PMC,VCC_PSFP,VCC_PSLP,VCC_RAM,VCC_SOC#VCCAUX-VCCAUX,VCCAUX_PMC,VCCAUX_SMON#VCCINT-VCCINT SMON_MEASUREMENT_COUNT 62 SMON_INT_MEASUREMENT_ENABLE 0 SMON_INT_MEASUREMENT_MODE 0 SMON_INT_MEASUREMENT_TH_LOW 0 SMON_INT_MEASUREMENT_TH_HIGH 0 SMON_INT_MEASUREMENT_ALARM_ENABLE 0 SMON_INT_MEASUREMENT_AVG_ENABLE 0 PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 23 .. 24}}} PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 295.833038 PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 295.833038 PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK PS_SMON_PL_PORTS_ENABLE 0 SMON_TEMP_THRESHOLD 0 SMON_VAUX_IO_BANK MIO_BANK0 PMC_QSPI_PERIPHERAL_ENABLE 1 PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} PMC_QSPI_PERIPHERAL_DATA_MODE x4 PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 295.833038 PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} PMC_QSPI_COHERENCY 0 PMC_QSPI_ROUTE_THROUGH_FPD 0 PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_QSPI_REF_CTRL_DIVISOR0 4 PMC_REF_CLK_FREQMHZ 33.3333 PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ 200 PMC_OSPI_COHERENCY 0 PMC_OSPI_ROUTE_THROUGH_FPD 0 PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_OSPI_REF_CTRL_DIVISOR0 4 PMC_SD0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PMC_SD0_SLOT_TYPE {SD 2.0} PMC_SD0_COHERENCY 0 PMC_SD0_ROUTE_THROUGH_FPD 0 PMC_SD0_DATA_TRANSFER_MODE 4Bit PMC_SD0_SPEED_MODE {default speed} PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6 PMC_SD1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 36}}} PMC_SD1_SLOT_TYPE {SD 3.0} PMC_SD1_COHERENCY 0 PMC_SD1_ROUTE_THROUGH_FPD 0 PMC_SD1_DATA_TRANSFER_MODE 8Bit PMC_SD1_SPEED_MODE {high speed} PMC_CRP_SDIO1_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 199.999802 PMC_CRP_SDIO1_REF_CTRL_SRCSEL NPLL PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 5 PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}} BOOT_SECONDARY_PCIE_ENABLE 0 USE_UART0_IN_DEVICE_BOOT 0 PMC_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO1 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO2 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO3 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO4 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO6 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO7 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO8 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO9 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO10 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO11 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO13 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO14 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO15 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO16 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO17 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO19 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO20 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO21 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO22 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO24 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO26 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO27 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO29 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO30 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO31 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO32 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO33 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO34 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO35 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO36 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO40 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO43 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO44 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO45 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO46 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO47 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO48 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO49 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO50 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO51 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO1 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO2 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO3 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO4 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO13 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO14 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO15 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO16 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO17 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO24 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO25 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}} PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} PMC_I2CPMC_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} PS_SPI0 {{GRP_SS0_ENABLE 1} {GRP_SS0_IO EMIO} {GRP_SS1_ENABLE 1} {GRP_SS1_IO EMIO} {GRP_SS2_ENABLE 1} {GRP_SS2_IO EMIO} {PERIPHERAL_ENABLE 1} {PERIPHERAL_IO EMIO}} PS_SPI1 {{GRP_SS0_ENABLE 1} {GRP_SS0_IO EMIO} {GRP_SS1_ENABLE 1} {GRP_SS1_IO EMIO} {GRP_SS2_ENABLE 1} {GRP_SS2_IO EMIO} {PERIPHERAL_ENABLE 1} {PERIPHERAL_IO EMIO}} PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO NONE}} PMC_TAMPER_EXTMIO_ENABLE 0 PMC_TAMPER_EXTMIO_ERASE_BBRAM 0 PMC_TAMPER_EXTMIO_RESPONSE {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_ENABLE 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM 0 PMC_TAMPER_GLITCHDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM 0 PMC_TAMPER_JTAGDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM 0 PMC_TAMPER_TEMPERATURE_RESPONSE {SYS INTERRUPT} PMC_TAMPER_TRIGGER_REGISTER 0 PMC_TAMPER_TRIGGER_ERASE_BBRAM 0 PMC_TAMPER_TRIGGER_RESPONSE {SYS INTERRUPT} PMC_EXTERNAL_TAMPER_1 {{ENABLE 0} {IO None}} PMC_TAMPER_GLITCHDETECT_ENABLE_1 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_GLITCHDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE_1 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_JTAGDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE_1 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_1 0 PMC_TAMPER_TEMPERATURE_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_TRIGGER_REGISTER_1 0 PMC_TAMPER_TRIGGER_ERASE_BBRAM_1 0 PMC_TAMPER_TRIGGER_RESPONSE_1 {SYS INTERRUPT} PMC_EXTERNAL_TAMPER_2 {{ENABLE 0} {IO None}} PMC_TAMPER_GLITCHDETECT_ENABLE_2 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_GLITCHDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE_2 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_JTAGDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE_2 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_2 0 PMC_TAMPER_TEMPERATURE_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_TRIGGER_REGISTER_2 0 PMC_TAMPER_TRIGGER_ERASE_BBRAM_2 0 PMC_TAMPER_TRIGGER_RESPONSE_2 {SYS INTERRUPT} PMC_EXTERNAL_TAMPER_3 {{ENABLE 0} {IO None}} PMC_TAMPER_GLITCHDETECT_ENABLE_3 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_GLITCHDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE_3 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_JTAGDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE_3 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_3 0 PMC_TAMPER_TEMPERATURE_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_TRIGGER_REGISTER_3 0 PMC_TAMPER_TRIGGER_ERASE_BBRAM_3 0 PMC_TAMPER_TRIGGER_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_ENABLE 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM 0 PMC_TAMPER_SUP_0_31_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_32_63_ENABLE 0 PMC_TAMPER_SUP_32_63_ERASE_BBRAM 0 PMC_TAMPER_SUP_32_63_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_64_95_ENABLE 0 PMC_TAMPER_SUP_64_95_ERASE_BBRAM 0 PMC_TAMPER_SUP_64_95_ERASE_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_64_95_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_96_127_ENABLE 0 PMC_TAMPER_SUP_96_127_ERASE_BBRAM 0 PMC_TAMPER_SUP_96_127_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_128_151_ENABLE 0 PMC_TAMPER_SUP_128_151_ERASE_BBRAM 0 PMC_TAMPER_SUP_128_151_RESPONSE {SYS INTERRUPT} PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}} PS_M_AXI_FPD_DATA_WIDTH 128 PS_M_AXI_LPD_DATA_WIDTH 128 PS_NUM_FABRIC_RESETS 1 PS_S_AXI_FPD_DATA_WIDTH 128 PS_S_AXI_GP2_DATA_WIDTH 128 PS_USE_ENET0_PTP 0 PS_USE_ENET1_PTP 0 PS_USE_FIFO_ENET0 0 PS_USE_FIFO_ENET1 0 PS_USE_M_AXI_FPD 1 PS_USE_M_AXI_LPD 0 PS_USE_S_AXI_ACE 0 PS_USE_S_ACP_FPD 0 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_GP2 0 PS_USE_S_AXI_LPD 0 PS_GEN_IPI0_ENABLE 1 PS_GEN_IPI1_ENABLE 1 PS_GEN_IPI2_ENABLE 1 PS_GEN_IPI3_ENABLE 1 PS_GEN_IPI4_ENABLE 1 PS_GEN_IPI5_ENABLE 1 PS_GEN_IPI6_ENABLE 1 PS_GEN_IPI_PMCNOBUF_ENABLE 1 PS_GEN_IPI_PMC_ENABLE 1 PS_GEN_IPI_PSM_ENABLE 1 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_MASTER A72 PS_GEN_IPI2_MASTER A72 PS_GEN_IPI3_MASTER A72 PS_GEN_IPI4_MASTER A72 PS_GEN_IPI5_MASTER A72 PS_GEN_IPI6_MASTER A72 PS_GEN_IPI_PMCNOBUF_MASTER PMC PS_GEN_IPI_PMC_MASTER PMC PS_GEN_IPI_PSM_MASTER PSM PS_USE_APU_INTERRUPT 0 PS_USE_FTM_GPI 0 PS_IRQ_USAGE {{CH0 1} {CH1 1} {CH10 1} {CH11 1} {CH12 1} {CH13 1} {CH14 1} {CH15 1} {CH2 1} {CH3 1} {CH4 1} {CH5 1} {CH6 1} {CH7 1} {CH8 1} {CH9 1}} PS_USE_APU_EVENT_BUS 0 PS_USE_PSPL_IRQ_FPD 0 PS_USE_PSPL_IRQ_LPD 0 PS_USE_PSPL_IRQ_PMC 0 PS_USE_RPU_EVENT 0 PS_USE_RPU_INTERRUPT 0 PMC_USE_NOC_PMC_AXI0 0 PMC_USE_PMC_NOC_AXI0 1 PMC_USE_NOC_PMC_AXI1 0 PMC_USE_PMC_NOC_AXI1 0 PMC_USE_NOC_PMC_AXI2 0 PMC_USE_PMC_NOC_AXI2 0 PMC_USE_NOC_PMC_AXI3 0 PMC_USE_PMC_NOC_AXI3 0 PS_USE_NOC_FPD_CCI0 0 PS_USE_NOC_FPD_CCI1 0 PS_USE_NOC_FPD_AXI0 0 PS_USE_NOC_FPD_AXI1 0 PS_USE_FPD_CCI_NOC 1 PS_USE_FPD_CCI_NOC0 1 PS_USE_FPD_CCI_NOC1 0 PS_USE_FPD_CCI_NOC2 0 PS_USE_FPD_CCI_NOC3 0 PS_USE_FPD_AXI_NOC0 0 PS_USE_FPD_AXI_NOC1 0 PS_USE_NOC_LPD_AXI0 1 AURORA_LINE_RATE_GPBS 12.5 DIS_AUTO_POL_CHECK 0 GT_REFCLK_MHZ 156.25 INIT_CLK_MHZ 125 INV_POLARITY 0 PS_FTM_CTI_IN0 0 PS_FTM_CTI_IN1 0 PS_FTM_CTI_IN2 0 PS_FTM_CTI_IN3 0 PS_FTM_CTI_OUT0 0 PS_FTM_CTI_OUT1 0 PS_FTM_CTI_OUT2 0 PS_FTM_CTI_OUT3 0 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_TRACE_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 30 .. 47}}} PS_TRACE_WIDTH 2Bit PS_USE_BSCAN_USER1 0 PS_USE_BSCAN_USER2 0 PS_USE_BSCAN_USER3 0 PS_USE_BSCAN_USER4 0 PS_USE_CAPTURE 0 PS_USE_STM 0 PS_USE_TRACE_ATB 0 PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 394.444061 PMC_CRP_CFU_REF_CTRL_DIVISOR0 3 PMC_CRP_CFU_REF_CTRL_FREQMHZ 400 PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3 PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 32.870338 PMC_CRP_HSM0_REF_CTRL_DIVISOR0 36 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.333 PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 131.481354 PMC_CRP_HSM1_REF_CTRL_DIVISOR0 9 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.333 PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ 99.999901 PMC_CRP_I2C_REF_CTRL_DIVISOR0 10 PMC_CRP_I2C_REF_CTRL_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_SRCSEL NPLL PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 147.916519 PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 8 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 150 PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 295.833038 PMC_CRP_NPI_REF_CTRL_DIVISOR0 4 PMC_CRP_NPI_REF_CTRL_FREQMHZ 300 PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL PMC_CRP_NPLL_CTRL_CLKOUTDIV 4 PMC_CRP_NPLL_CTRL_FBDIV 120 PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 1 PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 99.999901 PMC_CRP_PL0_REF_CTRL_DIVISOR0 10 PMC_CRP_PL0_REF_CTRL_FREQMHZ 100 PMC_CRP_PL0_REF_CTRL_SRCSEL NPLL PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 333.333008 PMC_CRP_PL1_REF_CTRL_DIVISOR0 3 PMC_CRP_PL1_REF_CTRL_FREQMHZ 350 PMC_CRP_PL1_REF_CTRL_SRCSEL NPLL PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL2_REF_CTRL_DIVISOR0 3 PMC_CRP_PL2_REF_CTRL_FREQMHZ 334 PMC_CRP_PL2_REF_CTRL_SRCSEL NPLL PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL3_REF_CTRL_DIVISOR0 3 PMC_CRP_PL3_REF_CTRL_FREQMHZ 334 PMC_CRP_PL3_REF_CTRL_SRCSEL NPLL PMC_CRP_PPLL_CTRL_CLKOUTDIV 2 PMC_CRP_PPLL_CTRL_FBDIV 71 PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1183.332153 PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000 PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 100 PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1 PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6 PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000 PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500 PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ 0.2 PMC_CRP_USB_SUSPEND_CTRL_SRCSEL IRO_CLK/4 PSPMC_MANUAL_CLK_ENABLE 0 PS_CRF_ACPU_CTRL_ACT_FREQMHZ 1399.998657 PS_CRF_ACPU_CTRL_DIVISOR0 1 PS_CRF_ACPU_CTRL_FREQMHZ 1400 PS_CRF_ACPU_CTRL_SRCSEL APLL PS_CRF_APLL_CTRL_CLKOUTDIV 2 PS_CRF_APLL_CTRL_FBDIV 84 PS_CRF_APLL_CTRL_SRCSEL REF_CLK PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 4 PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 394.444061 PS_CRF_DBG_FPD_CTRL_DIVISOR0 3 PS_CRF_DBG_FPD_CTRL_FREQMHZ 400 PS_CRF_DBG_FPD_CTRL_SRCSEL PPLL PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3 PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ 147.916519 PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 8 PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150 PS_CRF_FPD_LSBUS_CTRL_SRCSEL PPLL PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 824.999207 PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 825 PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL RPLL PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 824.999207 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 2 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 825 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL RPLL PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_DIVISOR0 12 PS_CRL_CAN0_REF_CTRL_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 99.999901 PS_CRL_CAN1_REF_CTRL_DIVISOR0 10 PS_CRL_CAN1_REF_CTRL_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_SRCSEL NPLL PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 591.666077 PS_CRL_CPU_R5_CTRL_DIVISOR0 2 PS_CRL_CPU_R5_CTRL_FREQMHZ 600 PS_CRL_CPU_R5_CTRL_SRCSEL PPLL PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 394.444061 PS_CRL_DBG_LPD_CTRL_DIVISOR0 3 PS_CRL_DBG_LPD_CTRL_FREQMHZ 400 PS_CRL_DBG_LPD_CTRL_SRCSEL PPLL PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 394.444061 PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 3 PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400 PS_CRL_DBG_TSTMP_CTRL_SRCSEL PPLL PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 124.999878 PS_CRL_GEM0_REF_CTRL_DIVISOR0 8 PS_CRL_GEM0_REF_CTRL_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_SRCSEL NPLL PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 124.999878 PS_CRL_GEM1_REF_CTRL_DIVISOR0 8 PS_CRL_GEM1_REF_CTRL_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_SRCSEL NPLL PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 249.999756 PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 4 PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_SRCSEL NPLL PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_DIVISOR0 12 PS_CRL_I2C0_REF_CTRL_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_SRCSEL PPLL PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 99.999901 PS_CRL_I2C1_REF_CTRL_DIVISOR0 10 PS_CRL_I2C1_REF_CTRL_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_SRCSEL NPLL PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 249.999756 PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 4 PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250 PS_CRL_IOU_SWITCH_CTRL_SRCSEL NPLL PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 149.999863 PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 11 PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150 PS_CRL_LPD_LSBUS_CTRL_SRCSEL RPLL PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 591.666077 PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 2 PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 600 PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 394.444061 PS_CRL_PSM_REF_CTRL_DIVISOR0 3 PS_CRL_PSM_REF_CTRL_FREQMHZ 400 PS_CRL_PSM_REF_CTRL_SRCSEL PPLL PS_CRL_RPLL_CTRL_CLKOUTDIV 2 PS_CRL_RPLL_CTRL_FBDIV 99 PS_CRL_RPLL_CTRL_SRCSEL REF_CLK PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 2 PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 199.999802 PS_CRL_SPI0_REF_CTRL_DIVISOR0 5 PS_CRL_SPI0_REF_CTRL_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_SRCSEL NPLL PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 199.999802 PS_CRL_SPI1_REF_CTRL_DIVISOR0 5 PS_CRL_SPI1_REF_CTRL_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_SRCSEL NPLL PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 99.999901 PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 10 PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100 PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL NPLL PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 99.999901 PS_CRL_UART0_REF_CTRL_DIVISOR0 10 PS_CRL_UART0_REF_CTRL_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_SRCSEL NPLL PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_DIVISOR0 12 PS_CRL_UART1_REF_CTRL_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_SRCSEL PPLL PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 19.999981 PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 50 PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_SRCSEL NPLL PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 60 PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 10 PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL PS_TTC0_REF_CTRL_ACT_FREQMHZ 100 PS_TTC0_REF_CTRL_FREQMHZ 100 PS_TTC1_REF_CTRL_ACT_FREQMHZ 100 PS_TTC1_REF_CTRL_FREQMHZ 100 PS_TTC2_REF_CTRL_ACT_FREQMHZ 100 PS_TTC2_REF_CTRL_FREQMHZ 100 PS_TTC3_REF_CTRL_ACT_FREQMHZ 100 PS_TTC3_REF_CTRL_FREQMHZ 100 PS_TTC_APB_CLK_TTC0_SEL APB PS_TTC_APB_CLK_TTC1_SEL APB PS_TTC_APB_CLK_TTC2_SEL APB PS_TTC_APB_CLK_TTC3_SEL APB PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_BANK_0_IO_STANDARD LVCMOS1.8 PMC_BANK_1_IO_STANDARD LVCMOS1.8 PMC_CIPS_MODE ADVANCE PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 999.999023 PMC_CRP_NOC_REF_CTRL_FREQMHZ 1000 PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0 PMC_GPIO_EMIO_WIDTH 64 PMC_GPIO_EMIO_WIDTH_HDL 64 PMC_HSM0_CLK_ENABLE 1 PMC_HSM1_CLK_ENABLE 1 PMC_MIO_EN_FOR_PL_PCIE 0 PMC_MIO_TREE_PERIPHERALS {QSPI#QSPI#QSPI#QSPI#QSPI#QSPI#Loopback Clk#QSPI#QSPI#QSPI#QSPI#QSPI#QSPI#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD1/eMMC1#SD1/eMMC1#SD1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#GPIO 1###CAN 1#CAN 1#UART 0#UART 0#I2C 1#I2C 1#i2c_pmc#i2c_pmc####SD1/eMMC1#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 1#Enet 0#Enet 0} PMC_MIO_TREE_SIGNALS qspi0_clk#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_io[0]#qspi0_cs_b#qspi_lpbk#qspi1_cs_b#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#qspi1_clk#usb2phy_reset#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_tx_data[2]#ulpi_tx_data[3]#ulpi_clk#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_dir#ulpi_stp#ulpi_nxt#clk#dir1/data[7]#detect#cmd#data[0]#data[1]#data[2]#data[3]#sel/data[4]#dir_cmd/data[5]#dir0/data[6]#gpio_1_pin[37]###phy_tx#phy_rx#rxd#txd#scl#sda#scl#sda####buspwr/rst#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem0_mdc#gem0_mdio PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PMC_SHOW_CCI_SMMU_SETTINGS 0 PMC_USE_CFU_SEU 0 PMC_USE_PL_PMC_AUX_REF_CLK 0 PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {CH1 NonSecure} {CH2 NonSecure} {CH3 NonSecure} {CH4 NonSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}} PS_LPD_DMA_ENABLE 0 PS_BANK_2_IO_STANDARD LVCMOS1.8 PS_BANK_3_IO_STANDARD LVCMOS1.8 PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 8 .. 9}}} PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}} PS_DDRC_ENABLE 1 PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000 PS_DDR_RAM_LOWADDR_OFFSET 0x80000000 PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} PS_ENET1_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}} PS_EN_AXI_STATUS_PORTS 0 PS_EN_PORTS_CONTROLLER_BASED 0 PS_EXPAND_CORESIGHT 0 PS_EXPAND_FPD_SLAVES 0 PS_EXPAND_GIC 0 PS_EXPAND_LPD_SLAVES 0 PS_GEM0_COHERENCY 0 PS_GEM0_ROUTE_THROUGH_FPD 0 PS_GEM1_COHERENCY 0 PS_GEM1_ROUTE_THROUGH_FPD 0 PS_GEM_TSU_CLK_PORT_PAIR 0 PS_GEM_TSU {{ENABLE 0} {IO {PS_MIO 24}}} PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}} PMC_GPO_WIDTH 32 PMC_GPI_WIDTH 32 PMC_GPO_ENABLE 0 PMC_GPI_ENABLE 0 PS_GPIO_EMIO_PERIPHERAL_ENABLE 1 PS_GPIO_EMIO_WIDTH 32 PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC 1 PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} PS_LPDMA0_COHERENCY 0 PS_LPDMA0_ROUTE_THROUGH_FPD 0 PS_LPDMA1_COHERENCY 0 PS_LPDMA1_ROUTE_THROUGH_FPD 0 PS_LPDMA2_COHERENCY 0 PS_LPDMA2_ROUTE_THROUGH_FPD 0 PS_LPDMA3_COHERENCY 0 PS_LPDMA3_ROUTE_THROUGH_FPD 0 PS_LPDMA4_COHERENCY 0 PS_LPDMA4_ROUTE_THROUGH_FPD 0 PS_LPDMA5_COHERENCY 0 PS_LPDMA5_ROUTE_THROUGH_FPD 0 PS_LPDMA6_COHERENCY 0 PS_LPDMA6_ROUTE_THROUGH_FPD 0 PS_LPDMA7_COHERENCY 0 PS_LPDMA7_ROUTE_THROUGH_FPD 0 PS_M_AXI_GP4_DATA_WIDTH 128 PS_NOC_PS_CCI_DATA_WIDTH 128 PS_NOC_PS_NCI_DATA_WIDTH 128 PS_NOC_PS_PCI_DATA_WIDTH 128 PS_NOC_PS_PMC_DATA_WIDTH 128 PS_NUM_F2P0_INTR_INPUTS 1 PS_NUM_F2P1_INTR_INPUTS 1 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 0 PS_PCIE_EP_RESET1_IO None PS_PCIE_EP_RESET2_IO None PS_PCIE_PERIPHERAL_ENABLE 0 PS_PCIE_RESET {{ENABLE 1}} PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET1_IO_DIR output PS_PCIE_ROOT_RESET1_POLARITY {Active Low} PS_PCIE_ROOT_RESET2_IO None PS_PCIE_ROOT_RESET2_IO_DIR output PS_PCIE_ROOT_RESET2_POLARITY {Active Low} PS_PL_DONE 0 PS_PMCPL_CLK0_BUF 1 PS_PMCPL_CLK1_BUF 1 PS_PMCPL_CLK2_BUF 1 PS_PMCPL_CLK3_BUF 1 PS_PMCPL_IRO_CLK_BUF 1 PS_PMU_PERIPHERAL_ENABLE 0 PS_PS_ENABLE 0 PS_PS_NOC_CCI_DATA_WIDTH 128 PS_PS_NOC_NCI_DATA_WIDTH 128 PS_PS_NOC_PCI_DATA_WIDTH 128 PS_PS_NOC_PMC_DATA_WIDTH 128 PS_PS_NOC_RPU_DATA_WIDTH 128 PS_RPU_COHERENCY 0 PS_SLR_TYPE master PS_S_AXI_ACE_DATA_WIDTH 128 PS_S_AXI_ACP_DATA_WIDTH 128 PS_S_AXI_LPD_DATA_WIDTH 128 PS_TRISTATE_INVERTED 1 PS_TTC0_CLK {{ENABLE 0} {IO {PS_MIO 6}}} PS_TTC0_PERIPHERAL_ENABLE 0 PS_TTC0_WAVEOUT {{ENABLE 0} {IO {PS_MIO 7}}} PS_TTC1_CLK {{ENABLE 0} {IO {PS_MIO 12}}} PS_TTC1_PERIPHERAL_ENABLE 0 PS_TTC1_WAVEOUT {{ENABLE 0} {IO {PS_MIO 13}}} PS_TTC2_CLK {{ENABLE 0} {IO {PS_MIO 2}}} PS_TTC2_PERIPHERAL_ENABLE 0 PS_TTC2_WAVEOUT {{ENABLE 0} {IO {PS_MIO 3}}} PS_TTC3_CLK {{ENABLE 0} {IO {PS_MIO 16}}} PS_TTC3_PERIPHERAL_ENABLE 0 PS_TTC3_WAVEOUT {{ENABLE 0} {IO {PS_MIO 17}}} PS_UART0_BAUD_RATE 115200 PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_UART1_BAUD_RATE 115200 PS_UART1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 4 .. 5}}} PS_UART1_RTS_CTS {{ENABLE 0} {IO {PMC_MIO 6 .. 7}}} PS_USB_COHERENCY 0 PS_USB_ROUTE_THROUGH_FPD 0 PS_USE_ACE_LITE 0 PS_USE_AXI4_EXT_USER_BITS 0 PS_USE_CLK 0 PS_USE_DEBUG_TEST 0 PS_USE_DIFF_RW_CLK_S_AXI_FPD 0 PS_USE_DIFF_RW_CLK_S_AXI_GP2 0 PS_USE_DIFF_RW_CLK_S_AXI_LPD 0 PS_USE_FTM_GPO 0 PS_USE_HSDP_PL 0 PS_USE_NOC_PS_PMC_0 0 PS_USE_NPI_CLK 0 PS_USE_NPI_RST 0 PS_USE_PL_FPD_AUX_REF_CLK 0 PS_USE_PL_LPD_AUX_REF_CLK 0 PS_USE_PMC 0 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 1 PS_USE_PMCPL_CLK2 0 PS_USE_PMCPL_CLK3 0 PS_USE_PMCPL_IRO_CLK 0 PS_USE_PS_NOC_PMC_0 0 PS_USE_PS_NOC_PMC_1 0 PS_USE_RTC 0 PS_USE_SMMU 0 PS_USE_STARTUP 0 PS_WDT0_REF_CTRL_ACT_FREQMHZ 100 PS_WDT0_REF_CTRL_FREQMHZ 100 PS_WDT0_REF_CTRL_SEL NONE PS_WDT1_REF_CTRL_ACT_FREQMHZ 100 PS_WDT1_REF_CTRL_FREQMHZ 100 PS_WDT1_REF_CTRL_SEL NONE PS_WWDT0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 5}}} PS_WWDT1_CLK {{ENABLE 0} {IO {PMC_MIO 6}}} PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 6 .. 11}}} SEM_MEM_SCAN 0 SEM_NPI_SCAN 0 PL_SEM_GPIO_ENABLE 0 SEM_ERROR_HANDLE_OPTIONS {Detect &amp; Correct} SEM_EVENT_LOG_OPTIONS {Log &amp; Notify} SEM_MEM_BUILT_IN_SELF_TEST 0 SEM_MEM_ENABLE_ALL_TEST_FEATURE 0 SEM_MEM_ENABLE_SCAN_AFTER 0 SEM_MEM_GOLDEN_ECC 0 SEM_MEM_GOLDEN_ECC_SW 0 SEM_NPI_BUILT_IN_SELF_TEST 0 SEM_NPI_ENABLE_ALL_TEST_FEATURE 0 SEM_NPI_ENABLE_SCAN_AFTER 0 SEM_NPI_GOLDEN_CHECKSUM_SW 0 SEM_TIME_INTERVAL_BETWEEN_SCANS 0 SPP_PSPMC_FROM_CORE_WIDTH 12000 SPP_PSPMC_TO_CORE_WIDTH 12000 preset None SUBPRESET1 Custom PMC_PMC_NOC_ADDR_WIDTH 64 PMC_PMC_NOC_DATA_WIDTH 128 PMC_NOC_PMC_ADDR_WIDTH 64 PMC_NOC_PMC_DATA_WIDTH 128 PMC_CORE_SUBSYSTEM_LOAD 10 PS_R5_LOAD 90 PS_LPD_INTERCONNECT_LOAD 90 PS_FPD_INTERCONNECT_LOAD 90 PS_A72_LOAD 90 PS_R5_ACTIVE_BLOCKS 2 PS_TCM_ACTIVE_BLOCKS 2 PS_OCM_ACTIVE_BLOCKS 1 PS_A72_ACTIVE_BLOCKS 2 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_NOC_PS_PCI_0 0 PS_USE_FIXED_IO 0 PS_BOARD_INTERFACE ps_pmc_fixed_io DESIGN_MODE 1 BOOT_MODE Custom CLOCK_MODE Custom DDR_MEMORY_MODE {Connectivity to DDR via NOC} DEBUG_MODE JTAG IO_CONFIG_MODE Custom PS_PL_CONNECTIVITY_MODE Custom DEVICE_INTEGRITY_MODE Custom PS_UNITS_MODE Custom COHERENCY_MODE Custom PERFORMANCE_MODE Custom POWER_REPORTING_MODE Custom PCIE_APERTURES_SINGLE_ENABLE 0 PCIE_APERTURES_DUAL_ENABLE 0 PMC_WDT_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0}}} PMC_WDT_PERIOD 100 PS_PL_PASS_AXPROT_VALUE 0 CPM_PCIE0_TANDEM None PS_TIE_MJTAG_TCK_TO_GND 1 PS_USE_MJTAG_TCK_TIE_OFF 0 OT_EAM_RESP SRST JTAG_USERCODE 0x0 "/>
        <PARAMETER NAME="PS_PMC_CONFIG_APPLIED" VALUE="1"/>
        <PARAMETER NAME="CPM_CONFIG" VALUE="CPM_PCIE0_MODES None"/>
        <PARAMETER NAME="CPM_CONFIG_INTERNAL" VALUE="PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET2_IO None PS_PCIE_RESET_ENABLE 0 PS_HSDP_REFCLK_LOC Auto PS_HSDP_MODE NONE PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_EGRESS_TRAFFIC JTAG AURORA_LINE_RATE_GPBS 10.0 GT_REFCLK_MHZ 156.25 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_NOC_PS_PCI_0 0 CPM_DESIGN_USE_MODE 0 CPM_USE_MODES None BOOT_SECONDARY_PCIE_ENABLE 0 CPM_DMA_CREDIT_INIT_DEMUX 1 CPM_CLRERR_LANE_MARGIN 0 CPM_SHARE_GTREFCLK 0 CPM_NUM_HNF_AGENTS 0 CPM_NUM_REQ_AGENTS 0 CPM_NUM_SLAVE_AGENTS 0 CPM_NUM_HOME_OR_SLAVE_AGENTS 0 CPM_PERIPHERAL_EN 0 CPM_CDO_EN 0 CPM_PERIPHERAL_TEST_EN 0 CPM_REQ_AGENTS_0_L2_ENABLE 0 CPM_REQ_AGENTS_0_ENABLE 0 CPM_REQ_AGENTS_1_ENABLE 0 CPM_SELECT_GTOUTCLK TXOUTCLK CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_DMA_IS_MM_ONLY 0 CPM_CCIX_IS_MM_ONLY 0 CPM_A0_REFCLK 0 CPM_A1_REFCLK 0 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 100 PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL CPM_CORE_REF_CTRL_FREQMHZ 900 CPM_AUX0_REF_CTRL_FREQMHZ 900 CPM_AUX1_REF_CTRL_FREQMHZ 900 CPM_DBG_REF_CTRL_FREQMHZ 300 CPM_LSBUS_REF_CTRL_FREQMHZ 150 CPM_CORE_REF_CTRL_DIVISOR0 2 CPM_AUX0_REF_CTRL_DIVISOR0 2 CPM_AUX1_REF_CTRL_DIVISOR0 2 CPM_DBG_REF_CTRL_DIVISOR0 6 CPM_LSBUS_REF_CTRL_DIVISOR0 12 CPM_CORE_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX0_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX1_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_DBG_REF_CTRL_ACT_FREQMHZ 299.997009 CPM_LSBUS_REF_CTRL_ACT_FREQMHZ 149.998505 CPM_CPLL_CTRL_FBDIV 108 CPM_CPLL_CTRL_SRCSEL REF_CLK CPM_AXI_SLV_XDMA_BASE_ADDRR_L 0x11000000 CPM_AXI_SLV_MULTQ_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_XDMA_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H 0x00000006 CPM_CCIX_RP_EN 0 CPM_CCIX_SELECT_AGENT None CPM_CCIX_PORT_AGGREGATION_ENABLE 0 CPM_CCIX_PARTIAL_CACHELINE_SUPPORT 0 CPM_NUM_CCIX_CREDIT_LINKS 0 CPM_PCIE0_CCIX_VENDOR_ID 0 CPM_PCIE1_CCIX_VENDOR_ID 0 CPM_PCIE0_CCIX_EN 0 CPM_PCIE1_CCIX_EN 0 CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7 0x00000000 CPM_CCIX_RSVRD_MEMORY_REGION_0 0 CPM_CCIX_RSVRD_MEMORY_REGION_1 0 CPM_CCIX_RSVRD_MEMORY_REGION_2 0 CPM_CCIX_RSVRD_MEMORY_REGION_3 0 CPM_CCIX_RSVRD_MEMORY_REGION_4 0 CPM_CCIX_RSVRD_MEMORY_REGION_5 0 CPM_CCIX_RSVRD_MEMORY_REGION_6 0 CPM_CCIX_RSVRD_MEMORY_REGION_7 0 CPM_CCIX_RSVRD_MEMORY_SIZE_0 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_1 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_2 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_3 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_4 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_5 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_6 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_7 4GB CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7 HA0 CPM_CCIX_RSVRD_MEMORY_TYPE_0 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_1 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_2 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_3 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_4 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_5 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_6 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_7 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_ATTRIB_0 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_1 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_2 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_3 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_4 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_5 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_6 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_7 Normal_Non_Cacheable_Memory CPM_XPIPE_0_MODE 0 CPM_XPIPE_1_MODE 0 CPM_XPIPE_2_MODE 0 CPM_XPIPE_3_MODE 0 CPM_XPIPE_0_RSVD 0 CPM_XPIPE_1_RSVD 0 CPM_XPIPE_2_RSVD 0 CPM_XPIPE_3_RSVD 0 CPM_XPIPE_0_LOC QUAD0 CPM_XPIPE_1_LOC QUAD1 CPM_XPIPE_2_LOC QUAD2 CPM_XPIPE_3_LOC QUAD3 CPM_XPIPE_0_CLK_CFG 0 CPM_XPIPE_1_CLK_CFG 0 CPM_XPIPE_2_CLK_CFG 0 CPM_XPIPE_3_CLK_CFG 0 CPM_XPIPE_0_CLKDLY_CFG 0 CPM_XPIPE_1_CLKDLY_CFG 0 CPM_XPIPE_2_CLKDLY_CFG 0 CPM_XPIPE_3_CLKDLY_CFG 0 CPM_XPIPE_0_REG_CFG 0 CPM_XPIPE_1_REG_CFG 0 CPM_XPIPE_2_REG_CFG 0 CPM_XPIPE_3_REG_CFG 0 CPM_XPIPE_0_LINK0_CFG DISABLE CPM_XPIPE_1_LINK0_CFG DISABLE CPM_XPIPE_2_LINK0_CFG DISABLE CPM_XPIPE_3_LINK0_CFG DISABLE CPM_XPIPE_0_LINK1_CFG DISABLE CPM_XPIPE_1_LINK1_CFG DISABLE CPM_XPIPE_2_LINK1_CFG DISABLE CPM_XPIPE_3_LINK1_CFG DISABLE CPM_XPIPE_0_INSTANTIATED 0 CPM_XPIPE_1_INSTANTIATED 0 CPM_XPIPE_2_INSTANTIATED 0 CPM_XPIPE_3_INSTANTIATED 0 CPM_PCIE0_CFG_VEND_ID 10EE CPM_PCIE1_CFG_VEND_ID 10EE CPM_PCIE0_PL_USER_SPARE 0 CPM_PCIE1_PL_USER_SPARE 0 CPM_PCIE0_MODES None CPM_PCIE1_MODES None CPM_PCIE0_TANDEM None CPM_PCIE1_TANDEM None CPM_PCIE0_TL_PF_ENABLE_REG 1 CPM_PCIE1_TL_PF_ENABLE_REG 1 CPM_PCIE0_EN_PARITY 0 CPM_PCIE1_EN_PARITY 0 CPM_PCIE0_ASYNC_MODE SRNS CPM_PCIE1_ASYNC_MODE SRNS CPM_PCIE0_CFG_SPEC_4_0 0 CPM_PCIE1_CFG_SPEC_4_0 0 CPM_PCIE0_AXIBAR_NUM 1 CPM_PCIE1_AXIBAR_NUM 1 CPM_PCIE0_LINK_DEBUG_EN 0 CPM_PCIE1_LINK_DEBUG_EN 0 CPM_PCIE0_TL_POSTED_RAM_SIZE 0 CPM_PCIE1_TL_POSTED_RAM_SIZE 0 CPM_PCIE0_CONTROLLER_ENABLE 0 CPM_PCIE1_CONTROLLER_ENABLE 0 CPM_PCIE0_PL_UPSTREAM_FACING 1 CPM_PCIE1_PL_UPSTREAM_FACING 1 CPM_PCIE0_LANE_REVERSAL_EN 1 CPM_PCIE1_LANE_REVERSAL_EN 1 CPM_PCIE0_TL_USER_SPARE 0 CPM_PCIE1_TL_USER_SPARE 0 CPM_PCIE0_EDR_LINK_SPEED None CPM_PCIE1_EDR_LINK_SPEED None CPM_PCIE0_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE1_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE0_MODE_SELECTION Basic CPM_PCIE1_MODE_SELECTION Basic CPM_PCIE0_LINK_DEBUG_AXIST_EN 0 CPM_PCIE1_LINK_DEBUG_AXIST_EN 0 CPM_PCIE0_FUNCTIONAL_MODE None CPM_PCIE1_FUNCTIONAL_MODE None CPM_PCIE0_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE1_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE0_EXT_CFG_SPACE_MODE None CPM_PCIE0_MAILBOX_ENABLE 0 CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT Disabled CPM_PCIE0_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE1_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE0_CORE_CLK_FREQ 500 CPM_PCIE1_CORE_CLK_FREQ 500 CPM_PCIE0_CORE_EDR_CLK_FREQ 625 CPM_PCIE1_CORE_EDR_CLK_FREQ 625 CPM_PCIE0_REF_CLK_FREQ 100_MHz CPM_PCIE1_REF_CLK_FREQ 100_MHz CPM_PCIE0_USER_CLK_FREQ 125_MHz CPM_PCIE1_USER_CLK_FREQ 125_MHz CPM_PCIE0_USER_CLK2_FREQ 125_MHz CPM_PCIE1_USER_CLK2_FREQ 125_MHz CPM_PCIE0_USER_EDR_CLK_FREQ 312.5_MHz CPM_PCIE1_USER_EDR_CLK_FREQ 312.5_MHz CPM_PCIE0_USER_EDR_CLK2_FREQ 312.5_MHz CPM_PCIE1_USER_EDR_CLK2_FREQ 312.5_MHz CPM_PCIE_CHANNELS_FOR_POWER 0 CPM_PCIE0_MODE0_FOR_POWER NONE CPM_PCIE1_MODE1_FOR_POWER NONE CPM_PCIE0_LINK_WIDTH0_FOR_POWER 0 CPM_PCIE1_LINK_WIDTH1_FOR_POWER 0 CPM_PCIE0_LINK_SPEED0_FOR_POWER GEN1 CPM_PCIE1_LINK_SPEED1_FOR_POWER GEN1 CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE0_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE1_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE0_PM_ENABLE_L23_ENTRY 0 CPM_PCIE1_PM_ENABLE_L23_ENTRY 0 CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE0_PM_L1_REENTRY_DELAY 0 CPM_PCIE1_PM_L1_REENTRY_DELAY 0 CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE0_PM_ASPML0S_TIMEOUT 0 CPM_PCIE1_PM_ASPML0S_TIMEOUT 0 CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE0_MAX_LINK_SPEED 2.5_GT/s CPM_PCIE1_MAX_LINK_SPEED 2.5_GT/s CPM_PCIE0_PF0_CLASS_CODE 58000 CPM_PCIE1_PF0_CLASS_CODE 58000 CPM_PCIE0_PF1_CLASS_CODE 0x000 CPM_PCIE1_PF1_CLASS_CODE 0x000 CPM_PCIE0_PF2_CLASS_CODE 0x000 CPM_PCIE1_PF2_CLASS_CODE 0x000 CPM_PCIE0_PF3_CLASS_CODE 0x000 CPM_PCIE1_PF3_CLASS_CODE 0x000 CPM_PCIE0_PF0_SUB_CLASS_VALUE 80 CPM_PCIE1_PF0_SUB_CLASS_VALUE 80 CPM_PCIE0_PF1_SUB_CLASS_VALUE 80 CPM_PCIE1_PF1_SUB_CLASS_VALUE 80 CPM_PCIE0_PF2_SUB_CLASS_VALUE 80 CPM_PCIE1_PF2_SUB_CLASS_VALUE 80 CPM_PCIE0_PF3_SUB_CLASS_VALUE 80 CPM_PCIE1_PF3_SUB_CLASS_VALUE 80 CPM_PCIE0_PF0_BASE_CLASS_VALUE 05 CPM_PCIE1_PF0_BASE_CLASS_VALUE 05 CPM_PCIE0_PF1_BASE_CLASS_VALUE 05 CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE0_PF2_BASE_CLASS_VALUE 05 CPM_PCIE1_PF2_BASE_CLASS_VALUE 05 CPM_PCIE0_PF3_BASE_CLASS_VALUE 05 CPM_PCIE1_PF3_BASE_CLASS_VALUE 05 CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE0_PF1_VEND_ID 10EE CPM_PCIE1_PF1_VEND_ID 10EE CPM_PCIE0_PF2_VEND_ID 10EE CPM_PCIE1_PF2_VEND_ID 10EE CPM_PCIE0_PF3_VEND_ID 10EE CPM_PCIE1_PF3_VEND_ID 10EE CPM_PCIE0_PF0_CFG_DEV_ID B03F CPM_PCIE1_PF0_CFG_DEV_ID B03F CPM_PCIE0_PF1_CFG_DEV_ID B13F CPM_PCIE1_PF1_CFG_DEV_ID B13F CPM_PCIE0_PF2_CFG_DEV_ID B23F CPM_PCIE1_PF2_CFG_DEV_ID B23F CPM_PCIE0_PF3_CFG_DEV_ID B33F CPM_PCIE1_PF3_CFG_DEV_ID B33F CPM_PCIE0_PF0_CFG_REV_ID 0 CPM_PCIE1_PF0_CFG_REV_ID 0 CPM_PCIE0_PF1_CFG_REV_ID 0 CPM_PCIE1_PF1_CFG_REV_ID 0 CPM_PCIE0_PF2_CFG_REV_ID 0 CPM_PCIE1_PF2_CFG_REV_ID 0 CPM_PCIE0_PF3_CFG_REV_ID 0 CPM_PCIE1_PF3_CFG_REV_ID 0 CPM_PCIE0_PF0_CFG_SUBSYS_ID 7 CPM_PCIE1_PF0_CFG_SUBSYS_ID 7 CPM_PCIE0_PF1_CFG_SUBSYS_ID 7 CPM_PCIE1_PF1_CFG_SUBSYS_ID 7 CPM_PCIE0_PF2_CFG_SUBSYS_ID 7 CPM_PCIE1_PF2_CFG_SUBSYS_ID 7 CPM_PCIE0_PF3_CFG_SUBSYS_ID 7 CPM_PCIE1_PF3_CFG_SUBSYS_ID 7 CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF0_INTERFACE_VALUE 00 CPM_PCIE1_PF0_INTERFACE_VALUE 00 CPM_PCIE0_PF1_INTERFACE_VALUE 00 CPM_PCIE1_PF1_INTERFACE_VALUE 00 CPM_PCIE0_PF2_INTERFACE_VALUE 00 CPM_PCIE1_PF2_INTERFACE_VALUE 00 CPM_PCIE0_PF3_INTERFACE_VALUE 00 CPM_PCIE1_PF3_INTERFACE_VALUE 00 CPM_PCIE0_PF0_CAPABILITY_POINTER 80 CPM_PCIE1_PF0_CAPABILITY_POINTER 80 CPM_PCIE0_PF1_CAPABILITY_POINTER 80 CPM_PCIE1_PF1_CAPABILITY_POINTER 80 CPM_PCIE0_PF2_CAPABILITY_POINTER 80 CPM_PCIE1_PF2_CAPABILITY_POINTER 80 CPM_PCIE0_PF3_CAPABILITY_POINTER 80 CPM_PCIE1_PF3_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_INTERRUPT_PIN NONE CPM_PCIE1_PF0_INTERRUPT_PIN NONE CPM_PCIE0_PF1_INTERRUPT_PIN NONE CPM_PCIE1_PF1_INTERRUPT_PIN NONE CPM_PCIE0_PF2_INTERRUPT_PIN NONE CPM_PCIE1_PF2_INTERRUPT_PIN NONE CPM_PCIE0_PF3_INTERRUPT_PIN NONE CPM_PCIE1_PF3_INTERRUPT_PIN NONE CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE0_VC0_CAPABILITY_POINTER 80 CPM_PCIE1_VC0_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE0_VC1_BASE_DISABLE 0 CPM_PCIE1_VC1_BASE_DISABLE 0 CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE0_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE1_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE0_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE0_EDR_IF 0 CPM_PCIE1_EDR_IF 0 CPM_PCIE0_PASID_IF 0 CPM_PCIE1_PASID_IF 0 CPM_PCIE0_CFG_STS_IF 0 CPM_PCIE1_CFG_STS_IF 0 CPM_PCIE0_CFG_CTL_IF 0 CPM_PCIE1_CFG_CTL_IF 0 CPM_PCIE0_CFG_FC_IF 0 CPM_PCIE1_CFG_FC_IF 0 CPM_PCIE0_CFG_EXT_IF 0 CPM_PCIE1_CFG_EXT_IF 0 CPM_PCIE0_CFG_MGMT_IF 0 CPM_PCIE1_CFG_MGMT_IF 0 CPM_PCIE0_TX_FC_IF 0 CPM_PCIE1_TX_FC_IF 0 CPM_PCIE0_MESG_RSVD_IF 0 CPM_PCIE1_MESG_RSVD_IF 0 CPM_PCIE0_MESG_TRANSMIT_IF 0 CPM_PCIE1_MESG_TRANSMIT_IF 0 CPM_PCIE0_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE0_COPY_PF0_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_ENABLED 0 CPM_PCIE1_COPY_PF0_ENABLED 0 CPM_PCIE0_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE1_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE0_PF0_XDMA_ENABLED 0 CPM_PCIE0_PF1_XDMA_ENABLED 0 CPM_PCIE0_PF2_XDMA_ENABLED 0 CPM_PCIE0_PF3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_ENABLED 1 CPM_PCIE1_PF0_BAR0_ENABLED 1 CPM_PCIE0_PF1_BAR0_ENABLED 1 CPM_PCIE1_PF1_BAR0_ENABLED 1 CPM_PCIE0_PF2_BAR0_ENABLED 1 CPM_PCIE1_PF2_BAR0_ENABLED 1 CPM_PCIE0_PF3_BAR0_ENABLED 1 CPM_PCIE1_PF3_BAR0_ENABLED 1 CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF0_BAR1_ENABLED 0 CPM_PCIE1_PF0_BAR1_ENABLED 0 CPM_PCIE0_PF1_BAR1_ENABLED 0 CPM_PCIE1_PF1_BAR1_ENABLED 0 CPM_PCIE0_PF2_BAR1_ENABLED 0 CPM_PCIE1_PF2_BAR1_ENABLED 0 CPM_PCIE0_PF3_BAR1_ENABLED 0 CPM_PCIE1_PF3_BAR1_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF0_BAR2_ENABLED 0 CPM_PCIE1_PF0_BAR2_ENABLED 0 CPM_PCIE0_PF1_BAR2_ENABLED 0 CPM_PCIE1_PF1_BAR2_ENABLED 0 CPM_PCIE0_PF2_BAR2_ENABLED 0 CPM_PCIE1_PF2_BAR2_ENABLED 0 CPM_PCIE0_PF3_BAR2_ENABLED 0 CPM_PCIE1_PF3_BAR2_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF0_BAR3_ENABLED 0 CPM_PCIE1_PF0_BAR3_ENABLED 0 CPM_PCIE0_PF1_BAR3_ENABLED 0 CPM_PCIE1_PF1_BAR3_ENABLED 0 CPM_PCIE0_PF2_BAR3_ENABLED 0 CPM_PCIE1_PF2_BAR3_ENABLED 0 CPM_PCIE0_PF3_BAR3_ENABLED 0 CPM_PCIE1_PF3_BAR3_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF0_BAR4_ENABLED 0 CPM_PCIE1_PF0_BAR4_ENABLED 0 CPM_PCIE0_PF1_BAR4_ENABLED 0 CPM_PCIE1_PF1_BAR4_ENABLED 0 CPM_PCIE0_PF2_BAR4_ENABLED 0 CPM_PCIE1_PF2_BAR4_ENABLED 0 CPM_PCIE0_PF3_BAR4_ENABLED 0 CPM_PCIE1_PF3_BAR4_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF0_BAR5_ENABLED 0 CPM_PCIE1_PF0_BAR5_ENABLED 0 CPM_PCIE0_PF1_BAR5_ENABLED 0 CPM_PCIE1_PF1_BAR5_ENABLED 0 CPM_PCIE0_PF2_BAR5_ENABLED 0 CPM_PCIE1_PF2_BAR5_ENABLED 0 CPM_PCIE0_PF3_BAR5_ENABLED 0 CPM_PCIE1_PF3_BAR5_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF0_XDMA_SIZE 128 CPM_PCIE0_PF1_XDMA_SIZE 128 CPM_PCIE0_PF2_XDMA_SIZE 128 CPM_PCIE0_PF3_XDMA_SIZE 128 CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SIZE 128 CPM_PCIE1_PF0_BAR0_SIZE 128 CPM_PCIE0_PF1_BAR0_SIZE 128 CPM_PCIE1_PF1_BAR0_SIZE 128 CPM_PCIE0_PF2_BAR0_SIZE 128 CPM_PCIE1_PF2_BAR0_SIZE 128 CPM_PCIE0_PF3_BAR0_SIZE 128 CPM_PCIE1_PF3_BAR0_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF0_BAR1_SIZE 4 CPM_PCIE1_PF0_BAR1_SIZE 4 CPM_PCIE0_PF1_BAR1_SIZE 4 CPM_PCIE1_PF1_BAR1_SIZE 4 CPM_PCIE0_PF2_BAR1_SIZE 4 CPM_PCIE1_PF2_BAR1_SIZE 4 CPM_PCIE0_PF3_BAR1_SIZE 4 CPM_PCIE1_PF3_BAR1_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF0_BAR2_SIZE 4 CPM_PCIE1_PF0_BAR2_SIZE 4 CPM_PCIE0_PF1_BAR2_SIZE 4 CPM_PCIE1_PF1_BAR2_SIZE 4 CPM_PCIE0_PF2_BAR2_SIZE 4 CPM_PCIE1_PF2_BAR2_SIZE 4 CPM_PCIE0_PF3_BAR2_SIZE 4 CPM_PCIE1_PF3_BAR2_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF0_BAR3_SIZE 4 CPM_PCIE1_PF0_BAR3_SIZE 4 CPM_PCIE0_PF1_BAR3_SIZE 4 CPM_PCIE1_PF1_BAR3_SIZE 4 CPM_PCIE0_PF2_BAR3_SIZE 4 CPM_PCIE1_PF2_BAR3_SIZE 4 CPM_PCIE0_PF3_BAR3_SIZE 4 CPM_PCIE1_PF3_BAR3_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF0_BAR4_SIZE 4 CPM_PCIE1_PF0_BAR4_SIZE 4 CPM_PCIE0_PF1_BAR4_SIZE 4 CPM_PCIE1_PF1_BAR4_SIZE 4 CPM_PCIE0_PF2_BAR4_SIZE 4 CPM_PCIE1_PF2_BAR4_SIZE 4 CPM_PCIE0_PF3_BAR4_SIZE 4 CPM_PCIE1_PF3_BAR4_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF0_BAR5_SIZE 4 CPM_PCIE1_PF0_BAR5_SIZE 4 CPM_PCIE0_PF1_BAR5_SIZE 4 CPM_PCIE1_PF1_BAR5_SIZE 4 CPM_PCIE0_PF2_BAR5_SIZE 4 CPM_PCIE1_PF2_BAR5_SIZE 4 CPM_PCIE0_PF3_BAR5_SIZE 4 CPM_PCIE1_PF3_BAR5_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_TYPE Memory CPM_PCIE1_PF0_BAR0_TYPE Memory CPM_PCIE0_PF1_BAR0_TYPE Memory CPM_PCIE1_PF1_BAR0_TYPE Memory CPM_PCIE0_PF2_BAR0_TYPE Memory CPM_PCIE1_PF2_BAR0_TYPE Memory CPM_PCIE0_PF3_BAR0_TYPE Memory CPM_PCIE1_PF3_BAR0_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF0_BAR1_TYPE Memory CPM_PCIE1_PF0_BAR1_TYPE Memory CPM_PCIE0_PF1_BAR1_TYPE Memory CPM_PCIE1_PF1_BAR1_TYPE Memory CPM_PCIE0_PF2_BAR1_TYPE Memory CPM_PCIE1_PF2_BAR1_TYPE Memory CPM_PCIE0_PF3_BAR1_TYPE Memory CPM_PCIE1_PF3_BAR1_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF0_BAR2_TYPE Memory CPM_PCIE1_PF0_BAR2_TYPE Memory CPM_PCIE0_PF1_BAR2_TYPE Memory CPM_PCIE1_PF1_BAR2_TYPE Memory CPM_PCIE0_PF2_BAR2_TYPE Memory CPM_PCIE1_PF2_BAR2_TYPE Memory CPM_PCIE0_PF3_BAR2_TYPE Memory CPM_PCIE1_PF3_BAR2_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF0_BAR3_TYPE Memory CPM_PCIE1_PF0_BAR3_TYPE Memory CPM_PCIE0_PF1_BAR3_TYPE Memory CPM_PCIE1_PF1_BAR3_TYPE Memory CPM_PCIE0_PF2_BAR3_TYPE Memory CPM_PCIE1_PF2_BAR3_TYPE Memory CPM_PCIE0_PF3_BAR3_TYPE Memory CPM_PCIE1_PF3_BAR3_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF0_BAR4_TYPE Memory CPM_PCIE1_PF0_BAR4_TYPE Memory CPM_PCIE0_PF1_BAR4_TYPE Memory CPM_PCIE1_PF1_BAR4_TYPE Memory CPM_PCIE0_PF2_BAR4_TYPE Memory CPM_PCIE1_PF2_BAR4_TYPE Memory CPM_PCIE0_PF3_BAR4_TYPE Memory CPM_PCIE1_PF3_BAR4_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF0_BAR5_TYPE Memory CPM_PCIE1_PF0_BAR5_TYPE Memory CPM_PCIE0_PF1_BAR5_TYPE Memory CPM_PCIE1_PF1_BAR5_TYPE Memory CPM_PCIE0_PF2_BAR5_TYPE Memory CPM_PCIE1_PF2_BAR5_TYPE Memory CPM_PCIE0_PF3_BAR5_TYPE Memory CPM_PCIE1_PF3_BAR5_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF0_XDMA_64BIT 0 CPM_PCIE0_PF1_XDMA_64BIT 0 CPM_PCIE0_PF2_XDMA_64BIT 0 CPM_PCIE0_PF3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_64BIT 0 CPM_PCIE1_PF0_BAR0_64BIT 0 CPM_PCIE0_PF1_BAR0_64BIT 0 CPM_PCIE1_PF1_BAR0_64BIT 0 CPM_PCIE0_PF2_BAR0_64BIT 0 CPM_PCIE1_PF2_BAR0_64BIT 0 CPM_PCIE0_PF3_BAR0_64BIT 0 CPM_PCIE1_PF3_BAR0_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF0_BAR1_64BIT 0 CPM_PCIE1_PF0_BAR1_64BIT 0 CPM_PCIE0_PF1_BAR1_64BIT 0 CPM_PCIE1_PF1_BAR1_64BIT 0 CPM_PCIE0_PF2_BAR1_64BIT 0 CPM_PCIE1_PF2_BAR1_64BIT 0 CPM_PCIE0_PF3_BAR1_64BIT 0 CPM_PCIE1_PF3_BAR1_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF0_BAR2_64BIT 0 CPM_PCIE1_PF0_BAR2_64BIT 0 CPM_PCIE0_PF1_BAR2_64BIT 0 CPM_PCIE1_PF1_BAR2_64BIT 0 CPM_PCIE0_PF2_BAR2_64BIT 0 CPM_PCIE1_PF2_BAR2_64BIT 0 CPM_PCIE0_PF3_BAR2_64BIT 0 CPM_PCIE1_PF3_BAR2_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF0_BAR3_64BIT 0 CPM_PCIE1_PF0_BAR3_64BIT 0 CPM_PCIE0_PF1_BAR3_64BIT 0 CPM_PCIE1_PF1_BAR3_64BIT 0 CPM_PCIE0_PF2_BAR3_64BIT 0 CPM_PCIE1_PF2_BAR3_64BIT 0 CPM_PCIE0_PF3_BAR3_64BIT 0 CPM_PCIE1_PF3_BAR3_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF0_BAR4_64BIT 0 CPM_PCIE1_PF0_BAR4_64BIT 0 CPM_PCIE0_PF1_BAR4_64BIT 0 CPM_PCIE1_PF1_BAR4_64BIT 0 CPM_PCIE0_PF2_BAR4_64BIT 0 CPM_PCIE1_PF2_BAR4_64BIT 0 CPM_PCIE0_PF3_BAR4_64BIT 0 CPM_PCIE1_PF3_BAR4_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF0_BAR5_64BIT 0 CPM_PCIE1_PF0_BAR5_64BIT 0 CPM_PCIE0_PF1_BAR5_64BIT 0 CPM_PCIE1_PF1_BAR5_64BIT 0 CPM_PCIE0_PF2_BAR5_64BIT 0 CPM_PCIE1_PF2_BAR5_64BIT 0 CPM_PCIE0_PF3_BAR5_64BIT 0 CPM_PCIE1_PF3_BAR5_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE1_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE0_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE1_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_MSIX_RP_ENABLED 1 CPM_PCIE1_MSIX_RP_ENABLED 1 CPM_PCIE0_PF0_MSIX_ENABLED 1 CPM_PCIE1_PF0_MSIX_ENABLED 1 CPM_PCIE0_VFG0_MSIX_ENABLED 1 CPM_PCIE1_VFG0_MSIX_ENABLED 1 CPM_PCIE0_PF1_MSIX_ENABLED 1 CPM_PCIE1_PF1_MSIX_ENABLED 1 CPM_PCIE0_VFG1_MSIX_ENABLED 1 CPM_PCIE1_VFG1_MSIX_ENABLED 1 CPM_PCIE0_PF2_MSIX_ENABLED 1 CPM_PCIE1_PF2_MSIX_ENABLED 1 CPM_PCIE0_VFG2_MSIX_ENABLED 1 CPM_PCIE1_VFG2_MSIX_ENABLED 1 CPM_PCIE0_PF3_MSIX_ENABLED 1 CPM_PCIE1_PF3_MSIX_ENABLED 1 CPM_PCIE0_VFG3_MSIX_ENABLED 1 CPM_PCIE1_VFG3_MSIX_ENABLED 1 CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_MSI_X_OPTIONS None CPM_PCIE1_MSI_X_OPTIONS None CPM_PCIE0_PF0_MSI_ENABLED 1 CPM_PCIE1_PF0_MSI_ENABLED 1 CPM_PCIE0_PF1_MSI_ENABLED 1 CPM_PCIE1_PF1_MSI_ENABLED 1 CPM_PCIE0_PF2_MSI_ENABLED 1 CPM_PCIE1_PF2_MSI_ENABLED 1 CPM_PCIE0_PF3_MSI_ENABLED 1 CPM_PCIE1_PF3_MSI_ENABLED 1 CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF0_SRIOV_CAP_VER 1 CPM_PCIE1_PF0_SRIOV_CAP_VER 1 CPM_PCIE0_PF1_SRIOV_CAP_VER 1 CPM_PCIE1_PF1_SRIOV_CAP_VER 1 CPM_PCIE0_PF2_SRIOV_CAP_VER 1 CPM_PCIE1_PF2_SRIOV_CAP_VER 1 CPM_PCIE0_PF3_SRIOV_CAP_VER 1 CPM_PCIE1_PF3_SRIOV_CAP_VER 1 CPM_PCIE0_PF0_VC_CAP_VER 1 CPM_PCIE1_PF0_VC_CAP_VER 1 CPM_PCIE0_PF0_PM_CAP_VER_ID 3 CPM_PCIE1_PF0_PM_CAP_VER_ID 3 CPM_PCIE0_PF0_MARGINING_CAP_VER 1 CPM_PCIE1_PF0_MARGINING_CAP_VER 1 CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE0_PF0_ARI_CAP_VER 1 CPM_PCIE1_PF0_ARI_CAP_VER 1 CPM_PCIE0_PF0_TPHR_CAP_VER 1 CPM_PCIE1_PF0_TPHR_CAP_VER 1 CPM_PCIE0_PF0_PL16_CAP_VER 1 CPM_PCIE1_PF0_PL16_CAP_VER 1 CPM_PCIE0_PF0_PL16_CAP_ID 0 CPM_PCIE1_PF0_PL16_CAP_ID 0 CPM_PCIE0_PF0_MARGINING_CAP_ID 0 CPM_PCIE1_PF0_MARGINING_CAP_ID 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE0_PF0_PM_CAP_ID 1 CPM_PCIE1_PF0_PM_CAP_ID 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE0_PF0_TPHR_ENABLE 0 CPM_PCIE1_PF0_TPHR_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE0_MCAP_ENABLE 0 CPM_PCIE1_MCAP_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE1_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_AER_CAP_ENABLED 1 CPM_PCIE1_AER_CAP_ENABLED 1 CPM_PCIE0_ARI_CAP_ENABLED 1 CPM_PCIE1_ARI_CAP_ENABLED 1 CPM_PCIE0_PF0_VC_CAP_ENABLED 0 CPM_PCIE1_PF0_VC_CAP_ENABLED 0 CPM_PCIE0_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF0_DSN_CAP_ENABLE 0 CPM_PCIE1_PF0_DSN_CAP_ENABLE 0 CPM_PCIE0_PF1_DSN_CAP_ENABLE 0 CPM_PCIE1_PF1_DSN_CAP_ENABLE 0 CPM_PCIE0_PF2_DSN_CAP_ENABLE 0 CPM_PCIE1_PF2_DSN_CAP_ENABLE 0 CPM_PCIE0_PF3_DSN_CAP_ENABLE 0 CPM_PCIE1_PF3_DSN_CAP_ENABLE 0 CPM_PCIE0_ACS_CAP_ON 0 CPM_PCIE1_ACS_CAP_ON 0 CPM_PCIE0_PF0_PL16_CAP_ON 0 CPM_PCIE1_PF0_PL16_CAP_ON 0 CPM_PCIE0_ATS_PRI_CAP_ON 0 CPM_PCIE1_ATS_PRI_CAP_ON 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE0_PF0_MARGINING_CAP_ON 0 CPM_PCIE1_PF0_MARGINING_CAP_ON 0 CPM_PCIE0_PF0_PASID_CAP_ON 0 CPM_PCIE1_PF0_PASID_CAP_ON 0 CPM_PCIE0_PF0_ATS_CAP_ON 0 CPM_PCIE1_PF0_ATS_CAP_ON 0 CPM_PCIE0_VFG0_ATS_CAP_ON 0 CPM_PCIE1_VFG0_ATS_CAP_ON 0 CPM_PCIE0_PF1_ATS_CAP_ON 0 CPM_PCIE1_PF1_ATS_CAP_ON 0 CPM_PCIE0_VFG1_ATS_CAP_ON 0 CPM_PCIE1_VFG1_ATS_CAP_ON 0 CPM_PCIE0_PF2_ATS_CAP_ON 0 CPM_PCIE1_PF2_ATS_CAP_ON 0 CPM_PCIE0_VFG2_ATS_CAP_ON 0 CPM_PCIE1_VFG2_ATS_CAP_ON 0 CPM_PCIE0_PF3_ATS_CAP_ON 0 CPM_PCIE1_PF3_ATS_CAP_ON 0 CPM_PCIE0_VFG3_ATS_CAP_ON 0 CPM_PCIE1_VFG3_ATS_CAP_ON 0 CPM_PCIE0_PF0_PRI_CAP_ON 0 CPM_PCIE1_PF0_PRI_CAP_ON 0 CPM_PCIE0_VFG0_PRI_CAP_ON 0 CPM_PCIE1_VFG0_PRI_CAP_ON 0 CPM_PCIE0_PF1_PRI_CAP_ON 0 CPM_PCIE1_PF1_PRI_CAP_ON 0 CPM_PCIE0_VFG1_PRI_CAP_ON 0 CPM_PCIE1_VFG1_PRI_CAP_ON 0 CPM_PCIE0_PF2_PRI_CAP_ON 0 CPM_PCIE1_PF2_PRI_CAP_ON 0 CPM_PCIE0_VFG2_PRI_CAP_ON 0 CPM_PCIE1_VFG2_PRI_CAP_ON 0 CPM_PCIE0_PF3_PRI_CAP_ON 0 CPM_PCIE1_PF3_PRI_CAP_ON 0 CPM_PCIE0_VFG3_PRI_CAP_ON 0 CPM_PCIE1_VFG3_PRI_CAP_ON 0 CPM_PCIE0_AXISTEN_USER_SPARE 0 CPM_PCIE1_AXISTEN_USER_SPARE 0 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE0_AXISTEN_IF_EXT_512 0 CPM_PCIE1_AXISTEN_IF_EXT_512 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN 1 CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN 1 CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_WIDTH 64 CPM_PCIE1_AXISTEN_IF_WIDTH 64 CPM_PCIE0_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 1 CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE0_DMA_ROOT_PORT 0 CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE0_DMA_ENABLE_SECURE 0 CPM_PCIE0_DMA_DATA_WIDTH 256bits CPM_PCIE0_DMA_INTF AXI4 CPM_PCIE0_DMA_METERING_ENABLE 1 CPM_PCIE0_DMA_MASK 256bits CPM_PCIE0_DSC_BYPASS_RD 0 CPM_PCIE1_DSC_BYPASS_RD 0 CPM_PCIE0_DSC_BYPASS_WR 0 CPM_PCIE1_DSC_BYPASS_WR 0 CPM_PCIE0_QDMA_MULTQ_MAX 2048 CPM_PCIE0_QDMA_PARITY_SETTINGS None CPM_XDMA_TL_PF_VISIBLE 1 CPM_XDMA_2PF_INTERRUPT_ENABLE 0 CPM_PCIE0_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE0_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE0_XDMA_STS_PORTS 0 CPM_PCIE0_XDMA_AXI_ID_WIDTH 2 CPM_PCIE0_XDMA_RNUM_CHNL 1 CPM_PCIE0_XDMA_WNUM_CHNL 1 CPM_PCIE0_XDMA_RNUM_RIDS 2 CPM_PCIE0_XDMA_WNUM_RIDS 2 CPM_PCIE0_XDMA_PARITY_SETTINGS None CPM_PCIE0_XDMA_IRQ 1 CPM_PCIE0_NUM_USR_IRQ 1 CPM_PCIE0_PFx_MSI_ENABLED 4 CPM_PCIE1_PFx_MSI_ENABLED 4"/>
        <PARAMETER NAME="XRAM_CONFIG" VALUE="XRAM_USE_S_AXI_XRAM0 0"/>
        <PARAMETER NAME="XRAM_CONFIG_INTERNAL" VALUE="XRAM_USE_S_AXI_XRAM0 0"/>
        <PARAMETER NAME="PS_BOARD_INTERFACE" VALUE="ps_pmc_fixed_io"/>
        <PARAMETER NAME="DESIGN_MODE" VALUE="1"/>
        <PARAMETER NAME="BOOT_MODE" VALUE="Custom"/>
        <PARAMETER NAME="CLOCK_MODE" VALUE="Custom"/>
        <PARAMETER NAME="DDR_MEMORY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="DDR_MEMORY_MODE_1" VALUE="Custom"/>
        <PARAMETER NAME="DEBUG_MODE" VALUE="JTAG"/>
        <PARAMETER NAME="IO_CONFIG_MODE" VALUE="Custom"/>
        <PARAMETER NAME="PS_PL_CONNECTIVITY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="DEVICE_INTEGRITY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_cips_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999901" DIR="O" NAME="pl0_ref_clk" SIGIS="clk" SIGNAME="sys_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="aclk"/>
            <CONNECTION INSTANCE="sys_cips" PORT="m_axi_fpd_aclk"/>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="rom_sys_0" PORT="clk"/>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="jesd204_phy_gt_bridge_ip_0" PORT="apb3clk"/>
            <CONNECTION INSTANCE="jesd204_phy_gt_quad_base_0" PORT="apb3clk"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="333333008" DIR="O" NAME="pl1_ref_clk" SIGIS="clk" SIGNAME="sys_cips_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_350m_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_storage_unit" PORT="m_axis_aclk"/>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="m_axis_aclk"/>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axis_aclk"/>
            <CONNECTION INSTANCE="axi_noc_0" PORT="aclk6"/>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="m_dest_axi_aclk"/>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="s_axis_aclk"/>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axis_aclk"/>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_axis_aclk"/>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="m_src_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pl0_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_cips_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="sys_350m_rstgen" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999207" DIR="O" NAME="fpd_cci_noc_axi0_clk" SIGIS="clk" SIGNAME="sys_cips_fpd_cci_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="aclk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999207" DIR="O" NAME="fpd_cci_noc_axi1_clk" SIGIS="clk" SIGNAME="sys_cips_fpd_cci_noc_axi1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999207" DIR="O" NAME="fpd_cci_noc_axi2_clk" SIGIS="clk" SIGNAME="sys_cips_fpd_cci_noc_axi2_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="aclk2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999207" DIR="O" NAME="fpd_cci_noc_axi3_clk" SIGIS="clk" SIGNAME="sys_cips_fpd_cci_noc_axi3_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="aclk3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="591666077" DIR="O" NAME="lpd_axi_noc_clk" SIGIS="clk" SIGNAME="sys_cips_lpd_axi_noc_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="aclk4"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="400000000" DIR="O" NAME="pmc_axi_noc_axi0_clk" SIGIS="clk" SIGNAME="sys_cips_pmc_axi_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="aclk5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="93" NAME="gem0_tsu_timer_cnt" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_0_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_awlock" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_awvalid" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_0_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_awready" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_CCI_NOC_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="FPD_CCI_NOC_0_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_wlast" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_wvalid" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_wready" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_0_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_bvalid" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_bready" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_0_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_arlock" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_arvalid" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_0_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_arready" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_0_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_CCI_NOC_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_rlast" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_rvalid" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_rready" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_1_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_1_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_1_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_1_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_awlock" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_1_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_awvalid" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_1_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_awready" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_CCI_NOC_1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="FPD_CCI_NOC_1_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_wlast" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_wvalid" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_wready" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_1_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_bvalid" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_bready" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_1_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_1_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_1_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_1_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_arlock" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_1_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_arvalid" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_1_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_arready" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_1_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_CCI_NOC_1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_rlast" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_rvalid" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_rready" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_1_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_1_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_2_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_2_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_2_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_2_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_awlock" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_2_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_2_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_awvalid" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_2_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_awready" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_CCI_NOC_2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="FPD_CCI_NOC_2_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_wlast" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_wvalid" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_wready" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_2_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_bvalid" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_bready" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_2_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_2_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_2_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_2_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_arlock" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_2_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_2_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_arvalid" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_2_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_arready" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_2_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_CCI_NOC_2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_rlast" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_rvalid" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_rready" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_2_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_2_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_3_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_3_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_3_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_3_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_awlock" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_3_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_3_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_awvalid" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_3_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_awready" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_CCI_NOC_3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="FPD_CCI_NOC_3_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_wlast" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_wvalid" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_wready" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_3_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_bvalid" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_bready" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_3_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_3_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_3_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_3_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_arlock" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_3_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_3_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_arvalid" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_3_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_arready" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_3_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_CCI_NOC_3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_rlast" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_rvalid" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_rready" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_3_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_3_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="LPD_AXI_NOC_0_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="LPD_AXI_NOC_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="LPD_AXI_NOC_0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="LPD_AXI_NOC_0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="LPD_AXI_NOC_0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_awlock" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="LPD_AXI_NOC_0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="LPD_AXI_NOC_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_awvalid" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="LPD_AXI_NOC_0_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_awready" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="LPD_AXI_NOC_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="LPD_AXI_NOC_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_wlast" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_wvalid" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_wready" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="LPD_AXI_NOC_0_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="LPD_AXI_NOC_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_bvalid" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_bready" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="LPD_AXI_NOC_0_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="LPD_AXI_NOC_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="LPD_AXI_NOC_0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="LPD_AXI_NOC_0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="LPD_AXI_NOC_0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_arlock" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="LPD_AXI_NOC_0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="LPD_AXI_NOC_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_arvalid" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="LPD_AXI_NOC_0_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_arready" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="LPD_AXI_NOC_0_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="LPD_AXI_NOC_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="LPD_AXI_NOC_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_rlast" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_rvalid" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_rready" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="LPD_AXI_NOC_0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="LPD_AXI_NOC_0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S04_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S04_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="PMC_NOC_AXI_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="PMC_NOC_AXI_0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="PMC_NOC_AXI_0_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="PMC_NOC_AXI_0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_arlock" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="PMC_NOC_AXI_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="PMC_NOC_AXI_0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="PMC_NOC_AXI_0_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_arvalid" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="PMC_NOC_AXI_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="PMC_NOC_AXI_0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="PMC_NOC_AXI_0_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="PMC_NOC_AXI_0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_awlock" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="PMC_NOC_AXI_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="PMC_NOC_AXI_0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="PMC_NOC_AXI_0_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_awvalid" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_bready" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_rready" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="PMC_NOC_AXI_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="PMC_NOC_AXI_0_wid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_wlast" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="PMC_NOC_AXI_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="PMC_NOC_AXI_0_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_wvalid" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_arready" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_awready" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="PMC_NOC_AXI_0_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="PMC_NOC_AXI_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="PMC_NOC_AXI_0_buser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_bvalid" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="PMC_NOC_AXI_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="PMC_NOC_AXI_0_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_rlast" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="PMC_NOC_AXI_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="PMC_NOC_AXI_0_ruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_rvalid" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_wready" SIGIS="undef" SIGNAME="axi_noc_0_S05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_noc_0" PORT="S05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999901" DIR="I" NAME="m_axi_fpd_aclk" SIGIS="clk" SIGNAME="sys_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_gpio_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="ip2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="pl_ps_irq2" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="pl_ps_irq3" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="pl_ps_irq4" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="pl_ps_irq5" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="pl_ps_irq6" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="pl_ps_irq7" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="pl_ps_irq8" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="pl_ps_irq9" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="pl_ps_irq10" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_mxfe_tx_jesd_tx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq11" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_mxfe_rx_jesd_rx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq12" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_mxfe_tx_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq13" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_mxfe_rx_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq14" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="pl_ps_irq15" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M_AXI_FPD_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_FPD_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_FPD_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_awlock" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_wlast" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_FPD_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_FPD_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M_AXI_FPD_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_FPD_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_FPD_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_arlock" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_FPD_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_FPD_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_rlast" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M_AXI_FPD_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M_AXI_FPD_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SPI0_sck_i" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI0_sck_o" SIGIS="undef" SIGNAME="sys_cips_SPI0_sck_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi0_sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI0_sck_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI0_io0_i" SIGIS="undef" SIGNAME="External_Ports_spi0_miso">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi0_miso"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI0_io0_o" SIGIS="undef" SIGNAME="sys_cips_SPI0_io0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi0_mosi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI0_io0_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI0_io1_i" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI0_io1_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_io1_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI0_ss_i" SIGIS="undef" SIGNAME="VCC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VCC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="SPI0_ss_o" RIGHT="0" SIGIS="undef" SIGNAME="sys_cips_SPI0_ss_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi0_csn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI0_ss_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI1_sck_i" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI1_sck_o" SIGIS="undef" SIGNAME="sys_cips_SPI1_sck_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi1_sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI1_sck_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI1_io0_i" SIGIS="undef" SIGNAME="External_Ports_spi1_miso">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi1_miso"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI1_io0_o" SIGIS="undef" SIGNAME="sys_cips_SPI1_io0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi1_mosi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI1_io0_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI1_io1_i" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI1_io1_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI1_io1_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI1_ss_i" SIGIS="undef" SIGNAME="VCC_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VCC_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="SPI1_ss_o" RIGHT="0" SIGIS="undef" SIGNAME="sys_cips_SPI1_ss_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi1_csn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SPI1_ss_t" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="LPD_GPIO_o" RIGHT="0" SIGIS="undef" SIGNAME="sys_cips_LPD_GPIO_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio0_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="LPD_GPIO_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio0_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio0_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="LPD_GPIO_t" RIGHT="0" SIGIS="undef" SIGNAME="sys_cips_LPD_GPIO_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio0_t"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_cips_M_AXI_FPD" DATAWIDTH="128" NAME="M_AXI_FPD" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_FPD_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_FPD_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_FPD_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_FPD_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_FPD_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_FPD_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_FPD_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_FPD_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_FPD_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_FPD_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_FPD_awready"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_FPD_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_FPD_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_FPD_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_FPD_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_FPD_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_FPD_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_FPD_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_FPD_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_FPD_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_FPD_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_FPD_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_FPD_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_FPD_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_FPD_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_FPD_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_FPD_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M_AXI_FPD_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_FPD_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_FPD_rid"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_FPD_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_FPD_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_FPD_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_FPD_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_FPD_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_FPD_arqos"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_FPD_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_FPD_wstrb"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_FPD_rdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_cips_FPD_CCI_NOC_0" DATAWIDTH="128" NAME="FPD_CCI_NOC_0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999207"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_fpd_cci_noc_axi0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_CCI_TO_NOC_NMU"/>
          <PARAMETER NAME="INDEX" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_CCI_NOC_0_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_CCI_NOC_0_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_CCI_NOC_0_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_CCI_NOC_0_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_CCI_NOC_0_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_CCI_NOC_0_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_CCI_NOC_0_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_CCI_NOC_0_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_CCI_NOC_0_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_CCI_NOC_0_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_CCI_NOC_0_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_CCI_NOC_0_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_CCI_NOC_0_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="FPD_CCI_NOC_0_wuser"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_CCI_NOC_0_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_CCI_NOC_0_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_CCI_NOC_0_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_CCI_NOC_0_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_CCI_NOC_0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_CCI_NOC_0_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_CCI_NOC_0_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_CCI_NOC_0_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_CCI_NOC_0_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_CCI_NOC_0_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_CCI_NOC_0_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_CCI_NOC_0_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_CCI_NOC_0_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_CCI_NOC_0_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_CCI_NOC_0_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_CCI_NOC_0_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_CCI_NOC_0_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_CCI_NOC_0_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_CCI_NOC_0_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_CCI_NOC_0_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_CCI_NOC_0_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_CCI_NOC_0_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_CCI_NOC_0_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_CCI_NOC_0_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_CCI_NOC_0_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_CCI_NOC_0_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_cips_FPD_CCI_NOC_1" DATAWIDTH="128" NAME="FPD_CCI_NOC_1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999207"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_fpd_cci_noc_axi1_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_CCI_TO_NOC_NMU"/>
          <PARAMETER NAME="INDEX" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_CCI_NOC_1_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_CCI_NOC_1_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_CCI_NOC_1_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_CCI_NOC_1_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_CCI_NOC_1_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_CCI_NOC_1_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_CCI_NOC_1_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_CCI_NOC_1_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_CCI_NOC_1_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_CCI_NOC_1_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_CCI_NOC_1_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_CCI_NOC_1_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_CCI_NOC_1_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="FPD_CCI_NOC_1_wuser"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_CCI_NOC_1_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_CCI_NOC_1_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_CCI_NOC_1_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_CCI_NOC_1_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_CCI_NOC_1_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_CCI_NOC_1_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_CCI_NOC_1_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_CCI_NOC_1_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_CCI_NOC_1_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_CCI_NOC_1_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_CCI_NOC_1_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_CCI_NOC_1_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_CCI_NOC_1_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_CCI_NOC_1_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_CCI_NOC_1_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_CCI_NOC_1_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_CCI_NOC_1_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_CCI_NOC_1_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_CCI_NOC_1_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_CCI_NOC_1_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_CCI_NOC_1_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_CCI_NOC_1_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_CCI_NOC_1_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_CCI_NOC_1_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_CCI_NOC_1_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_CCI_NOC_1_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_cips_FPD_CCI_NOC_2" DATAWIDTH="128" NAME="FPD_CCI_NOC_2" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999207"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_fpd_cci_noc_axi2_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_CCI_TO_NOC_NMU"/>
          <PARAMETER NAME="INDEX" VALUE="2"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_CCI_NOC_2_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_CCI_NOC_2_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_CCI_NOC_2_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_CCI_NOC_2_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_CCI_NOC_2_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_CCI_NOC_2_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_CCI_NOC_2_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_CCI_NOC_2_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_CCI_NOC_2_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_CCI_NOC_2_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_CCI_NOC_2_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_CCI_NOC_2_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_CCI_NOC_2_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="FPD_CCI_NOC_2_wuser"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_CCI_NOC_2_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_CCI_NOC_2_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_CCI_NOC_2_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_CCI_NOC_2_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_CCI_NOC_2_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_CCI_NOC_2_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_CCI_NOC_2_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_CCI_NOC_2_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_CCI_NOC_2_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_CCI_NOC_2_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_CCI_NOC_2_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_CCI_NOC_2_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_CCI_NOC_2_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_CCI_NOC_2_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_CCI_NOC_2_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_CCI_NOC_2_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_CCI_NOC_2_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_CCI_NOC_2_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_CCI_NOC_2_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_CCI_NOC_2_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_CCI_NOC_2_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_CCI_NOC_2_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_CCI_NOC_2_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_CCI_NOC_2_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_CCI_NOC_2_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_CCI_NOC_2_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_cips_FPD_CCI_NOC_3" DATAWIDTH="128" NAME="FPD_CCI_NOC_3" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999207"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_fpd_cci_noc_axi3_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_CCI_TO_NOC_NMU"/>
          <PARAMETER NAME="INDEX" VALUE="3"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_CCI_NOC_3_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_CCI_NOC_3_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_CCI_NOC_3_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_CCI_NOC_3_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_CCI_NOC_3_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_CCI_NOC_3_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_CCI_NOC_3_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_CCI_NOC_3_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_CCI_NOC_3_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_CCI_NOC_3_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_CCI_NOC_3_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_CCI_NOC_3_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_CCI_NOC_3_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="FPD_CCI_NOC_3_wuser"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_CCI_NOC_3_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_CCI_NOC_3_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_CCI_NOC_3_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_CCI_NOC_3_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_CCI_NOC_3_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_CCI_NOC_3_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_CCI_NOC_3_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_CCI_NOC_3_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_CCI_NOC_3_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_CCI_NOC_3_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_CCI_NOC_3_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_CCI_NOC_3_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_CCI_NOC_3_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_CCI_NOC_3_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_CCI_NOC_3_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_CCI_NOC_3_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_CCI_NOC_3_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_CCI_NOC_3_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_CCI_NOC_3_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_CCI_NOC_3_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_CCI_NOC_3_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_CCI_NOC_3_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_CCI_NOC_3_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_CCI_NOC_3_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_CCI_NOC_3_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_CCI_NOC_3_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_cips_LPD_AXI_NOC_0" DATAWIDTH="128" NAME="LPD_AXI_NOC_0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="591666077"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_lpd_axi_noc_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_rpu"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_RPU_TO_NOC_NMU"/>
          <PARAMETER NAME="INDEX" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="LPD_AXI_NOC_0_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="LPD_AXI_NOC_0_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="LPD_AXI_NOC_0_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="LPD_AXI_NOC_0_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="LPD_AXI_NOC_0_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="LPD_AXI_NOC_0_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="LPD_AXI_NOC_0_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="LPD_AXI_NOC_0_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="LPD_AXI_NOC_0_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="LPD_AXI_NOC_0_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="LPD_AXI_NOC_0_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="LPD_AXI_NOC_0_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="LPD_AXI_NOC_0_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="LPD_AXI_NOC_0_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="LPD_AXI_NOC_0_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="LPD_AXI_NOC_0_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="LPD_AXI_NOC_0_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="LPD_AXI_NOC_0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="LPD_AXI_NOC_0_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="LPD_AXI_NOC_0_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="LPD_AXI_NOC_0_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="LPD_AXI_NOC_0_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="LPD_AXI_NOC_0_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="LPD_AXI_NOC_0_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="LPD_AXI_NOC_0_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="LPD_AXI_NOC_0_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="LPD_AXI_NOC_0_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="LPD_AXI_NOC_0_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="LPD_AXI_NOC_0_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="LPD_AXI_NOC_0_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="LPD_AXI_NOC_0_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="LPD_AXI_NOC_0_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="LPD_AXI_NOC_0_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="LPD_AXI_NOC_0_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="LPD_AXI_NOC_0_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="LPD_AXI_NOC_0_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="LPD_AXI_NOC_0_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="LPD_AXI_NOC_0_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="LPD_AXI_NOC_0_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_cips_PMC_NOC_AXI_0" DATAWIDTH="128" NAME="PMC_NOC_AXI_0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="400000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pmc_axi_noc_axi0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_pmc"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_PMC_TO_NOC_NMU"/>
          <PARAMETER NAME="HD_TANDEM" VALUE="0"/>
          <PARAMETER NAME="INDEX" VALUE="0"/>
          <PARAMETER NAME="SLR_INDEX" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="PMC_NOC_AXI_0_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="PMC_NOC_AXI_0_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="PMC_NOC_AXI_0_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="PMC_NOC_AXI_0_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="PMC_NOC_AXI_0_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="PMC_NOC_AXI_0_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="PMC_NOC_AXI_0_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="PMC_NOC_AXI_0_arqos"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="PMC_NOC_AXI_0_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="PMC_NOC_AXI_0_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="PMC_NOC_AXI_0_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="PMC_NOC_AXI_0_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="PMC_NOC_AXI_0_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="PMC_NOC_AXI_0_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="PMC_NOC_AXI_0_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="PMC_NOC_AXI_0_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="PMC_NOC_AXI_0_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="PMC_NOC_AXI_0_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="PMC_NOC_AXI_0_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="PMC_NOC_AXI_0_awqos"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="PMC_NOC_AXI_0_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="PMC_NOC_AXI_0_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="PMC_NOC_AXI_0_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="PMC_NOC_AXI_0_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="PMC_NOC_AXI_0_bready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="PMC_NOC_AXI_0_rready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="PMC_NOC_AXI_0_wdata"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="PMC_NOC_AXI_0_wid"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="PMC_NOC_AXI_0_wlast"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="PMC_NOC_AXI_0_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="PMC_NOC_AXI_0_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="PMC_NOC_AXI_0_wvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="PMC_NOC_AXI_0_arready"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="PMC_NOC_AXI_0_awready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="PMC_NOC_AXI_0_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="PMC_NOC_AXI_0_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="PMC_NOC_AXI_0_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="PMC_NOC_AXI_0_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="PMC_NOC_AXI_0_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="PMC_NOC_AXI_0_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="PMC_NOC_AXI_0_rlast"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="PMC_NOC_AXI_0_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="PMC_NOC_AXI_0_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="PMC_NOC_AXI_0_rvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="PMC_NOC_AXI_0_wready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SPI0" TYPE="INITIATOR" VLNV="xilinx.com:interface:spi:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCK_I" PHYSICAL="SPI0_sck_i"/>
            <PORTMAP LOGICAL="SCK_O" PHYSICAL="SPI0_sck_o"/>
            <PORTMAP LOGICAL="SCK_T" PHYSICAL="SPI0_sck_t"/>
            <PORTMAP LOGICAL="IO0_I" PHYSICAL="SPI0_io0_i"/>
            <PORTMAP LOGICAL="IO0_O" PHYSICAL="SPI0_io0_o"/>
            <PORTMAP LOGICAL="IO0_T" PHYSICAL="SPI0_io0_t"/>
            <PORTMAP LOGICAL="IO1_I" PHYSICAL="SPI0_io1_i"/>
            <PORTMAP LOGICAL="IO1_O" PHYSICAL="SPI0_io1_o"/>
            <PORTMAP LOGICAL="IO1_T" PHYSICAL="SPI0_io1_t"/>
            <PORTMAP LOGICAL="SS_I" PHYSICAL="SPI0_ss_i"/>
            <PORTMAP LOGICAL="SS_O" PHYSICAL="SPI0_ss_o"/>
            <PORTMAP LOGICAL="SS_T" PHYSICAL="SPI0_ss_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SPI1" TYPE="INITIATOR" VLNV="xilinx.com:interface:spi:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCK_I" PHYSICAL="SPI1_sck_i"/>
            <PORTMAP LOGICAL="SCK_O" PHYSICAL="SPI1_sck_o"/>
            <PORTMAP LOGICAL="SCK_T" PHYSICAL="SPI1_sck_t"/>
            <PORTMAP LOGICAL="IO0_I" PHYSICAL="SPI1_io0_i"/>
            <PORTMAP LOGICAL="IO0_O" PHYSICAL="SPI1_io0_o"/>
            <PORTMAP LOGICAL="IO0_T" PHYSICAL="SPI1_io0_t"/>
            <PORTMAP LOGICAL="IO1_I" PHYSICAL="SPI1_io1_i"/>
            <PORTMAP LOGICAL="IO1_O" PHYSICAL="SPI1_io1_o"/>
            <PORTMAP LOGICAL="IO1_T" PHYSICAL="SPI1_io1_t"/>
            <PORTMAP LOGICAL="SS_I" PHYSICAL="SPI1_ss_i"/>
            <PORTMAP LOGICAL="SS_O" PHYSICAL="SPI1_ss_o"/>
            <PORTMAP LOGICAL="SS_T" PHYSICAL="SPI1_ss_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="LPD_GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="O" PHYSICAL="LPD_GPIO_o"/>
            <PORTMAP LOGICAL="I" PHYSICAL="LPD_GPIO_i"/>
            <PORTMAP LOGICAL="T" PHYSICAL="LPD_GPIO_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C1_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C2_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C3_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S03_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="LPD_AXI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S04_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PMC_NOC_AXI_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S05_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA4000FFF" INSTANCE="axi_gpio" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0xA4A10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA4A11FFF" INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0xA4A90000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA4A93FFF" INSTANCE="axi_mxfe_rx_jesd_rx_axi" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0xA4B10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA4B11FFF" INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0xA4B90000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA4B93FFF" INSTANCE="axi_mxfe_tx_jesd_tx_axi" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0xA5000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA500FFFF" INSTANCE="axi_sysid_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0xBC420000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBC420FFF" INSTANCE="axi_mxfe_rx_dma" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0xBC430000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBC430FFF" INSTANCE="axi_mxfe_tx_dma" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0xBC440000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBC44FFFF" INSTANCE="mxfe_tx_data_offload_i_data_offload" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0xBC450000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBC45FFFF" INSTANCE="mxfe_rx_data_offload_i_data_offload" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x97FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C1_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x97FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C2_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x97FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C3_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x97FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S03_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x97FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="LPD_AXI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S04_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x97FFFFFFF" INSTANCE="axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PMC_NOC_AXI_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S05_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_noc_0"/>
        <PERIPHERAL INSTANCE="axi_gpio"/>
        <PERIPHERAL INSTANCE="rx_mxfe_tpl_core_adc_tpl_core"/>
        <PERIPHERAL INSTANCE="axi_mxfe_rx_jesd_rx_axi"/>
        <PERIPHERAL INSTANCE="tx_mxfe_tpl_core_dac_tpl_core"/>
        <PERIPHERAL INSTANCE="axi_mxfe_tx_jesd_tx_axi"/>
        <PERIPHERAL INSTANCE="axi_sysid_0"/>
        <PERIPHERAL INSTANCE="axi_mxfe_rx_dma"/>
        <PERIPHERAL INSTANCE="axi_mxfe_tx_dma"/>
        <PERIPHERAL INSTANCE="mxfe_tx_data_offload_i_data_offload"/>
        <PERIPHERAL INSTANCE="mxfe_rx_data_offload_i_data_offload"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/sys_rstgen" HWVERSION="5.0" INSTANCE="sys_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999901" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="sys_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_cips_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="aresetn"/>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="rx_device_clk_rstgen" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="tx_device_clk_rstgen" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="mxfe_rx_data_offload_i_data_offload" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_mxfe_rx_jesd_rx_axi" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_mxfe_rx_dma" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx_axi" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_mxfe_tx_dma" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/tx_device_clk_rstgen" HWVERSION="5.0" INSTANCE="tx_device_clk_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_tx_device_clk_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_tx_device_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_device_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst" SIGNAME="tx_device_clk_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="upack_reset_sources" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="tx_device_clk_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_storage_unit" PORT="m_axis_aresetn"/>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="m_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_mxfe_tpl_core/dac_tpl_core" HWVERSION="1.0" INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ad_ip_jesd204_tpl_dac" VLNV="analog.com:user:ad_ip_jesd204_tpl_dac:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="FPGA_TECHNOLOGY" VALUE="4"/>
        <PARAMETER NAME="FPGA_FAMILY" VALUE="6"/>
        <PARAMETER NAME="SPEED_GRADE" VALUE="23"/>
        <PARAMETER NAME="DEV_PACKAGE" VALUE="20"/>
        <PARAMETER NAME="NUM_LANES" VALUE="2"/>
        <PARAMETER NAME="NUM_CHANNELS" VALUE="8"/>
        <PARAMETER NAME="SAMPLES_PER_FRAME" VALUE="1"/>
        <PARAMETER NAME="CONVERTER_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="BITS_PER_SAMPLE" VALUE="16"/>
        <PARAMETER NAME="DMA_BITS_PER_SAMPLE" VALUE="16"/>
        <PARAMETER NAME="PADDING_TO_MSB_LSB_N" VALUE="0"/>
        <PARAMETER NAME="OCTETS_PER_BEAT" VALUE="8"/>
        <PARAMETER NAME="DDS_TYPE" VALUE="1"/>
        <PARAMETER NAME="DDS_CORDIC_DW" VALUE="16"/>
        <PARAMETER NAME="DDS_CORDIC_PHASE_DW" VALUE="16"/>
        <PARAMETER NAME="DATAPATH_DISABLE" VALUE="0"/>
        <PARAMETER NAME="IQCORRECTION_DISABLE" VALUE="0"/>
        <PARAMETER NAME="EXT_SYNC" VALUE="1"/>
        <PARAMETER NAME="XBAR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_dac_tpl_core_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4B10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA4B11FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="link_clk" SIGIS="clk" SIGNAME="External_Ports_tx_device_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_device_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="link_valid" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_tx_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="tx_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="link_ready" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_tx_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="tx_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="link_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_mxfe_tx_jesd_tx_tx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mxfe_tx_jesd_tx" PORT="tx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="enable" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_enable_slice_0" PORT="Din"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_enable_slice_1" PORT="Din"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_enable_slice_2" PORT="Din"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_enable_slice_3" PORT="Din"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_enable_slice_4" PORT="Din"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_enable_slice_5" PORT="Din"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_enable_slice_6" PORT="Din"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_enable_slice_7" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dac_valid" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_valid_slice_0" PORT="Din"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_valid_slice_1" PORT="Din"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_valid_slice_2" PORT="Din"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_valid_slice_3" PORT="Din"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_valid_slice_4" PORT="Din"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_valid_slice_5" PORT="Din"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_valid_slice_6" PORT="Din"/>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_valid_slice_7" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="dac_ddata" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_data_concat0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_data_concat0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_dunf" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_rst" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_dac_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="upack_reset_sources" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_sync_in" SIGIS="undef" SIGNAME="External_Ports_ext_sync_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ext_sync_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_sync_manual_req_out" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_dac_sync_manual_req_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="manual_sync_or" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_sync_manual_req_in" SIGIS="undef" SIGNAME="manual_sync_or_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="manual_sync_or" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999901" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="sys_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M06_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999901"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_cc32_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="tx_mxfe_tpl_core_dac_tpl_core_link" NAME="link" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="link_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="link_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="link_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/tx_mxfe_tpl_core/data_concat0" HWVERSION="2.1" INSTANCE="tx_mxfe_tpl_core_data_concat0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="128"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="system_data_concat0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="util_mxfe_upack_fifo_rd_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="fifo_rd_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="util_mxfe_upack_fifo_rd_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="fifo_rd_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="util_mxfe_upack_fifo_rd_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="fifo_rd_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="util_mxfe_upack_fifo_rd_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="fifo_rd_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="util_mxfe_upack_fifo_rd_data_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="fifo_rd_data_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="util_mxfe_upack_fifo_rd_data_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="fifo_rd_data_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="util_mxfe_upack_fifo_rd_data_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="fifo_rd_data_6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="util_mxfe_upack_fifo_rd_data_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="fifo_rd_data_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_data_concat0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="dac_ddata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/tx_mxfe_tpl_core/enable_slice_0" HWVERSION="1.0" INSTANCE="tx_mxfe_tpl_core_enable_slice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_enable_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="enable_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/tx_mxfe_tpl_core/enable_slice_1" HWVERSION="1.0" INSTANCE="tx_mxfe_tpl_core_enable_slice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_1_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_enable_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="enable_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/tx_mxfe_tpl_core/enable_slice_2" HWVERSION="1.0" INSTANCE="tx_mxfe_tpl_core_enable_slice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="2"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_2_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_enable_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="enable_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/tx_mxfe_tpl_core/enable_slice_3" HWVERSION="1.0" INSTANCE="tx_mxfe_tpl_core_enable_slice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_3_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_enable_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="enable_3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/tx_mxfe_tpl_core/enable_slice_4" HWVERSION="1.0" INSTANCE="tx_mxfe_tpl_core_enable_slice_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="4"/>
        <PARAMETER NAME="DIN_TO" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_4_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_enable_slice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="enable_4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/tx_mxfe_tpl_core/enable_slice_5" HWVERSION="1.0" INSTANCE="tx_mxfe_tpl_core_enable_slice_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="5"/>
        <PARAMETER NAME="DIN_TO" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_5_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_enable_slice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="enable_5"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/tx_mxfe_tpl_core/enable_slice_6" HWVERSION="1.0" INSTANCE="tx_mxfe_tpl_core_enable_slice_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="6"/>
        <PARAMETER NAME="DIN_TO" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_6_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_enable_slice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="enable_6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/tx_mxfe_tpl_core/enable_slice_7" HWVERSION="1.0" INSTANCE="tx_mxfe_tpl_core_enable_slice_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="system_enable_slice_7_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_enable_slice_7_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="enable_7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/tx_mxfe_tpl_core/valid_slice_0" HWVERSION="1.0" INSTANCE="tx_mxfe_tpl_core_valid_slice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="dac_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_valid_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="fifo_rd_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/tx_mxfe_tpl_core/valid_slice_1" HWVERSION="1.0" INSTANCE="tx_mxfe_tpl_core_valid_slice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_1_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="dac_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/tx_mxfe_tpl_core/valid_slice_2" HWVERSION="1.0" INSTANCE="tx_mxfe_tpl_core_valid_slice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="2"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_2_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="dac_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/tx_mxfe_tpl_core/valid_slice_3" HWVERSION="1.0" INSTANCE="tx_mxfe_tpl_core_valid_slice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_3_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="dac_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/tx_mxfe_tpl_core/valid_slice_4" HWVERSION="1.0" INSTANCE="tx_mxfe_tpl_core_valid_slice_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="4"/>
        <PARAMETER NAME="DIN_TO" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_4_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="dac_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/tx_mxfe_tpl_core/valid_slice_5" HWVERSION="1.0" INSTANCE="tx_mxfe_tpl_core_valid_slice_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="5"/>
        <PARAMETER NAME="DIN_TO" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_5_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="dac_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/tx_mxfe_tpl_core/valid_slice_6" HWVERSION="1.0" INSTANCE="tx_mxfe_tpl_core_valid_slice_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="6"/>
        <PARAMETER NAME="DIN_TO" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_6_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="dac_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/tx_mxfe_tpl_core/valid_slice_7" HWVERSION="1.0" INSTANCE="tx_mxfe_tpl_core_valid_slice_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="system_valid_slice_7_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="dac_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/upack_reset_sources" HWVERSION="2.1" INSTANCE="upack_reset_sources" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="2"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_upack_reset_sources_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="undef" SIGNAME="tx_device_clk_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_device_clk_rstgen" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_dac_tpl_core_dac_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_dac_tpl_core" PORT="dac_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="upack_reset_sources_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="upack_rst_logic" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/upack_rst_logic" HWVERSION="2.0" INSTANCE="upack_rst_logic" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_upack_rst_logic_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="upack_reset_sources_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="upack_reset_sources" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="upack_rst_logic_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_mxfe_upack" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_mxfe_cpack" HWVERSION="1.0" INSTANCE="util_mxfe_cpack" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_cpack2" VLNV="analog.com:user:util_cpack2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="8"/>
        <PARAMETER NAME="SAMPLES_PER_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="SAMPLE_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_mxfe_cpack_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_rx_device_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_device_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="cpack_rst_logic_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpack_rst_logic" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_enable_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_enable_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_1" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_enable_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_enable_slice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_2" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_enable_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_enable_slice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_3" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_enable_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_enable_slice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_4" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_enable_slice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_enable_slice_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_5" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_enable_slice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_enable_slice_5" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_6" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_enable_slice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_enable_slice_6" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_7" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_enable_slice_7_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_enable_slice_7" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_wr_en" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_valid_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_valid_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_wr_overflow" SIGIS="undef" SIGNAME="util_mxfe_cpack_fifo_wr_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_adc_tpl_core" PORT="adc_dovf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fifo_wr_data_0" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_data_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_data_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fifo_wr_data_1" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_data_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_data_slice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fifo_wr_data_2" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_data_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_data_slice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fifo_wr_data_3" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_data_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_data_slice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fifo_wr_data_4" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_data_slice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_data_slice_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fifo_wr_data_5" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_data_slice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_data_slice_5" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fifo_wr_data_6" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_data_slice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_data_slice_6" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fifo_wr_data_7" RIGHT="0" SIGIS="undef" SIGNAME="rx_mxfe_tpl_core_data_slice_7_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rx_mxfe_tpl_core_data_slice_7" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="packed_fifo_wr_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="packed_fifo_wr_overflow" SIGIS="undef"/>
        <PORT DIR="O" NAME="packed_fifo_wr_sync" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="packed_fifo_wr_data" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="packed_fifo_wr" TYPE="INITIATOR" VLNV="analog.com:interface:fifo_wr:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="packed_fifo_wr_en"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="packed_fifo_wr_data"/>
            <PORTMAP LOGICAL="OVERFLOW" PHYSICAL="packed_fifo_wr_overflow"/>
            <PORTMAP LOGICAL="SYNC" PHYSICAL="packed_fifo_wr_sync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_mxfe_upack" HWVERSION="1.0" INSTANCE="util_mxfe_upack" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_upack2" VLNV="analog.com:user:util_upack2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="8"/>
        <PARAMETER NAME="SAMPLES_PER_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="SAMPLE_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_mxfe_upack_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_tx_device_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_device_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="upack_rst_logic_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="upack_rst_logic" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_0" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_enable_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_enable_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_1" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_enable_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_enable_slice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_2" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_enable_slice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_enable_slice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_3" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_enable_slice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_enable_slice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_4" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_enable_slice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_enable_slice_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_5" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_enable_slice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_enable_slice_5" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_6" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_enable_slice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_enable_slice_6" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable_7" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_enable_slice_7_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_enable_slice_7" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_rd_en" SIGIS="undef" SIGNAME="tx_mxfe_tpl_core_valid_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_valid_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_rd_valid" SIGIS="undef"/>
        <PORT DIR="O" NAME="fifo_rd_underflow" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="fifo_rd_data_0" RIGHT="0" SIGIS="undef" SIGNAME="util_mxfe_upack_fifo_rd_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_data_concat0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="fifo_rd_data_1" RIGHT="0" SIGIS="undef" SIGNAME="util_mxfe_upack_fifo_rd_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_data_concat0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="fifo_rd_data_2" RIGHT="0" SIGIS="undef" SIGNAME="util_mxfe_upack_fifo_rd_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_data_concat0" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="fifo_rd_data_3" RIGHT="0" SIGIS="undef" SIGNAME="util_mxfe_upack_fifo_rd_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_data_concat0" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="fifo_rd_data_4" RIGHT="0" SIGIS="undef" SIGNAME="util_mxfe_upack_fifo_rd_data_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_data_concat0" PORT="In4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="fifo_rd_data_5" RIGHT="0" SIGIS="undef" SIGNAME="util_mxfe_upack_fifo_rd_data_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_data_concat0" PORT="In5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="fifo_rd_data_6" RIGHT="0" SIGIS="undef" SIGNAME="util_mxfe_upack_fifo_rd_data_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_data_concat0" PORT="In6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="fifo_rd_data_7" RIGHT="0" SIGIS="undef" SIGNAME="util_mxfe_upack_fifo_rd_data_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mxfe_tpl_core_data_concat0" PORT="In7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_valid" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_m_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="m_axis_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_ready" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_m_axis_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="m_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="mxfe_tx_data_offload_i_data_offload_m_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mxfe_tx_data_offload_i_data_offload" PORT="m_axis_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mxfe_tx_data_offload_i_data_offload_m_axis" NAME="s_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
