// Seed: 3726121958
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    output id_4,
    output logic id_5
);
  logic id_6 = id_6;
  logic id_7;
  type_13(
      id_2 !== !id_1, id_1
  );
endmodule
