Verilator Tree Dump (format 0x3900) from <e2040> to <e2042>
     NETLIST 0x555556de8000 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x555556e52360 <e1219> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x555556df5380 <e1223> {c2al} @dt=0x555556e3f040@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df5500 <e1228> {c3as} @dt=0x555556dfaa90@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df5680 <e1234> {c4as} @dt=0x555556dfaa90@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df5800 <e1240> {c5aw} @dt=0x555556dfb1e0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df5980 <e1246> {c6aq} @dt=0x555556e3f040@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df5b00 <e1252> {c6aw} @dt=0x555556e3f040@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df5c80 <e1258> {c7ax} @dt=0x555556dfaa90@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df4180 <e1700> {c2al} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__sub_add [VSTATIC]  PORT
    1:2: VAR 0x555556df4300 <e631> {c3as} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556df4480 <e1070> {c4as} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556df4600 <e647> {c5aw} @dt=0x555556dfb1e0@(G/w1)  ALU32_TestCase_1__DOT__carry [VSTATIC]  PORT
    1:2: VAR 0x555556df4780 <e1071> {c6aq} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__zero [VSTATIC]  PORT
    1:2: VAR 0x555556df4900 <e1072> {c6aw} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__overflow [VSTATIC]  PORT
    1:2: VAR 0x555556df4a80 <e1073> {c7ax} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__result [VSTATIC]  PORT
    1:2: VAR 0x555556df4c00 <e1074> {c8aq} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__b_withCin [VSTATIC]  VAR
    1:2: VAR 0x555556df4d80 <e1075> {c10aq} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__expected_result [VSTATIC]  VAR
    1:2:3: CONST 0x555556e6a300 <e1345> {c25be} @dt=0x555556dfaa90@(G/w32)  32'h33829b9c
    1:2: VAR 0x555556df4f00 <e1076> {c11ap} @dt=0x555556dfb1e0@(G/w1)  ALU32_TestCase_1__DOT__expected_carry [VSTATIC]  VAR
    1:2:3: CONST 0x555556e6a400 <e1357> {c26bd} @dt=0x555556e3f040@(G/w1)  1'h0
    1:2: VAR 0x555556df5080 <e1077> {c12aj} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__expected_zero [VSTATIC]  VAR
    1:2:3: CONST 0x555556e6a600 <e1381> {c28bc} @dt=0x555556e3f040@(G/w1)  1'h0
    1:2: VAR 0x555556df5200 <e1078> {c12ay} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__expected_overflow [VSTATIC]  VAR
    1:2:3: CONST 0x555556e6a500 <e1369> {c27bg} @dt=0x555556e3f040@(G/w1)  1'h0
    1:2: TOPSCOPE 0x555556e51550 <e1853> {c1ai}
    1:2:2: SCOPE 0x555556df6780 <e2041#> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x555556e52360]
    1:2:2:1: VARSCOPE 0x555556e77a00 <e1855> {c2al} @dt=0x555556e3f040@(G/w1)  TOP->sub_add [T] [scopep=0x555556df6780] -> VAR 0x555556df5380 <e1223> {c2al} @dt=0x555556e3f040@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e77ad0 <e1858> {c3as} @dt=0x555556dfaa90@(G/w32)  TOP->a [T] [scopep=0x555556df6780] -> VAR 0x555556df5500 <e1228> {c3as} @dt=0x555556dfaa90@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e77ba0 <e1861> {c4as} @dt=0x555556dfaa90@(G/w32)  TOP->b [T] [scopep=0x555556df6780] -> VAR 0x555556df5680 <e1234> {c4as} @dt=0x555556dfaa90@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e77c70 <e1864> {c5aw} @dt=0x555556dfb1e0@(G/w1)  TOP->carry [T] [scopep=0x555556df6780] -> VAR 0x555556df5800 <e1240> {c5aw} @dt=0x555556dfb1e0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e77d40 <e1867> {c6aq} @dt=0x555556e3f040@(G/w1)  TOP->zero [T] [scopep=0x555556df6780] -> VAR 0x555556df5980 <e1246> {c6aq} @dt=0x555556e3f040@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e77e10 <e1870> {c6aw} @dt=0x555556e3f040@(G/w1)  TOP->overflow [T] [scopep=0x555556df6780] -> VAR 0x555556df5b00 <e1252> {c6aw} @dt=0x555556e3f040@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e77ee0 <e1873> {c7ax} @dt=0x555556dfaa90@(G/w32)  TOP->result [T] [scopep=0x555556df6780] -> VAR 0x555556df5c80 <e1258> {c7ax} @dt=0x555556dfaa90@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e8a000 <e1882> {c2al} @dt=0x555556e3f040@(G/w1)  TOP->ALU32_TestCase_1__DOT__sub_add [T] [scopep=0x555556df6780] -> VAR 0x555556df4180 <e1700> {c2al} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__sub_add [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e8a0d0 <e1885> {c3as} @dt=0x555556dfaa90@(G/w32)  TOP->ALU32_TestCase_1__DOT__a [T] [scopep=0x555556df6780] -> VAR 0x555556df4300 <e631> {c3as} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e8a1a0 <e1888> {c4as} @dt=0x555556dfaa90@(G/w32)  TOP->ALU32_TestCase_1__DOT__b [T] [scopep=0x555556df6780] -> VAR 0x555556df4480 <e1070> {c4as} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e8a270 <e1891> {c5aw} @dt=0x555556dfb1e0@(G/w1)  TOP->ALU32_TestCase_1__DOT__carry [T] [scopep=0x555556df6780] -> VAR 0x555556df4600 <e647> {c5aw} @dt=0x555556dfb1e0@(G/w1)  ALU32_TestCase_1__DOT__carry [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e8a340 <e1894> {c6aq} @dt=0x555556e3f040@(G/w1)  TOP->ALU32_TestCase_1__DOT__zero [T] [scopep=0x555556df6780] -> VAR 0x555556df4780 <e1071> {c6aq} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__zero [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e8a410 <e1897> {c6aw} @dt=0x555556e3f040@(G/w1)  TOP->ALU32_TestCase_1__DOT__overflow [T] [scopep=0x555556df6780] -> VAR 0x555556df4900 <e1072> {c6aw} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__overflow [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e8a4e0 <e1900> {c7ax} @dt=0x555556dfaa90@(G/w32)  TOP->ALU32_TestCase_1__DOT__result [T] [scopep=0x555556df6780] -> VAR 0x555556df4a80 <e1073> {c7ax} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__result [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e8a5b0 <e1903> {c8aq} @dt=0x555556dfaa90@(G/w32)  TOP->ALU32_TestCase_1__DOT__b_withCin [T] [scopep=0x555556df6780] -> VAR 0x555556df4c00 <e1074> {c8aq} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__b_withCin [VSTATIC]  VAR
    1:2:2:1: VARSCOPE 0x555556e8a680 <e1906> {c10aq} @dt=0x555556dfaa90@(G/w32)  TOP->ALU32_TestCase_1__DOT__expected_result [T] [scopep=0x555556df6780] -> VAR 0x555556df4d80 <e1075> {c10aq} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__expected_result [VSTATIC]  VAR
    1:2:2:1: VARSCOPE 0x555556e8a750 <e1909> {c11ap} @dt=0x555556dfb1e0@(G/w1)  TOP->ALU32_TestCase_1__DOT__expected_carry [T] [scopep=0x555556df6780] -> VAR 0x555556df4f00 <e1076> {c11ap} @dt=0x555556dfb1e0@(G/w1)  ALU32_TestCase_1__DOT__expected_carry [VSTATIC]  VAR
    1:2:2:1: VARSCOPE 0x555556e8a820 <e1912> {c12aj} @dt=0x555556e3f040@(G/w1)  TOP->ALU32_TestCase_1__DOT__expected_zero [T] [scopep=0x555556df6780] -> VAR 0x555556df5080 <e1077> {c12aj} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__expected_zero [VSTATIC]  VAR
    1:2:2:1: VARSCOPE 0x555556e8a8f0 <e1915> {c12ay} @dt=0x555556e3f040@(G/w1)  TOP->ALU32_TestCase_1__DOT__expected_overflow [T] [scopep=0x555556df6780] -> VAR 0x555556df5200 <e1078> {c12ay} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__expected_overflow [VSTATIC]  VAR
    1:2:2:2: ASSIGNALIAS 0x555556e51600 <e1644> {c2al} @dt=0x555556e3f040@(G/w1)
    1:2:2:2:1: VARREF 0x555556e53c20 <e1641> {c2al} @dt=0x555556e3f040@(G/w1)  sub_add [RV] <- VARSCOPE 0x555556e77a00 <e1855> {c2al} @dt=0x555556e3f040@(G/w1)  TOP->sub_add [T] [scopep=0x555556df6780] -> VAR 0x555556df5380 <e1223> {c2al} @dt=0x555556e3f040@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556e53d40 <e1642> {c2al} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__sub_add [LV] => VARSCOPE 0x555556e8a000 <e1882> {c2al} @dt=0x555556e3f040@(G/w1)  TOP->ALU32_TestCase_1__DOT__sub_add [T] [scopep=0x555556df6780] -> VAR 0x555556df4180 <e1700> {c2al} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__sub_add [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556e516b0 <e1874> {c3as} @dt=0x555556dfaa90@(G/w32)
    1:2:2:2:1: VARREF 0x555556e53e60 <e1650> {c3as} @dt=0x555556dfaa90@(G/w32)  a [RV] <- VARSCOPE 0x555556e77ad0 <e1858> {c3as} @dt=0x555556dfaa90@(G/w32)  TOP->a [T] [scopep=0x555556df6780] -> VAR 0x555556df5500 <e1228> {c3as} @dt=0x555556dfaa90@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556e88000 <e1651> {c3as} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__a [LV] => VARSCOPE 0x555556e8a0d0 <e1885> {c3as} @dt=0x555556dfaa90@(G/w32)  TOP->ALU32_TestCase_1__DOT__a [T] [scopep=0x555556df6780] -> VAR 0x555556df4300 <e631> {c3as} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556e51760 <e1875> {c4as} @dt=0x555556dfaa90@(G/w32)
    1:2:2:2:1: VARREF 0x555556e88120 <e1659> {c4as} @dt=0x555556dfaa90@(G/w32)  b [RV] <- VARSCOPE 0x555556e77ba0 <e1861> {c4as} @dt=0x555556dfaa90@(G/w32)  TOP->b [T] [scopep=0x555556df6780] -> VAR 0x555556df5680 <e1234> {c4as} @dt=0x555556dfaa90@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556e88240 <e1660> {c4as} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__b [LV] => VARSCOPE 0x555556e8a1a0 <e1888> {c4as} @dt=0x555556dfaa90@(G/w32)  TOP->ALU32_TestCase_1__DOT__b [T] [scopep=0x555556df6780] -> VAR 0x555556df4480 <e1070> {c4as} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556e51810 <e1876> {c5aw} @dt=0x555556dfb1e0@(G/w1)
    1:2:2:2:1: VARREF 0x555556e88360 <e1668> {c5aw} @dt=0x555556dfb1e0@(G/w1)  carry [RV] <- VARSCOPE 0x555556e77c70 <e1864> {c5aw} @dt=0x555556dfb1e0@(G/w1)  TOP->carry [T] [scopep=0x555556df6780] -> VAR 0x555556df5800 <e1240> {c5aw} @dt=0x555556dfb1e0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556e88480 <e1669> {c5aw} @dt=0x555556dfb1e0@(G/w1)  ALU32_TestCase_1__DOT__carry [LV] => VARSCOPE 0x555556e8a270 <e1891> {c5aw} @dt=0x555556dfb1e0@(G/w1)  TOP->ALU32_TestCase_1__DOT__carry [T] [scopep=0x555556df6780] -> VAR 0x555556df4600 <e647> {c5aw} @dt=0x555556dfb1e0@(G/w1)  ALU32_TestCase_1__DOT__carry [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556e518c0 <e1877> {c6aq} @dt=0x555556e3f040@(G/w1)
    1:2:2:2:1: VARREF 0x555556e885a0 <e1677> {c6aq} @dt=0x555556e3f040@(G/w1)  zero [RV] <- VARSCOPE 0x555556e77d40 <e1867> {c6aq} @dt=0x555556e3f040@(G/w1)  TOP->zero [T] [scopep=0x555556df6780] -> VAR 0x555556df5980 <e1246> {c6aq} @dt=0x555556e3f040@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556e886c0 <e1678> {c6aq} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__zero [LV] => VARSCOPE 0x555556e8a340 <e1894> {c6aq} @dt=0x555556e3f040@(G/w1)  TOP->ALU32_TestCase_1__DOT__zero [T] [scopep=0x555556df6780] -> VAR 0x555556df4780 <e1071> {c6aq} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__zero [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556e51970 <e1878> {c6aw} @dt=0x555556e3f040@(G/w1)
    1:2:2:2:1: VARREF 0x555556e887e0 <e1686> {c6aw} @dt=0x555556e3f040@(G/w1)  overflow [RV] <- VARSCOPE 0x555556e77e10 <e1870> {c6aw} @dt=0x555556e3f040@(G/w1)  TOP->overflow [T] [scopep=0x555556df6780] -> VAR 0x555556df5b00 <e1252> {c6aw} @dt=0x555556e3f040@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556e88900 <e1687> {c6aw} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__overflow [LV] => VARSCOPE 0x555556e8a410 <e1897> {c6aw} @dt=0x555556e3f040@(G/w1)  TOP->ALU32_TestCase_1__DOT__overflow [T] [scopep=0x555556df6780] -> VAR 0x555556df4900 <e1072> {c6aw} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__overflow [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556e51a20 <e1879> {c7ax} @dt=0x555556dfaa90@(G/w32)
    1:2:2:2:1: VARREF 0x555556e88a20 <e1695> {c7ax} @dt=0x555556dfaa90@(G/w32)  result [RV] <- VARSCOPE 0x555556e77ee0 <e1873> {c7ax} @dt=0x555556dfaa90@(G/w32)  TOP->result [T] [scopep=0x555556df6780] -> VAR 0x555556df5c80 <e1258> {c7ax} @dt=0x555556dfaa90@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556e88b40 <e1696> {c7ax} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__result [LV] => VARSCOPE 0x555556e8a4e0 <e1900> {c7ax} @dt=0x555556dfaa90@(G/w32)  TOP->ALU32_TestCase_1__DOT__result [T] [scopep=0x555556df6780] -> VAR 0x555556df4a80 <e1073> {c7ax} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__result [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556e51ad0 <e1916> {c14af}
    1:2:2:2:1: SENTREE 0x555556e51b80 <e446> {c14am}
    1:2:2:2:1:1: SENITEM 0x555556e51c30 <e232> {c14ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556e88c60 <e692> {c14ao} @dt=0x555556e3f040@(G/w1)  sub_add [RV] <- VARSCOPE 0x555556e77a00 <e1855> {c2al} @dt=0x555556e3f040@(G/w1)  TOP->sub_add [T] [scopep=0x555556df6780] -> VAR 0x555556df5380 <e1223> {c2al} @dt=0x555556e3f040@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: ASSIGN 0x555556e51ce0 <e1384> {c17aj} @dt=0x555556dfaa90@(G/w32)
    1:2:2:2:2:1: ADD 0x555556e51d90 <e1092> {c17bu} @dt=0x555556dfaa90@(G/w32)
    1:2:2:2:2:1:1: XOR 0x555556e51e40 <e1090> {c17bq} @dt=0x555556dfaa90@(G/w32)
    1:2:2:2:2:1:1:1: REPLICATE 0x555556e51ef0 <e1088> {c17bg} @dt=0x555556dfaa90@(G/w32)
    1:2:2:2:2:1:1:1:1: VARREF 0x555556e88d80 <e695> {c17bh} @dt=0x555556e3f040@(G/w1)  sub_add [RV] <- VARSCOPE 0x555556e77a00 <e1855> {c2al} @dt=0x555556e3f040@(G/w1)  TOP->sub_add [T] [scopep=0x555556df6780] -> VAR 0x555556df5380 <e1223> {c2al} @dt=0x555556e3f040@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:1:2: CONST 0x555556e6bb00 <e1087> {c17be} @dt=0x555556e2a750@(G/sw32)  32'sh20
    1:2:2:2:2:1:1:2: VARREF 0x555556e88ea0 <e1089> {c17br} @dt=0x555556dfaa90@(G/w32)  b [RV] <- VARSCOPE 0x555556e77ba0 <e1861> {c4as} @dt=0x555556dfaa90@(G/w32)  TOP->b [T] [scopep=0x555556df6780] -> VAR 0x555556df5680 <e1234> {c4as} @dt=0x555556dfaa90@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2: EXTEND 0x555556e8c000 <e1091> {c17bw} @dt=0x555556dfaa90@(G/w32)
    1:2:2:2:2:1:2:1: VARREF 0x555556e88fc0 <e718> {c17bw} @dt=0x555556e3f040@(G/w1)  sub_add [RV] <- VARSCOPE 0x555556e77a00 <e1855> {c2al} @dt=0x555556e3f040@(G/w1)  TOP->sub_add [T] [scopep=0x555556df6780] -> VAR 0x555556df5380 <e1223> {c2al} @dt=0x555556e3f040@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556e890e0 <e1093> {c17aq} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__b_withCin [LV] => VARSCOPE 0x555556e8a5b0 <e1903> {c8aq} @dt=0x555556dfaa90@(G/w32)  TOP->ALU32_TestCase_1__DOT__b_withCin [T] [scopep=0x555556df6780] -> VAR 0x555556df4c00 <e1074> {c8aq} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__b_withCin [VSTATIC]  VAR
    1:2:2:2:2: ASSIGN 0x555556e8c0b0 <e1098> {c18aj} @dt=0x555556dfaa90@(G/w32)
    1:2:2:2:2:1: ADD 0x555556e8c160 <e1096> {c18bb} @dt=0x555556dfaa90@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556e89200 <e723> {c18az} @dt=0x555556dfaa90@(G/w32)  a [RV] <- VARSCOPE 0x555556e77ad0 <e1858> {c3as} @dt=0x555556dfaa90@(G/w32)  TOP->a [T] [scopep=0x555556df6780] -> VAR 0x555556df5500 <e1228> {c3as} @dt=0x555556dfaa90@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2: VARREF 0x555556e89320 <e1095> {c18bd} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__b_withCin [RV] <- VARSCOPE 0x555556e8a5b0 <e1903> {c8aq} @dt=0x555556dfaa90@(G/w32)  TOP->ALU32_TestCase_1__DOT__b_withCin [T] [scopep=0x555556df6780] -> VAR 0x555556df4c00 <e1074> {c8aq} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__b_withCin [VSTATIC]  VAR
    1:2:2:2:2:2: VARREF 0x555556e89440 <e1097> {c18aq} @dt=0x555556dfaa90@(G/w32)  result [LV] => VARSCOPE 0x555556e77ee0 <e1873> {c7ax} @dt=0x555556dfaa90@(G/w32)  TOP->result [T] [scopep=0x555556df6780] -> VAR 0x555556df5c80 <e1258> {c7ax} @dt=0x555556dfaa90@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: ASSIGN 0x555556e8c210 <e732> {c19aj} @dt=0x555556dfb1e0@(G/w1)
    1:2:2:2:2:1: AND 0x555556e8c2c0 <e1309> {c19bj} @dt=0x555556e3f040@(G/w1)
    1:2:2:2:2:1:1: SEL 0x555556e28480 <e1314> {c19az} @dt=0x555556e3f040@(G/w1) decl[31:0]]
    1:2:2:2:2:1:1:1: VARREF 0x555556e89560 <e743> {c19ay} @dt=0x555556dfaa90@(G/w32)  a [RV] <- VARSCOPE 0x555556e77ad0 <e1858> {c3as} @dt=0x555556dfaa90@(G/w32)  TOP->a [T] [scopep=0x555556df6780] -> VAR 0x555556df5500 <e1228> {c3as} @dt=0x555556dfaa90@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2: CONST 0x555556e6ba00 <e767> {c19ba} @dt=0x555556e448f0@(G/sw5)  5'h1e
    1:2:2:2:2:1:1:3: CONST 0x555556e6bc00 <e1108> {c19az} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:2:2:1:2: SEL 0x555556e28540 <e1320> {c19bn} @dt=0x555556e3f040@(G/w1) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x555556e89680 <e1120> {c19bm} @dt=0x555556dfaa90@(G/w32)  b [RV] <- VARSCOPE 0x555556e77ba0 <e1861> {c4as} @dt=0x555556dfaa90@(G/w32)  TOP->b [T] [scopep=0x555556df6780] -> VAR 0x555556df5680 <e1234> {c4as} @dt=0x555556dfaa90@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:2: CONST 0x555556e6bd00 <e823> {c19bo} @dt=0x555556e448f0@(G/sw5)  5'h1e
    1:2:2:2:2:1:2:3: CONST 0x555556e6be00 <e1130> {c19bn} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:2:2:2: VARREF 0x555556e897a0 <e731> {c19aq} @dt=0x555556dfb1e0@(G/w1)  carry [LV] => VARSCOPE 0x555556e77c70 <e1864> {c5aw} @dt=0x555556dfb1e0@(G/w1)  TOP->carry [T] [scopep=0x555556df6780] -> VAR 0x555556df5800 <e1240> {c5aw} @dt=0x555556dfb1e0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: ASSIGN 0x555556e8c370 <e1185> {c20aj} @dt=0x555556e3f040@(G/w1)
    1:2:2:2:2:1: AND 0x555556e8c420 <e1331> {c20bz} @dt=0x555556e3f040@(G/w1)
    1:2:2:2:2:1:1: EQ 0x555556e8c4d0 <e1327> {c20bi} @dt=0x555556e3f040@(G/w1)
    1:2:2:2:2:1:1:1: SEL 0x555556e28600 <e860> {c20bd} @dt=0x555556e3f040@(G/w1) decl[31:0]]
    1:2:2:2:2:1:1:1:1: VARREF 0x555556e898c0 <e851> {c20bc} @dt=0x555556dfaa90@(G/w32)  a [RV] <- VARSCOPE 0x555556e77ad0 <e1858> {c3as} @dt=0x555556dfaa90@(G/w32)  TOP->a [T] [scopep=0x555556df6780] -> VAR 0x555556df5500 <e1228> {c3as} @dt=0x555556dfaa90@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:1:2: CONST 0x555556e6bf00 <e877> {c20be} @dt=0x555556e448f0@(G/sw5)  5'h1f
    1:2:2:2:2:1:1:1:3: CONST 0x555556e8e000 <e1151> {c20bd} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:2:2:1:1:2: SEL 0x555556e286c0 <e902> {c20bu} @dt=0x555556e3f040@(G/w1) decl[31:0]]
    1:2:2:2:2:1:1:2:1: VARREF 0x555556e899e0 <e1152> {c20bl} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__b_withCin [RV] <- VARSCOPE 0x555556e8a5b0 <e1903> {c8aq} @dt=0x555556dfaa90@(G/w32)  TOP->ALU32_TestCase_1__DOT__b_withCin [T] [scopep=0x555556df6780] -> VAR 0x555556df4c00 <e1074> {c8aq} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__b_withCin [VSTATIC]  VAR
    1:2:2:2:2:1:1:2:2: CONST 0x555556e8e100 <e919> {c20bv} @dt=0x555556e448f0@(G/sw5)  5'h1f
    1:2:2:2:2:1:1:2:3: CONST 0x555556e8e200 <e1162> {c20bu} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:2:2:1:2: NEQ 0x555556e8c580 <e1328> {c20cn} @dt=0x555556e3f040@(G/w1)
    1:2:2:2:2:1:2:1: SEL 0x555556e28780 <e948> {c20ci} @dt=0x555556e3f040@(G/w1) decl[31:0]]
    1:2:2:2:2:1:2:1:1: VARREF 0x555556e89b00 <e1163> {c20cc} @dt=0x555556dfaa90@(G/w32)  result [RV] <- VARSCOPE 0x555556e77ee0 <e1873> {c7ax} @dt=0x555556dfaa90@(G/w32)  TOP->result [T] [scopep=0x555556df6780] -> VAR 0x555556df5c80 <e1258> {c7ax} @dt=0x555556dfaa90@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:1:2: CONST 0x555556e8e300 <e965> {c20cj} @dt=0x555556e448f0@(G/sw5)  5'h1f
    1:2:2:2:2:1:2:1:3: CONST 0x555556e8e400 <e1173> {c20ci} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:2:2:1:2:2: SEL 0x555556e28840 <e990> {c20cr} @dt=0x555556e3f040@(G/w1) decl[31:0]]
    1:2:2:2:2:1:2:2:1: VARREF 0x555556e89c20 <e981> {c20cq} @dt=0x555556dfaa90@(G/w32)  a [RV] <- VARSCOPE 0x555556e77ad0 <e1858> {c3as} @dt=0x555556dfaa90@(G/w32)  TOP->a [T] [scopep=0x555556df6780] -> VAR 0x555556df5500 <e1228> {c3as} @dt=0x555556dfaa90@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:2:2: CONST 0x555556e8e500 <e1007> {c20cs} @dt=0x555556e448f0@(G/sw5)  5'h1f
    1:2:2:2:2:1:2:2:3: CONST 0x555556e8e600 <e1183> {c20cr} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:2:2:2: VARREF 0x555556e89d40 <e1184> {c20aq} @dt=0x555556e3f040@(G/w1)  overflow [LV] => VARSCOPE 0x555556e77e10 <e1870> {c6aw} @dt=0x555556e3f040@(G/w1)  TOP->overflow [T] [scopep=0x555556df6780] -> VAR 0x555556df5b00 <e1252> {c6aw} @dt=0x555556e3f040@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: ASSIGN 0x555556e8c630 <e1189> {c21aj} @dt=0x555556e3f040@(G/w1)
    1:2:2:2:2:1: NOT 0x555556e8c6e0 <e1187> {c21ax} @dt=0x555556e3f040@(G/w1)
    1:2:2:2:2:1:1: REDOR 0x555556e8c790 <e389> {c21az} @dt=0x555556e3f040@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x555556e89e60 <e1186> {c21bb} @dt=0x555556dfaa90@(G/w32)  result [RV] <- VARSCOPE 0x555556e77ee0 <e1873> {c7ax} @dt=0x555556dfaa90@(G/w32)  TOP->result [T] [scopep=0x555556df6780] -> VAR 0x555556df5c80 <e1258> {c7ax} @dt=0x555556dfaa90@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556e90000 <e1188> {c21aq} @dt=0x555556e3f040@(G/w1)  zero [LV] => VARSCOPE 0x555556e77d40 <e1867> {c6aq} @dt=0x555556e3f040@(G/w1)  TOP->zero [T] [scopep=0x555556df6780] -> VAR 0x555556df5980 <e1246> {c6aq} @dt=0x555556e3f040@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: INITIAL 0x555556e8c840 <e1917> {c25bc}
    1:2:2:2:2: ASSIGN 0x555556e8c8f0 <e1339> {c25bc} @dt=0x555556dfaa90@(G/w32)
    1:2:2:2:2:1: CONST 0x555556e8e700 <e1337> {c25be} @dt=0x555556dfaa90@(G/w32)  32'h33829b9c
    1:2:2:2:2:2: VARREF 0x555556e90120 <e1338> {c25am} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__expected_result [LV] => VARSCOPE 0x555556e8a680 <e1906> {c10aq} @dt=0x555556dfaa90@(G/w32)  TOP->ALU32_TestCase_1__DOT__expected_result [T] [scopep=0x555556df6780] -> VAR 0x555556df4d80 <e1075> {c10aq} @dt=0x555556dfaa90@(G/w32)  ALU32_TestCase_1__DOT__expected_result [VSTATIC]  VAR
    1:2:2:2: INITIAL 0x555556e8c9a0 <e1918> {c26bb}
    1:2:2:2:2: ASSIGN 0x555556e8ca50 <e1351> {c26bb} @dt=0x555556dfb1e0@(G/w1)
    1:2:2:2:2:1: CONST 0x555556e8e800 <e1349> {c26bd} @dt=0x555556e3f040@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x555556e90240 <e1350> {c26am} @dt=0x555556dfb1e0@(G/w1)  ALU32_TestCase_1__DOT__expected_carry [LV] => VARSCOPE 0x555556e8a750 <e1909> {c11ap} @dt=0x555556dfb1e0@(G/w1)  TOP->ALU32_TestCase_1__DOT__expected_carry [T] [scopep=0x555556df6780] -> VAR 0x555556df4f00 <e1076> {c11ap} @dt=0x555556dfb1e0@(G/w1)  ALU32_TestCase_1__DOT__expected_carry [VSTATIC]  VAR
    1:2:2:2: INITIAL 0x555556e8cb00 <e1919> {c27be}
    1:2:2:2:2: ASSIGN 0x555556e8cbb0 <e1363> {c27be} @dt=0x555556e3f040@(G/w1)
    1:2:2:2:2:1: CONST 0x555556e8e900 <e1361> {c27bg} @dt=0x555556e3f040@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x555556e90360 <e1362> {c27am} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__expected_overflow [LV] => VARSCOPE 0x555556e8a8f0 <e1915> {c12ay} @dt=0x555556e3f040@(G/w1)  TOP->ALU32_TestCase_1__DOT__expected_overflow [T] [scopep=0x555556df6780] -> VAR 0x555556df5200 <e1078> {c12ay} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__expected_overflow [VSTATIC]  VAR
    1:2:2:2: INITIAL 0x555556e8cc60 <e1920> {c28ba}
    1:2:2:2:2: ASSIGN 0x555556e8cd10 <e1375> {c28ba} @dt=0x555556e3f040@(G/w1)
    1:2:2:2:2:1: CONST 0x555556e8ea00 <e1373> {c28bc} @dt=0x555556e3f040@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x555556e90480 <e1374> {c28am} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__expected_zero [LV] => VARSCOPE 0x555556e8a820 <e1912> {c12aj} @dt=0x555556e3f040@(G/w1)  TOP->ALU32_TestCase_1__DOT__expected_zero [T] [scopep=0x555556df6780] -> VAR 0x555556df5080 <e1077> {c12aj} @dt=0x555556e3f040@(G/w1)  ALU32_TestCase_1__DOT__expected_zero [VSTATIC]  VAR
    3: TYPETABLE 0x555556df2000 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x555556e3f040 <e295> {c19be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556dfb1e0 <e646> {c5am} @dt=this@(G/w1)  logic [GENERIC] kwd=logic range=[0:0]
		detailed  ->  BASICDTYPE 0x555556e448f0 <e759> {c19az} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x555556dfaa90 <e630> {c3al} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556e2a750 <e1082> {c17be} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e3f040 <e295> {c19be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556dfaa90 <e630> {c3al} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfb1e0 <e646> {c5am} @dt=this@(G/w1)  logic [GENERIC] kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556e448f0 <e759> {c19az} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556e2a750 <e1082> {c17be} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x555556df4000 <e7> {a0aa}
    3:1: MODULE 0x555556de8120 <e6> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556df6000 <e2042#> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556de8120]
