#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov 28 19:00:32 2023
# Process ID: 18384
# Current directory: C:/Users/Andy/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12432 C:\Users\Andy\project_1\project_1.xpr
# Log file: C:/Users/Andy/project_1/vivado.log
# Journal file: C:/Users/Andy/project_1\vivado.jou
# Running On: DUNKAROO, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Andy/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Andy/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1457.387 ; gain = 325.008
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'mem_write_data' on this module [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:99]
ERROR: [VRFC 10-3180] cannot find port 'flush' on this module [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:139]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:177]
ERROR: [VRFC 10-2063] Module <ALUcontrol> not found while processing module instance <ALUctrl> [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v:18]
WARNING: [VRFC 10-3633] port 'id_ex_instr_rs' is already connected [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:185]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:185]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/Andy/project_1/project_1.srcs/sources_1/new/ID_EX_reg.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Andy/project_1/project_1.srcs/sources_1/new/EX_MEM_reg.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Andy/project_1/project_1.srcs/sources_1/new/IF_ID_reg.v] -no_script -reset -force -quiet
remove_files  {C:/Users/Andy/project_1/project_1.srcs/sources_1/new/ID_EX_reg.v C:/Users/Andy/project_1/project_1.srcs/sources_1/new/EX_MEM_reg.v C:/Users/Andy/project_1/project_1.srcs/sources_1/new/IF_ID_reg.v}
file delete -force C:/Users/Andy/project_1/project_1.srcs/sources_1/new/ID_EX_reg.v C:/Users/Andy/project_1/project_1.srcs/sources_1/new/EX_MEM_reg.v C:/Users/Andy/project_1/project_1.srcs/sources_1/new/IF_ID_reg.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'alu_in2_out' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-9364] second declaration of 'alu_in2_out' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-3248] data object 'alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-9364] second declaration of 'alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-3248] data object 'write_back_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-9364] second declaration of 'write_back_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'mem_wb_write_address' on this module [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:99]
ERROR: [VRFC 10-3180] cannot find port 'ALUop' on this module [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v:19]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:185]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.613 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'alu_in2_out' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-9364] second declaration of 'alu_in2_out' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-3248] data object 'alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-9364] second declaration of 'alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-3248] data object 'write_back_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-9364] second declaration of 'write_back_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'mem_wb_write_reg_address' on this module [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:99]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.613 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'alu_in2_out' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-9364] second declaration of 'alu_in2_out' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-3248] data object 'alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-9364] second declaration of 'alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-3248] data object 'write_back_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-9364] second declaration of 'write_back_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:51]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:52]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:53]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:54]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:55]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:56]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:57]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:58]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:59]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:60]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:65]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:66]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:67]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:68]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:69]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:70]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:71]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:72]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:73]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.613 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'alu_in2_out' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-9364] second declaration of 'alu_in2_out' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-3248] data object 'alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-9364] second declaration of 'alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-3248] data object 'write_back_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-9364] second declaration of 'write_back_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:51]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:52]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:53]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:54]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:55]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:56]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:57]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:58]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:59]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:60]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:65]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:66]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:67]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:68]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:69]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:70]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:71]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:72]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:73]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1536.414 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'alu_in2_out' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-9364] second declaration of 'alu_in2_out' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-3248] data object 'alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-9364] second declaration of 'alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-3248] data object 'write_back_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-9364] second declaration of 'write_back_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:51]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:52]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:53]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:54]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:55]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:56]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:57]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:58]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:59]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:60]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:65]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:66]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:67]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:68]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:69]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:70]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:71]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:72]
ERROR: [VRFC 10-2991] 'data_mem' is not declared under prefix 'uut' [C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v:73]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1536.414 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'alu_in2_out' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-9364] second declaration of 'alu_in2_out' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-3248] data object 'alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-9364] second declaration of 'alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-3248] data object 'write_back_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-9364] second declaration of 'write_back_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1536.414 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wb_write_back_data' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alu_op' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:102]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'a' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:52]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:54]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:68]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'b' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:69]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'y' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'd' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'd' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_Control' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'alu_control' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_wb_write_reg_addr' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:191]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:216]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_write_data' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:243]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:254]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:260]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:276]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:282]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'b' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:283]
WARNING: [VRFC 10-5021] port 'jump_address' is not connected on this instance [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:66]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:47]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:74]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1536.414 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'alu_in2_out' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-9364] second declaration of 'alu_in2_out' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-3248] data object 'alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-9364] second declaration of 'alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-3248] data object 'write_back_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-9364] second declaration of 'write_back_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-3248] data object 'alu_op' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:62]
WARNING: [VRFC 10-9364] second declaration of 'alu_op' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_wb_write_reg_addr' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alu_op' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'a' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:52]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:54]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:68]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'b' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:69]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'y' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_wb_write_reg_addr' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:219]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_write_data' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:257]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:263]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:279]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:285]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'b' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:286]
WARNING: [VRFC 10-5021] port 'jump_address' is not connected on this instance [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:69]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:47]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:74]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1536.414 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'alu_in2_out' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-9364] second declaration of 'alu_in2_out' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-3248] data object 'alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-9364] second declaration of 'alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-3248] data object 'write_back_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-9364] second declaration of 'write_back_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-3248] data object 'alu_op' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:63]
WARNING: [VRFC 10-9364] second declaration of 'alu_op' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'b' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:53]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'y' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:54]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:68]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'b' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:69]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'y' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:220]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_write_data' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:247]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:258]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:286]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'b' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:287]
WARNING: [VRFC 10-5021] port 'jump_address' is not connected on this instance [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:70]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:47]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:74]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1536.414 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'alu_in2_out' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-9364] second declaration of 'alu_in2_out' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-3248] data object 'alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-9364] second declaration of 'alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-3248] data object 'mem_read_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:59]
WARNING: [VRFC 10-9364] second declaration of 'mem_read_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:59]
WARNING: [VRFC 10-3248] data object 'write_back_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-9364] second declaration of 'write_back_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-3248] data object 'alu_op' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:63]
WARNING: [VRFC 10-9364] second declaration of 'alu_op' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:63]
WARNING: [VRFC 10-3248] data object 'ex_mem_alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:64]
WARNING: [VRFC 10-9364] second declaration of 'ex_mem_alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'y' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:260]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:282]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'b' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:289]
WARNING: [VRFC 10-5021] port 'jump_address' is not connected on this instance [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:71]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:47]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:74]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1536.414 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'alu_in2_out' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-9364] second declaration of 'alu_in2_out' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-3248] data object 'alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-9364] second declaration of 'alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-3248] data object 'mem_read_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:59]
WARNING: [VRFC 10-9364] second declaration of 'mem_read_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:59]
WARNING: [VRFC 10-3248] data object 'write_back_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-9364] second declaration of 'write_back_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-3248] data object 'alu_op' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:63]
WARNING: [VRFC 10-9364] second declaration of 'alu_op' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:63]
WARNING: [VRFC 10-3248] data object 'ex_mem_alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:64]
WARNING: [VRFC 10-9364] second declaration of 'ex_mem_alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'a' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:52]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'y' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:260]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:282]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'b' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:289]
WARNING: [VRFC 10-5021] port 'jump_address' is not connected on this instance [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:71]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:47]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:74]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1536.414 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'alu_in2_out' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-9364] second declaration of 'alu_in2_out' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-3248] data object 'alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-9364] second declaration of 'alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-3248] data object 'mem_read_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:59]
WARNING: [VRFC 10-9364] second declaration of 'mem_read_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:59]
WARNING: [VRFC 10-3248] data object 'write_back_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-9364] second declaration of 'write_back_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-3248] data object 'alu_op' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:64]
WARNING: [VRFC 10-9364] second declaration of 'alu_op' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:64]
WARNING: [VRFC 10-3248] data object 'ex_mem_alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:65]
WARNING: [VRFC 10-9364] second declaration of 'ex_mem_alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:267]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'q' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'b' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:290]
WARNING: [VRFC 10-5021] port 'jump_address' is not connected on this instance [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:72]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:47]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:74]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1536.414 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'alu_in2_out' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-9364] second declaration of 'alu_in2_out' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-3248] data object 'alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-9364] second declaration of 'alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-3248] data object 'mem_read_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:59]
WARNING: [VRFC 10-9364] second declaration of 'mem_read_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:59]
WARNING: [VRFC 10-3248] data object 'write_back_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-9364] second declaration of 'write_back_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-3248] data object 'alu_op' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:64]
WARNING: [VRFC 10-9364] second declaration of 'alu_op' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:64]
WARNING: [VRFC 10-3248] data object 'ex_mem_alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:65]
WARNING: [VRFC 10-9364] second declaration of 'ex_mem_alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:47]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:74]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1549.004 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'alu_in2_out' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-9364] second declaration of 'alu_in2_out' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:57]
WARNING: [VRFC 10-3248] data object 'alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-9364] second declaration of 'alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-3248] data object 'mem_read_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:59]
WARNING: [VRFC 10-9364] second declaration of 'mem_read_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:59]
WARNING: [VRFC 10-3248] data object 'write_back_data' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-9364] second declaration of 'write_back_data' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:60]
WARNING: [VRFC 10-3248] data object 'alu_op' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:64]
WARNING: [VRFC 10-9364] second declaration of 'alu_op' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:64]
WARNING: [VRFC 10-3248] data object 'ex_mem_alu_result' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:65]
WARNING: [VRFC 10-9364] second declaration of 'ex_mem_alu_result' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(mux_width=10)
Compiling module xil_defaultlib.IF_pipe_stage
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=10)
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=32)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mux2(mux_width=7)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2(mux_width=5)
Compiling module xil_defaultlib.ID_pipe_stage
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.pipe_reg(WIDTH=5)
Compiling module xil_defaultlib.pipe_reg(WIDTH=1)
Compiling module xil_defaultlib.pipe_reg(WIDTH=2)
Compiling module xil_defaultlib.Hazard_detection
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe_stage
Compiling module xil_defaultlib.EX_Forwarding_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mips_32
Compiling module xil_defaultlib.tb_mips_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_32_behav -key {Behavioral:sim_1:Functional:tb_mips_32} -tclbatch {tb_mips_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mips_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1597.562 ; gain = 48.559
run all
NO DEPENDENCY ANDI 	failed!

NO DEPENDENCY NOR  	failed!

NO DEPENDENCY SLT  	failed!

NO DEPENDENCY SLL  	failed!

NO DEPENDENCY SRL  	success!

NO DEPENDENCY SRA  	failed!

NO DEPENDENCY XOR  	success!

NO DEPENDENCY MULT 	failed!

NO DEPENDENCY DIV  	failed!

ANDI No Forwarding     failed!

Forward EX/MEM to EX B failed!

Forward MEM/WB to EX A	failed!

SLL  No Forwarding		failed!

Forward EX/MEM to EX A	failed!

Forward MEM/WB to EX A	failed!

XOR  No Forwarding		failed!

MULT No Forwarding		failed!

Forward MEM/WB to EX B	success!

DATA HAZARD RS DEPENDENCY  failed!

DATA HAZARD RT DEPENDENCY	failed!

CONTROL HAZARD BRANCH	failed!

CONTROL HAZARD JUMP	failed!

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'ex_mem_reg_write' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
WARNING: [VRFC 10-9364] second declaration of 'ex_mem_reg_write' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
WARNING: [VRFC 10-3248] data object 'mem_wb_destination_reg' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-9364] second declaration of 'mem_wb_destination_reg' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-3028] 'mem_wb_destination_reg' was previously declared with a range [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(mux_width=10)
Compiling module xil_defaultlib.IF_pipe_stage
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=10)
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=32)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mux2(mux_width=7)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2(mux_width=5)
Compiling module xil_defaultlib.ID_pipe_stage
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.pipe_reg(WIDTH=5)
Compiling module xil_defaultlib.pipe_reg(WIDTH=1)
Compiling module xil_defaultlib.pipe_reg(WIDTH=2)
Compiling module xil_defaultlib.Hazard_detection
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe_stage
Compiling module xil_defaultlib.EX_Forwarding_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mips_32
Compiling module xil_defaultlib.tb_mips_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_32_behav -key {Behavioral:sim_1:Functional:tb_mips_32} -tclbatch {tb_mips_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mips_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2650.750 ; gain = 0.000
run all
NO DEPENDENCY ANDI 	failed!

NO DEPENDENCY NOR  	failed!

NO DEPENDENCY SLT  	failed!

NO DEPENDENCY SLL  	failed!

NO DEPENDENCY SRL  	success!

NO DEPENDENCY SRA  	failed!

NO DEPENDENCY XOR  	success!

NO DEPENDENCY MULT 	failed!

NO DEPENDENCY DIV  	failed!

ANDI No Forwarding     failed!

Forward EX/MEM to EX B failed!

Forward MEM/WB to EX A	failed!

SLL  No Forwarding		failed!

Forward EX/MEM to EX A	failed!

Forward MEM/WB to EX A	failed!

XOR  No Forwarding		failed!

MULT No Forwarding		failed!

Forward MEM/WB to EX B	success!

DATA HAZARD RS DEPENDENCY  failed!

DATA HAZARD RT DEPENDENCY	failed!

CONTROL HAZARD BRANCH	failed!

CONTROL HAZARD JUMP	failed!

update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'ex_mem_reg_write' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
WARNING: [VRFC 10-9364] second declaration of 'ex_mem_reg_write' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
WARNING: [VRFC 10-3248] data object 'mem_wb_destination_reg' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-9364] second declaration of 'mem_wb_destination_reg' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-3028] 'mem_wb_destination_reg' was previously declared with a range [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(mux_width=10)
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.IF_pipe_stage
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=10)
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=32)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mux2(mux_width=7)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2(mux_width=5)
Compiling module xil_defaultlib.ID_pipe_stage
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.pipe_reg(WIDTH=5)
Compiling module xil_defaultlib.pipe_reg(WIDTH=1)
Compiling module xil_defaultlib.pipe_reg(WIDTH=2)
Compiling module xil_defaultlib.Hazard_detection
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe_stage
Compiling module xil_defaultlib.EX_Forwarding_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mips_32
Compiling module xil_defaultlib.tb_mips_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_32_behav -key {Behavioral:sim_1:Functional:tb_mips_32} -tclbatch {tb_mips_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mips_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2662.250 ; gain = 0.000
run all
NO DEPENDENCY ANDI 	failed!

NO DEPENDENCY NOR  	failed!

NO DEPENDENCY SLT  	failed!

NO DEPENDENCY SLL  	failed!

NO DEPENDENCY SRL  	success!

NO DEPENDENCY SRA  	failed!

NO DEPENDENCY XOR  	success!

NO DEPENDENCY MULT 	failed!

NO DEPENDENCY DIV  	failed!

ANDI No Forwarding     failed!

Forward EX/MEM to EX B failed!

Forward MEM/WB to EX A	failed!

SLL  No Forwarding		failed!

Forward EX/MEM to EX A	failed!

Forward MEM/WB to EX A	failed!

XOR  No Forwarding		failed!

MULT No Forwarding		failed!

Forward MEM/WB to EX B	success!

DATA HAZARD RS DEPENDENCY  failed!

DATA HAZARD RT DEPENDENCY	failed!

CONTROL HAZARD BRANCH	failed!

CONTROL HAZARD JUMP	failed!

run: Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 2662.250 ; gain = 0.000
open_project C:/Users/Andy/lab_2/lab_2.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Andy/lab_2/lab_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
current_project project_1
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2662.250 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 16824 KB (Peak: 16824 KB), Simulation CPU Usage: 41811 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'ex_mem_reg_write' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
WARNING: [VRFC 10-9364] second declaration of 'ex_mem_reg_write' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
WARNING: [VRFC 10-3248] data object 'mem_wb_destination_reg' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-9364] second declaration of 'mem_wb_destination_reg' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-3028] 'mem_wb_destination_reg' was previously declared with a range [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(mux_width=10)
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.IF_pipe_stage
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=10)
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=32)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mux2(mux_width=7)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2(mux_width=5)
Compiling module xil_defaultlib.ID_pipe_stage
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.pipe_reg(WIDTH=5)
Compiling module xil_defaultlib.pipe_reg(WIDTH=1)
Compiling module xil_defaultlib.pipe_reg(WIDTH=2)
Compiling module xil_defaultlib.Hazard_detection
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe_stage
Compiling module xil_defaultlib.EX_Forwarding_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mips_32
Compiling module xil_defaultlib.tb_mips_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2662.250 ; gain = 0.000
run all
NO DEPENDENCY ANDI 	failed!

NO DEPENDENCY NOR  	failed!

NO DEPENDENCY SLT  	failed!

NO DEPENDENCY SLL  	failed!

NO DEPENDENCY SRL  	success!

NO DEPENDENCY SRA  	failed!

NO DEPENDENCY XOR  	success!

NO DEPENDENCY MULT 	failed!

NO DEPENDENCY DIV  	failed!

ANDI No Forwarding     failed!

Forward EX/MEM to EX B failed!

Forward MEM/WB to EX A	failed!

SLL  No Forwarding		failed!

Forward EX/MEM to EX A	failed!

Forward MEM/WB to EX A	failed!

XOR  No Forwarding		failed!

MULT No Forwarding		failed!

Forward MEM/WB to EX B	success!

DATA HAZARD RS DEPENDENCY  failed!

DATA HAZARD RT DEPENDENCY	failed!

CONTROL HAZARD BRANCH	failed!

CONTROL HAZARD JUMP	failed!

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'ex_mem_reg_write' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
WARNING: [VRFC 10-9364] second declaration of 'ex_mem_reg_write' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
WARNING: [VRFC 10-3248] data object 'mem_wb_destination_reg' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-9364] second declaration of 'mem_wb_destination_reg' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
WARNING: [VRFC 10-3028] 'mem_wb_destination_reg' was previously declared with a range [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wb_write_back_data' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(mux_width=10)
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.IF_pipe_stage
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=10)
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=32)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mux2(mux_width=7)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2(mux_width=5)
Compiling module xil_defaultlib.ID_pipe_stage
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.pipe_reg(WIDTH=5)
Compiling module xil_defaultlib.pipe_reg(WIDTH=1)
Compiling module xil_defaultlib.pipe_reg(WIDTH=2)
Compiling module xil_defaultlib.Hazard_detection
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe_stage
Compiling module xil_defaultlib.EX_Forwarding_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mips_32
Compiling module xil_defaultlib.tb_mips_32
Compiling module xil_defaultlib.glbl
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wb_write_back_data' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(mux_width=10)
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.IF_pipe_stage
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=10)
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=32)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mux2(mux_width=7)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2(mux_width=5)
Compiling module xil_defaultlib.ID_pipe_stage
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.pipe_reg(WIDTH=5)
Compiling module xil_defaultlib.pipe_reg(WIDTH=1)
Compiling module xil_defaultlib.pipe_reg(WIDTH=2)
Compiling module xil_defaultlib.Hazard_detection
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe_stage
Compiling module xil_defaultlib.EX_Forwarding_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mips_32
Compiling module xil_defaultlib.tb_mips_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_32_behav -key {Behavioral:sim_1:Functional:tb_mips_32} -tclbatch {tb_mips_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mips_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2662.250 ; gain = 0.000
run all
NO DEPENDENCY ANDI 	failed!

NO DEPENDENCY NOR  	failed!

NO DEPENDENCY SLT  	failed!

NO DEPENDENCY SLL  	failed!

NO DEPENDENCY SRL  	success!

NO DEPENDENCY SRA  	failed!

NO DEPENDENCY XOR  	success!

NO DEPENDENCY MULT 	failed!

NO DEPENDENCY DIV  	failed!

ANDI No Forwarding     failed!

Forward EX/MEM to EX B failed!

Forward MEM/WB to EX A	failed!

SLL  No Forwarding		failed!

Forward EX/MEM to EX A	failed!

Forward MEM/WB to EX A	failed!

XOR  No Forwarding		failed!

MULT No Forwarding		failed!

Forward MEM/WB to EX B	success!

DATA HAZARD RS DEPENDENCY  failed!

DATA HAZARD RT DEPENDENCY	failed!

CONTROL HAZARD BRANCH	failed!

CONTROL HAZARD JUMP	failed!

run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2662.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'ex_mem_reg_write' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
WARNING: [VRFC 10-9364] second declaration of 'ex_mem_reg_write' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(mux_width=10)
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.IF_pipe_stage
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=10)
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=32)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mux2(mux_width=7)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2(mux_width=5)
Compiling module xil_defaultlib.ID_pipe_stage
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.pipe_reg(WIDTH=5)
Compiling module xil_defaultlib.pipe_reg(WIDTH=1)
Compiling module xil_defaultlib.pipe_reg(WIDTH=2)
Compiling module xil_defaultlib.Hazard_detection
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe_stage
Compiling module xil_defaultlib.EX_Forwarding_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mips_32
Compiling module xil_defaultlib.tb_mips_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_32_behav -key {Behavioral:sim_1:Functional:tb_mips_32} -tclbatch {tb_mips_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mips_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2662.250 ; gain = 0.000
run all
NO DEPENDENCY ANDI 	failed!

NO DEPENDENCY NOR  	failed!

NO DEPENDENCY SLT  	failed!

NO DEPENDENCY SLL  	failed!

NO DEPENDENCY SRL  	success!

NO DEPENDENCY SRA  	failed!

NO DEPENDENCY XOR  	success!

NO DEPENDENCY MULT 	failed!

NO DEPENDENCY DIV  	failed!

ANDI No Forwarding     failed!

Forward EX/MEM to EX B failed!

Forward MEM/WB to EX A	failed!

SLL  No Forwarding		failed!

Forward EX/MEM to EX A	failed!

Forward MEM/WB to EX A	failed!

XOR  No Forwarding		failed!

MULT No Forwarding		failed!

Forward MEM/WB to EX B	success!

DATA HAZARD RS DEPENDENCY  failed!

DATA HAZARD RT DEPENDENCY	failed!

CONTROL HAZARD BRANCH	failed!

CONTROL HAZARD JUMP	failed!

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2667.879 ; gain = 0.000
run all
NO DEPENDENCY ANDI 	failed!

NO DEPENDENCY NOR  	failed!

NO DEPENDENCY SLT  	failed!

NO DEPENDENCY SLL  	failed!

NO DEPENDENCY SRL  	success!

NO DEPENDENCY SRA  	failed!

NO DEPENDENCY XOR  	success!

NO DEPENDENCY MULT 	failed!

NO DEPENDENCY DIV  	failed!

ANDI No Forwarding     failed!

Forward EX/MEM to EX B failed!

Forward MEM/WB to EX A	failed!

SLL  No Forwarding		failed!

Forward EX/MEM to EX A	failed!

Forward MEM/WB to EX A	failed!

XOR  No Forwarding		failed!

MULT No Forwarding		failed!

Forward MEM/WB to EX B	success!

DATA HAZARD RS DEPENDENCY  failed!

DATA HAZARD RT DEPENDENCY	failed!

CONTROL HAZARD BRANCH	failed!

CONTROL HAZARD JUMP	failed!

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'ex_mem_reg_write' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
WARNING: [VRFC 10-9364] second declaration of 'ex_mem_reg_write' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'Data_Hazard' is not permitted [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:175]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'IF_Flush' is not permitted [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:176]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2667.879 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'ex_mem_reg_write' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
WARNING: [VRFC 10-9364] second declaration of 'ex_mem_reg_write' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(mux_width=10)
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.IF_pipe_stage
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=10)
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=32)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mux2(mux_width=7)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2(mux_width=5)
Compiling module xil_defaultlib.ID_pipe_stage
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.pipe_reg(WIDTH=5)
Compiling module xil_defaultlib.pipe_reg(WIDTH=1)
Compiling module xil_defaultlib.pipe_reg(WIDTH=2)
Compiling module xil_defaultlib.Hazard_detection
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe_stage
Compiling module xil_defaultlib.EX_Forwarding_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mips_32
Compiling module xil_defaultlib.tb_mips_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_32_behav -key {Behavioral:sim_1:Functional:tb_mips_32} -tclbatch {tb_mips_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mips_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2667.879 ; gain = 0.000
run all
NO DEPENDENCY ANDI 	failed!

NO DEPENDENCY NOR  	failed!

NO DEPENDENCY SLT  	failed!

NO DEPENDENCY SLL  	failed!

NO DEPENDENCY SRL  	success!

NO DEPENDENCY SRA  	failed!

NO DEPENDENCY XOR  	success!

NO DEPENDENCY MULT 	failed!

NO DEPENDENCY DIV  	failed!

ANDI No Forwarding     failed!

Forward EX/MEM to EX B failed!

Forward MEM/WB to EX A	failed!

SLL  No Forwarding		failed!

Forward EX/MEM to EX A	failed!

Forward MEM/WB to EX A	failed!

XOR  No Forwarding		failed!

MULT No Forwarding		failed!

Forward MEM/WB to EX B	success!

DATA HAZARD RS DEPENDENCY  failed!

DATA HAZARD RT DEPENDENCY	failed!

CONTROL HAZARD BRANCH	failed!

CONTROL HAZARD JUMP	failed!

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'ex_mem_reg_write' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
WARNING: [VRFC 10-9364] second declaration of 'ex_mem_reg_write' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(mux_width=10)
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.IF_pipe_stage
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=10)
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=32)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mux2(mux_width=7)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2(mux_width=5)
Compiling module xil_defaultlib.ID_pipe_stage
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.pipe_reg(WIDTH=5)
Compiling module xil_defaultlib.pipe_reg(WIDTH=1)
Compiling module xil_defaultlib.pipe_reg(WIDTH=2)
Compiling module xil_defaultlib.Hazard_detection
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe_stage
Compiling module xil_defaultlib.EX_Forwarding_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mips_32
Compiling module xil_defaultlib.tb_mips_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_32_behav -key {Behavioral:sim_1:Functional:tb_mips_32} -tclbatch {tb_mips_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mips_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2667.879 ; gain = 0.000
run all
NO DEPENDENCY ANDI 	failed!

NO DEPENDENCY NOR  	failed!

NO DEPENDENCY SLT  	failed!

NO DEPENDENCY SLL  	failed!

NO DEPENDENCY SRL  	success!

NO DEPENDENCY SRA  	failed!

NO DEPENDENCY XOR  	success!

NO DEPENDENCY MULT 	failed!

NO DEPENDENCY DIV  	failed!

ANDI No Forwarding     failed!

Forward EX/MEM to EX B failed!

Forward MEM/WB to EX A	failed!

SLL  No Forwarding		failed!

Forward EX/MEM to EX A	failed!

Forward MEM/WB to EX A	failed!

XOR  No Forwarding		failed!

MULT No Forwarding		failed!

Forward MEM/WB to EX B	success!

DATA HAZARD RS DEPENDENCY  failed!

DATA HAZARD RT DEPENDENCY	failed!

CONTROL HAZARD BRANCH	failed!

CONTROL HAZARD JUMP	failed!

run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2667.879 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 16836 KB (Peak: 16836 KB), Simulation CPU Usage: 15093 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2667.879 ; gain = 0.000
run all
NO DEPENDENCY ANDI 	failed!

NO DEPENDENCY NOR  	failed!

NO DEPENDENCY SLT  	failed!

NO DEPENDENCY SLL  	failed!

NO DEPENDENCY SRL  	success!

NO DEPENDENCY SRA  	failed!

NO DEPENDENCY XOR  	success!

NO DEPENDENCY MULT 	failed!

NO DEPENDENCY DIV  	failed!

ANDI No Forwarding     failed!

Forward EX/MEM to EX B failed!

Forward MEM/WB to EX A	failed!

SLL  No Forwarding		failed!

Forward EX/MEM to EX A	failed!

Forward MEM/WB to EX A	failed!

XOR  No Forwarding		failed!

MULT No Forwarding		failed!

Forward MEM/WB to EX B	success!

DATA HAZARD RS DEPENDENCY  failed!

DATA HAZARD RT DEPENDENCY	failed!

CONTROL HAZARD BRANCH	failed!

CONTROL HAZARD JUMP	failed!

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'ex_mem_reg_write' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
WARNING: [VRFC 10-9364] second declaration of 'ex_mem_reg_write' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <mux> not found while processing module instance <memtoregmux> [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips_32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_32_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_32
WARNING: [VRFC 10-3248] data object 'ex_mem_reg_write' is already declared [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
WARNING: [VRFC 10-9364] second declaration of 'ex_mem_reg_write' is ignored [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andy/project_1/project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_32
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'b' [C:/Users/Andy/project_1/project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(mux_width=10)
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.IF_pipe_stage
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=10)
Compiling module xil_defaultlib.pipe_reg_en(WIDTH=32)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mux2(mux_width=1)
Compiling module xil_defaultlib.mux2(mux_width=2)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2(mux_width=5)
Compiling module xil_defaultlib.ID_pipe_stage
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.pipe_reg(WIDTH=5)
Compiling module xil_defaultlib.pipe_reg(WIDTH=1)
Compiling module xil_defaultlib.pipe_reg(WIDTH=2)
Compiling module xil_defaultlib.Hazard_detection
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe_stage
Compiling module xil_defaultlib.EX_Forwarding_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mips_32
Compiling module xil_defaultlib.tb_mips_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andy/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_32_behav -key {Behavioral:sim_1:Functional:tb_mips_32} -tclbatch {tb_mips_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mips_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2682.461 ; gain = 0.000
run all
NO DEPENDENCY ANDI 	failed!

NO DEPENDENCY NOR  	failed!

NO DEPENDENCY SLT  	failed!

NO DEPENDENCY SLL  	failed!

NO DEPENDENCY SRL  	success!

NO DEPENDENCY SRA  	failed!

NO DEPENDENCY XOR  	success!

NO DEPENDENCY MULT 	failed!

NO DEPENDENCY DIV  	failed!

ANDI No Forwarding     failed!

Forward EX/MEM to EX B failed!

Forward MEM/WB to EX A	failed!

SLL  No Forwarding		failed!

Forward EX/MEM to EX A	failed!

Forward MEM/WB to EX A	failed!

XOR  No Forwarding		failed!

MULT No Forwarding		failed!

Forward MEM/WB to EX B	success!

DATA HAZARD RS DEPENDENCY  failed!

DATA HAZARD RT DEPENDENCY	failed!

CONTROL HAZARD BRANCH	failed!

CONTROL HAZARD JUMP	failed!

