INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Atfox_exTensible_Interface
INFO: [VRFC 10-2458] undeclared symbol device_data_type, assumed default net type wire [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:466]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_core_mcu
INFO: [VRFC 10-2458] undeclared symbol I2C_enable, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:391]
INFO: [VRFC 10-2458] undeclared symbol SPI_enable, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:392]
INFO: [VRFC 10-2458] undeclared symbol SPI_config_register, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:398]
INFO: [VRFC 10-2458] undeclared symbol I2C_config_register, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:399]
INFO: [VRFC 10-2458] undeclared symbol debug_1, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:486]
INFO: [VRFC 10-2458] undeclared symbol debug_2, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:538]
INFO: [VRFC 10-2458] undeclared symbol RX_available_2, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:931]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/LIFO_module/LIFO_module.srcs/sources_1/new/LIFO_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LIFO_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Multi_processor_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_processor_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol alu_enable_seq_sync_wire, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/alu.sv:178]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/external_INT_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_INT_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/fifo_advanced_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_advanced_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/interrupt_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram_pm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_pm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/registers_management.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_management
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/fifo_sync/fifo_sync.srcs/sources_1/new/sync_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/timer_INT_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_INT_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_peripheral
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_Microcontroller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_core_mcu_tb
