|single_cycle_p2
clk => clk.IN7
rst => rst.IN6
rx_line_uart => rx_line_uart.IN1
tx_line_uart << UART_TX:TX.tx_line


|single_cycle_p2|uart_shif_reg:uart_shift
clk => cnt_pairs[0].CLK
clk => cnt_pairs[1].CLK
clk => reg_tx_uart[0]~reg0.CLK
clk => reg_tx_uart[1]~reg0.CLK
clk => reg_tx_uart[2]~reg0.CLK
clk => reg_tx_uart[3]~reg0.CLK
clk => reg_tx_uart[4]~reg0.CLK
clk => reg_tx_uart[5]~reg0.CLK
clk => reg_tx_uart[6]~reg0.CLK
clk => reg_tx_uart[7]~reg0.CLK
clk => shift_register[0].CLK
clk => shift_register[1].CLK
clk => shift_register[2].CLK
clk => shift_register[3].CLK
clk => shift_register[4].CLK
clk => shift_register[5].CLK
clk => shift_register[6].CLK
clk => shift_register[7].CLK
clk => shift_register[8].CLK
clk => shift_register[9].CLK
clk => shift_register[10].CLK
clk => shift_register[11].CLK
clk => shift_register[12].CLK
clk => shift_register[13].CLK
clk => shift_register[14].CLK
clk => shift_register[15].CLK
clk => shift_register[16].CLK
clk => shift_register[17].CLK
clk => shift_register[18].CLK
clk => shift_register[19].CLK
clk => shift_register[20].CLK
clk => shift_register[21].CLK
clk => shift_register[22].CLK
clk => shift_register[23].CLK
clk => Tx_shift~1.DATAIN
rst => cnt_pairs[0].ACLR
rst => cnt_pairs[1].ACLR
rst => Tx_shift~3.DATAIN
rst => shift_register[23].ENA
rst => shift_register[22].ENA
rst => shift_register[21].ENA
rst => shift_register[20].ENA
rst => shift_register[19].ENA
rst => shift_register[18].ENA
rst => shift_register[17].ENA
rst => shift_register[16].ENA
rst => shift_register[15].ENA
rst => shift_register[14].ENA
rst => shift_register[13].ENA
rst => shift_register[12].ENA
rst => shift_register[11].ENA
rst => shift_register[10].ENA
rst => shift_register[9].ENA
rst => shift_register[8].ENA
rst => shift_register[7].ENA
rst => shift_register[6].ENA
rst => shift_register[5].ENA
rst => shift_register[4].ENA
rst => shift_register[3].ENA
rst => shift_register[2].ENA
rst => shift_register[1].ENA
rst => shift_register[0].ENA
rst => reg_tx_uart[7]~reg0.ENA
rst => reg_tx_uart[6]~reg0.ENA
rst => reg_tx_uart[5]~reg0.ENA
rst => reg_tx_uart[4]~reg0.ENA
rst => reg_tx_uart[3]~reg0.ENA
rst => reg_tx_uart[2]~reg0.ENA
rst => reg_tx_uart[1]~reg0.ENA
rst => reg_tx_uart[0]~reg0.ENA
flag_ini[0] => Equal0.IN0
flag_ini[1] => Equal0.IN31
flag_ini[2] => Equal0.IN30
flag_ini[3] => Equal0.IN29
flag_ini[4] => Equal0.IN28
flag_ini[5] => Equal0.IN27
flag_ini[6] => Equal0.IN26
flag_ini[7] => Equal0.IN25
flag_ini[8] => Equal0.IN24
flag_ini[9] => Equal0.IN23
flag_ini[10] => Equal0.IN22
flag_ini[11] => Equal0.IN21
flag_ini[12] => Equal0.IN20
flag_ini[13] => Equal0.IN19
flag_ini[14] => Equal0.IN18
flag_ini[15] => Equal0.IN17
flag_ini[16] => Equal0.IN16
flag_ini[17] => Equal0.IN15
flag_ini[18] => Equal0.IN14
flag_ini[19] => Equal0.IN13
flag_ini[20] => Equal0.IN12
flag_ini[21] => Equal0.IN11
flag_ini[22] => Equal0.IN10
flag_ini[23] => Equal0.IN9
flag_ini[24] => Equal0.IN8
flag_ini[25] => Equal0.IN7
flag_ini[26] => Equal0.IN6
flag_ini[27] => Equal0.IN5
flag_ini[28] => Equal0.IN4
flag_ini[29] => Equal0.IN3
flag_ini[30] => Equal0.IN2
flag_ini[31] => Equal0.IN1
tx_data[0] => shift_register.DATAB
tx_data[1] => shift_register.DATAB
tx_data[2] => shift_register.DATAB
tx_data[3] => shift_register.DATAB
tx_data[4] => shift_register.DATAB
tx_data[5] => shift_register.DATAB
tx_data[6] => shift_register.DATAB
tx_data[7] => shift_register.DATAB
tx_data[8] => shift_register.DATAB
tx_data[9] => shift_register.DATAB
tx_data[10] => shift_register.DATAB
tx_data[11] => shift_register.DATAB
tx_data[12] => shift_register.DATAB
tx_data[13] => shift_register.DATAB
tx_data[14] => shift_register.DATAB
tx_data[15] => shift_register.DATAB
tx_data[16] => shift_register.DATAB
tx_data[17] => shift_register.DATAB
tx_data[18] => shift_register.DATAB
tx_data[19] => shift_register.DATAB
tx_data[20] => shift_register.DATAB
tx_data[21] => shift_register.DATAB
tx_data[22] => shift_register.DATAB
tx_data[23] => shift_register.DATAB
tx_data[24] => reg_tx_uart.DATAB
tx_data[25] => reg_tx_uart.DATAB
tx_data[26] => reg_tx_uart.DATAB
tx_data[27] => reg_tx_uart.DATAB
tx_data[28] => reg_tx_uart.DATAB
tx_data[29] => reg_tx_uart.DATAB
tx_data[30] => reg_tx_uart.DATAB
tx_data[31] => reg_tx_uart.DATAB
flag_end => always0.IN1
reg_tx_uart[0] <= reg_tx_uart[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_tx_uart[1] <= reg_tx_uart[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_tx_uart[2] <= reg_tx_uart[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_tx_uart[3] <= reg_tx_uart[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_tx_uart[4] <= reg_tx_uart[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_tx_uart[5] <= reg_tx_uart[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_tx_uart[6] <= reg_tx_uart[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_tx_uart[7] <= reg_tx_uart[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
btn_send <= Selector36.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core
clk_O => clk_O.IN3
rst => rst.IN3
en => en.IN1
data_o_map[0] => data_o_map[0].IN1
data_o_map[1] => data_o_map[1].IN1
data_o_map[2] => data_o_map[2].IN1
data_o_map[3] => data_o_map[3].IN1
data_o_map[4] => data_o_map[4].IN1
data_o_map[5] => data_o_map[5].IN1
data_o_map[6] => data_o_map[6].IN1
data_o_map[7] => data_o_map[7].IN1
data_o_map[8] => data_o_map[8].IN1
data_o_map[9] => data_o_map[9].IN1
data_o_map[10] => data_o_map[10].IN1
data_o_map[11] => data_o_map[11].IN1
data_o_map[12] => data_o_map[12].IN1
data_o_map[13] => data_o_map[13].IN1
data_o_map[14] => data_o_map[14].IN1
data_o_map[15] => data_o_map[15].IN1
data_o_map[16] => data_o_map[16].IN1
data_o_map[17] => data_o_map[17].IN1
data_o_map[18] => data_o_map[18].IN1
data_o_map[19] => data_o_map[19].IN1
data_o_map[20] => data_o_map[20].IN1
data_o_map[21] => data_o_map[21].IN1
data_o_map[22] => data_o_map[22].IN1
data_o_map[23] => data_o_map[23].IN1
data_o_map[24] => data_o_map[24].IN1
data_o_map[25] => data_o_map[25].IN1
data_o_map[26] => data_o_map[26].IN1
data_o_map[27] => data_o_map[27].IN1
data_o_map[28] => data_o_map[28].IN1
data_o_map[29] => data_o_map[29].IN1
data_o_map[30] => data_o_map[30].IN1
data_o_map[31] => data_o_map[31].IN1
MemWrite <= Control_unit_riscv:cu_riscV.MemWrite
Result[0] <= Result[0].DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Result[1].DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Result[2].DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Result[3].DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Result[4].DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Result[5].DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Result[6].DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Result[7].DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Result[8].DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Result[9].DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Result[10].DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Result[11].DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Result[12].DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Result[13].DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Result[14].DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Result[15].DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Result[16].DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Result[17].DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Result[18].DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Result[19].DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Result[20].DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Result[21].DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Result[22].DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Result[23].DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Result[24].DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Result[25].DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Result[26].DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Result[27].DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Result[28].DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Result[29].DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Result[30].DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Result[31].DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= rd2[0].DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= rd2[1].DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= rd2[2].DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= rd2[3].DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= rd2[4].DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= rd2[5].DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= rd2[6].DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= rd2[7].DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= rd2[8].DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= rd2[9].DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= rd2[10].DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= rd2[11].DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= rd2[12].DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= rd2[13].DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= rd2[14].DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= rd2[15].DB_MAX_OUTPUT_PORT_TYPE
rd2[16] <= rd2[16].DB_MAX_OUTPUT_PORT_TYPE
rd2[17] <= rd2[17].DB_MAX_OUTPUT_PORT_TYPE
rd2[18] <= rd2[18].DB_MAX_OUTPUT_PORT_TYPE
rd2[19] <= rd2[19].DB_MAX_OUTPUT_PORT_TYPE
rd2[20] <= rd2[20].DB_MAX_OUTPUT_PORT_TYPE
rd2[21] <= rd2[21].DB_MAX_OUTPUT_PORT_TYPE
rd2[22] <= rd2[22].DB_MAX_OUTPUT_PORT_TYPE
rd2[23] <= rd2[23].DB_MAX_OUTPUT_PORT_TYPE
rd2[24] <= rd2[24].DB_MAX_OUTPUT_PORT_TYPE
rd2[25] <= rd2[25].DB_MAX_OUTPUT_PORT_TYPE
rd2[26] <= rd2[26].DB_MAX_OUTPUT_PORT_TYPE
rd2[27] <= rd2[27].DB_MAX_OUTPUT_PORT_TYPE
rd2[28] <= rd2[28].DB_MAX_OUTPUT_PORT_TYPE
rd2[29] <= rd2[29].DB_MAX_OUTPUT_PORT_TYPE
rd2[30] <= rd2[30].DB_MAX_OUTPUT_PORT_TYPE
rd2[31] <= rd2[31].DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|Register:PCReg
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|adder:PC_adder
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
Result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|adder:PC_add_imm
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
Result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|Mux_2to1:pc_adders
A[0] => s.DATAB
A[1] => s.DATAB
A[2] => s.DATAB
A[3] => s.DATAB
A[4] => s.DATAB
A[5] => s.DATAB
A[6] => s.DATAB
A[7] => s.DATAB
A[8] => s.DATAB
A[9] => s.DATAB
A[10] => s.DATAB
A[11] => s.DATAB
A[12] => s.DATAB
A[13] => s.DATAB
A[14] => s.DATAB
A[15] => s.DATAB
A[16] => s.DATAB
A[17] => s.DATAB
A[18] => s.DATAB
A[19] => s.DATAB
A[20] => s.DATAB
A[21] => s.DATAB
A[22] => s.DATAB
A[23] => s.DATAB
A[24] => s.DATAB
A[25] => s.DATAB
A[26] => s.DATAB
A[27] => s.DATAB
A[28] => s.DATAB
A[29] => s.DATAB
A[30] => s.DATAB
A[31] => s.DATAB
B[0] => s.DATAA
B[1] => s.DATAA
B[2] => s.DATAA
B[3] => s.DATAA
B[4] => s.DATAA
B[5] => s.DATAA
B[6] => s.DATAA
B[7] => s.DATAA
B[8] => s.DATAA
B[9] => s.DATAA
B[10] => s.DATAA
B[11] => s.DATAA
B[12] => s.DATAA
B[13] => s.DATAA
B[14] => s.DATAA
B[15] => s.DATAA
B[16] => s.DATAA
B[17] => s.DATAA
B[18] => s.DATAA
B[19] => s.DATAA
B[20] => s.DATAA
B[21] => s.DATAA
B[22] => s.DATAA
B[23] => s.DATAA
B[24] => s.DATAA
B[25] => s.DATAA
B[26] => s.DATAA
B[27] => s.DATAA
B[28] => s.DATAA
B[29] => s.DATAA
B[30] => s.DATAA
B[31] => s.DATAA
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|memory_ROM:ROM
addr_pc[0] => addr_pros[0].IN1
addr_pc[1] => addr_pros[1].IN1
addr_pc[2] => addr_pros[2].IN1
addr_pc[3] => addr_pros[3].IN1
addr_pc[4] => addr_pros[4].IN1
addr_pc[5] => addr_pros[5].IN1
addr_pc[6] => addr_pros[6].IN1
addr_pc[7] => addr_pros[7].IN1
addr_pc[8] => addr_pros[8].IN1
addr_pc[9] => addr_pros[9].IN1
addr_pc[10] => addr_pros[10].IN1
addr_pc[11] => addr_pros[11].IN1
addr_pc[12] => addr_pros[12].IN1
addr_pc[13] => addr_pros[13].IN1
addr_pc[14] => addr_pros[14].IN1
addr_pc[15] => addr_pros[15].IN1
addr_pc[16] => addr_pros[16].IN1
addr_pc[17] => addr_pros[17].IN1
addr_pc[18] => addr_pros[18].IN1
addr_pc[19] => addr_pros[19].IN1
addr_pc[20] => addr_pros[20].IN1
addr_pc[21] => addr_pros[21].IN1
addr_pc[22] => LessThan0.IN42
addr_pc[22] => Add0.IN20
addr_pc[22] => addr_pros.DATAA
addr_pc[23] => LessThan0.IN41
addr_pc[23] => Add0.IN19
addr_pc[23] => addr_pros.DATAA
addr_pc[24] => LessThan0.IN40
addr_pc[24] => Add0.IN18
addr_pc[24] => addr_pros.DATAA
addr_pc[25] => LessThan0.IN39
addr_pc[25] => Add0.IN17
addr_pc[25] => addr_pros.DATAA
addr_pc[26] => LessThan0.IN38
addr_pc[26] => Add0.IN16
addr_pc[26] => addr_pros.DATAA
addr_pc[27] => LessThan0.IN37
addr_pc[27] => Add0.IN15
addr_pc[27] => addr_pros.DATAA
addr_pc[28] => LessThan0.IN36
addr_pc[28] => Add0.IN14
addr_pc[28] => addr_pros.DATAA
addr_pc[29] => LessThan0.IN35
addr_pc[29] => Add0.IN13
addr_pc[29] => addr_pros.DATAA
addr_pc[30] => LessThan0.IN34
addr_pc[30] => Add0.IN12
addr_pc[30] => addr_pros.DATAA
addr_pc[31] => LessThan0.IN33
addr_pc[31] => Add0.IN11
addr_pc[31] => addr_pros.DATAA
instruction[0] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[1] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[2] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[3] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[4] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[5] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[6] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[7] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[8] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[9] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[10] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[11] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[12] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[13] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[14] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[15] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[16] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[17] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[18] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[19] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[20] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[21] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[22] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[23] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[24] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[25] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[26] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[27] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[28] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[29] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[30] <= single_port_rom:ROM_32bitD_programMemory.q
instruction[31] <= single_port_rom:ROM_32bitD_programMemory.q


|single_cycle_p2|core_risc_v:core|memory_ROM:ROM|single_port_rom:ROM_32bitD_programMemory
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => rom.RADDR
addr[3] => rom.RADDR1
addr[4] => rom.RADDR2
addr[5] => rom.RADDR3
addr[6] => rom.RADDR4
addr[7] => rom.RADDR5
addr[8] => rom.RADDR6
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
q[0] <= rom.DATAOUT
q[1] <= rom.DATAOUT1
q[2] <= rom.DATAOUT2
q[3] <= rom.DATAOUT3
q[4] <= rom.DATAOUT4
q[5] <= rom.DATAOUT5
q[6] <= rom.DATAOUT6
q[7] <= rom.DATAOUT7
q[8] <= rom.DATAOUT8
q[9] <= rom.DATAOUT9
q[10] <= rom.DATAOUT10
q[11] <= rom.DATAOUT11
q[12] <= rom.DATAOUT12
q[13] <= rom.DATAOUT13
q[14] <= rom.DATAOUT14
q[15] <= rom.DATAOUT15
q[16] <= rom.DATAOUT16
q[17] <= rom.DATAOUT17
q[18] <= rom.DATAOUT18
q[19] <= rom.DATAOUT19
q[20] <= rom.DATAOUT20
q[21] <= rom.DATAOUT21
q[22] <= rom.DATAOUT22
q[23] <= rom.DATAOUT23
q[24] <= rom.DATAOUT24
q[25] <= rom.DATAOUT25
q[26] <= rom.DATAOUT26
q[27] <= rom.DATAOUT27
q[28] <= rom.DATAOUT28
q[29] <= rom.DATAOUT29
q[30] <= rom.DATAOUT30
q[31] <= rom.DATAOUT31


|single_cycle_p2|core_risc_v:core|Mux_4to1:data_pc_rd
A[0] => Mux31.IN0
A[1] => Mux30.IN0
A[2] => Mux29.IN0
A[3] => Mux28.IN0
A[4] => Mux27.IN0
A[5] => Mux26.IN0
A[6] => Mux25.IN0
A[7] => Mux24.IN0
A[8] => Mux23.IN0
A[9] => Mux22.IN0
A[10] => Mux21.IN0
A[11] => Mux20.IN0
A[12] => Mux19.IN0
A[13] => Mux18.IN0
A[14] => Mux17.IN0
A[15] => Mux16.IN0
A[16] => Mux15.IN0
A[17] => Mux14.IN0
A[18] => Mux13.IN0
A[19] => Mux12.IN0
A[20] => Mux11.IN0
A[21] => Mux10.IN0
A[22] => Mux9.IN0
A[23] => Mux8.IN0
A[24] => Mux7.IN0
A[25] => Mux6.IN0
A[26] => Mux5.IN0
A[27] => Mux4.IN0
A[28] => Mux3.IN0
A[29] => Mux2.IN0
A[30] => Mux1.IN0
A[31] => Mux0.IN0
B[0] => Mux31.IN1
B[1] => Mux30.IN1
B[2] => Mux29.IN1
B[3] => Mux28.IN1
B[4] => Mux27.IN1
B[5] => Mux26.IN1
B[6] => Mux25.IN1
B[7] => Mux24.IN1
B[8] => Mux23.IN1
B[9] => Mux22.IN1
B[10] => Mux21.IN1
B[11] => Mux20.IN1
B[12] => Mux19.IN1
B[13] => Mux18.IN1
B[14] => Mux17.IN1
B[15] => Mux16.IN1
B[16] => Mux15.IN1
B[17] => Mux14.IN1
B[18] => Mux13.IN1
B[19] => Mux12.IN1
B[20] => Mux11.IN1
B[21] => Mux10.IN1
B[22] => Mux9.IN1
B[23] => Mux8.IN1
B[24] => Mux7.IN1
B[25] => Mux6.IN1
B[26] => Mux5.IN1
B[27] => Mux4.IN1
B[28] => Mux3.IN1
B[29] => Mux2.IN1
B[30] => Mux1.IN1
B[31] => Mux0.IN1
C[0] => Mux31.IN2
C[1] => Mux30.IN2
C[2] => Mux29.IN2
C[3] => Mux28.IN2
C[4] => Mux27.IN2
C[5] => Mux26.IN2
C[6] => Mux25.IN2
C[7] => Mux24.IN2
C[8] => Mux23.IN2
C[9] => Mux22.IN2
C[10] => Mux21.IN2
C[11] => Mux20.IN2
C[12] => Mux19.IN2
C[13] => Mux18.IN2
C[14] => Mux17.IN2
C[15] => Mux16.IN2
C[16] => Mux15.IN2
C[17] => Mux14.IN2
C[18] => Mux13.IN2
C[19] => Mux12.IN2
C[20] => Mux11.IN2
C[21] => Mux10.IN2
C[22] => Mux9.IN2
C[23] => Mux8.IN2
C[24] => Mux7.IN2
C[25] => Mux6.IN2
C[26] => Mux5.IN2
C[27] => Mux4.IN2
C[28] => Mux3.IN2
C[29] => Mux2.IN2
C[30] => Mux1.IN2
C[31] => Mux0.IN2
D[0] => Mux31.IN3
D[1] => Mux30.IN3
D[2] => Mux29.IN3
D[3] => Mux28.IN3
D[4] => Mux27.IN3
D[5] => Mux26.IN3
D[6] => Mux25.IN3
D[7] => Mux24.IN3
D[8] => Mux23.IN3
D[9] => Mux22.IN3
D[10] => Mux21.IN3
D[11] => Mux20.IN3
D[12] => Mux19.IN3
D[13] => Mux18.IN3
D[14] => Mux17.IN3
D[15] => Mux16.IN3
D[16] => Mux15.IN3
D[17] => Mux14.IN3
D[18] => Mux13.IN3
D[19] => Mux12.IN3
D[20] => Mux11.IN3
D[21] => Mux10.IN3
D[22] => Mux9.IN3
D[23] => Mux8.IN3
D[24] => Mux7.IN3
D[25] => Mux6.IN3
D[26] => Mux5.IN3
D[27] => Mux4.IN3
D[28] => Mux3.IN3
D[29] => Mux2.IN3
D[30] => Mux1.IN3
D[31] => Mux0.IN3
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[0] => Mux4.IN5
Sel[0] => Mux5.IN5
Sel[0] => Mux6.IN5
Sel[0] => Mux7.IN5
Sel[0] => Mux8.IN5
Sel[0] => Mux9.IN5
Sel[0] => Mux10.IN5
Sel[0] => Mux11.IN5
Sel[0] => Mux12.IN5
Sel[0] => Mux13.IN5
Sel[0] => Mux14.IN5
Sel[0] => Mux15.IN5
Sel[0] => Mux16.IN5
Sel[0] => Mux17.IN5
Sel[0] => Mux18.IN5
Sel[0] => Mux19.IN5
Sel[0] => Mux20.IN5
Sel[0] => Mux21.IN5
Sel[0] => Mux22.IN5
Sel[0] => Mux23.IN5
Sel[0] => Mux24.IN5
Sel[0] => Mux25.IN5
Sel[0] => Mux26.IN5
Sel[0] => Mux27.IN5
Sel[0] => Mux28.IN5
Sel[0] => Mux29.IN5
Sel[0] => Mux30.IN5
Sel[0] => Mux31.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Sel[1] => Mux4.IN4
Sel[1] => Mux5.IN4
Sel[1] => Mux6.IN4
Sel[1] => Mux7.IN4
Sel[1] => Mux8.IN4
Sel[1] => Mux9.IN4
Sel[1] => Mux10.IN4
Sel[1] => Mux11.IN4
Sel[1] => Mux12.IN4
Sel[1] => Mux13.IN4
Sel[1] => Mux14.IN4
Sel[1] => Mux15.IN4
Sel[1] => Mux16.IN4
Sel[1] => Mux17.IN4
Sel[1] => Mux18.IN4
Sel[1] => Mux19.IN4
Sel[1] => Mux20.IN4
Sel[1] => Mux21.IN4
Sel[1] => Mux22.IN4
Sel[1] => Mux23.IN4
Sel[1] => Mux24.IN4
Sel[1] => Mux25.IN4
Sel[1] => Mux26.IN4
Sel[1] => Mux27.IN4
Sel[1] => Mux28.IN4
Sel[1] => Mux29.IN4
Sel[1] => Mux30.IN4
Sel[1] => Mux31.IN4
s[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile
clk => clk.IN1
rst => rst.IN1
we3 => we3.IN1
A1[0] => A1[0].IN1
A1[1] => A1[1].IN1
A1[2] => A1[2].IN1
A1[3] => A1[3].IN1
A1[4] => A1[4].IN1
A2[0] => A2[0].IN1
A2[1] => A2[1].IN1
A2[2] => A2[2].IN1
A2[3] => A2[3].IN1
A2[4] => A2[4].IN1
A3[0] => A3[0].IN1
A3[1] => A3[1].IN1
A3[2] => A3[2].IN1
A3[3] => A3[3].IN1
A3[4] => A3[4].IN1
wd3[0] => wd3[0].IN1
wd3[1] => wd3[1].IN1
wd3[2] => wd3[2].IN1
wd3[3] => wd3[3].IN1
wd3[4] => wd3[4].IN1
wd3[5] => wd3[5].IN1
wd3[6] => wd3[6].IN1
wd3[7] => wd3[7].IN1
wd3[8] => wd3[8].IN1
wd3[9] => wd3[9].IN1
wd3[10] => wd3[10].IN1
wd3[11] => wd3[11].IN1
wd3[12] => wd3[12].IN1
wd3[13] => wd3[13].IN1
wd3[14] => wd3[14].IN1
wd3[15] => wd3[15].IN1
wd3[16] => wd3[16].IN1
wd3[17] => wd3[17].IN1
wd3[18] => wd3[18].IN1
wd3[19] => wd3[19].IN1
wd3[20] => wd3[20].IN1
wd3[21] => wd3[21].IN1
wd3[22] => wd3[22].IN1
wd3[23] => wd3[23].IN1
wd3[24] => wd3[24].IN1
wd3[25] => wd3[25].IN1
wd3[26] => wd3[26].IN1
wd3[27] => wd3[27].IN1
wd3[28] => wd3[28].IN1
wd3[29] => wd3[29].IN1
wd3[30] => wd3[30].IN1
wd3[31] => wd3[31].IN1
rd1[0] <= MUX32input:rd1Out.data
rd1[1] <= MUX32input:rd1Out.data
rd1[2] <= MUX32input:rd1Out.data
rd1[3] <= MUX32input:rd1Out.data
rd1[4] <= MUX32input:rd1Out.data
rd1[5] <= MUX32input:rd1Out.data
rd1[6] <= MUX32input:rd1Out.data
rd1[7] <= MUX32input:rd1Out.data
rd1[8] <= MUX32input:rd1Out.data
rd1[9] <= MUX32input:rd1Out.data
rd1[10] <= MUX32input:rd1Out.data
rd1[11] <= MUX32input:rd1Out.data
rd1[12] <= MUX32input:rd1Out.data
rd1[13] <= MUX32input:rd1Out.data
rd1[14] <= MUX32input:rd1Out.data
rd1[15] <= MUX32input:rd1Out.data
rd1[16] <= MUX32input:rd1Out.data
rd1[17] <= MUX32input:rd1Out.data
rd1[18] <= MUX32input:rd1Out.data
rd1[19] <= MUX32input:rd1Out.data
rd1[20] <= MUX32input:rd1Out.data
rd1[21] <= MUX32input:rd1Out.data
rd1[22] <= MUX32input:rd1Out.data
rd1[23] <= MUX32input:rd1Out.data
rd1[24] <= MUX32input:rd1Out.data
rd1[25] <= MUX32input:rd1Out.data
rd1[26] <= MUX32input:rd1Out.data
rd1[27] <= MUX32input:rd1Out.data
rd1[28] <= MUX32input:rd1Out.data
rd1[29] <= MUX32input:rd1Out.data
rd1[30] <= MUX32input:rd1Out.data
rd1[31] <= MUX32input:rd1Out.data
rd2[0] <= MUX32input:rd2Out.data
rd2[1] <= MUX32input:rd2Out.data
rd2[2] <= MUX32input:rd2Out.data
rd2[3] <= MUX32input:rd2Out.data
rd2[4] <= MUX32input:rd2Out.data
rd2[5] <= MUX32input:rd2Out.data
rd2[6] <= MUX32input:rd2Out.data
rd2[7] <= MUX32input:rd2Out.data
rd2[8] <= MUX32input:rd2Out.data
rd2[9] <= MUX32input:rd2Out.data
rd2[10] <= MUX32input:rd2Out.data
rd2[11] <= MUX32input:rd2Out.data
rd2[12] <= MUX32input:rd2Out.data
rd2[13] <= MUX32input:rd2Out.data
rd2[14] <= MUX32input:rd2Out.data
rd2[15] <= MUX32input:rd2Out.data
rd2[16] <= MUX32input:rd2Out.data
rd2[17] <= MUX32input:rd2Out.data
rd2[18] <= MUX32input:rd2Out.data
rd2[19] <= MUX32input:rd2Out.data
rd2[20] <= MUX32input:rd2Out.data
rd2[21] <= MUX32input:rd2Out.data
rd2[22] <= MUX32input:rd2Out.data
rd2[23] <= MUX32input:rd2Out.data
rd2[24] <= MUX32input:rd2Out.data
rd2[25] <= MUX32input:rd2Out.data
rd2[26] <= MUX32input:rd2Out.data
rd2[27] <= MUX32input:rd2Out.data
rd2[28] <= MUX32input:rd2Out.data
rd2[29] <= MUX32input:rd2Out.data
rd2[30] <= MUX32input:rd2Out.data
rd2[31] <= MUX32input:rd2Out.data


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|WriteControl:WC_32_regs
sel[0] => Equal0.IN4
sel[0] => Equal1.IN0
sel[0] => Equal2.IN4
sel[0] => Equal3.IN1
sel[0] => Equal4.IN4
sel[0] => Equal5.IN1
sel[0] => Equal6.IN4
sel[0] => Equal7.IN2
sel[0] => Equal8.IN4
sel[0] => Equal9.IN1
sel[0] => Equal10.IN4
sel[0] => Equal11.IN2
sel[0] => Equal12.IN4
sel[0] => Equal13.IN2
sel[0] => Equal14.IN4
sel[0] => Equal15.IN3
sel[0] => Equal16.IN4
sel[0] => Equal17.IN1
sel[0] => Equal18.IN4
sel[0] => Equal19.IN2
sel[0] => Equal20.IN4
sel[0] => Equal21.IN2
sel[0] => Equal22.IN4
sel[0] => Equal23.IN3
sel[0] => Equal24.IN4
sel[0] => Equal25.IN2
sel[0] => Equal26.IN4
sel[0] => Equal27.IN3
sel[0] => Equal28.IN4
sel[0] => Equal29.IN3
sel[0] => Equal30.IN4
sel[0] => Equal31.IN4
sel[1] => Equal0.IN3
sel[1] => Equal1.IN4
sel[1] => Equal2.IN0
sel[1] => Equal3.IN0
sel[1] => Equal4.IN3
sel[1] => Equal5.IN4
sel[1] => Equal6.IN1
sel[1] => Equal7.IN1
sel[1] => Equal8.IN3
sel[1] => Equal9.IN4
sel[1] => Equal10.IN1
sel[1] => Equal11.IN1
sel[1] => Equal12.IN3
sel[1] => Equal13.IN4
sel[1] => Equal14.IN2
sel[1] => Equal15.IN2
sel[1] => Equal16.IN3
sel[1] => Equal17.IN4
sel[1] => Equal18.IN1
sel[1] => Equal19.IN1
sel[1] => Equal20.IN3
sel[1] => Equal21.IN4
sel[1] => Equal22.IN2
sel[1] => Equal23.IN2
sel[1] => Equal24.IN3
sel[1] => Equal25.IN4
sel[1] => Equal26.IN2
sel[1] => Equal27.IN2
sel[1] => Equal28.IN3
sel[1] => Equal29.IN4
sel[1] => Equal30.IN3
sel[1] => Equal31.IN3
sel[2] => Equal0.IN2
sel[2] => Equal1.IN3
sel[2] => Equal2.IN3
sel[2] => Equal3.IN4
sel[2] => Equal4.IN0
sel[2] => Equal5.IN0
sel[2] => Equal6.IN0
sel[2] => Equal7.IN0
sel[2] => Equal8.IN2
sel[2] => Equal9.IN3
sel[2] => Equal10.IN3
sel[2] => Equal11.IN4
sel[2] => Equal12.IN1
sel[2] => Equal13.IN1
sel[2] => Equal14.IN1
sel[2] => Equal15.IN1
sel[2] => Equal16.IN2
sel[2] => Equal17.IN3
sel[2] => Equal18.IN3
sel[2] => Equal19.IN4
sel[2] => Equal20.IN1
sel[2] => Equal21.IN1
sel[2] => Equal22.IN1
sel[2] => Equal23.IN1
sel[2] => Equal24.IN2
sel[2] => Equal25.IN3
sel[2] => Equal26.IN3
sel[2] => Equal27.IN4
sel[2] => Equal28.IN2
sel[2] => Equal29.IN2
sel[2] => Equal30.IN2
sel[2] => Equal31.IN2
sel[3] => Equal0.IN1
sel[3] => Equal1.IN2
sel[3] => Equal2.IN2
sel[3] => Equal3.IN3
sel[3] => Equal4.IN2
sel[3] => Equal5.IN3
sel[3] => Equal6.IN3
sel[3] => Equal7.IN4
sel[3] => Equal8.IN0
sel[3] => Equal9.IN0
sel[3] => Equal10.IN0
sel[3] => Equal11.IN0
sel[3] => Equal12.IN0
sel[3] => Equal13.IN0
sel[3] => Equal14.IN0
sel[3] => Equal15.IN0
sel[3] => Equal16.IN1
sel[3] => Equal17.IN2
sel[3] => Equal18.IN2
sel[3] => Equal19.IN3
sel[3] => Equal20.IN2
sel[3] => Equal21.IN3
sel[3] => Equal22.IN3
sel[3] => Equal23.IN4
sel[3] => Equal24.IN1
sel[3] => Equal25.IN1
sel[3] => Equal26.IN1
sel[3] => Equal27.IN1
sel[3] => Equal28.IN1
sel[3] => Equal29.IN1
sel[3] => Equal30.IN1
sel[3] => Equal31.IN1
sel[4] => Equal0.IN0
sel[4] => Equal1.IN1
sel[4] => Equal2.IN1
sel[4] => Equal3.IN2
sel[4] => Equal4.IN1
sel[4] => Equal5.IN2
sel[4] => Equal6.IN2
sel[4] => Equal7.IN3
sel[4] => Equal8.IN1
sel[4] => Equal9.IN2
sel[4] => Equal10.IN2
sel[4] => Equal11.IN3
sel[4] => Equal12.IN2
sel[4] => Equal13.IN3
sel[4] => Equal14.IN3
sel[4] => Equal15.IN4
sel[4] => Equal16.IN0
sel[4] => Equal17.IN0
sel[4] => Equal18.IN0
sel[4] => Equal19.IN0
sel[4] => Equal20.IN0
sel[4] => Equal21.IN0
sel[4] => Equal22.IN0
sel[4] => Equal23.IN0
sel[4] => Equal24.IN0
sel[4] => Equal25.IN0
sel[4] => Equal26.IN0
sel[4] => Equal27.IN0
sel[4] => Equal28.IN0
sel[4] => Equal29.IN0
sel[4] => Equal30.IN0
sel[4] => Equal31.IN0
en => out0.IN1
en => out1.IN1
en => out2.IN1
en => out3.IN1
en => out4.IN1
en => out5.IN1
en => out6.IN1
en => out7.IN1
en => out8.IN1
en => out9.IN1
en => out10.IN1
en => out11.IN1
en => out12.IN1
en => out13.IN1
en => out14.IN1
en => out15.IN1
en => out16.IN1
en => out17.IN1
en => out18.IN1
en => out19.IN1
en => out20.IN1
en => out21.IN1
en => out22.IN1
en => out23.IN1
en => out24.IN1
en => out25.IN1
en => out26.IN1
en => out27.IN1
en => out28.IN1
en => out29.IN1
en => out30.IN1
en => out31.IN1
out0 <= out0.DB_MAX_OUTPUT_PORT_TYPE
out1 <= out1.DB_MAX_OUTPUT_PORT_TYPE
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
out3 <= out3.DB_MAX_OUTPUT_PORT_TYPE
out4 <= out4.DB_MAX_OUTPUT_PORT_TYPE
out5 <= out5.DB_MAX_OUTPUT_PORT_TYPE
out6 <= out6.DB_MAX_OUTPUT_PORT_TYPE
out7 <= out7.DB_MAX_OUTPUT_PORT_TYPE
out8 <= out8.DB_MAX_OUTPUT_PORT_TYPE
out9 <= out9.DB_MAX_OUTPUT_PORT_TYPE
out10 <= out10.DB_MAX_OUTPUT_PORT_TYPE
out11 <= out11.DB_MAX_OUTPUT_PORT_TYPE
out12 <= out12.DB_MAX_OUTPUT_PORT_TYPE
out13 <= out13.DB_MAX_OUTPUT_PORT_TYPE
out14 <= out14.DB_MAX_OUTPUT_PORT_TYPE
out15 <= out15.DB_MAX_OUTPUT_PORT_TYPE
out16 <= out16.DB_MAX_OUTPUT_PORT_TYPE
out17 <= out17.DB_MAX_OUTPUT_PORT_TYPE
out18 <= out18.DB_MAX_OUTPUT_PORT_TYPE
out19 <= out19.DB_MAX_OUTPUT_PORT_TYPE
out20 <= out20.DB_MAX_OUTPUT_PORT_TYPE
out21 <= out21.DB_MAX_OUTPUT_PORT_TYPE
out22 <= out22.DB_MAX_OUTPUT_PORT_TYPE
out23 <= out23.DB_MAX_OUTPUT_PORT_TYPE
out24 <= out24.DB_MAX_OUTPUT_PORT_TYPE
out25 <= out25.DB_MAX_OUTPUT_PORT_TYPE
out26 <= out26.DB_MAX_OUTPUT_PORT_TYPE
out27 <= out27.DB_MAX_OUTPUT_PORT_TYPE
out28 <= out28.DB_MAX_OUTPUT_PORT_TYPE
out29 <= out29.DB_MAX_OUTPUT_PORT_TYPE
out30 <= out30.DB_MAX_OUTPUT_PORT_TYPE
out31 <= out31.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs
D[0] => D[0].IN32
D[1] => D[1].IN32
D[2] => D[2].IN32
D[3] => D[3].IN32
D[4] => D[4].IN32
D[5] => D[5].IN32
D[6] => D[6].IN32
D[7] => D[7].IN32
D[8] => D[8].IN32
D[9] => D[9].IN32
D[10] => D[10].IN32
D[11] => D[11].IN32
D[12] => D[12].IN32
D[13] => D[13].IN32
D[14] => D[14].IN32
D[15] => D[15].IN32
D[16] => D[16].IN32
D[17] => D[17].IN32
D[18] => D[18].IN32
D[19] => D[19].IN32
D[20] => D[20].IN32
D[21] => D[21].IN32
D[22] => D[22].IN32
D[23] => D[23].IN32
D[24] => D[24].IN32
D[25] => D[25].IN32
D[26] => D[26].IN32
D[27] => D[27].IN32
D[28] => D[28].IN32
D[29] => D[29].IN32
D[30] => D[30].IN32
D[31] => D[31].IN32
clk => clk.IN32
rst => rst.IN32
en0 => enable[0].IN1
en1 => enable[1].IN1
en2 => enable[2].IN1
en3 => enable[3].IN1
en4 => enable[4].IN1
en5 => enable[5].IN1
en6 => enable[6].IN1
en7 => enable[7].IN1
en8 => enable[8].IN1
en9 => enable[9].IN1
en10 => enable[10].IN1
en11 => enable[11].IN1
en12 => enable[12].IN1
en13 => enable[13].IN1
en14 => enable[14].IN1
en15 => enable[15].IN1
en16 => enable[16].IN1
en17 => enable[17].IN1
en18 => enable[18].IN1
en19 => enable[19].IN1
en20 => enable[20].IN1
en21 => enable[21].IN1
en22 => enable[22].IN1
en23 => enable[23].IN1
en24 => enable[24].IN1
en25 => enable[25].IN1
en26 => enable[26].IN1
en27 => enable[27].IN1
en28 => enable[28].IN1
en29 => enable[29].IN1
en30 => enable[30].IN1
en31 => enable[31].IN1
Q0[0] <= Register:R[0].R.Q
Q0[1] <= Register:R[0].R.Q
Q0[2] <= Register:R[0].R.Q
Q0[3] <= Register:R[0].R.Q
Q0[4] <= Register:R[0].R.Q
Q0[5] <= Register:R[0].R.Q
Q0[6] <= Register:R[0].R.Q
Q0[7] <= Register:R[0].R.Q
Q0[8] <= Register:R[0].R.Q
Q0[9] <= Register:R[0].R.Q
Q0[10] <= Register:R[0].R.Q
Q0[11] <= Register:R[0].R.Q
Q0[12] <= Register:R[0].R.Q
Q0[13] <= Register:R[0].R.Q
Q0[14] <= Register:R[0].R.Q
Q0[15] <= Register:R[0].R.Q
Q0[16] <= Register:R[0].R.Q
Q0[17] <= Register:R[0].R.Q
Q0[18] <= Register:R[0].R.Q
Q0[19] <= Register:R[0].R.Q
Q0[20] <= Register:R[0].R.Q
Q0[21] <= Register:R[0].R.Q
Q0[22] <= Register:R[0].R.Q
Q0[23] <= Register:R[0].R.Q
Q0[24] <= Register:R[0].R.Q
Q0[25] <= Register:R[0].R.Q
Q0[26] <= Register:R[0].R.Q
Q0[27] <= Register:R[0].R.Q
Q0[28] <= Register:R[0].R.Q
Q0[29] <= Register:R[0].R.Q
Q0[30] <= Register:R[0].R.Q
Q0[31] <= Register:R[0].R.Q
Q1[0] <= Register:R[1].R.Q
Q1[1] <= Register:R[1].R.Q
Q1[2] <= Register:R[1].R.Q
Q1[3] <= Register:R[1].R.Q
Q1[4] <= Register:R[1].R.Q
Q1[5] <= Register:R[1].R.Q
Q1[6] <= Register:R[1].R.Q
Q1[7] <= Register:R[1].R.Q
Q1[8] <= Register:R[1].R.Q
Q1[9] <= Register:R[1].R.Q
Q1[10] <= Register:R[1].R.Q
Q1[11] <= Register:R[1].R.Q
Q1[12] <= Register:R[1].R.Q
Q1[13] <= Register:R[1].R.Q
Q1[14] <= Register:R[1].R.Q
Q1[15] <= Register:R[1].R.Q
Q1[16] <= Register:R[1].R.Q
Q1[17] <= Register:R[1].R.Q
Q1[18] <= Register:R[1].R.Q
Q1[19] <= Register:R[1].R.Q
Q1[20] <= Register:R[1].R.Q
Q1[21] <= Register:R[1].R.Q
Q1[22] <= Register:R[1].R.Q
Q1[23] <= Register:R[1].R.Q
Q1[24] <= Register:R[1].R.Q
Q1[25] <= Register:R[1].R.Q
Q1[26] <= Register:R[1].R.Q
Q1[27] <= Register:R[1].R.Q
Q1[28] <= Register:R[1].R.Q
Q1[29] <= Register:R[1].R.Q
Q1[30] <= Register:R[1].R.Q
Q1[31] <= Register:R[1].R.Q
Q2[0] <= Register:R[2].R.Q
Q2[1] <= Register:R[2].R.Q
Q2[2] <= Register:R[2].R.Q
Q2[3] <= Register:R[2].R.Q
Q2[4] <= Register:R[2].R.Q
Q2[5] <= Register:R[2].R.Q
Q2[6] <= Register:R[2].R.Q
Q2[7] <= Register:R[2].R.Q
Q2[8] <= Register:R[2].R.Q
Q2[9] <= Register:R[2].R.Q
Q2[10] <= Register:R[2].R.Q
Q2[11] <= Register:R[2].R.Q
Q2[12] <= Register:R[2].R.Q
Q2[13] <= Register:R[2].R.Q
Q2[14] <= Register:R[2].R.Q
Q2[15] <= Register:R[2].R.Q
Q2[16] <= Register:R[2].R.Q
Q2[17] <= Register:R[2].R.Q
Q2[18] <= Register:R[2].R.Q
Q2[19] <= Register:R[2].R.Q
Q2[20] <= Register:R[2].R.Q
Q2[21] <= Register:R[2].R.Q
Q2[22] <= Register:R[2].R.Q
Q2[23] <= Register:R[2].R.Q
Q2[24] <= Register:R[2].R.Q
Q2[25] <= Register:R[2].R.Q
Q2[26] <= Register:R[2].R.Q
Q2[27] <= Register:R[2].R.Q
Q2[28] <= Register:R[2].R.Q
Q2[29] <= Register:R[2].R.Q
Q2[30] <= Register:R[2].R.Q
Q2[31] <= Register:R[2].R.Q
Q3[0] <= Register:R[3].R.Q
Q3[1] <= Register:R[3].R.Q
Q3[2] <= Register:R[3].R.Q
Q3[3] <= Register:R[3].R.Q
Q3[4] <= Register:R[3].R.Q
Q3[5] <= Register:R[3].R.Q
Q3[6] <= Register:R[3].R.Q
Q3[7] <= Register:R[3].R.Q
Q3[8] <= Register:R[3].R.Q
Q3[9] <= Register:R[3].R.Q
Q3[10] <= Register:R[3].R.Q
Q3[11] <= Register:R[3].R.Q
Q3[12] <= Register:R[3].R.Q
Q3[13] <= Register:R[3].R.Q
Q3[14] <= Register:R[3].R.Q
Q3[15] <= Register:R[3].R.Q
Q3[16] <= Register:R[3].R.Q
Q3[17] <= Register:R[3].R.Q
Q3[18] <= Register:R[3].R.Q
Q3[19] <= Register:R[3].R.Q
Q3[20] <= Register:R[3].R.Q
Q3[21] <= Register:R[3].R.Q
Q3[22] <= Register:R[3].R.Q
Q3[23] <= Register:R[3].R.Q
Q3[24] <= Register:R[3].R.Q
Q3[25] <= Register:R[3].R.Q
Q3[26] <= Register:R[3].R.Q
Q3[27] <= Register:R[3].R.Q
Q3[28] <= Register:R[3].R.Q
Q3[29] <= Register:R[3].R.Q
Q3[30] <= Register:R[3].R.Q
Q3[31] <= Register:R[3].R.Q
Q4[0] <= Register:R[4].R.Q
Q4[1] <= Register:R[4].R.Q
Q4[2] <= Register:R[4].R.Q
Q4[3] <= Register:R[4].R.Q
Q4[4] <= Register:R[4].R.Q
Q4[5] <= Register:R[4].R.Q
Q4[6] <= Register:R[4].R.Q
Q4[7] <= Register:R[4].R.Q
Q4[8] <= Register:R[4].R.Q
Q4[9] <= Register:R[4].R.Q
Q4[10] <= Register:R[4].R.Q
Q4[11] <= Register:R[4].R.Q
Q4[12] <= Register:R[4].R.Q
Q4[13] <= Register:R[4].R.Q
Q4[14] <= Register:R[4].R.Q
Q4[15] <= Register:R[4].R.Q
Q4[16] <= Register:R[4].R.Q
Q4[17] <= Register:R[4].R.Q
Q4[18] <= Register:R[4].R.Q
Q4[19] <= Register:R[4].R.Q
Q4[20] <= Register:R[4].R.Q
Q4[21] <= Register:R[4].R.Q
Q4[22] <= Register:R[4].R.Q
Q4[23] <= Register:R[4].R.Q
Q4[24] <= Register:R[4].R.Q
Q4[25] <= Register:R[4].R.Q
Q4[26] <= Register:R[4].R.Q
Q4[27] <= Register:R[4].R.Q
Q4[28] <= Register:R[4].R.Q
Q4[29] <= Register:R[4].R.Q
Q4[30] <= Register:R[4].R.Q
Q4[31] <= Register:R[4].R.Q
Q5[0] <= Register:R[5].R.Q
Q5[1] <= Register:R[5].R.Q
Q5[2] <= Register:R[5].R.Q
Q5[3] <= Register:R[5].R.Q
Q5[4] <= Register:R[5].R.Q
Q5[5] <= Register:R[5].R.Q
Q5[6] <= Register:R[5].R.Q
Q5[7] <= Register:R[5].R.Q
Q5[8] <= Register:R[5].R.Q
Q5[9] <= Register:R[5].R.Q
Q5[10] <= Register:R[5].R.Q
Q5[11] <= Register:R[5].R.Q
Q5[12] <= Register:R[5].R.Q
Q5[13] <= Register:R[5].R.Q
Q5[14] <= Register:R[5].R.Q
Q5[15] <= Register:R[5].R.Q
Q5[16] <= Register:R[5].R.Q
Q5[17] <= Register:R[5].R.Q
Q5[18] <= Register:R[5].R.Q
Q5[19] <= Register:R[5].R.Q
Q5[20] <= Register:R[5].R.Q
Q5[21] <= Register:R[5].R.Q
Q5[22] <= Register:R[5].R.Q
Q5[23] <= Register:R[5].R.Q
Q5[24] <= Register:R[5].R.Q
Q5[25] <= Register:R[5].R.Q
Q5[26] <= Register:R[5].R.Q
Q5[27] <= Register:R[5].R.Q
Q5[28] <= Register:R[5].R.Q
Q5[29] <= Register:R[5].R.Q
Q5[30] <= Register:R[5].R.Q
Q5[31] <= Register:R[5].R.Q
Q6[0] <= Register:R[6].R.Q
Q6[1] <= Register:R[6].R.Q
Q6[2] <= Register:R[6].R.Q
Q6[3] <= Register:R[6].R.Q
Q6[4] <= Register:R[6].R.Q
Q6[5] <= Register:R[6].R.Q
Q6[6] <= Register:R[6].R.Q
Q6[7] <= Register:R[6].R.Q
Q6[8] <= Register:R[6].R.Q
Q6[9] <= Register:R[6].R.Q
Q6[10] <= Register:R[6].R.Q
Q6[11] <= Register:R[6].R.Q
Q6[12] <= Register:R[6].R.Q
Q6[13] <= Register:R[6].R.Q
Q6[14] <= Register:R[6].R.Q
Q6[15] <= Register:R[6].R.Q
Q6[16] <= Register:R[6].R.Q
Q6[17] <= Register:R[6].R.Q
Q6[18] <= Register:R[6].R.Q
Q6[19] <= Register:R[6].R.Q
Q6[20] <= Register:R[6].R.Q
Q6[21] <= Register:R[6].R.Q
Q6[22] <= Register:R[6].R.Q
Q6[23] <= Register:R[6].R.Q
Q6[24] <= Register:R[6].R.Q
Q6[25] <= Register:R[6].R.Q
Q6[26] <= Register:R[6].R.Q
Q6[27] <= Register:R[6].R.Q
Q6[28] <= Register:R[6].R.Q
Q6[29] <= Register:R[6].R.Q
Q6[30] <= Register:R[6].R.Q
Q6[31] <= Register:R[6].R.Q
Q7[0] <= Register:R[7].R.Q
Q7[1] <= Register:R[7].R.Q
Q7[2] <= Register:R[7].R.Q
Q7[3] <= Register:R[7].R.Q
Q7[4] <= Register:R[7].R.Q
Q7[5] <= Register:R[7].R.Q
Q7[6] <= Register:R[7].R.Q
Q7[7] <= Register:R[7].R.Q
Q7[8] <= Register:R[7].R.Q
Q7[9] <= Register:R[7].R.Q
Q7[10] <= Register:R[7].R.Q
Q7[11] <= Register:R[7].R.Q
Q7[12] <= Register:R[7].R.Q
Q7[13] <= Register:R[7].R.Q
Q7[14] <= Register:R[7].R.Q
Q7[15] <= Register:R[7].R.Q
Q7[16] <= Register:R[7].R.Q
Q7[17] <= Register:R[7].R.Q
Q7[18] <= Register:R[7].R.Q
Q7[19] <= Register:R[7].R.Q
Q7[20] <= Register:R[7].R.Q
Q7[21] <= Register:R[7].R.Q
Q7[22] <= Register:R[7].R.Q
Q7[23] <= Register:R[7].R.Q
Q7[24] <= Register:R[7].R.Q
Q7[25] <= Register:R[7].R.Q
Q7[26] <= Register:R[7].R.Q
Q7[27] <= Register:R[7].R.Q
Q7[28] <= Register:R[7].R.Q
Q7[29] <= Register:R[7].R.Q
Q7[30] <= Register:R[7].R.Q
Q7[31] <= Register:R[7].R.Q
Q8[0] <= Register:R[8].R.Q
Q8[1] <= Register:R[8].R.Q
Q8[2] <= Register:R[8].R.Q
Q8[3] <= Register:R[8].R.Q
Q8[4] <= Register:R[8].R.Q
Q8[5] <= Register:R[8].R.Q
Q8[6] <= Register:R[8].R.Q
Q8[7] <= Register:R[8].R.Q
Q8[8] <= Register:R[8].R.Q
Q8[9] <= Register:R[8].R.Q
Q8[10] <= Register:R[8].R.Q
Q8[11] <= Register:R[8].R.Q
Q8[12] <= Register:R[8].R.Q
Q8[13] <= Register:R[8].R.Q
Q8[14] <= Register:R[8].R.Q
Q8[15] <= Register:R[8].R.Q
Q8[16] <= Register:R[8].R.Q
Q8[17] <= Register:R[8].R.Q
Q8[18] <= Register:R[8].R.Q
Q8[19] <= Register:R[8].R.Q
Q8[20] <= Register:R[8].R.Q
Q8[21] <= Register:R[8].R.Q
Q8[22] <= Register:R[8].R.Q
Q8[23] <= Register:R[8].R.Q
Q8[24] <= Register:R[8].R.Q
Q8[25] <= Register:R[8].R.Q
Q8[26] <= Register:R[8].R.Q
Q8[27] <= Register:R[8].R.Q
Q8[28] <= Register:R[8].R.Q
Q8[29] <= Register:R[8].R.Q
Q8[30] <= Register:R[8].R.Q
Q8[31] <= Register:R[8].R.Q
Q9[0] <= Register:R[9].R.Q
Q9[1] <= Register:R[9].R.Q
Q9[2] <= Register:R[9].R.Q
Q9[3] <= Register:R[9].R.Q
Q9[4] <= Register:R[9].R.Q
Q9[5] <= Register:R[9].R.Q
Q9[6] <= Register:R[9].R.Q
Q9[7] <= Register:R[9].R.Q
Q9[8] <= Register:R[9].R.Q
Q9[9] <= Register:R[9].R.Q
Q9[10] <= Register:R[9].R.Q
Q9[11] <= Register:R[9].R.Q
Q9[12] <= Register:R[9].R.Q
Q9[13] <= Register:R[9].R.Q
Q9[14] <= Register:R[9].R.Q
Q9[15] <= Register:R[9].R.Q
Q9[16] <= Register:R[9].R.Q
Q9[17] <= Register:R[9].R.Q
Q9[18] <= Register:R[9].R.Q
Q9[19] <= Register:R[9].R.Q
Q9[20] <= Register:R[9].R.Q
Q9[21] <= Register:R[9].R.Q
Q9[22] <= Register:R[9].R.Q
Q9[23] <= Register:R[9].R.Q
Q9[24] <= Register:R[9].R.Q
Q9[25] <= Register:R[9].R.Q
Q9[26] <= Register:R[9].R.Q
Q9[27] <= Register:R[9].R.Q
Q9[28] <= Register:R[9].R.Q
Q9[29] <= Register:R[9].R.Q
Q9[30] <= Register:R[9].R.Q
Q9[31] <= Register:R[9].R.Q
Q10[0] <= Register:R[10].R.Q
Q10[1] <= Register:R[10].R.Q
Q10[2] <= Register:R[10].R.Q
Q10[3] <= Register:R[10].R.Q
Q10[4] <= Register:R[10].R.Q
Q10[5] <= Register:R[10].R.Q
Q10[6] <= Register:R[10].R.Q
Q10[7] <= Register:R[10].R.Q
Q10[8] <= Register:R[10].R.Q
Q10[9] <= Register:R[10].R.Q
Q10[10] <= Register:R[10].R.Q
Q10[11] <= Register:R[10].R.Q
Q10[12] <= Register:R[10].R.Q
Q10[13] <= Register:R[10].R.Q
Q10[14] <= Register:R[10].R.Q
Q10[15] <= Register:R[10].R.Q
Q10[16] <= Register:R[10].R.Q
Q10[17] <= Register:R[10].R.Q
Q10[18] <= Register:R[10].R.Q
Q10[19] <= Register:R[10].R.Q
Q10[20] <= Register:R[10].R.Q
Q10[21] <= Register:R[10].R.Q
Q10[22] <= Register:R[10].R.Q
Q10[23] <= Register:R[10].R.Q
Q10[24] <= Register:R[10].R.Q
Q10[25] <= Register:R[10].R.Q
Q10[26] <= Register:R[10].R.Q
Q10[27] <= Register:R[10].R.Q
Q10[28] <= Register:R[10].R.Q
Q10[29] <= Register:R[10].R.Q
Q10[30] <= Register:R[10].R.Q
Q10[31] <= Register:R[10].R.Q
Q11[0] <= Register:R[11].R.Q
Q11[1] <= Register:R[11].R.Q
Q11[2] <= Register:R[11].R.Q
Q11[3] <= Register:R[11].R.Q
Q11[4] <= Register:R[11].R.Q
Q11[5] <= Register:R[11].R.Q
Q11[6] <= Register:R[11].R.Q
Q11[7] <= Register:R[11].R.Q
Q11[8] <= Register:R[11].R.Q
Q11[9] <= Register:R[11].R.Q
Q11[10] <= Register:R[11].R.Q
Q11[11] <= Register:R[11].R.Q
Q11[12] <= Register:R[11].R.Q
Q11[13] <= Register:R[11].R.Q
Q11[14] <= Register:R[11].R.Q
Q11[15] <= Register:R[11].R.Q
Q11[16] <= Register:R[11].R.Q
Q11[17] <= Register:R[11].R.Q
Q11[18] <= Register:R[11].R.Q
Q11[19] <= Register:R[11].R.Q
Q11[20] <= Register:R[11].R.Q
Q11[21] <= Register:R[11].R.Q
Q11[22] <= Register:R[11].R.Q
Q11[23] <= Register:R[11].R.Q
Q11[24] <= Register:R[11].R.Q
Q11[25] <= Register:R[11].R.Q
Q11[26] <= Register:R[11].R.Q
Q11[27] <= Register:R[11].R.Q
Q11[28] <= Register:R[11].R.Q
Q11[29] <= Register:R[11].R.Q
Q11[30] <= Register:R[11].R.Q
Q11[31] <= Register:R[11].R.Q
Q12[0] <= Register:R[12].R.Q
Q12[1] <= Register:R[12].R.Q
Q12[2] <= Register:R[12].R.Q
Q12[3] <= Register:R[12].R.Q
Q12[4] <= Register:R[12].R.Q
Q12[5] <= Register:R[12].R.Q
Q12[6] <= Register:R[12].R.Q
Q12[7] <= Register:R[12].R.Q
Q12[8] <= Register:R[12].R.Q
Q12[9] <= Register:R[12].R.Q
Q12[10] <= Register:R[12].R.Q
Q12[11] <= Register:R[12].R.Q
Q12[12] <= Register:R[12].R.Q
Q12[13] <= Register:R[12].R.Q
Q12[14] <= Register:R[12].R.Q
Q12[15] <= Register:R[12].R.Q
Q12[16] <= Register:R[12].R.Q
Q12[17] <= Register:R[12].R.Q
Q12[18] <= Register:R[12].R.Q
Q12[19] <= Register:R[12].R.Q
Q12[20] <= Register:R[12].R.Q
Q12[21] <= Register:R[12].R.Q
Q12[22] <= Register:R[12].R.Q
Q12[23] <= Register:R[12].R.Q
Q12[24] <= Register:R[12].R.Q
Q12[25] <= Register:R[12].R.Q
Q12[26] <= Register:R[12].R.Q
Q12[27] <= Register:R[12].R.Q
Q12[28] <= Register:R[12].R.Q
Q12[29] <= Register:R[12].R.Q
Q12[30] <= Register:R[12].R.Q
Q12[31] <= Register:R[12].R.Q
Q13[0] <= Register:R[13].R.Q
Q13[1] <= Register:R[13].R.Q
Q13[2] <= Register:R[13].R.Q
Q13[3] <= Register:R[13].R.Q
Q13[4] <= Register:R[13].R.Q
Q13[5] <= Register:R[13].R.Q
Q13[6] <= Register:R[13].R.Q
Q13[7] <= Register:R[13].R.Q
Q13[8] <= Register:R[13].R.Q
Q13[9] <= Register:R[13].R.Q
Q13[10] <= Register:R[13].R.Q
Q13[11] <= Register:R[13].R.Q
Q13[12] <= Register:R[13].R.Q
Q13[13] <= Register:R[13].R.Q
Q13[14] <= Register:R[13].R.Q
Q13[15] <= Register:R[13].R.Q
Q13[16] <= Register:R[13].R.Q
Q13[17] <= Register:R[13].R.Q
Q13[18] <= Register:R[13].R.Q
Q13[19] <= Register:R[13].R.Q
Q13[20] <= Register:R[13].R.Q
Q13[21] <= Register:R[13].R.Q
Q13[22] <= Register:R[13].R.Q
Q13[23] <= Register:R[13].R.Q
Q13[24] <= Register:R[13].R.Q
Q13[25] <= Register:R[13].R.Q
Q13[26] <= Register:R[13].R.Q
Q13[27] <= Register:R[13].R.Q
Q13[28] <= Register:R[13].R.Q
Q13[29] <= Register:R[13].R.Q
Q13[30] <= Register:R[13].R.Q
Q13[31] <= Register:R[13].R.Q
Q14[0] <= Register:R[14].R.Q
Q14[1] <= Register:R[14].R.Q
Q14[2] <= Register:R[14].R.Q
Q14[3] <= Register:R[14].R.Q
Q14[4] <= Register:R[14].R.Q
Q14[5] <= Register:R[14].R.Q
Q14[6] <= Register:R[14].R.Q
Q14[7] <= Register:R[14].R.Q
Q14[8] <= Register:R[14].R.Q
Q14[9] <= Register:R[14].R.Q
Q14[10] <= Register:R[14].R.Q
Q14[11] <= Register:R[14].R.Q
Q14[12] <= Register:R[14].R.Q
Q14[13] <= Register:R[14].R.Q
Q14[14] <= Register:R[14].R.Q
Q14[15] <= Register:R[14].R.Q
Q14[16] <= Register:R[14].R.Q
Q14[17] <= Register:R[14].R.Q
Q14[18] <= Register:R[14].R.Q
Q14[19] <= Register:R[14].R.Q
Q14[20] <= Register:R[14].R.Q
Q14[21] <= Register:R[14].R.Q
Q14[22] <= Register:R[14].R.Q
Q14[23] <= Register:R[14].R.Q
Q14[24] <= Register:R[14].R.Q
Q14[25] <= Register:R[14].R.Q
Q14[26] <= Register:R[14].R.Q
Q14[27] <= Register:R[14].R.Q
Q14[28] <= Register:R[14].R.Q
Q14[29] <= Register:R[14].R.Q
Q14[30] <= Register:R[14].R.Q
Q14[31] <= Register:R[14].R.Q
Q15[0] <= Register:R[15].R.Q
Q15[1] <= Register:R[15].R.Q
Q15[2] <= Register:R[15].R.Q
Q15[3] <= Register:R[15].R.Q
Q15[4] <= Register:R[15].R.Q
Q15[5] <= Register:R[15].R.Q
Q15[6] <= Register:R[15].R.Q
Q15[7] <= Register:R[15].R.Q
Q15[8] <= Register:R[15].R.Q
Q15[9] <= Register:R[15].R.Q
Q15[10] <= Register:R[15].R.Q
Q15[11] <= Register:R[15].R.Q
Q15[12] <= Register:R[15].R.Q
Q15[13] <= Register:R[15].R.Q
Q15[14] <= Register:R[15].R.Q
Q15[15] <= Register:R[15].R.Q
Q15[16] <= Register:R[15].R.Q
Q15[17] <= Register:R[15].R.Q
Q15[18] <= Register:R[15].R.Q
Q15[19] <= Register:R[15].R.Q
Q15[20] <= Register:R[15].R.Q
Q15[21] <= Register:R[15].R.Q
Q15[22] <= Register:R[15].R.Q
Q15[23] <= Register:R[15].R.Q
Q15[24] <= Register:R[15].R.Q
Q15[25] <= Register:R[15].R.Q
Q15[26] <= Register:R[15].R.Q
Q15[27] <= Register:R[15].R.Q
Q15[28] <= Register:R[15].R.Q
Q15[29] <= Register:R[15].R.Q
Q15[30] <= Register:R[15].R.Q
Q15[31] <= Register:R[15].R.Q
Q16[0] <= Register:R[16].R.Q
Q16[1] <= Register:R[16].R.Q
Q16[2] <= Register:R[16].R.Q
Q16[3] <= Register:R[16].R.Q
Q16[4] <= Register:R[16].R.Q
Q16[5] <= Register:R[16].R.Q
Q16[6] <= Register:R[16].R.Q
Q16[7] <= Register:R[16].R.Q
Q16[8] <= Register:R[16].R.Q
Q16[9] <= Register:R[16].R.Q
Q16[10] <= Register:R[16].R.Q
Q16[11] <= Register:R[16].R.Q
Q16[12] <= Register:R[16].R.Q
Q16[13] <= Register:R[16].R.Q
Q16[14] <= Register:R[16].R.Q
Q16[15] <= Register:R[16].R.Q
Q16[16] <= Register:R[16].R.Q
Q16[17] <= Register:R[16].R.Q
Q16[18] <= Register:R[16].R.Q
Q16[19] <= Register:R[16].R.Q
Q16[20] <= Register:R[16].R.Q
Q16[21] <= Register:R[16].R.Q
Q16[22] <= Register:R[16].R.Q
Q16[23] <= Register:R[16].R.Q
Q16[24] <= Register:R[16].R.Q
Q16[25] <= Register:R[16].R.Q
Q16[26] <= Register:R[16].R.Q
Q16[27] <= Register:R[16].R.Q
Q16[28] <= Register:R[16].R.Q
Q16[29] <= Register:R[16].R.Q
Q16[30] <= Register:R[16].R.Q
Q16[31] <= Register:R[16].R.Q
Q17[0] <= Register:R[17].R.Q
Q17[1] <= Register:R[17].R.Q
Q17[2] <= Register:R[17].R.Q
Q17[3] <= Register:R[17].R.Q
Q17[4] <= Register:R[17].R.Q
Q17[5] <= Register:R[17].R.Q
Q17[6] <= Register:R[17].R.Q
Q17[7] <= Register:R[17].R.Q
Q17[8] <= Register:R[17].R.Q
Q17[9] <= Register:R[17].R.Q
Q17[10] <= Register:R[17].R.Q
Q17[11] <= Register:R[17].R.Q
Q17[12] <= Register:R[17].R.Q
Q17[13] <= Register:R[17].R.Q
Q17[14] <= Register:R[17].R.Q
Q17[15] <= Register:R[17].R.Q
Q17[16] <= Register:R[17].R.Q
Q17[17] <= Register:R[17].R.Q
Q17[18] <= Register:R[17].R.Q
Q17[19] <= Register:R[17].R.Q
Q17[20] <= Register:R[17].R.Q
Q17[21] <= Register:R[17].R.Q
Q17[22] <= Register:R[17].R.Q
Q17[23] <= Register:R[17].R.Q
Q17[24] <= Register:R[17].R.Q
Q17[25] <= Register:R[17].R.Q
Q17[26] <= Register:R[17].R.Q
Q17[27] <= Register:R[17].R.Q
Q17[28] <= Register:R[17].R.Q
Q17[29] <= Register:R[17].R.Q
Q17[30] <= Register:R[17].R.Q
Q17[31] <= Register:R[17].R.Q
Q18[0] <= Register:R[18].R.Q
Q18[1] <= Register:R[18].R.Q
Q18[2] <= Register:R[18].R.Q
Q18[3] <= Register:R[18].R.Q
Q18[4] <= Register:R[18].R.Q
Q18[5] <= Register:R[18].R.Q
Q18[6] <= Register:R[18].R.Q
Q18[7] <= Register:R[18].R.Q
Q18[8] <= Register:R[18].R.Q
Q18[9] <= Register:R[18].R.Q
Q18[10] <= Register:R[18].R.Q
Q18[11] <= Register:R[18].R.Q
Q18[12] <= Register:R[18].R.Q
Q18[13] <= Register:R[18].R.Q
Q18[14] <= Register:R[18].R.Q
Q18[15] <= Register:R[18].R.Q
Q18[16] <= Register:R[18].R.Q
Q18[17] <= Register:R[18].R.Q
Q18[18] <= Register:R[18].R.Q
Q18[19] <= Register:R[18].R.Q
Q18[20] <= Register:R[18].R.Q
Q18[21] <= Register:R[18].R.Q
Q18[22] <= Register:R[18].R.Q
Q18[23] <= Register:R[18].R.Q
Q18[24] <= Register:R[18].R.Q
Q18[25] <= Register:R[18].R.Q
Q18[26] <= Register:R[18].R.Q
Q18[27] <= Register:R[18].R.Q
Q18[28] <= Register:R[18].R.Q
Q18[29] <= Register:R[18].R.Q
Q18[30] <= Register:R[18].R.Q
Q18[31] <= Register:R[18].R.Q
Q19[0] <= Register:R[19].R.Q
Q19[1] <= Register:R[19].R.Q
Q19[2] <= Register:R[19].R.Q
Q19[3] <= Register:R[19].R.Q
Q19[4] <= Register:R[19].R.Q
Q19[5] <= Register:R[19].R.Q
Q19[6] <= Register:R[19].R.Q
Q19[7] <= Register:R[19].R.Q
Q19[8] <= Register:R[19].R.Q
Q19[9] <= Register:R[19].R.Q
Q19[10] <= Register:R[19].R.Q
Q19[11] <= Register:R[19].R.Q
Q19[12] <= Register:R[19].R.Q
Q19[13] <= Register:R[19].R.Q
Q19[14] <= Register:R[19].R.Q
Q19[15] <= Register:R[19].R.Q
Q19[16] <= Register:R[19].R.Q
Q19[17] <= Register:R[19].R.Q
Q19[18] <= Register:R[19].R.Q
Q19[19] <= Register:R[19].R.Q
Q19[20] <= Register:R[19].R.Q
Q19[21] <= Register:R[19].R.Q
Q19[22] <= Register:R[19].R.Q
Q19[23] <= Register:R[19].R.Q
Q19[24] <= Register:R[19].R.Q
Q19[25] <= Register:R[19].R.Q
Q19[26] <= Register:R[19].R.Q
Q19[27] <= Register:R[19].R.Q
Q19[28] <= Register:R[19].R.Q
Q19[29] <= Register:R[19].R.Q
Q19[30] <= Register:R[19].R.Q
Q19[31] <= Register:R[19].R.Q
Q20[0] <= Register:R[20].R.Q
Q20[1] <= Register:R[20].R.Q
Q20[2] <= Register:R[20].R.Q
Q20[3] <= Register:R[20].R.Q
Q20[4] <= Register:R[20].R.Q
Q20[5] <= Register:R[20].R.Q
Q20[6] <= Register:R[20].R.Q
Q20[7] <= Register:R[20].R.Q
Q20[8] <= Register:R[20].R.Q
Q20[9] <= Register:R[20].R.Q
Q20[10] <= Register:R[20].R.Q
Q20[11] <= Register:R[20].R.Q
Q20[12] <= Register:R[20].R.Q
Q20[13] <= Register:R[20].R.Q
Q20[14] <= Register:R[20].R.Q
Q20[15] <= Register:R[20].R.Q
Q20[16] <= Register:R[20].R.Q
Q20[17] <= Register:R[20].R.Q
Q20[18] <= Register:R[20].R.Q
Q20[19] <= Register:R[20].R.Q
Q20[20] <= Register:R[20].R.Q
Q20[21] <= Register:R[20].R.Q
Q20[22] <= Register:R[20].R.Q
Q20[23] <= Register:R[20].R.Q
Q20[24] <= Register:R[20].R.Q
Q20[25] <= Register:R[20].R.Q
Q20[26] <= Register:R[20].R.Q
Q20[27] <= Register:R[20].R.Q
Q20[28] <= Register:R[20].R.Q
Q20[29] <= Register:R[20].R.Q
Q20[30] <= Register:R[20].R.Q
Q20[31] <= Register:R[20].R.Q
Q21[0] <= Register:R[21].R.Q
Q21[1] <= Register:R[21].R.Q
Q21[2] <= Register:R[21].R.Q
Q21[3] <= Register:R[21].R.Q
Q21[4] <= Register:R[21].R.Q
Q21[5] <= Register:R[21].R.Q
Q21[6] <= Register:R[21].R.Q
Q21[7] <= Register:R[21].R.Q
Q21[8] <= Register:R[21].R.Q
Q21[9] <= Register:R[21].R.Q
Q21[10] <= Register:R[21].R.Q
Q21[11] <= Register:R[21].R.Q
Q21[12] <= Register:R[21].R.Q
Q21[13] <= Register:R[21].R.Q
Q21[14] <= Register:R[21].R.Q
Q21[15] <= Register:R[21].R.Q
Q21[16] <= Register:R[21].R.Q
Q21[17] <= Register:R[21].R.Q
Q21[18] <= Register:R[21].R.Q
Q21[19] <= Register:R[21].R.Q
Q21[20] <= Register:R[21].R.Q
Q21[21] <= Register:R[21].R.Q
Q21[22] <= Register:R[21].R.Q
Q21[23] <= Register:R[21].R.Q
Q21[24] <= Register:R[21].R.Q
Q21[25] <= Register:R[21].R.Q
Q21[26] <= Register:R[21].R.Q
Q21[27] <= Register:R[21].R.Q
Q21[28] <= Register:R[21].R.Q
Q21[29] <= Register:R[21].R.Q
Q21[30] <= Register:R[21].R.Q
Q21[31] <= Register:R[21].R.Q
Q22[0] <= Register:R[22].R.Q
Q22[1] <= Register:R[22].R.Q
Q22[2] <= Register:R[22].R.Q
Q22[3] <= Register:R[22].R.Q
Q22[4] <= Register:R[22].R.Q
Q22[5] <= Register:R[22].R.Q
Q22[6] <= Register:R[22].R.Q
Q22[7] <= Register:R[22].R.Q
Q22[8] <= Register:R[22].R.Q
Q22[9] <= Register:R[22].R.Q
Q22[10] <= Register:R[22].R.Q
Q22[11] <= Register:R[22].R.Q
Q22[12] <= Register:R[22].R.Q
Q22[13] <= Register:R[22].R.Q
Q22[14] <= Register:R[22].R.Q
Q22[15] <= Register:R[22].R.Q
Q22[16] <= Register:R[22].R.Q
Q22[17] <= Register:R[22].R.Q
Q22[18] <= Register:R[22].R.Q
Q22[19] <= Register:R[22].R.Q
Q22[20] <= Register:R[22].R.Q
Q22[21] <= Register:R[22].R.Q
Q22[22] <= Register:R[22].R.Q
Q22[23] <= Register:R[22].R.Q
Q22[24] <= Register:R[22].R.Q
Q22[25] <= Register:R[22].R.Q
Q22[26] <= Register:R[22].R.Q
Q22[27] <= Register:R[22].R.Q
Q22[28] <= Register:R[22].R.Q
Q22[29] <= Register:R[22].R.Q
Q22[30] <= Register:R[22].R.Q
Q22[31] <= Register:R[22].R.Q
Q23[0] <= Register:R[23].R.Q
Q23[1] <= Register:R[23].R.Q
Q23[2] <= Register:R[23].R.Q
Q23[3] <= Register:R[23].R.Q
Q23[4] <= Register:R[23].R.Q
Q23[5] <= Register:R[23].R.Q
Q23[6] <= Register:R[23].R.Q
Q23[7] <= Register:R[23].R.Q
Q23[8] <= Register:R[23].R.Q
Q23[9] <= Register:R[23].R.Q
Q23[10] <= Register:R[23].R.Q
Q23[11] <= Register:R[23].R.Q
Q23[12] <= Register:R[23].R.Q
Q23[13] <= Register:R[23].R.Q
Q23[14] <= Register:R[23].R.Q
Q23[15] <= Register:R[23].R.Q
Q23[16] <= Register:R[23].R.Q
Q23[17] <= Register:R[23].R.Q
Q23[18] <= Register:R[23].R.Q
Q23[19] <= Register:R[23].R.Q
Q23[20] <= Register:R[23].R.Q
Q23[21] <= Register:R[23].R.Q
Q23[22] <= Register:R[23].R.Q
Q23[23] <= Register:R[23].R.Q
Q23[24] <= Register:R[23].R.Q
Q23[25] <= Register:R[23].R.Q
Q23[26] <= Register:R[23].R.Q
Q23[27] <= Register:R[23].R.Q
Q23[28] <= Register:R[23].R.Q
Q23[29] <= Register:R[23].R.Q
Q23[30] <= Register:R[23].R.Q
Q23[31] <= Register:R[23].R.Q
Q24[0] <= Register:R[24].R.Q
Q24[1] <= Register:R[24].R.Q
Q24[2] <= Register:R[24].R.Q
Q24[3] <= Register:R[24].R.Q
Q24[4] <= Register:R[24].R.Q
Q24[5] <= Register:R[24].R.Q
Q24[6] <= Register:R[24].R.Q
Q24[7] <= Register:R[24].R.Q
Q24[8] <= Register:R[24].R.Q
Q24[9] <= Register:R[24].R.Q
Q24[10] <= Register:R[24].R.Q
Q24[11] <= Register:R[24].R.Q
Q24[12] <= Register:R[24].R.Q
Q24[13] <= Register:R[24].R.Q
Q24[14] <= Register:R[24].R.Q
Q24[15] <= Register:R[24].R.Q
Q24[16] <= Register:R[24].R.Q
Q24[17] <= Register:R[24].R.Q
Q24[18] <= Register:R[24].R.Q
Q24[19] <= Register:R[24].R.Q
Q24[20] <= Register:R[24].R.Q
Q24[21] <= Register:R[24].R.Q
Q24[22] <= Register:R[24].R.Q
Q24[23] <= Register:R[24].R.Q
Q24[24] <= Register:R[24].R.Q
Q24[25] <= Register:R[24].R.Q
Q24[26] <= Register:R[24].R.Q
Q24[27] <= Register:R[24].R.Q
Q24[28] <= Register:R[24].R.Q
Q24[29] <= Register:R[24].R.Q
Q24[30] <= Register:R[24].R.Q
Q24[31] <= Register:R[24].R.Q
Q25[0] <= Register:R[25].R.Q
Q25[1] <= Register:R[25].R.Q
Q25[2] <= Register:R[25].R.Q
Q25[3] <= Register:R[25].R.Q
Q25[4] <= Register:R[25].R.Q
Q25[5] <= Register:R[25].R.Q
Q25[6] <= Register:R[25].R.Q
Q25[7] <= Register:R[25].R.Q
Q25[8] <= Register:R[25].R.Q
Q25[9] <= Register:R[25].R.Q
Q25[10] <= Register:R[25].R.Q
Q25[11] <= Register:R[25].R.Q
Q25[12] <= Register:R[25].R.Q
Q25[13] <= Register:R[25].R.Q
Q25[14] <= Register:R[25].R.Q
Q25[15] <= Register:R[25].R.Q
Q25[16] <= Register:R[25].R.Q
Q25[17] <= Register:R[25].R.Q
Q25[18] <= Register:R[25].R.Q
Q25[19] <= Register:R[25].R.Q
Q25[20] <= Register:R[25].R.Q
Q25[21] <= Register:R[25].R.Q
Q25[22] <= Register:R[25].R.Q
Q25[23] <= Register:R[25].R.Q
Q25[24] <= Register:R[25].R.Q
Q25[25] <= Register:R[25].R.Q
Q25[26] <= Register:R[25].R.Q
Q25[27] <= Register:R[25].R.Q
Q25[28] <= Register:R[25].R.Q
Q25[29] <= Register:R[25].R.Q
Q25[30] <= Register:R[25].R.Q
Q25[31] <= Register:R[25].R.Q
Q26[0] <= Register:R[26].R.Q
Q26[1] <= Register:R[26].R.Q
Q26[2] <= Register:R[26].R.Q
Q26[3] <= Register:R[26].R.Q
Q26[4] <= Register:R[26].R.Q
Q26[5] <= Register:R[26].R.Q
Q26[6] <= Register:R[26].R.Q
Q26[7] <= Register:R[26].R.Q
Q26[8] <= Register:R[26].R.Q
Q26[9] <= Register:R[26].R.Q
Q26[10] <= Register:R[26].R.Q
Q26[11] <= Register:R[26].R.Q
Q26[12] <= Register:R[26].R.Q
Q26[13] <= Register:R[26].R.Q
Q26[14] <= Register:R[26].R.Q
Q26[15] <= Register:R[26].R.Q
Q26[16] <= Register:R[26].R.Q
Q26[17] <= Register:R[26].R.Q
Q26[18] <= Register:R[26].R.Q
Q26[19] <= Register:R[26].R.Q
Q26[20] <= Register:R[26].R.Q
Q26[21] <= Register:R[26].R.Q
Q26[22] <= Register:R[26].R.Q
Q26[23] <= Register:R[26].R.Q
Q26[24] <= Register:R[26].R.Q
Q26[25] <= Register:R[26].R.Q
Q26[26] <= Register:R[26].R.Q
Q26[27] <= Register:R[26].R.Q
Q26[28] <= Register:R[26].R.Q
Q26[29] <= Register:R[26].R.Q
Q26[30] <= Register:R[26].R.Q
Q26[31] <= Register:R[26].R.Q
Q27[0] <= Register:R[27].R.Q
Q27[1] <= Register:R[27].R.Q
Q27[2] <= Register:R[27].R.Q
Q27[3] <= Register:R[27].R.Q
Q27[4] <= Register:R[27].R.Q
Q27[5] <= Register:R[27].R.Q
Q27[6] <= Register:R[27].R.Q
Q27[7] <= Register:R[27].R.Q
Q27[8] <= Register:R[27].R.Q
Q27[9] <= Register:R[27].R.Q
Q27[10] <= Register:R[27].R.Q
Q27[11] <= Register:R[27].R.Q
Q27[12] <= Register:R[27].R.Q
Q27[13] <= Register:R[27].R.Q
Q27[14] <= Register:R[27].R.Q
Q27[15] <= Register:R[27].R.Q
Q27[16] <= Register:R[27].R.Q
Q27[17] <= Register:R[27].R.Q
Q27[18] <= Register:R[27].R.Q
Q27[19] <= Register:R[27].R.Q
Q27[20] <= Register:R[27].R.Q
Q27[21] <= Register:R[27].R.Q
Q27[22] <= Register:R[27].R.Q
Q27[23] <= Register:R[27].R.Q
Q27[24] <= Register:R[27].R.Q
Q27[25] <= Register:R[27].R.Q
Q27[26] <= Register:R[27].R.Q
Q27[27] <= Register:R[27].R.Q
Q27[28] <= Register:R[27].R.Q
Q27[29] <= Register:R[27].R.Q
Q27[30] <= Register:R[27].R.Q
Q27[31] <= Register:R[27].R.Q
Q28[0] <= Register:R[28].R.Q
Q28[1] <= Register:R[28].R.Q
Q28[2] <= Register:R[28].R.Q
Q28[3] <= Register:R[28].R.Q
Q28[4] <= Register:R[28].R.Q
Q28[5] <= Register:R[28].R.Q
Q28[6] <= Register:R[28].R.Q
Q28[7] <= Register:R[28].R.Q
Q28[8] <= Register:R[28].R.Q
Q28[9] <= Register:R[28].R.Q
Q28[10] <= Register:R[28].R.Q
Q28[11] <= Register:R[28].R.Q
Q28[12] <= Register:R[28].R.Q
Q28[13] <= Register:R[28].R.Q
Q28[14] <= Register:R[28].R.Q
Q28[15] <= Register:R[28].R.Q
Q28[16] <= Register:R[28].R.Q
Q28[17] <= Register:R[28].R.Q
Q28[18] <= Register:R[28].R.Q
Q28[19] <= Register:R[28].R.Q
Q28[20] <= Register:R[28].R.Q
Q28[21] <= Register:R[28].R.Q
Q28[22] <= Register:R[28].R.Q
Q28[23] <= Register:R[28].R.Q
Q28[24] <= Register:R[28].R.Q
Q28[25] <= Register:R[28].R.Q
Q28[26] <= Register:R[28].R.Q
Q28[27] <= Register:R[28].R.Q
Q28[28] <= Register:R[28].R.Q
Q28[29] <= Register:R[28].R.Q
Q28[30] <= Register:R[28].R.Q
Q28[31] <= Register:R[28].R.Q
Q29[0] <= Register:R[29].R.Q
Q29[1] <= Register:R[29].R.Q
Q29[2] <= Register:R[29].R.Q
Q29[3] <= Register:R[29].R.Q
Q29[4] <= Register:R[29].R.Q
Q29[5] <= Register:R[29].R.Q
Q29[6] <= Register:R[29].R.Q
Q29[7] <= Register:R[29].R.Q
Q29[8] <= Register:R[29].R.Q
Q29[9] <= Register:R[29].R.Q
Q29[10] <= Register:R[29].R.Q
Q29[11] <= Register:R[29].R.Q
Q29[12] <= Register:R[29].R.Q
Q29[13] <= Register:R[29].R.Q
Q29[14] <= Register:R[29].R.Q
Q29[15] <= Register:R[29].R.Q
Q29[16] <= Register:R[29].R.Q
Q29[17] <= Register:R[29].R.Q
Q29[18] <= Register:R[29].R.Q
Q29[19] <= Register:R[29].R.Q
Q29[20] <= Register:R[29].R.Q
Q29[21] <= Register:R[29].R.Q
Q29[22] <= Register:R[29].R.Q
Q29[23] <= Register:R[29].R.Q
Q29[24] <= Register:R[29].R.Q
Q29[25] <= Register:R[29].R.Q
Q29[26] <= Register:R[29].R.Q
Q29[27] <= Register:R[29].R.Q
Q29[28] <= Register:R[29].R.Q
Q29[29] <= Register:R[29].R.Q
Q29[30] <= Register:R[29].R.Q
Q29[31] <= Register:R[29].R.Q
Q30[0] <= Register:R[30].R.Q
Q30[1] <= Register:R[30].R.Q
Q30[2] <= Register:R[30].R.Q
Q30[3] <= Register:R[30].R.Q
Q30[4] <= Register:R[30].R.Q
Q30[5] <= Register:R[30].R.Q
Q30[6] <= Register:R[30].R.Q
Q30[7] <= Register:R[30].R.Q
Q30[8] <= Register:R[30].R.Q
Q30[9] <= Register:R[30].R.Q
Q30[10] <= Register:R[30].R.Q
Q30[11] <= Register:R[30].R.Q
Q30[12] <= Register:R[30].R.Q
Q30[13] <= Register:R[30].R.Q
Q30[14] <= Register:R[30].R.Q
Q30[15] <= Register:R[30].R.Q
Q30[16] <= Register:R[30].R.Q
Q30[17] <= Register:R[30].R.Q
Q30[18] <= Register:R[30].R.Q
Q30[19] <= Register:R[30].R.Q
Q30[20] <= Register:R[30].R.Q
Q30[21] <= Register:R[30].R.Q
Q30[22] <= Register:R[30].R.Q
Q30[23] <= Register:R[30].R.Q
Q30[24] <= Register:R[30].R.Q
Q30[25] <= Register:R[30].R.Q
Q30[26] <= Register:R[30].R.Q
Q30[27] <= Register:R[30].R.Q
Q30[28] <= Register:R[30].R.Q
Q30[29] <= Register:R[30].R.Q
Q30[30] <= Register:R[30].R.Q
Q30[31] <= Register:R[30].R.Q
Q31[0] <= Register:R[31].R.Q
Q31[1] <= Register:R[31].R.Q
Q31[2] <= Register:R[31].R.Q
Q31[3] <= Register:R[31].R.Q
Q31[4] <= Register:R[31].R.Q
Q31[5] <= Register:R[31].R.Q
Q31[6] <= Register:R[31].R.Q
Q31[7] <= Register:R[31].R.Q
Q31[8] <= Register:R[31].R.Q
Q31[9] <= Register:R[31].R.Q
Q31[10] <= Register:R[31].R.Q
Q31[11] <= Register:R[31].R.Q
Q31[12] <= Register:R[31].R.Q
Q31[13] <= Register:R[31].R.Q
Q31[14] <= Register:R[31].R.Q
Q31[15] <= Register:R[31].R.Q
Q31[16] <= Register:R[31].R.Q
Q31[17] <= Register:R[31].R.Q
Q31[18] <= Register:R[31].R.Q
Q31[19] <= Register:R[31].R.Q
Q31[20] <= Register:R[31].R.Q
Q31[21] <= Register:R[31].R.Q
Q31[22] <= Register:R[31].R.Q
Q31[23] <= Register:R[31].R.Q
Q31[24] <= Register:R[31].R.Q
Q31[25] <= Register:R[31].R.Q
Q31[26] <= Register:R[31].R.Q
Q31[27] <= Register:R[31].R.Q
Q31[28] <= Register:R[31].R.Q
Q31[29] <= Register:R[31].R.Q
Q31[30] <= Register:R[31].R.Q
Q31[31] <= Register:R[31].R.Q


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[0].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[1].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[2].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[3].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[4].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[5].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[6].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[7].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[8].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[9].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[10].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[11].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[12].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[13].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[14].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[15].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[16].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[17].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[18].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[19].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[20].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[21].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[22].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[23].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[24].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[25].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[26].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[27].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[28].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[29].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[30].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|Registers:Regs|Register:R[31].R
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|MUX32input:rd1Out
sel[0] => Mux0.IN4
sel[0] => Mux1.IN4
sel[0] => Mux2.IN4
sel[0] => Mux3.IN4
sel[0] => Mux4.IN4
sel[0] => Mux5.IN4
sel[0] => Mux6.IN4
sel[0] => Mux7.IN4
sel[0] => Mux8.IN4
sel[0] => Mux9.IN4
sel[0] => Mux10.IN4
sel[0] => Mux11.IN4
sel[0] => Mux12.IN4
sel[0] => Mux13.IN4
sel[0] => Mux14.IN4
sel[0] => Mux15.IN4
sel[0] => Mux16.IN4
sel[0] => Mux17.IN4
sel[0] => Mux18.IN4
sel[0] => Mux19.IN4
sel[0] => Mux20.IN4
sel[0] => Mux21.IN4
sel[0] => Mux22.IN4
sel[0] => Mux23.IN4
sel[0] => Mux24.IN4
sel[0] => Mux25.IN4
sel[0] => Mux26.IN4
sel[0] => Mux27.IN4
sel[0] => Mux28.IN4
sel[0] => Mux29.IN4
sel[0] => Mux30.IN4
sel[0] => Mux31.IN4
sel[1] => Mux0.IN3
sel[1] => Mux1.IN3
sel[1] => Mux2.IN3
sel[1] => Mux3.IN3
sel[1] => Mux4.IN3
sel[1] => Mux5.IN3
sel[1] => Mux6.IN3
sel[1] => Mux7.IN3
sel[1] => Mux8.IN3
sel[1] => Mux9.IN3
sel[1] => Mux10.IN3
sel[1] => Mux11.IN3
sel[1] => Mux12.IN3
sel[1] => Mux13.IN3
sel[1] => Mux14.IN3
sel[1] => Mux15.IN3
sel[1] => Mux16.IN3
sel[1] => Mux17.IN3
sel[1] => Mux18.IN3
sel[1] => Mux19.IN3
sel[1] => Mux20.IN3
sel[1] => Mux21.IN3
sel[1] => Mux22.IN3
sel[1] => Mux23.IN3
sel[1] => Mux24.IN3
sel[1] => Mux25.IN3
sel[1] => Mux26.IN3
sel[1] => Mux27.IN3
sel[1] => Mux28.IN3
sel[1] => Mux29.IN3
sel[1] => Mux30.IN3
sel[1] => Mux31.IN3
sel[2] => Mux0.IN2
sel[2] => Mux1.IN2
sel[2] => Mux2.IN2
sel[2] => Mux3.IN2
sel[2] => Mux4.IN2
sel[2] => Mux5.IN2
sel[2] => Mux6.IN2
sel[2] => Mux7.IN2
sel[2] => Mux8.IN2
sel[2] => Mux9.IN2
sel[2] => Mux10.IN2
sel[2] => Mux11.IN2
sel[2] => Mux12.IN2
sel[2] => Mux13.IN2
sel[2] => Mux14.IN2
sel[2] => Mux15.IN2
sel[2] => Mux16.IN2
sel[2] => Mux17.IN2
sel[2] => Mux18.IN2
sel[2] => Mux19.IN2
sel[2] => Mux20.IN2
sel[2] => Mux21.IN2
sel[2] => Mux22.IN2
sel[2] => Mux23.IN2
sel[2] => Mux24.IN2
sel[2] => Mux25.IN2
sel[2] => Mux26.IN2
sel[2] => Mux27.IN2
sel[2] => Mux28.IN2
sel[2] => Mux29.IN2
sel[2] => Mux30.IN2
sel[2] => Mux31.IN2
sel[3] => Mux0.IN1
sel[3] => Mux1.IN1
sel[3] => Mux2.IN1
sel[3] => Mux3.IN1
sel[3] => Mux4.IN1
sel[3] => Mux5.IN1
sel[3] => Mux6.IN1
sel[3] => Mux7.IN1
sel[3] => Mux8.IN1
sel[3] => Mux9.IN1
sel[3] => Mux10.IN1
sel[3] => Mux11.IN1
sel[3] => Mux12.IN1
sel[3] => Mux13.IN1
sel[3] => Mux14.IN1
sel[3] => Mux15.IN1
sel[3] => Mux16.IN1
sel[3] => Mux17.IN1
sel[3] => Mux18.IN1
sel[3] => Mux19.IN1
sel[3] => Mux20.IN1
sel[3] => Mux21.IN1
sel[3] => Mux22.IN1
sel[3] => Mux23.IN1
sel[3] => Mux24.IN1
sel[3] => Mux25.IN1
sel[3] => Mux26.IN1
sel[3] => Mux27.IN1
sel[3] => Mux28.IN1
sel[3] => Mux29.IN1
sel[3] => Mux30.IN1
sel[3] => Mux31.IN1
sel[4] => Mux0.IN0
sel[4] => Mux1.IN0
sel[4] => Mux2.IN0
sel[4] => Mux3.IN0
sel[4] => Mux4.IN0
sel[4] => Mux5.IN0
sel[4] => Mux6.IN0
sel[4] => Mux7.IN0
sel[4] => Mux8.IN0
sel[4] => Mux9.IN0
sel[4] => Mux10.IN0
sel[4] => Mux11.IN0
sel[4] => Mux12.IN0
sel[4] => Mux13.IN0
sel[4] => Mux14.IN0
sel[4] => Mux15.IN0
sel[4] => Mux16.IN0
sel[4] => Mux17.IN0
sel[4] => Mux18.IN0
sel[4] => Mux19.IN0
sel[4] => Mux20.IN0
sel[4] => Mux21.IN0
sel[4] => Mux22.IN0
sel[4] => Mux23.IN0
sel[4] => Mux24.IN0
sel[4] => Mux25.IN0
sel[4] => Mux26.IN0
sel[4] => Mux27.IN0
sel[4] => Mux28.IN0
sel[4] => Mux29.IN0
sel[4] => Mux30.IN0
sel[4] => Mux31.IN0
Q0[0] => Mux31.IN5
Q0[1] => Mux30.IN5
Q0[2] => Mux29.IN5
Q0[3] => Mux28.IN5
Q0[4] => Mux27.IN5
Q0[5] => Mux26.IN5
Q0[6] => Mux25.IN5
Q0[7] => Mux24.IN5
Q0[8] => Mux23.IN5
Q0[9] => Mux22.IN5
Q0[10] => Mux21.IN5
Q0[11] => Mux20.IN5
Q0[12] => Mux19.IN5
Q0[13] => Mux18.IN5
Q0[14] => Mux17.IN5
Q0[15] => Mux16.IN5
Q0[16] => Mux15.IN5
Q0[17] => Mux14.IN5
Q0[18] => Mux13.IN5
Q0[19] => Mux12.IN5
Q0[20] => Mux11.IN5
Q0[21] => Mux10.IN5
Q0[22] => Mux9.IN5
Q0[23] => Mux8.IN5
Q0[24] => Mux7.IN5
Q0[25] => Mux6.IN5
Q0[26] => Mux5.IN5
Q0[27] => Mux4.IN5
Q0[28] => Mux3.IN5
Q0[29] => Mux2.IN5
Q0[30] => Mux1.IN5
Q0[31] => Mux0.IN5
Q1[0] => Mux31.IN6
Q1[1] => Mux30.IN6
Q1[2] => Mux29.IN6
Q1[3] => Mux28.IN6
Q1[4] => Mux27.IN6
Q1[5] => Mux26.IN6
Q1[6] => Mux25.IN6
Q1[7] => Mux24.IN6
Q1[8] => Mux23.IN6
Q1[9] => Mux22.IN6
Q1[10] => Mux21.IN6
Q1[11] => Mux20.IN6
Q1[12] => Mux19.IN6
Q1[13] => Mux18.IN6
Q1[14] => Mux17.IN6
Q1[15] => Mux16.IN6
Q1[16] => Mux15.IN6
Q1[17] => Mux14.IN6
Q1[18] => Mux13.IN6
Q1[19] => Mux12.IN6
Q1[20] => Mux11.IN6
Q1[21] => Mux10.IN6
Q1[22] => Mux9.IN6
Q1[23] => Mux8.IN6
Q1[24] => Mux7.IN6
Q1[25] => Mux6.IN6
Q1[26] => Mux5.IN6
Q1[27] => Mux4.IN6
Q1[28] => Mux3.IN6
Q1[29] => Mux2.IN6
Q1[30] => Mux1.IN6
Q1[31] => Mux0.IN6
Q2[0] => Mux31.IN7
Q2[1] => Mux30.IN7
Q2[2] => Mux29.IN7
Q2[3] => Mux28.IN7
Q2[4] => Mux27.IN7
Q2[5] => Mux26.IN7
Q2[6] => Mux25.IN7
Q2[7] => Mux24.IN7
Q2[8] => Mux23.IN7
Q2[9] => Mux22.IN7
Q2[10] => Mux21.IN7
Q2[11] => Mux20.IN7
Q2[12] => Mux19.IN7
Q2[13] => Mux18.IN7
Q2[14] => Mux17.IN7
Q2[15] => Mux16.IN7
Q2[16] => Mux15.IN7
Q2[17] => Mux14.IN7
Q2[18] => Mux13.IN7
Q2[19] => Mux12.IN7
Q2[20] => Mux11.IN7
Q2[21] => Mux10.IN7
Q2[22] => Mux9.IN7
Q2[23] => Mux8.IN7
Q2[24] => Mux7.IN7
Q2[25] => Mux6.IN7
Q2[26] => Mux5.IN7
Q2[27] => Mux4.IN7
Q2[28] => Mux3.IN7
Q2[29] => Mux2.IN7
Q2[30] => Mux1.IN7
Q2[31] => Mux0.IN7
Q3[0] => Mux31.IN8
Q3[1] => Mux30.IN8
Q3[2] => Mux29.IN8
Q3[3] => Mux28.IN8
Q3[4] => Mux27.IN8
Q3[5] => Mux26.IN8
Q3[6] => Mux25.IN8
Q3[7] => Mux24.IN8
Q3[8] => Mux23.IN8
Q3[9] => Mux22.IN8
Q3[10] => Mux21.IN8
Q3[11] => Mux20.IN8
Q3[12] => Mux19.IN8
Q3[13] => Mux18.IN8
Q3[14] => Mux17.IN8
Q3[15] => Mux16.IN8
Q3[16] => Mux15.IN8
Q3[17] => Mux14.IN8
Q3[18] => Mux13.IN8
Q3[19] => Mux12.IN8
Q3[20] => Mux11.IN8
Q3[21] => Mux10.IN8
Q3[22] => Mux9.IN8
Q3[23] => Mux8.IN8
Q3[24] => Mux7.IN8
Q3[25] => Mux6.IN8
Q3[26] => Mux5.IN8
Q3[27] => Mux4.IN8
Q3[28] => Mux3.IN8
Q3[29] => Mux2.IN8
Q3[30] => Mux1.IN8
Q3[31] => Mux0.IN8
Q4[0] => Mux31.IN9
Q4[1] => Mux30.IN9
Q4[2] => Mux29.IN9
Q4[3] => Mux28.IN9
Q4[4] => Mux27.IN9
Q4[5] => Mux26.IN9
Q4[6] => Mux25.IN9
Q4[7] => Mux24.IN9
Q4[8] => Mux23.IN9
Q4[9] => Mux22.IN9
Q4[10] => Mux21.IN9
Q4[11] => Mux20.IN9
Q4[12] => Mux19.IN9
Q4[13] => Mux18.IN9
Q4[14] => Mux17.IN9
Q4[15] => Mux16.IN9
Q4[16] => Mux15.IN9
Q4[17] => Mux14.IN9
Q4[18] => Mux13.IN9
Q4[19] => Mux12.IN9
Q4[20] => Mux11.IN9
Q4[21] => Mux10.IN9
Q4[22] => Mux9.IN9
Q4[23] => Mux8.IN9
Q4[24] => Mux7.IN9
Q4[25] => Mux6.IN9
Q4[26] => Mux5.IN9
Q4[27] => Mux4.IN9
Q4[28] => Mux3.IN9
Q4[29] => Mux2.IN9
Q4[30] => Mux1.IN9
Q4[31] => Mux0.IN9
Q5[0] => Mux31.IN10
Q5[1] => Mux30.IN10
Q5[2] => Mux29.IN10
Q5[3] => Mux28.IN10
Q5[4] => Mux27.IN10
Q5[5] => Mux26.IN10
Q5[6] => Mux25.IN10
Q5[7] => Mux24.IN10
Q5[8] => Mux23.IN10
Q5[9] => Mux22.IN10
Q5[10] => Mux21.IN10
Q5[11] => Mux20.IN10
Q5[12] => Mux19.IN10
Q5[13] => Mux18.IN10
Q5[14] => Mux17.IN10
Q5[15] => Mux16.IN10
Q5[16] => Mux15.IN10
Q5[17] => Mux14.IN10
Q5[18] => Mux13.IN10
Q5[19] => Mux12.IN10
Q5[20] => Mux11.IN10
Q5[21] => Mux10.IN10
Q5[22] => Mux9.IN10
Q5[23] => Mux8.IN10
Q5[24] => Mux7.IN10
Q5[25] => Mux6.IN10
Q5[26] => Mux5.IN10
Q5[27] => Mux4.IN10
Q5[28] => Mux3.IN10
Q5[29] => Mux2.IN10
Q5[30] => Mux1.IN10
Q5[31] => Mux0.IN10
Q6[0] => Mux31.IN11
Q6[1] => Mux30.IN11
Q6[2] => Mux29.IN11
Q6[3] => Mux28.IN11
Q6[4] => Mux27.IN11
Q6[5] => Mux26.IN11
Q6[6] => Mux25.IN11
Q6[7] => Mux24.IN11
Q6[8] => Mux23.IN11
Q6[9] => Mux22.IN11
Q6[10] => Mux21.IN11
Q6[11] => Mux20.IN11
Q6[12] => Mux19.IN11
Q6[13] => Mux18.IN11
Q6[14] => Mux17.IN11
Q6[15] => Mux16.IN11
Q6[16] => Mux15.IN11
Q6[17] => Mux14.IN11
Q6[18] => Mux13.IN11
Q6[19] => Mux12.IN11
Q6[20] => Mux11.IN11
Q6[21] => Mux10.IN11
Q6[22] => Mux9.IN11
Q6[23] => Mux8.IN11
Q6[24] => Mux7.IN11
Q6[25] => Mux6.IN11
Q6[26] => Mux5.IN11
Q6[27] => Mux4.IN11
Q6[28] => Mux3.IN11
Q6[29] => Mux2.IN11
Q6[30] => Mux1.IN11
Q6[31] => Mux0.IN11
Q7[0] => Mux31.IN12
Q7[1] => Mux30.IN12
Q7[2] => Mux29.IN12
Q7[3] => Mux28.IN12
Q7[4] => Mux27.IN12
Q7[5] => Mux26.IN12
Q7[6] => Mux25.IN12
Q7[7] => Mux24.IN12
Q7[8] => Mux23.IN12
Q7[9] => Mux22.IN12
Q7[10] => Mux21.IN12
Q7[11] => Mux20.IN12
Q7[12] => Mux19.IN12
Q7[13] => Mux18.IN12
Q7[14] => Mux17.IN12
Q7[15] => Mux16.IN12
Q7[16] => Mux15.IN12
Q7[17] => Mux14.IN12
Q7[18] => Mux13.IN12
Q7[19] => Mux12.IN12
Q7[20] => Mux11.IN12
Q7[21] => Mux10.IN12
Q7[22] => Mux9.IN12
Q7[23] => Mux8.IN12
Q7[24] => Mux7.IN12
Q7[25] => Mux6.IN12
Q7[26] => Mux5.IN12
Q7[27] => Mux4.IN12
Q7[28] => Mux3.IN12
Q7[29] => Mux2.IN12
Q7[30] => Mux1.IN12
Q7[31] => Mux0.IN12
Q8[0] => Mux31.IN13
Q8[1] => Mux30.IN13
Q8[2] => Mux29.IN13
Q8[3] => Mux28.IN13
Q8[4] => Mux27.IN13
Q8[5] => Mux26.IN13
Q8[6] => Mux25.IN13
Q8[7] => Mux24.IN13
Q8[8] => Mux23.IN13
Q8[9] => Mux22.IN13
Q8[10] => Mux21.IN13
Q8[11] => Mux20.IN13
Q8[12] => Mux19.IN13
Q8[13] => Mux18.IN13
Q8[14] => Mux17.IN13
Q8[15] => Mux16.IN13
Q8[16] => Mux15.IN13
Q8[17] => Mux14.IN13
Q8[18] => Mux13.IN13
Q8[19] => Mux12.IN13
Q8[20] => Mux11.IN13
Q8[21] => Mux10.IN13
Q8[22] => Mux9.IN13
Q8[23] => Mux8.IN13
Q8[24] => Mux7.IN13
Q8[25] => Mux6.IN13
Q8[26] => Mux5.IN13
Q8[27] => Mux4.IN13
Q8[28] => Mux3.IN13
Q8[29] => Mux2.IN13
Q8[30] => Mux1.IN13
Q8[31] => Mux0.IN13
Q9[0] => Mux31.IN14
Q9[1] => Mux30.IN14
Q9[2] => Mux29.IN14
Q9[3] => Mux28.IN14
Q9[4] => Mux27.IN14
Q9[5] => Mux26.IN14
Q9[6] => Mux25.IN14
Q9[7] => Mux24.IN14
Q9[8] => Mux23.IN14
Q9[9] => Mux22.IN14
Q9[10] => Mux21.IN14
Q9[11] => Mux20.IN14
Q9[12] => Mux19.IN14
Q9[13] => Mux18.IN14
Q9[14] => Mux17.IN14
Q9[15] => Mux16.IN14
Q9[16] => Mux15.IN14
Q9[17] => Mux14.IN14
Q9[18] => Mux13.IN14
Q9[19] => Mux12.IN14
Q9[20] => Mux11.IN14
Q9[21] => Mux10.IN14
Q9[22] => Mux9.IN14
Q9[23] => Mux8.IN14
Q9[24] => Mux7.IN14
Q9[25] => Mux6.IN14
Q9[26] => Mux5.IN14
Q9[27] => Mux4.IN14
Q9[28] => Mux3.IN14
Q9[29] => Mux2.IN14
Q9[30] => Mux1.IN14
Q9[31] => Mux0.IN14
Q10[0] => Mux31.IN15
Q10[1] => Mux30.IN15
Q10[2] => Mux29.IN15
Q10[3] => Mux28.IN15
Q10[4] => Mux27.IN15
Q10[5] => Mux26.IN15
Q10[6] => Mux25.IN15
Q10[7] => Mux24.IN15
Q10[8] => Mux23.IN15
Q10[9] => Mux22.IN15
Q10[10] => Mux21.IN15
Q10[11] => Mux20.IN15
Q10[12] => Mux19.IN15
Q10[13] => Mux18.IN15
Q10[14] => Mux17.IN15
Q10[15] => Mux16.IN15
Q10[16] => Mux15.IN15
Q10[17] => Mux14.IN15
Q10[18] => Mux13.IN15
Q10[19] => Mux12.IN15
Q10[20] => Mux11.IN15
Q10[21] => Mux10.IN15
Q10[22] => Mux9.IN15
Q10[23] => Mux8.IN15
Q10[24] => Mux7.IN15
Q10[25] => Mux6.IN15
Q10[26] => Mux5.IN15
Q10[27] => Mux4.IN15
Q10[28] => Mux3.IN15
Q10[29] => Mux2.IN15
Q10[30] => Mux1.IN15
Q10[31] => Mux0.IN15
Q11[0] => Mux31.IN16
Q11[1] => Mux30.IN16
Q11[2] => Mux29.IN16
Q11[3] => Mux28.IN16
Q11[4] => Mux27.IN16
Q11[5] => Mux26.IN16
Q11[6] => Mux25.IN16
Q11[7] => Mux24.IN16
Q11[8] => Mux23.IN16
Q11[9] => Mux22.IN16
Q11[10] => Mux21.IN16
Q11[11] => Mux20.IN16
Q11[12] => Mux19.IN16
Q11[13] => Mux18.IN16
Q11[14] => Mux17.IN16
Q11[15] => Mux16.IN16
Q11[16] => Mux15.IN16
Q11[17] => Mux14.IN16
Q11[18] => Mux13.IN16
Q11[19] => Mux12.IN16
Q11[20] => Mux11.IN16
Q11[21] => Mux10.IN16
Q11[22] => Mux9.IN16
Q11[23] => Mux8.IN16
Q11[24] => Mux7.IN16
Q11[25] => Mux6.IN16
Q11[26] => Mux5.IN16
Q11[27] => Mux4.IN16
Q11[28] => Mux3.IN16
Q11[29] => Mux2.IN16
Q11[30] => Mux1.IN16
Q11[31] => Mux0.IN16
Q12[0] => Mux31.IN17
Q12[1] => Mux30.IN17
Q12[2] => Mux29.IN17
Q12[3] => Mux28.IN17
Q12[4] => Mux27.IN17
Q12[5] => Mux26.IN17
Q12[6] => Mux25.IN17
Q12[7] => Mux24.IN17
Q12[8] => Mux23.IN17
Q12[9] => Mux22.IN17
Q12[10] => Mux21.IN17
Q12[11] => Mux20.IN17
Q12[12] => Mux19.IN17
Q12[13] => Mux18.IN17
Q12[14] => Mux17.IN17
Q12[15] => Mux16.IN17
Q12[16] => Mux15.IN17
Q12[17] => Mux14.IN17
Q12[18] => Mux13.IN17
Q12[19] => Mux12.IN17
Q12[20] => Mux11.IN17
Q12[21] => Mux10.IN17
Q12[22] => Mux9.IN17
Q12[23] => Mux8.IN17
Q12[24] => Mux7.IN17
Q12[25] => Mux6.IN17
Q12[26] => Mux5.IN17
Q12[27] => Mux4.IN17
Q12[28] => Mux3.IN17
Q12[29] => Mux2.IN17
Q12[30] => Mux1.IN17
Q12[31] => Mux0.IN17
Q13[0] => Mux31.IN18
Q13[1] => Mux30.IN18
Q13[2] => Mux29.IN18
Q13[3] => Mux28.IN18
Q13[4] => Mux27.IN18
Q13[5] => Mux26.IN18
Q13[6] => Mux25.IN18
Q13[7] => Mux24.IN18
Q13[8] => Mux23.IN18
Q13[9] => Mux22.IN18
Q13[10] => Mux21.IN18
Q13[11] => Mux20.IN18
Q13[12] => Mux19.IN18
Q13[13] => Mux18.IN18
Q13[14] => Mux17.IN18
Q13[15] => Mux16.IN18
Q13[16] => Mux15.IN18
Q13[17] => Mux14.IN18
Q13[18] => Mux13.IN18
Q13[19] => Mux12.IN18
Q13[20] => Mux11.IN18
Q13[21] => Mux10.IN18
Q13[22] => Mux9.IN18
Q13[23] => Mux8.IN18
Q13[24] => Mux7.IN18
Q13[25] => Mux6.IN18
Q13[26] => Mux5.IN18
Q13[27] => Mux4.IN18
Q13[28] => Mux3.IN18
Q13[29] => Mux2.IN18
Q13[30] => Mux1.IN18
Q13[31] => Mux0.IN18
Q14[0] => Mux31.IN19
Q14[1] => Mux30.IN19
Q14[2] => Mux29.IN19
Q14[3] => Mux28.IN19
Q14[4] => Mux27.IN19
Q14[5] => Mux26.IN19
Q14[6] => Mux25.IN19
Q14[7] => Mux24.IN19
Q14[8] => Mux23.IN19
Q14[9] => Mux22.IN19
Q14[10] => Mux21.IN19
Q14[11] => Mux20.IN19
Q14[12] => Mux19.IN19
Q14[13] => Mux18.IN19
Q14[14] => Mux17.IN19
Q14[15] => Mux16.IN19
Q14[16] => Mux15.IN19
Q14[17] => Mux14.IN19
Q14[18] => Mux13.IN19
Q14[19] => Mux12.IN19
Q14[20] => Mux11.IN19
Q14[21] => Mux10.IN19
Q14[22] => Mux9.IN19
Q14[23] => Mux8.IN19
Q14[24] => Mux7.IN19
Q14[25] => Mux6.IN19
Q14[26] => Mux5.IN19
Q14[27] => Mux4.IN19
Q14[28] => Mux3.IN19
Q14[29] => Mux2.IN19
Q14[30] => Mux1.IN19
Q14[31] => Mux0.IN19
Q15[0] => Mux31.IN20
Q15[1] => Mux30.IN20
Q15[2] => Mux29.IN20
Q15[3] => Mux28.IN20
Q15[4] => Mux27.IN20
Q15[5] => Mux26.IN20
Q15[6] => Mux25.IN20
Q15[7] => Mux24.IN20
Q15[8] => Mux23.IN20
Q15[9] => Mux22.IN20
Q15[10] => Mux21.IN20
Q15[11] => Mux20.IN20
Q15[12] => Mux19.IN20
Q15[13] => Mux18.IN20
Q15[14] => Mux17.IN20
Q15[15] => Mux16.IN20
Q15[16] => Mux15.IN20
Q15[17] => Mux14.IN20
Q15[18] => Mux13.IN20
Q15[19] => Mux12.IN20
Q15[20] => Mux11.IN20
Q15[21] => Mux10.IN20
Q15[22] => Mux9.IN20
Q15[23] => Mux8.IN20
Q15[24] => Mux7.IN20
Q15[25] => Mux6.IN20
Q15[26] => Mux5.IN20
Q15[27] => Mux4.IN20
Q15[28] => Mux3.IN20
Q15[29] => Mux2.IN20
Q15[30] => Mux1.IN20
Q15[31] => Mux0.IN20
Q16[0] => Mux31.IN21
Q16[1] => Mux30.IN21
Q16[2] => Mux29.IN21
Q16[3] => Mux28.IN21
Q16[4] => Mux27.IN21
Q16[5] => Mux26.IN21
Q16[6] => Mux25.IN21
Q16[7] => Mux24.IN21
Q16[8] => Mux23.IN21
Q16[9] => Mux22.IN21
Q16[10] => Mux21.IN21
Q16[11] => Mux20.IN21
Q16[12] => Mux19.IN21
Q16[13] => Mux18.IN21
Q16[14] => Mux17.IN21
Q16[15] => Mux16.IN21
Q16[16] => Mux15.IN21
Q16[17] => Mux14.IN21
Q16[18] => Mux13.IN21
Q16[19] => Mux12.IN21
Q16[20] => Mux11.IN21
Q16[21] => Mux10.IN21
Q16[22] => Mux9.IN21
Q16[23] => Mux8.IN21
Q16[24] => Mux7.IN21
Q16[25] => Mux6.IN21
Q16[26] => Mux5.IN21
Q16[27] => Mux4.IN21
Q16[28] => Mux3.IN21
Q16[29] => Mux2.IN21
Q16[30] => Mux1.IN21
Q16[31] => Mux0.IN21
Q17[0] => Mux31.IN22
Q17[1] => Mux30.IN22
Q17[2] => Mux29.IN22
Q17[3] => Mux28.IN22
Q17[4] => Mux27.IN22
Q17[5] => Mux26.IN22
Q17[6] => Mux25.IN22
Q17[7] => Mux24.IN22
Q17[8] => Mux23.IN22
Q17[9] => Mux22.IN22
Q17[10] => Mux21.IN22
Q17[11] => Mux20.IN22
Q17[12] => Mux19.IN22
Q17[13] => Mux18.IN22
Q17[14] => Mux17.IN22
Q17[15] => Mux16.IN22
Q17[16] => Mux15.IN22
Q17[17] => Mux14.IN22
Q17[18] => Mux13.IN22
Q17[19] => Mux12.IN22
Q17[20] => Mux11.IN22
Q17[21] => Mux10.IN22
Q17[22] => Mux9.IN22
Q17[23] => Mux8.IN22
Q17[24] => Mux7.IN22
Q17[25] => Mux6.IN22
Q17[26] => Mux5.IN22
Q17[27] => Mux4.IN22
Q17[28] => Mux3.IN22
Q17[29] => Mux2.IN22
Q17[30] => Mux1.IN22
Q17[31] => Mux0.IN22
Q18[0] => Mux31.IN23
Q18[1] => Mux30.IN23
Q18[2] => Mux29.IN23
Q18[3] => Mux28.IN23
Q18[4] => Mux27.IN23
Q18[5] => Mux26.IN23
Q18[6] => Mux25.IN23
Q18[7] => Mux24.IN23
Q18[8] => Mux23.IN23
Q18[9] => Mux22.IN23
Q18[10] => Mux21.IN23
Q18[11] => Mux20.IN23
Q18[12] => Mux19.IN23
Q18[13] => Mux18.IN23
Q18[14] => Mux17.IN23
Q18[15] => Mux16.IN23
Q18[16] => Mux15.IN23
Q18[17] => Mux14.IN23
Q18[18] => Mux13.IN23
Q18[19] => Mux12.IN23
Q18[20] => Mux11.IN23
Q18[21] => Mux10.IN23
Q18[22] => Mux9.IN23
Q18[23] => Mux8.IN23
Q18[24] => Mux7.IN23
Q18[25] => Mux6.IN23
Q18[26] => Mux5.IN23
Q18[27] => Mux4.IN23
Q18[28] => Mux3.IN23
Q18[29] => Mux2.IN23
Q18[30] => Mux1.IN23
Q18[31] => Mux0.IN23
Q19[0] => Mux31.IN24
Q19[1] => Mux30.IN24
Q19[2] => Mux29.IN24
Q19[3] => Mux28.IN24
Q19[4] => Mux27.IN24
Q19[5] => Mux26.IN24
Q19[6] => Mux25.IN24
Q19[7] => Mux24.IN24
Q19[8] => Mux23.IN24
Q19[9] => Mux22.IN24
Q19[10] => Mux21.IN24
Q19[11] => Mux20.IN24
Q19[12] => Mux19.IN24
Q19[13] => Mux18.IN24
Q19[14] => Mux17.IN24
Q19[15] => Mux16.IN24
Q19[16] => Mux15.IN24
Q19[17] => Mux14.IN24
Q19[18] => Mux13.IN24
Q19[19] => Mux12.IN24
Q19[20] => Mux11.IN24
Q19[21] => Mux10.IN24
Q19[22] => Mux9.IN24
Q19[23] => Mux8.IN24
Q19[24] => Mux7.IN24
Q19[25] => Mux6.IN24
Q19[26] => Mux5.IN24
Q19[27] => Mux4.IN24
Q19[28] => Mux3.IN24
Q19[29] => Mux2.IN24
Q19[30] => Mux1.IN24
Q19[31] => Mux0.IN24
Q20[0] => Mux31.IN25
Q20[1] => Mux30.IN25
Q20[2] => Mux29.IN25
Q20[3] => Mux28.IN25
Q20[4] => Mux27.IN25
Q20[5] => Mux26.IN25
Q20[6] => Mux25.IN25
Q20[7] => Mux24.IN25
Q20[8] => Mux23.IN25
Q20[9] => Mux22.IN25
Q20[10] => Mux21.IN25
Q20[11] => Mux20.IN25
Q20[12] => Mux19.IN25
Q20[13] => Mux18.IN25
Q20[14] => Mux17.IN25
Q20[15] => Mux16.IN25
Q20[16] => Mux15.IN25
Q20[17] => Mux14.IN25
Q20[18] => Mux13.IN25
Q20[19] => Mux12.IN25
Q20[20] => Mux11.IN25
Q20[21] => Mux10.IN25
Q20[22] => Mux9.IN25
Q20[23] => Mux8.IN25
Q20[24] => Mux7.IN25
Q20[25] => Mux6.IN25
Q20[26] => Mux5.IN25
Q20[27] => Mux4.IN25
Q20[28] => Mux3.IN25
Q20[29] => Mux2.IN25
Q20[30] => Mux1.IN25
Q20[31] => Mux0.IN25
Q21[0] => Mux31.IN26
Q21[1] => Mux30.IN26
Q21[2] => Mux29.IN26
Q21[3] => Mux28.IN26
Q21[4] => Mux27.IN26
Q21[5] => Mux26.IN26
Q21[6] => Mux25.IN26
Q21[7] => Mux24.IN26
Q21[8] => Mux23.IN26
Q21[9] => Mux22.IN26
Q21[10] => Mux21.IN26
Q21[11] => Mux20.IN26
Q21[12] => Mux19.IN26
Q21[13] => Mux18.IN26
Q21[14] => Mux17.IN26
Q21[15] => Mux16.IN26
Q21[16] => Mux15.IN26
Q21[17] => Mux14.IN26
Q21[18] => Mux13.IN26
Q21[19] => Mux12.IN26
Q21[20] => Mux11.IN26
Q21[21] => Mux10.IN26
Q21[22] => Mux9.IN26
Q21[23] => Mux8.IN26
Q21[24] => Mux7.IN26
Q21[25] => Mux6.IN26
Q21[26] => Mux5.IN26
Q21[27] => Mux4.IN26
Q21[28] => Mux3.IN26
Q21[29] => Mux2.IN26
Q21[30] => Mux1.IN26
Q21[31] => Mux0.IN26
Q22[0] => Mux31.IN27
Q22[1] => Mux30.IN27
Q22[2] => Mux29.IN27
Q22[3] => Mux28.IN27
Q22[4] => Mux27.IN27
Q22[5] => Mux26.IN27
Q22[6] => Mux25.IN27
Q22[7] => Mux24.IN27
Q22[8] => Mux23.IN27
Q22[9] => Mux22.IN27
Q22[10] => Mux21.IN27
Q22[11] => Mux20.IN27
Q22[12] => Mux19.IN27
Q22[13] => Mux18.IN27
Q22[14] => Mux17.IN27
Q22[15] => Mux16.IN27
Q22[16] => Mux15.IN27
Q22[17] => Mux14.IN27
Q22[18] => Mux13.IN27
Q22[19] => Mux12.IN27
Q22[20] => Mux11.IN27
Q22[21] => Mux10.IN27
Q22[22] => Mux9.IN27
Q22[23] => Mux8.IN27
Q22[24] => Mux7.IN27
Q22[25] => Mux6.IN27
Q22[26] => Mux5.IN27
Q22[27] => Mux4.IN27
Q22[28] => Mux3.IN27
Q22[29] => Mux2.IN27
Q22[30] => Mux1.IN27
Q22[31] => Mux0.IN27
Q23[0] => Mux31.IN28
Q23[1] => Mux30.IN28
Q23[2] => Mux29.IN28
Q23[3] => Mux28.IN28
Q23[4] => Mux27.IN28
Q23[5] => Mux26.IN28
Q23[6] => Mux25.IN28
Q23[7] => Mux24.IN28
Q23[8] => Mux23.IN28
Q23[9] => Mux22.IN28
Q23[10] => Mux21.IN28
Q23[11] => Mux20.IN28
Q23[12] => Mux19.IN28
Q23[13] => Mux18.IN28
Q23[14] => Mux17.IN28
Q23[15] => Mux16.IN28
Q23[16] => Mux15.IN28
Q23[17] => Mux14.IN28
Q23[18] => Mux13.IN28
Q23[19] => Mux12.IN28
Q23[20] => Mux11.IN28
Q23[21] => Mux10.IN28
Q23[22] => Mux9.IN28
Q23[23] => Mux8.IN28
Q23[24] => Mux7.IN28
Q23[25] => Mux6.IN28
Q23[26] => Mux5.IN28
Q23[27] => Mux4.IN28
Q23[28] => Mux3.IN28
Q23[29] => Mux2.IN28
Q23[30] => Mux1.IN28
Q23[31] => Mux0.IN28
Q24[0] => Mux31.IN29
Q24[1] => Mux30.IN29
Q24[2] => Mux29.IN29
Q24[3] => Mux28.IN29
Q24[4] => Mux27.IN29
Q24[5] => Mux26.IN29
Q24[6] => Mux25.IN29
Q24[7] => Mux24.IN29
Q24[8] => Mux23.IN29
Q24[9] => Mux22.IN29
Q24[10] => Mux21.IN29
Q24[11] => Mux20.IN29
Q24[12] => Mux19.IN29
Q24[13] => Mux18.IN29
Q24[14] => Mux17.IN29
Q24[15] => Mux16.IN29
Q24[16] => Mux15.IN29
Q24[17] => Mux14.IN29
Q24[18] => Mux13.IN29
Q24[19] => Mux12.IN29
Q24[20] => Mux11.IN29
Q24[21] => Mux10.IN29
Q24[22] => Mux9.IN29
Q24[23] => Mux8.IN29
Q24[24] => Mux7.IN29
Q24[25] => Mux6.IN29
Q24[26] => Mux5.IN29
Q24[27] => Mux4.IN29
Q24[28] => Mux3.IN29
Q24[29] => Mux2.IN29
Q24[30] => Mux1.IN29
Q24[31] => Mux0.IN29
Q25[0] => Mux31.IN30
Q25[1] => Mux30.IN30
Q25[2] => Mux29.IN30
Q25[3] => Mux28.IN30
Q25[4] => Mux27.IN30
Q25[5] => Mux26.IN30
Q25[6] => Mux25.IN30
Q25[7] => Mux24.IN30
Q25[8] => Mux23.IN30
Q25[9] => Mux22.IN30
Q25[10] => Mux21.IN30
Q25[11] => Mux20.IN30
Q25[12] => Mux19.IN30
Q25[13] => Mux18.IN30
Q25[14] => Mux17.IN30
Q25[15] => Mux16.IN30
Q25[16] => Mux15.IN30
Q25[17] => Mux14.IN30
Q25[18] => Mux13.IN30
Q25[19] => Mux12.IN30
Q25[20] => Mux11.IN30
Q25[21] => Mux10.IN30
Q25[22] => Mux9.IN30
Q25[23] => Mux8.IN30
Q25[24] => Mux7.IN30
Q25[25] => Mux6.IN30
Q25[26] => Mux5.IN30
Q25[27] => Mux4.IN30
Q25[28] => Mux3.IN30
Q25[29] => Mux2.IN30
Q25[30] => Mux1.IN30
Q25[31] => Mux0.IN30
Q26[0] => Mux31.IN31
Q26[1] => Mux30.IN31
Q26[2] => Mux29.IN31
Q26[3] => Mux28.IN31
Q26[4] => Mux27.IN31
Q26[5] => Mux26.IN31
Q26[6] => Mux25.IN31
Q26[7] => Mux24.IN31
Q26[8] => Mux23.IN31
Q26[9] => Mux22.IN31
Q26[10] => Mux21.IN31
Q26[11] => Mux20.IN31
Q26[12] => Mux19.IN31
Q26[13] => Mux18.IN31
Q26[14] => Mux17.IN31
Q26[15] => Mux16.IN31
Q26[16] => Mux15.IN31
Q26[17] => Mux14.IN31
Q26[18] => Mux13.IN31
Q26[19] => Mux12.IN31
Q26[20] => Mux11.IN31
Q26[21] => Mux10.IN31
Q26[22] => Mux9.IN31
Q26[23] => Mux8.IN31
Q26[24] => Mux7.IN31
Q26[25] => Mux6.IN31
Q26[26] => Mux5.IN31
Q26[27] => Mux4.IN31
Q26[28] => Mux3.IN31
Q26[29] => Mux2.IN31
Q26[30] => Mux1.IN31
Q26[31] => Mux0.IN31
Q27[0] => Mux31.IN32
Q27[1] => Mux30.IN32
Q27[2] => Mux29.IN32
Q27[3] => Mux28.IN32
Q27[4] => Mux27.IN32
Q27[5] => Mux26.IN32
Q27[6] => Mux25.IN32
Q27[7] => Mux24.IN32
Q27[8] => Mux23.IN32
Q27[9] => Mux22.IN32
Q27[10] => Mux21.IN32
Q27[11] => Mux20.IN32
Q27[12] => Mux19.IN32
Q27[13] => Mux18.IN32
Q27[14] => Mux17.IN32
Q27[15] => Mux16.IN32
Q27[16] => Mux15.IN32
Q27[17] => Mux14.IN32
Q27[18] => Mux13.IN32
Q27[19] => Mux12.IN32
Q27[20] => Mux11.IN32
Q27[21] => Mux10.IN32
Q27[22] => Mux9.IN32
Q27[23] => Mux8.IN32
Q27[24] => Mux7.IN32
Q27[25] => Mux6.IN32
Q27[26] => Mux5.IN32
Q27[27] => Mux4.IN32
Q27[28] => Mux3.IN32
Q27[29] => Mux2.IN32
Q27[30] => Mux1.IN32
Q27[31] => Mux0.IN32
Q28[0] => Mux31.IN33
Q28[1] => Mux30.IN33
Q28[2] => Mux29.IN33
Q28[3] => Mux28.IN33
Q28[4] => Mux27.IN33
Q28[5] => Mux26.IN33
Q28[6] => Mux25.IN33
Q28[7] => Mux24.IN33
Q28[8] => Mux23.IN33
Q28[9] => Mux22.IN33
Q28[10] => Mux21.IN33
Q28[11] => Mux20.IN33
Q28[12] => Mux19.IN33
Q28[13] => Mux18.IN33
Q28[14] => Mux17.IN33
Q28[15] => Mux16.IN33
Q28[16] => Mux15.IN33
Q28[17] => Mux14.IN33
Q28[18] => Mux13.IN33
Q28[19] => Mux12.IN33
Q28[20] => Mux11.IN33
Q28[21] => Mux10.IN33
Q28[22] => Mux9.IN33
Q28[23] => Mux8.IN33
Q28[24] => Mux7.IN33
Q28[25] => Mux6.IN33
Q28[26] => Mux5.IN33
Q28[27] => Mux4.IN33
Q28[28] => Mux3.IN33
Q28[29] => Mux2.IN33
Q28[30] => Mux1.IN33
Q28[31] => Mux0.IN33
Q29[0] => Mux31.IN34
Q29[1] => Mux30.IN34
Q29[2] => Mux29.IN34
Q29[3] => Mux28.IN34
Q29[4] => Mux27.IN34
Q29[5] => Mux26.IN34
Q29[6] => Mux25.IN34
Q29[7] => Mux24.IN34
Q29[8] => Mux23.IN34
Q29[9] => Mux22.IN34
Q29[10] => Mux21.IN34
Q29[11] => Mux20.IN34
Q29[12] => Mux19.IN34
Q29[13] => Mux18.IN34
Q29[14] => Mux17.IN34
Q29[15] => Mux16.IN34
Q29[16] => Mux15.IN34
Q29[17] => Mux14.IN34
Q29[18] => Mux13.IN34
Q29[19] => Mux12.IN34
Q29[20] => Mux11.IN34
Q29[21] => Mux10.IN34
Q29[22] => Mux9.IN34
Q29[23] => Mux8.IN34
Q29[24] => Mux7.IN34
Q29[25] => Mux6.IN34
Q29[26] => Mux5.IN34
Q29[27] => Mux4.IN34
Q29[28] => Mux3.IN34
Q29[29] => Mux2.IN34
Q29[30] => Mux1.IN34
Q29[31] => Mux0.IN34
Q30[0] => Mux31.IN35
Q30[1] => Mux30.IN35
Q30[2] => Mux29.IN35
Q30[3] => Mux28.IN35
Q30[4] => Mux27.IN35
Q30[5] => Mux26.IN35
Q30[6] => Mux25.IN35
Q30[7] => Mux24.IN35
Q30[8] => Mux23.IN35
Q30[9] => Mux22.IN35
Q30[10] => Mux21.IN35
Q30[11] => Mux20.IN35
Q30[12] => Mux19.IN35
Q30[13] => Mux18.IN35
Q30[14] => Mux17.IN35
Q30[15] => Mux16.IN35
Q30[16] => Mux15.IN35
Q30[17] => Mux14.IN35
Q30[18] => Mux13.IN35
Q30[19] => Mux12.IN35
Q30[20] => Mux11.IN35
Q30[21] => Mux10.IN35
Q30[22] => Mux9.IN35
Q30[23] => Mux8.IN35
Q30[24] => Mux7.IN35
Q30[25] => Mux6.IN35
Q30[26] => Mux5.IN35
Q30[27] => Mux4.IN35
Q30[28] => Mux3.IN35
Q30[29] => Mux2.IN35
Q30[30] => Mux1.IN35
Q30[31] => Mux0.IN35
Q31[0] => Mux31.IN36
Q31[1] => Mux30.IN36
Q31[2] => Mux29.IN36
Q31[3] => Mux28.IN36
Q31[4] => Mux27.IN36
Q31[5] => Mux26.IN36
Q31[6] => Mux25.IN36
Q31[7] => Mux24.IN36
Q31[8] => Mux23.IN36
Q31[9] => Mux22.IN36
Q31[10] => Mux21.IN36
Q31[11] => Mux20.IN36
Q31[12] => Mux19.IN36
Q31[13] => Mux18.IN36
Q31[14] => Mux17.IN36
Q31[15] => Mux16.IN36
Q31[16] => Mux15.IN36
Q31[17] => Mux14.IN36
Q31[18] => Mux13.IN36
Q31[19] => Mux12.IN36
Q31[20] => Mux11.IN36
Q31[21] => Mux10.IN36
Q31[22] => Mux9.IN36
Q31[23] => Mux8.IN36
Q31[24] => Mux7.IN36
Q31[25] => Mux6.IN36
Q31[26] => Mux5.IN36
Q31[27] => Mux4.IN36
Q31[28] => Mux3.IN36
Q31[29] => Mux2.IN36
Q31[30] => Mux1.IN36
Q31[31] => Mux0.IN36
data[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|RegisterFile:RegFile|MUX32input:rd2Out
sel[0] => Mux0.IN4
sel[0] => Mux1.IN4
sel[0] => Mux2.IN4
sel[0] => Mux3.IN4
sel[0] => Mux4.IN4
sel[0] => Mux5.IN4
sel[0] => Mux6.IN4
sel[0] => Mux7.IN4
sel[0] => Mux8.IN4
sel[0] => Mux9.IN4
sel[0] => Mux10.IN4
sel[0] => Mux11.IN4
sel[0] => Mux12.IN4
sel[0] => Mux13.IN4
sel[0] => Mux14.IN4
sel[0] => Mux15.IN4
sel[0] => Mux16.IN4
sel[0] => Mux17.IN4
sel[0] => Mux18.IN4
sel[0] => Mux19.IN4
sel[0] => Mux20.IN4
sel[0] => Mux21.IN4
sel[0] => Mux22.IN4
sel[0] => Mux23.IN4
sel[0] => Mux24.IN4
sel[0] => Mux25.IN4
sel[0] => Mux26.IN4
sel[0] => Mux27.IN4
sel[0] => Mux28.IN4
sel[0] => Mux29.IN4
sel[0] => Mux30.IN4
sel[0] => Mux31.IN4
sel[1] => Mux0.IN3
sel[1] => Mux1.IN3
sel[1] => Mux2.IN3
sel[1] => Mux3.IN3
sel[1] => Mux4.IN3
sel[1] => Mux5.IN3
sel[1] => Mux6.IN3
sel[1] => Mux7.IN3
sel[1] => Mux8.IN3
sel[1] => Mux9.IN3
sel[1] => Mux10.IN3
sel[1] => Mux11.IN3
sel[1] => Mux12.IN3
sel[1] => Mux13.IN3
sel[1] => Mux14.IN3
sel[1] => Mux15.IN3
sel[1] => Mux16.IN3
sel[1] => Mux17.IN3
sel[1] => Mux18.IN3
sel[1] => Mux19.IN3
sel[1] => Mux20.IN3
sel[1] => Mux21.IN3
sel[1] => Mux22.IN3
sel[1] => Mux23.IN3
sel[1] => Mux24.IN3
sel[1] => Mux25.IN3
sel[1] => Mux26.IN3
sel[1] => Mux27.IN3
sel[1] => Mux28.IN3
sel[1] => Mux29.IN3
sel[1] => Mux30.IN3
sel[1] => Mux31.IN3
sel[2] => Mux0.IN2
sel[2] => Mux1.IN2
sel[2] => Mux2.IN2
sel[2] => Mux3.IN2
sel[2] => Mux4.IN2
sel[2] => Mux5.IN2
sel[2] => Mux6.IN2
sel[2] => Mux7.IN2
sel[2] => Mux8.IN2
sel[2] => Mux9.IN2
sel[2] => Mux10.IN2
sel[2] => Mux11.IN2
sel[2] => Mux12.IN2
sel[2] => Mux13.IN2
sel[2] => Mux14.IN2
sel[2] => Mux15.IN2
sel[2] => Mux16.IN2
sel[2] => Mux17.IN2
sel[2] => Mux18.IN2
sel[2] => Mux19.IN2
sel[2] => Mux20.IN2
sel[2] => Mux21.IN2
sel[2] => Mux22.IN2
sel[2] => Mux23.IN2
sel[2] => Mux24.IN2
sel[2] => Mux25.IN2
sel[2] => Mux26.IN2
sel[2] => Mux27.IN2
sel[2] => Mux28.IN2
sel[2] => Mux29.IN2
sel[2] => Mux30.IN2
sel[2] => Mux31.IN2
sel[3] => Mux0.IN1
sel[3] => Mux1.IN1
sel[3] => Mux2.IN1
sel[3] => Mux3.IN1
sel[3] => Mux4.IN1
sel[3] => Mux5.IN1
sel[3] => Mux6.IN1
sel[3] => Mux7.IN1
sel[3] => Mux8.IN1
sel[3] => Mux9.IN1
sel[3] => Mux10.IN1
sel[3] => Mux11.IN1
sel[3] => Mux12.IN1
sel[3] => Mux13.IN1
sel[3] => Mux14.IN1
sel[3] => Mux15.IN1
sel[3] => Mux16.IN1
sel[3] => Mux17.IN1
sel[3] => Mux18.IN1
sel[3] => Mux19.IN1
sel[3] => Mux20.IN1
sel[3] => Mux21.IN1
sel[3] => Mux22.IN1
sel[3] => Mux23.IN1
sel[3] => Mux24.IN1
sel[3] => Mux25.IN1
sel[3] => Mux26.IN1
sel[3] => Mux27.IN1
sel[3] => Mux28.IN1
sel[3] => Mux29.IN1
sel[3] => Mux30.IN1
sel[3] => Mux31.IN1
sel[4] => Mux0.IN0
sel[4] => Mux1.IN0
sel[4] => Mux2.IN0
sel[4] => Mux3.IN0
sel[4] => Mux4.IN0
sel[4] => Mux5.IN0
sel[4] => Mux6.IN0
sel[4] => Mux7.IN0
sel[4] => Mux8.IN0
sel[4] => Mux9.IN0
sel[4] => Mux10.IN0
sel[4] => Mux11.IN0
sel[4] => Mux12.IN0
sel[4] => Mux13.IN0
sel[4] => Mux14.IN0
sel[4] => Mux15.IN0
sel[4] => Mux16.IN0
sel[4] => Mux17.IN0
sel[4] => Mux18.IN0
sel[4] => Mux19.IN0
sel[4] => Mux20.IN0
sel[4] => Mux21.IN0
sel[4] => Mux22.IN0
sel[4] => Mux23.IN0
sel[4] => Mux24.IN0
sel[4] => Mux25.IN0
sel[4] => Mux26.IN0
sel[4] => Mux27.IN0
sel[4] => Mux28.IN0
sel[4] => Mux29.IN0
sel[4] => Mux30.IN0
sel[4] => Mux31.IN0
Q0[0] => Mux31.IN5
Q0[1] => Mux30.IN5
Q0[2] => Mux29.IN5
Q0[3] => Mux28.IN5
Q0[4] => Mux27.IN5
Q0[5] => Mux26.IN5
Q0[6] => Mux25.IN5
Q0[7] => Mux24.IN5
Q0[8] => Mux23.IN5
Q0[9] => Mux22.IN5
Q0[10] => Mux21.IN5
Q0[11] => Mux20.IN5
Q0[12] => Mux19.IN5
Q0[13] => Mux18.IN5
Q0[14] => Mux17.IN5
Q0[15] => Mux16.IN5
Q0[16] => Mux15.IN5
Q0[17] => Mux14.IN5
Q0[18] => Mux13.IN5
Q0[19] => Mux12.IN5
Q0[20] => Mux11.IN5
Q0[21] => Mux10.IN5
Q0[22] => Mux9.IN5
Q0[23] => Mux8.IN5
Q0[24] => Mux7.IN5
Q0[25] => Mux6.IN5
Q0[26] => Mux5.IN5
Q0[27] => Mux4.IN5
Q0[28] => Mux3.IN5
Q0[29] => Mux2.IN5
Q0[30] => Mux1.IN5
Q0[31] => Mux0.IN5
Q1[0] => Mux31.IN6
Q1[1] => Mux30.IN6
Q1[2] => Mux29.IN6
Q1[3] => Mux28.IN6
Q1[4] => Mux27.IN6
Q1[5] => Mux26.IN6
Q1[6] => Mux25.IN6
Q1[7] => Mux24.IN6
Q1[8] => Mux23.IN6
Q1[9] => Mux22.IN6
Q1[10] => Mux21.IN6
Q1[11] => Mux20.IN6
Q1[12] => Mux19.IN6
Q1[13] => Mux18.IN6
Q1[14] => Mux17.IN6
Q1[15] => Mux16.IN6
Q1[16] => Mux15.IN6
Q1[17] => Mux14.IN6
Q1[18] => Mux13.IN6
Q1[19] => Mux12.IN6
Q1[20] => Mux11.IN6
Q1[21] => Mux10.IN6
Q1[22] => Mux9.IN6
Q1[23] => Mux8.IN6
Q1[24] => Mux7.IN6
Q1[25] => Mux6.IN6
Q1[26] => Mux5.IN6
Q1[27] => Mux4.IN6
Q1[28] => Mux3.IN6
Q1[29] => Mux2.IN6
Q1[30] => Mux1.IN6
Q1[31] => Mux0.IN6
Q2[0] => Mux31.IN7
Q2[1] => Mux30.IN7
Q2[2] => Mux29.IN7
Q2[3] => Mux28.IN7
Q2[4] => Mux27.IN7
Q2[5] => Mux26.IN7
Q2[6] => Mux25.IN7
Q2[7] => Mux24.IN7
Q2[8] => Mux23.IN7
Q2[9] => Mux22.IN7
Q2[10] => Mux21.IN7
Q2[11] => Mux20.IN7
Q2[12] => Mux19.IN7
Q2[13] => Mux18.IN7
Q2[14] => Mux17.IN7
Q2[15] => Mux16.IN7
Q2[16] => Mux15.IN7
Q2[17] => Mux14.IN7
Q2[18] => Mux13.IN7
Q2[19] => Mux12.IN7
Q2[20] => Mux11.IN7
Q2[21] => Mux10.IN7
Q2[22] => Mux9.IN7
Q2[23] => Mux8.IN7
Q2[24] => Mux7.IN7
Q2[25] => Mux6.IN7
Q2[26] => Mux5.IN7
Q2[27] => Mux4.IN7
Q2[28] => Mux3.IN7
Q2[29] => Mux2.IN7
Q2[30] => Mux1.IN7
Q2[31] => Mux0.IN7
Q3[0] => Mux31.IN8
Q3[1] => Mux30.IN8
Q3[2] => Mux29.IN8
Q3[3] => Mux28.IN8
Q3[4] => Mux27.IN8
Q3[5] => Mux26.IN8
Q3[6] => Mux25.IN8
Q3[7] => Mux24.IN8
Q3[8] => Mux23.IN8
Q3[9] => Mux22.IN8
Q3[10] => Mux21.IN8
Q3[11] => Mux20.IN8
Q3[12] => Mux19.IN8
Q3[13] => Mux18.IN8
Q3[14] => Mux17.IN8
Q3[15] => Mux16.IN8
Q3[16] => Mux15.IN8
Q3[17] => Mux14.IN8
Q3[18] => Mux13.IN8
Q3[19] => Mux12.IN8
Q3[20] => Mux11.IN8
Q3[21] => Mux10.IN8
Q3[22] => Mux9.IN8
Q3[23] => Mux8.IN8
Q3[24] => Mux7.IN8
Q3[25] => Mux6.IN8
Q3[26] => Mux5.IN8
Q3[27] => Mux4.IN8
Q3[28] => Mux3.IN8
Q3[29] => Mux2.IN8
Q3[30] => Mux1.IN8
Q3[31] => Mux0.IN8
Q4[0] => Mux31.IN9
Q4[1] => Mux30.IN9
Q4[2] => Mux29.IN9
Q4[3] => Mux28.IN9
Q4[4] => Mux27.IN9
Q4[5] => Mux26.IN9
Q4[6] => Mux25.IN9
Q4[7] => Mux24.IN9
Q4[8] => Mux23.IN9
Q4[9] => Mux22.IN9
Q4[10] => Mux21.IN9
Q4[11] => Mux20.IN9
Q4[12] => Mux19.IN9
Q4[13] => Mux18.IN9
Q4[14] => Mux17.IN9
Q4[15] => Mux16.IN9
Q4[16] => Mux15.IN9
Q4[17] => Mux14.IN9
Q4[18] => Mux13.IN9
Q4[19] => Mux12.IN9
Q4[20] => Mux11.IN9
Q4[21] => Mux10.IN9
Q4[22] => Mux9.IN9
Q4[23] => Mux8.IN9
Q4[24] => Mux7.IN9
Q4[25] => Mux6.IN9
Q4[26] => Mux5.IN9
Q4[27] => Mux4.IN9
Q4[28] => Mux3.IN9
Q4[29] => Mux2.IN9
Q4[30] => Mux1.IN9
Q4[31] => Mux0.IN9
Q5[0] => Mux31.IN10
Q5[1] => Mux30.IN10
Q5[2] => Mux29.IN10
Q5[3] => Mux28.IN10
Q5[4] => Mux27.IN10
Q5[5] => Mux26.IN10
Q5[6] => Mux25.IN10
Q5[7] => Mux24.IN10
Q5[8] => Mux23.IN10
Q5[9] => Mux22.IN10
Q5[10] => Mux21.IN10
Q5[11] => Mux20.IN10
Q5[12] => Mux19.IN10
Q5[13] => Mux18.IN10
Q5[14] => Mux17.IN10
Q5[15] => Mux16.IN10
Q5[16] => Mux15.IN10
Q5[17] => Mux14.IN10
Q5[18] => Mux13.IN10
Q5[19] => Mux12.IN10
Q5[20] => Mux11.IN10
Q5[21] => Mux10.IN10
Q5[22] => Mux9.IN10
Q5[23] => Mux8.IN10
Q5[24] => Mux7.IN10
Q5[25] => Mux6.IN10
Q5[26] => Mux5.IN10
Q5[27] => Mux4.IN10
Q5[28] => Mux3.IN10
Q5[29] => Mux2.IN10
Q5[30] => Mux1.IN10
Q5[31] => Mux0.IN10
Q6[0] => Mux31.IN11
Q6[1] => Mux30.IN11
Q6[2] => Mux29.IN11
Q6[3] => Mux28.IN11
Q6[4] => Mux27.IN11
Q6[5] => Mux26.IN11
Q6[6] => Mux25.IN11
Q6[7] => Mux24.IN11
Q6[8] => Mux23.IN11
Q6[9] => Mux22.IN11
Q6[10] => Mux21.IN11
Q6[11] => Mux20.IN11
Q6[12] => Mux19.IN11
Q6[13] => Mux18.IN11
Q6[14] => Mux17.IN11
Q6[15] => Mux16.IN11
Q6[16] => Mux15.IN11
Q6[17] => Mux14.IN11
Q6[18] => Mux13.IN11
Q6[19] => Mux12.IN11
Q6[20] => Mux11.IN11
Q6[21] => Mux10.IN11
Q6[22] => Mux9.IN11
Q6[23] => Mux8.IN11
Q6[24] => Mux7.IN11
Q6[25] => Mux6.IN11
Q6[26] => Mux5.IN11
Q6[27] => Mux4.IN11
Q6[28] => Mux3.IN11
Q6[29] => Mux2.IN11
Q6[30] => Mux1.IN11
Q6[31] => Mux0.IN11
Q7[0] => Mux31.IN12
Q7[1] => Mux30.IN12
Q7[2] => Mux29.IN12
Q7[3] => Mux28.IN12
Q7[4] => Mux27.IN12
Q7[5] => Mux26.IN12
Q7[6] => Mux25.IN12
Q7[7] => Mux24.IN12
Q7[8] => Mux23.IN12
Q7[9] => Mux22.IN12
Q7[10] => Mux21.IN12
Q7[11] => Mux20.IN12
Q7[12] => Mux19.IN12
Q7[13] => Mux18.IN12
Q7[14] => Mux17.IN12
Q7[15] => Mux16.IN12
Q7[16] => Mux15.IN12
Q7[17] => Mux14.IN12
Q7[18] => Mux13.IN12
Q7[19] => Mux12.IN12
Q7[20] => Mux11.IN12
Q7[21] => Mux10.IN12
Q7[22] => Mux9.IN12
Q7[23] => Mux8.IN12
Q7[24] => Mux7.IN12
Q7[25] => Mux6.IN12
Q7[26] => Mux5.IN12
Q7[27] => Mux4.IN12
Q7[28] => Mux3.IN12
Q7[29] => Mux2.IN12
Q7[30] => Mux1.IN12
Q7[31] => Mux0.IN12
Q8[0] => Mux31.IN13
Q8[1] => Mux30.IN13
Q8[2] => Mux29.IN13
Q8[3] => Mux28.IN13
Q8[4] => Mux27.IN13
Q8[5] => Mux26.IN13
Q8[6] => Mux25.IN13
Q8[7] => Mux24.IN13
Q8[8] => Mux23.IN13
Q8[9] => Mux22.IN13
Q8[10] => Mux21.IN13
Q8[11] => Mux20.IN13
Q8[12] => Mux19.IN13
Q8[13] => Mux18.IN13
Q8[14] => Mux17.IN13
Q8[15] => Mux16.IN13
Q8[16] => Mux15.IN13
Q8[17] => Mux14.IN13
Q8[18] => Mux13.IN13
Q8[19] => Mux12.IN13
Q8[20] => Mux11.IN13
Q8[21] => Mux10.IN13
Q8[22] => Mux9.IN13
Q8[23] => Mux8.IN13
Q8[24] => Mux7.IN13
Q8[25] => Mux6.IN13
Q8[26] => Mux5.IN13
Q8[27] => Mux4.IN13
Q8[28] => Mux3.IN13
Q8[29] => Mux2.IN13
Q8[30] => Mux1.IN13
Q8[31] => Mux0.IN13
Q9[0] => Mux31.IN14
Q9[1] => Mux30.IN14
Q9[2] => Mux29.IN14
Q9[3] => Mux28.IN14
Q9[4] => Mux27.IN14
Q9[5] => Mux26.IN14
Q9[6] => Mux25.IN14
Q9[7] => Mux24.IN14
Q9[8] => Mux23.IN14
Q9[9] => Mux22.IN14
Q9[10] => Mux21.IN14
Q9[11] => Mux20.IN14
Q9[12] => Mux19.IN14
Q9[13] => Mux18.IN14
Q9[14] => Mux17.IN14
Q9[15] => Mux16.IN14
Q9[16] => Mux15.IN14
Q9[17] => Mux14.IN14
Q9[18] => Mux13.IN14
Q9[19] => Mux12.IN14
Q9[20] => Mux11.IN14
Q9[21] => Mux10.IN14
Q9[22] => Mux9.IN14
Q9[23] => Mux8.IN14
Q9[24] => Mux7.IN14
Q9[25] => Mux6.IN14
Q9[26] => Mux5.IN14
Q9[27] => Mux4.IN14
Q9[28] => Mux3.IN14
Q9[29] => Mux2.IN14
Q9[30] => Mux1.IN14
Q9[31] => Mux0.IN14
Q10[0] => Mux31.IN15
Q10[1] => Mux30.IN15
Q10[2] => Mux29.IN15
Q10[3] => Mux28.IN15
Q10[4] => Mux27.IN15
Q10[5] => Mux26.IN15
Q10[6] => Mux25.IN15
Q10[7] => Mux24.IN15
Q10[8] => Mux23.IN15
Q10[9] => Mux22.IN15
Q10[10] => Mux21.IN15
Q10[11] => Mux20.IN15
Q10[12] => Mux19.IN15
Q10[13] => Mux18.IN15
Q10[14] => Mux17.IN15
Q10[15] => Mux16.IN15
Q10[16] => Mux15.IN15
Q10[17] => Mux14.IN15
Q10[18] => Mux13.IN15
Q10[19] => Mux12.IN15
Q10[20] => Mux11.IN15
Q10[21] => Mux10.IN15
Q10[22] => Mux9.IN15
Q10[23] => Mux8.IN15
Q10[24] => Mux7.IN15
Q10[25] => Mux6.IN15
Q10[26] => Mux5.IN15
Q10[27] => Mux4.IN15
Q10[28] => Mux3.IN15
Q10[29] => Mux2.IN15
Q10[30] => Mux1.IN15
Q10[31] => Mux0.IN15
Q11[0] => Mux31.IN16
Q11[1] => Mux30.IN16
Q11[2] => Mux29.IN16
Q11[3] => Mux28.IN16
Q11[4] => Mux27.IN16
Q11[5] => Mux26.IN16
Q11[6] => Mux25.IN16
Q11[7] => Mux24.IN16
Q11[8] => Mux23.IN16
Q11[9] => Mux22.IN16
Q11[10] => Mux21.IN16
Q11[11] => Mux20.IN16
Q11[12] => Mux19.IN16
Q11[13] => Mux18.IN16
Q11[14] => Mux17.IN16
Q11[15] => Mux16.IN16
Q11[16] => Mux15.IN16
Q11[17] => Mux14.IN16
Q11[18] => Mux13.IN16
Q11[19] => Mux12.IN16
Q11[20] => Mux11.IN16
Q11[21] => Mux10.IN16
Q11[22] => Mux9.IN16
Q11[23] => Mux8.IN16
Q11[24] => Mux7.IN16
Q11[25] => Mux6.IN16
Q11[26] => Mux5.IN16
Q11[27] => Mux4.IN16
Q11[28] => Mux3.IN16
Q11[29] => Mux2.IN16
Q11[30] => Mux1.IN16
Q11[31] => Mux0.IN16
Q12[0] => Mux31.IN17
Q12[1] => Mux30.IN17
Q12[2] => Mux29.IN17
Q12[3] => Mux28.IN17
Q12[4] => Mux27.IN17
Q12[5] => Mux26.IN17
Q12[6] => Mux25.IN17
Q12[7] => Mux24.IN17
Q12[8] => Mux23.IN17
Q12[9] => Mux22.IN17
Q12[10] => Mux21.IN17
Q12[11] => Mux20.IN17
Q12[12] => Mux19.IN17
Q12[13] => Mux18.IN17
Q12[14] => Mux17.IN17
Q12[15] => Mux16.IN17
Q12[16] => Mux15.IN17
Q12[17] => Mux14.IN17
Q12[18] => Mux13.IN17
Q12[19] => Mux12.IN17
Q12[20] => Mux11.IN17
Q12[21] => Mux10.IN17
Q12[22] => Mux9.IN17
Q12[23] => Mux8.IN17
Q12[24] => Mux7.IN17
Q12[25] => Mux6.IN17
Q12[26] => Mux5.IN17
Q12[27] => Mux4.IN17
Q12[28] => Mux3.IN17
Q12[29] => Mux2.IN17
Q12[30] => Mux1.IN17
Q12[31] => Mux0.IN17
Q13[0] => Mux31.IN18
Q13[1] => Mux30.IN18
Q13[2] => Mux29.IN18
Q13[3] => Mux28.IN18
Q13[4] => Mux27.IN18
Q13[5] => Mux26.IN18
Q13[6] => Mux25.IN18
Q13[7] => Mux24.IN18
Q13[8] => Mux23.IN18
Q13[9] => Mux22.IN18
Q13[10] => Mux21.IN18
Q13[11] => Mux20.IN18
Q13[12] => Mux19.IN18
Q13[13] => Mux18.IN18
Q13[14] => Mux17.IN18
Q13[15] => Mux16.IN18
Q13[16] => Mux15.IN18
Q13[17] => Mux14.IN18
Q13[18] => Mux13.IN18
Q13[19] => Mux12.IN18
Q13[20] => Mux11.IN18
Q13[21] => Mux10.IN18
Q13[22] => Mux9.IN18
Q13[23] => Mux8.IN18
Q13[24] => Mux7.IN18
Q13[25] => Mux6.IN18
Q13[26] => Mux5.IN18
Q13[27] => Mux4.IN18
Q13[28] => Mux3.IN18
Q13[29] => Mux2.IN18
Q13[30] => Mux1.IN18
Q13[31] => Mux0.IN18
Q14[0] => Mux31.IN19
Q14[1] => Mux30.IN19
Q14[2] => Mux29.IN19
Q14[3] => Mux28.IN19
Q14[4] => Mux27.IN19
Q14[5] => Mux26.IN19
Q14[6] => Mux25.IN19
Q14[7] => Mux24.IN19
Q14[8] => Mux23.IN19
Q14[9] => Mux22.IN19
Q14[10] => Mux21.IN19
Q14[11] => Mux20.IN19
Q14[12] => Mux19.IN19
Q14[13] => Mux18.IN19
Q14[14] => Mux17.IN19
Q14[15] => Mux16.IN19
Q14[16] => Mux15.IN19
Q14[17] => Mux14.IN19
Q14[18] => Mux13.IN19
Q14[19] => Mux12.IN19
Q14[20] => Mux11.IN19
Q14[21] => Mux10.IN19
Q14[22] => Mux9.IN19
Q14[23] => Mux8.IN19
Q14[24] => Mux7.IN19
Q14[25] => Mux6.IN19
Q14[26] => Mux5.IN19
Q14[27] => Mux4.IN19
Q14[28] => Mux3.IN19
Q14[29] => Mux2.IN19
Q14[30] => Mux1.IN19
Q14[31] => Mux0.IN19
Q15[0] => Mux31.IN20
Q15[1] => Mux30.IN20
Q15[2] => Mux29.IN20
Q15[3] => Mux28.IN20
Q15[4] => Mux27.IN20
Q15[5] => Mux26.IN20
Q15[6] => Mux25.IN20
Q15[7] => Mux24.IN20
Q15[8] => Mux23.IN20
Q15[9] => Mux22.IN20
Q15[10] => Mux21.IN20
Q15[11] => Mux20.IN20
Q15[12] => Mux19.IN20
Q15[13] => Mux18.IN20
Q15[14] => Mux17.IN20
Q15[15] => Mux16.IN20
Q15[16] => Mux15.IN20
Q15[17] => Mux14.IN20
Q15[18] => Mux13.IN20
Q15[19] => Mux12.IN20
Q15[20] => Mux11.IN20
Q15[21] => Mux10.IN20
Q15[22] => Mux9.IN20
Q15[23] => Mux8.IN20
Q15[24] => Mux7.IN20
Q15[25] => Mux6.IN20
Q15[26] => Mux5.IN20
Q15[27] => Mux4.IN20
Q15[28] => Mux3.IN20
Q15[29] => Mux2.IN20
Q15[30] => Mux1.IN20
Q15[31] => Mux0.IN20
Q16[0] => Mux31.IN21
Q16[1] => Mux30.IN21
Q16[2] => Mux29.IN21
Q16[3] => Mux28.IN21
Q16[4] => Mux27.IN21
Q16[5] => Mux26.IN21
Q16[6] => Mux25.IN21
Q16[7] => Mux24.IN21
Q16[8] => Mux23.IN21
Q16[9] => Mux22.IN21
Q16[10] => Mux21.IN21
Q16[11] => Mux20.IN21
Q16[12] => Mux19.IN21
Q16[13] => Mux18.IN21
Q16[14] => Mux17.IN21
Q16[15] => Mux16.IN21
Q16[16] => Mux15.IN21
Q16[17] => Mux14.IN21
Q16[18] => Mux13.IN21
Q16[19] => Mux12.IN21
Q16[20] => Mux11.IN21
Q16[21] => Mux10.IN21
Q16[22] => Mux9.IN21
Q16[23] => Mux8.IN21
Q16[24] => Mux7.IN21
Q16[25] => Mux6.IN21
Q16[26] => Mux5.IN21
Q16[27] => Mux4.IN21
Q16[28] => Mux3.IN21
Q16[29] => Mux2.IN21
Q16[30] => Mux1.IN21
Q16[31] => Mux0.IN21
Q17[0] => Mux31.IN22
Q17[1] => Mux30.IN22
Q17[2] => Mux29.IN22
Q17[3] => Mux28.IN22
Q17[4] => Mux27.IN22
Q17[5] => Mux26.IN22
Q17[6] => Mux25.IN22
Q17[7] => Mux24.IN22
Q17[8] => Mux23.IN22
Q17[9] => Mux22.IN22
Q17[10] => Mux21.IN22
Q17[11] => Mux20.IN22
Q17[12] => Mux19.IN22
Q17[13] => Mux18.IN22
Q17[14] => Mux17.IN22
Q17[15] => Mux16.IN22
Q17[16] => Mux15.IN22
Q17[17] => Mux14.IN22
Q17[18] => Mux13.IN22
Q17[19] => Mux12.IN22
Q17[20] => Mux11.IN22
Q17[21] => Mux10.IN22
Q17[22] => Mux9.IN22
Q17[23] => Mux8.IN22
Q17[24] => Mux7.IN22
Q17[25] => Mux6.IN22
Q17[26] => Mux5.IN22
Q17[27] => Mux4.IN22
Q17[28] => Mux3.IN22
Q17[29] => Mux2.IN22
Q17[30] => Mux1.IN22
Q17[31] => Mux0.IN22
Q18[0] => Mux31.IN23
Q18[1] => Mux30.IN23
Q18[2] => Mux29.IN23
Q18[3] => Mux28.IN23
Q18[4] => Mux27.IN23
Q18[5] => Mux26.IN23
Q18[6] => Mux25.IN23
Q18[7] => Mux24.IN23
Q18[8] => Mux23.IN23
Q18[9] => Mux22.IN23
Q18[10] => Mux21.IN23
Q18[11] => Mux20.IN23
Q18[12] => Mux19.IN23
Q18[13] => Mux18.IN23
Q18[14] => Mux17.IN23
Q18[15] => Mux16.IN23
Q18[16] => Mux15.IN23
Q18[17] => Mux14.IN23
Q18[18] => Mux13.IN23
Q18[19] => Mux12.IN23
Q18[20] => Mux11.IN23
Q18[21] => Mux10.IN23
Q18[22] => Mux9.IN23
Q18[23] => Mux8.IN23
Q18[24] => Mux7.IN23
Q18[25] => Mux6.IN23
Q18[26] => Mux5.IN23
Q18[27] => Mux4.IN23
Q18[28] => Mux3.IN23
Q18[29] => Mux2.IN23
Q18[30] => Mux1.IN23
Q18[31] => Mux0.IN23
Q19[0] => Mux31.IN24
Q19[1] => Mux30.IN24
Q19[2] => Mux29.IN24
Q19[3] => Mux28.IN24
Q19[4] => Mux27.IN24
Q19[5] => Mux26.IN24
Q19[6] => Mux25.IN24
Q19[7] => Mux24.IN24
Q19[8] => Mux23.IN24
Q19[9] => Mux22.IN24
Q19[10] => Mux21.IN24
Q19[11] => Mux20.IN24
Q19[12] => Mux19.IN24
Q19[13] => Mux18.IN24
Q19[14] => Mux17.IN24
Q19[15] => Mux16.IN24
Q19[16] => Mux15.IN24
Q19[17] => Mux14.IN24
Q19[18] => Mux13.IN24
Q19[19] => Mux12.IN24
Q19[20] => Mux11.IN24
Q19[21] => Mux10.IN24
Q19[22] => Mux9.IN24
Q19[23] => Mux8.IN24
Q19[24] => Mux7.IN24
Q19[25] => Mux6.IN24
Q19[26] => Mux5.IN24
Q19[27] => Mux4.IN24
Q19[28] => Mux3.IN24
Q19[29] => Mux2.IN24
Q19[30] => Mux1.IN24
Q19[31] => Mux0.IN24
Q20[0] => Mux31.IN25
Q20[1] => Mux30.IN25
Q20[2] => Mux29.IN25
Q20[3] => Mux28.IN25
Q20[4] => Mux27.IN25
Q20[5] => Mux26.IN25
Q20[6] => Mux25.IN25
Q20[7] => Mux24.IN25
Q20[8] => Mux23.IN25
Q20[9] => Mux22.IN25
Q20[10] => Mux21.IN25
Q20[11] => Mux20.IN25
Q20[12] => Mux19.IN25
Q20[13] => Mux18.IN25
Q20[14] => Mux17.IN25
Q20[15] => Mux16.IN25
Q20[16] => Mux15.IN25
Q20[17] => Mux14.IN25
Q20[18] => Mux13.IN25
Q20[19] => Mux12.IN25
Q20[20] => Mux11.IN25
Q20[21] => Mux10.IN25
Q20[22] => Mux9.IN25
Q20[23] => Mux8.IN25
Q20[24] => Mux7.IN25
Q20[25] => Mux6.IN25
Q20[26] => Mux5.IN25
Q20[27] => Mux4.IN25
Q20[28] => Mux3.IN25
Q20[29] => Mux2.IN25
Q20[30] => Mux1.IN25
Q20[31] => Mux0.IN25
Q21[0] => Mux31.IN26
Q21[1] => Mux30.IN26
Q21[2] => Mux29.IN26
Q21[3] => Mux28.IN26
Q21[4] => Mux27.IN26
Q21[5] => Mux26.IN26
Q21[6] => Mux25.IN26
Q21[7] => Mux24.IN26
Q21[8] => Mux23.IN26
Q21[9] => Mux22.IN26
Q21[10] => Mux21.IN26
Q21[11] => Mux20.IN26
Q21[12] => Mux19.IN26
Q21[13] => Mux18.IN26
Q21[14] => Mux17.IN26
Q21[15] => Mux16.IN26
Q21[16] => Mux15.IN26
Q21[17] => Mux14.IN26
Q21[18] => Mux13.IN26
Q21[19] => Mux12.IN26
Q21[20] => Mux11.IN26
Q21[21] => Mux10.IN26
Q21[22] => Mux9.IN26
Q21[23] => Mux8.IN26
Q21[24] => Mux7.IN26
Q21[25] => Mux6.IN26
Q21[26] => Mux5.IN26
Q21[27] => Mux4.IN26
Q21[28] => Mux3.IN26
Q21[29] => Mux2.IN26
Q21[30] => Mux1.IN26
Q21[31] => Mux0.IN26
Q22[0] => Mux31.IN27
Q22[1] => Mux30.IN27
Q22[2] => Mux29.IN27
Q22[3] => Mux28.IN27
Q22[4] => Mux27.IN27
Q22[5] => Mux26.IN27
Q22[6] => Mux25.IN27
Q22[7] => Mux24.IN27
Q22[8] => Mux23.IN27
Q22[9] => Mux22.IN27
Q22[10] => Mux21.IN27
Q22[11] => Mux20.IN27
Q22[12] => Mux19.IN27
Q22[13] => Mux18.IN27
Q22[14] => Mux17.IN27
Q22[15] => Mux16.IN27
Q22[16] => Mux15.IN27
Q22[17] => Mux14.IN27
Q22[18] => Mux13.IN27
Q22[19] => Mux12.IN27
Q22[20] => Mux11.IN27
Q22[21] => Mux10.IN27
Q22[22] => Mux9.IN27
Q22[23] => Mux8.IN27
Q22[24] => Mux7.IN27
Q22[25] => Mux6.IN27
Q22[26] => Mux5.IN27
Q22[27] => Mux4.IN27
Q22[28] => Mux3.IN27
Q22[29] => Mux2.IN27
Q22[30] => Mux1.IN27
Q22[31] => Mux0.IN27
Q23[0] => Mux31.IN28
Q23[1] => Mux30.IN28
Q23[2] => Mux29.IN28
Q23[3] => Mux28.IN28
Q23[4] => Mux27.IN28
Q23[5] => Mux26.IN28
Q23[6] => Mux25.IN28
Q23[7] => Mux24.IN28
Q23[8] => Mux23.IN28
Q23[9] => Mux22.IN28
Q23[10] => Mux21.IN28
Q23[11] => Mux20.IN28
Q23[12] => Mux19.IN28
Q23[13] => Mux18.IN28
Q23[14] => Mux17.IN28
Q23[15] => Mux16.IN28
Q23[16] => Mux15.IN28
Q23[17] => Mux14.IN28
Q23[18] => Mux13.IN28
Q23[19] => Mux12.IN28
Q23[20] => Mux11.IN28
Q23[21] => Mux10.IN28
Q23[22] => Mux9.IN28
Q23[23] => Mux8.IN28
Q23[24] => Mux7.IN28
Q23[25] => Mux6.IN28
Q23[26] => Mux5.IN28
Q23[27] => Mux4.IN28
Q23[28] => Mux3.IN28
Q23[29] => Mux2.IN28
Q23[30] => Mux1.IN28
Q23[31] => Mux0.IN28
Q24[0] => Mux31.IN29
Q24[1] => Mux30.IN29
Q24[2] => Mux29.IN29
Q24[3] => Mux28.IN29
Q24[4] => Mux27.IN29
Q24[5] => Mux26.IN29
Q24[6] => Mux25.IN29
Q24[7] => Mux24.IN29
Q24[8] => Mux23.IN29
Q24[9] => Mux22.IN29
Q24[10] => Mux21.IN29
Q24[11] => Mux20.IN29
Q24[12] => Mux19.IN29
Q24[13] => Mux18.IN29
Q24[14] => Mux17.IN29
Q24[15] => Mux16.IN29
Q24[16] => Mux15.IN29
Q24[17] => Mux14.IN29
Q24[18] => Mux13.IN29
Q24[19] => Mux12.IN29
Q24[20] => Mux11.IN29
Q24[21] => Mux10.IN29
Q24[22] => Mux9.IN29
Q24[23] => Mux8.IN29
Q24[24] => Mux7.IN29
Q24[25] => Mux6.IN29
Q24[26] => Mux5.IN29
Q24[27] => Mux4.IN29
Q24[28] => Mux3.IN29
Q24[29] => Mux2.IN29
Q24[30] => Mux1.IN29
Q24[31] => Mux0.IN29
Q25[0] => Mux31.IN30
Q25[1] => Mux30.IN30
Q25[2] => Mux29.IN30
Q25[3] => Mux28.IN30
Q25[4] => Mux27.IN30
Q25[5] => Mux26.IN30
Q25[6] => Mux25.IN30
Q25[7] => Mux24.IN30
Q25[8] => Mux23.IN30
Q25[9] => Mux22.IN30
Q25[10] => Mux21.IN30
Q25[11] => Mux20.IN30
Q25[12] => Mux19.IN30
Q25[13] => Mux18.IN30
Q25[14] => Mux17.IN30
Q25[15] => Mux16.IN30
Q25[16] => Mux15.IN30
Q25[17] => Mux14.IN30
Q25[18] => Mux13.IN30
Q25[19] => Mux12.IN30
Q25[20] => Mux11.IN30
Q25[21] => Mux10.IN30
Q25[22] => Mux9.IN30
Q25[23] => Mux8.IN30
Q25[24] => Mux7.IN30
Q25[25] => Mux6.IN30
Q25[26] => Mux5.IN30
Q25[27] => Mux4.IN30
Q25[28] => Mux3.IN30
Q25[29] => Mux2.IN30
Q25[30] => Mux1.IN30
Q25[31] => Mux0.IN30
Q26[0] => Mux31.IN31
Q26[1] => Mux30.IN31
Q26[2] => Mux29.IN31
Q26[3] => Mux28.IN31
Q26[4] => Mux27.IN31
Q26[5] => Mux26.IN31
Q26[6] => Mux25.IN31
Q26[7] => Mux24.IN31
Q26[8] => Mux23.IN31
Q26[9] => Mux22.IN31
Q26[10] => Mux21.IN31
Q26[11] => Mux20.IN31
Q26[12] => Mux19.IN31
Q26[13] => Mux18.IN31
Q26[14] => Mux17.IN31
Q26[15] => Mux16.IN31
Q26[16] => Mux15.IN31
Q26[17] => Mux14.IN31
Q26[18] => Mux13.IN31
Q26[19] => Mux12.IN31
Q26[20] => Mux11.IN31
Q26[21] => Mux10.IN31
Q26[22] => Mux9.IN31
Q26[23] => Mux8.IN31
Q26[24] => Mux7.IN31
Q26[25] => Mux6.IN31
Q26[26] => Mux5.IN31
Q26[27] => Mux4.IN31
Q26[28] => Mux3.IN31
Q26[29] => Mux2.IN31
Q26[30] => Mux1.IN31
Q26[31] => Mux0.IN31
Q27[0] => Mux31.IN32
Q27[1] => Mux30.IN32
Q27[2] => Mux29.IN32
Q27[3] => Mux28.IN32
Q27[4] => Mux27.IN32
Q27[5] => Mux26.IN32
Q27[6] => Mux25.IN32
Q27[7] => Mux24.IN32
Q27[8] => Mux23.IN32
Q27[9] => Mux22.IN32
Q27[10] => Mux21.IN32
Q27[11] => Mux20.IN32
Q27[12] => Mux19.IN32
Q27[13] => Mux18.IN32
Q27[14] => Mux17.IN32
Q27[15] => Mux16.IN32
Q27[16] => Mux15.IN32
Q27[17] => Mux14.IN32
Q27[18] => Mux13.IN32
Q27[19] => Mux12.IN32
Q27[20] => Mux11.IN32
Q27[21] => Mux10.IN32
Q27[22] => Mux9.IN32
Q27[23] => Mux8.IN32
Q27[24] => Mux7.IN32
Q27[25] => Mux6.IN32
Q27[26] => Mux5.IN32
Q27[27] => Mux4.IN32
Q27[28] => Mux3.IN32
Q27[29] => Mux2.IN32
Q27[30] => Mux1.IN32
Q27[31] => Mux0.IN32
Q28[0] => Mux31.IN33
Q28[1] => Mux30.IN33
Q28[2] => Mux29.IN33
Q28[3] => Mux28.IN33
Q28[4] => Mux27.IN33
Q28[5] => Mux26.IN33
Q28[6] => Mux25.IN33
Q28[7] => Mux24.IN33
Q28[8] => Mux23.IN33
Q28[9] => Mux22.IN33
Q28[10] => Mux21.IN33
Q28[11] => Mux20.IN33
Q28[12] => Mux19.IN33
Q28[13] => Mux18.IN33
Q28[14] => Mux17.IN33
Q28[15] => Mux16.IN33
Q28[16] => Mux15.IN33
Q28[17] => Mux14.IN33
Q28[18] => Mux13.IN33
Q28[19] => Mux12.IN33
Q28[20] => Mux11.IN33
Q28[21] => Mux10.IN33
Q28[22] => Mux9.IN33
Q28[23] => Mux8.IN33
Q28[24] => Mux7.IN33
Q28[25] => Mux6.IN33
Q28[26] => Mux5.IN33
Q28[27] => Mux4.IN33
Q28[28] => Mux3.IN33
Q28[29] => Mux2.IN33
Q28[30] => Mux1.IN33
Q28[31] => Mux0.IN33
Q29[0] => Mux31.IN34
Q29[1] => Mux30.IN34
Q29[2] => Mux29.IN34
Q29[3] => Mux28.IN34
Q29[4] => Mux27.IN34
Q29[5] => Mux26.IN34
Q29[6] => Mux25.IN34
Q29[7] => Mux24.IN34
Q29[8] => Mux23.IN34
Q29[9] => Mux22.IN34
Q29[10] => Mux21.IN34
Q29[11] => Mux20.IN34
Q29[12] => Mux19.IN34
Q29[13] => Mux18.IN34
Q29[14] => Mux17.IN34
Q29[15] => Mux16.IN34
Q29[16] => Mux15.IN34
Q29[17] => Mux14.IN34
Q29[18] => Mux13.IN34
Q29[19] => Mux12.IN34
Q29[20] => Mux11.IN34
Q29[21] => Mux10.IN34
Q29[22] => Mux9.IN34
Q29[23] => Mux8.IN34
Q29[24] => Mux7.IN34
Q29[25] => Mux6.IN34
Q29[26] => Mux5.IN34
Q29[27] => Mux4.IN34
Q29[28] => Mux3.IN34
Q29[29] => Mux2.IN34
Q29[30] => Mux1.IN34
Q29[31] => Mux0.IN34
Q30[0] => Mux31.IN35
Q30[1] => Mux30.IN35
Q30[2] => Mux29.IN35
Q30[3] => Mux28.IN35
Q30[4] => Mux27.IN35
Q30[5] => Mux26.IN35
Q30[6] => Mux25.IN35
Q30[7] => Mux24.IN35
Q30[8] => Mux23.IN35
Q30[9] => Mux22.IN35
Q30[10] => Mux21.IN35
Q30[11] => Mux20.IN35
Q30[12] => Mux19.IN35
Q30[13] => Mux18.IN35
Q30[14] => Mux17.IN35
Q30[15] => Mux16.IN35
Q30[16] => Mux15.IN35
Q30[17] => Mux14.IN35
Q30[18] => Mux13.IN35
Q30[19] => Mux12.IN35
Q30[20] => Mux11.IN35
Q30[21] => Mux10.IN35
Q30[22] => Mux9.IN35
Q30[23] => Mux8.IN35
Q30[24] => Mux7.IN35
Q30[25] => Mux6.IN35
Q30[26] => Mux5.IN35
Q30[27] => Mux4.IN35
Q30[28] => Mux3.IN35
Q30[29] => Mux2.IN35
Q30[30] => Mux1.IN35
Q30[31] => Mux0.IN35
Q31[0] => Mux31.IN36
Q31[1] => Mux30.IN36
Q31[2] => Mux29.IN36
Q31[3] => Mux28.IN36
Q31[4] => Mux27.IN36
Q31[5] => Mux26.IN36
Q31[6] => Mux25.IN36
Q31[7] => Mux24.IN36
Q31[8] => Mux23.IN36
Q31[9] => Mux22.IN36
Q31[10] => Mux21.IN36
Q31[11] => Mux20.IN36
Q31[12] => Mux19.IN36
Q31[13] => Mux18.IN36
Q31[14] => Mux17.IN36
Q31[15] => Mux16.IN36
Q31[16] => Mux15.IN36
Q31[17] => Mux14.IN36
Q31[18] => Mux13.IN36
Q31[19] => Mux12.IN36
Q31[20] => Mux11.IN36
Q31[21] => Mux10.IN36
Q31[22] => Mux9.IN36
Q31[23] => Mux8.IN36
Q31[24] => Mux7.IN36
Q31[25] => Mux6.IN36
Q31[26] => Mux5.IN36
Q31[27] => Mux4.IN36
Q31[28] => Mux3.IN36
Q31[29] => Mux2.IN36
Q31[30] => Mux1.IN36
Q31[31] => Mux0.IN36
data[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|imm:GenImm
Datain[0] => Mux19.IN7
Datain[0] => Mux30.IN7
Datain[1] => Mux29.IN6
Datain[1] => Mux29.IN7
Datain[2] => Mux28.IN6
Datain[2] => Mux28.IN7
Datain[3] => Mux27.IN6
Datain[3] => Mux27.IN7
Datain[4] => Mux26.IN6
Datain[4] => Mux26.IN7
Datain[5] => Mux18.IN3
Datain[6] => Mux17.IN3
Datain[7] => Mux16.IN3
Datain[8] => Mux15.IN3
Datain[9] => Mux14.IN3
Datain[10] => Mux13.IN3
Datain[11] => Mux12.IN3
Datain[12] => Mux11.IN3
Datain[13] => Mux10.IN7
Datain[13] => Mux19.IN6
Datain[13] => Mux30.IN5
Datain[13] => Mux30.IN6
Datain[14] => Mux9.IN7
Datain[14] => Mux29.IN3
Datain[14] => Mux29.IN4
Datain[14] => Mux29.IN5
Datain[15] => Mux8.IN7
Datain[15] => Mux28.IN3
Datain[15] => Mux28.IN4
Datain[15] => Mux28.IN5
Datain[16] => Mux7.IN7
Datain[16] => Mux27.IN3
Datain[16] => Mux27.IN4
Datain[16] => Mux27.IN5
Datain[17] => Mux6.IN7
Datain[17] => Mux26.IN3
Datain[17] => Mux26.IN4
Datain[17] => Mux26.IN5
Datain[18] => Mux5.IN7
Datain[18] => Mux25.IN4
Datain[18] => Mux25.IN5
Datain[18] => Mux25.IN6
Datain[18] => Mux25.IN7
Datain[19] => Mux4.IN7
Datain[19] => Mux24.IN4
Datain[19] => Mux24.IN5
Datain[19] => Mux24.IN6
Datain[19] => Mux24.IN7
Datain[20] => Mux3.IN7
Datain[20] => Mux23.IN4
Datain[20] => Mux23.IN5
Datain[20] => Mux23.IN6
Datain[20] => Mux23.IN7
Datain[21] => Mux2.IN7
Datain[21] => Mux22.IN4
Datain[21] => Mux22.IN5
Datain[21] => Mux22.IN6
Datain[21] => Mux22.IN7
Datain[22] => Mux1.IN7
Datain[22] => Mux21.IN4
Datain[22] => Mux21.IN5
Datain[22] => Mux21.IN6
Datain[22] => Mux21.IN7
Datain[23] => Mux0.IN7
Datain[23] => Mux20.IN4
Datain[23] => Mux20.IN5
Datain[23] => Mux20.IN6
Datain[23] => Mux20.IN7
Datain[24] => Imm.DATAA
Datain[24] => Mux0.IN2
Datain[24] => Mux0.IN3
Datain[24] => Mux0.IN4
Datain[24] => Mux0.IN5
Datain[24] => Mux0.IN6
Datain[24] => Mux1.IN2
Datain[24] => Mux1.IN3
Datain[24] => Mux1.IN4
Datain[24] => Mux1.IN5
Datain[24] => Mux1.IN6
Datain[24] => Mux2.IN2
Datain[24] => Mux2.IN3
Datain[24] => Mux2.IN4
Datain[24] => Mux2.IN5
Datain[24] => Mux2.IN6
Datain[24] => Mux3.IN2
Datain[24] => Mux3.IN3
Datain[24] => Mux3.IN4
Datain[24] => Mux3.IN5
Datain[24] => Mux3.IN6
Datain[24] => Mux4.IN2
Datain[24] => Mux4.IN3
Datain[24] => Mux4.IN4
Datain[24] => Mux4.IN5
Datain[24] => Mux4.IN6
Datain[24] => Mux5.IN2
Datain[24] => Mux5.IN3
Datain[24] => Mux5.IN4
Datain[24] => Mux5.IN5
Datain[24] => Mux5.IN6
Datain[24] => Mux6.IN2
Datain[24] => Mux6.IN3
Datain[24] => Mux6.IN4
Datain[24] => Mux6.IN5
Datain[24] => Mux6.IN6
Datain[24] => Mux7.IN2
Datain[24] => Mux7.IN3
Datain[24] => Mux7.IN4
Datain[24] => Mux7.IN5
Datain[24] => Mux7.IN6
Datain[24] => Mux8.IN2
Datain[24] => Mux8.IN3
Datain[24] => Mux8.IN4
Datain[24] => Mux8.IN5
Datain[24] => Mux8.IN6
Datain[24] => Mux9.IN2
Datain[24] => Mux9.IN3
Datain[24] => Mux9.IN4
Datain[24] => Mux9.IN5
Datain[24] => Mux9.IN6
Datain[24] => Mux10.IN2
Datain[24] => Mux10.IN3
Datain[24] => Mux10.IN4
Datain[24] => Mux10.IN5
Datain[24] => Mux10.IN6
Datain[24] => Mux11.IN1
Datain[24] => Mux11.IN2
Datain[24] => Mux12.IN1
Datain[24] => Mux12.IN2
Datain[24] => Mux13.IN1
Datain[24] => Mux13.IN2
Datain[24] => Mux14.IN1
Datain[24] => Mux14.IN2
Datain[24] => Mux15.IN1
Datain[24] => Mux15.IN2
Datain[24] => Mux16.IN1
Datain[24] => Mux16.IN2
Datain[24] => Mux17.IN1
Datain[24] => Mux17.IN2
Datain[24] => Mux18.IN1
Datain[24] => Mux18.IN2
Datain[24] => Mux19.IN3
Datain[24] => Mux19.IN4
Datain[24] => Mux19.IN5
Datain[24] => Mux20.IN3
Datain[24] => Mux21.IN3
Datain[24] => Mux22.IN3
Datain[24] => Mux23.IN3
Datain[24] => Mux24.IN3
Datain[24] => Mux25.IN3
Ins_type[0] => Mux0.IN10
Ins_type[0] => Mux1.IN10
Ins_type[0] => Mux2.IN10
Ins_type[0] => Mux3.IN10
Ins_type[0] => Mux4.IN10
Ins_type[0] => Mux5.IN10
Ins_type[0] => Mux6.IN10
Ins_type[0] => Mux7.IN10
Ins_type[0] => Mux8.IN10
Ins_type[0] => Mux9.IN10
Ins_type[0] => Mux10.IN10
Ins_type[0] => Mux19.IN10
Ins_type[0] => Mux20.IN10
Ins_type[0] => Mux21.IN10
Ins_type[0] => Mux22.IN10
Ins_type[0] => Mux23.IN10
Ins_type[0] => Mux24.IN10
Ins_type[0] => Mux25.IN10
Ins_type[0] => Mux26.IN10
Ins_type[0] => Mux27.IN10
Ins_type[0] => Mux28.IN10
Ins_type[0] => Mux29.IN10
Ins_type[0] => Mux30.IN10
Ins_type[1] => Decoder0.IN1
Ins_type[1] => Mux0.IN9
Ins_type[1] => Mux1.IN9
Ins_type[1] => Mux2.IN9
Ins_type[1] => Mux3.IN9
Ins_type[1] => Mux4.IN9
Ins_type[1] => Mux5.IN9
Ins_type[1] => Mux6.IN9
Ins_type[1] => Mux7.IN9
Ins_type[1] => Mux8.IN9
Ins_type[1] => Mux9.IN9
Ins_type[1] => Mux10.IN9
Ins_type[1] => Mux11.IN5
Ins_type[1] => Mux12.IN5
Ins_type[1] => Mux13.IN5
Ins_type[1] => Mux14.IN5
Ins_type[1] => Mux15.IN5
Ins_type[1] => Mux16.IN5
Ins_type[1] => Mux17.IN5
Ins_type[1] => Mux18.IN5
Ins_type[1] => Mux19.IN9
Ins_type[1] => Mux20.IN9
Ins_type[1] => Mux21.IN9
Ins_type[1] => Mux22.IN9
Ins_type[1] => Mux23.IN9
Ins_type[1] => Mux24.IN9
Ins_type[1] => Mux25.IN9
Ins_type[1] => Mux26.IN9
Ins_type[1] => Mux27.IN9
Ins_type[1] => Mux28.IN9
Ins_type[1] => Mux29.IN9
Ins_type[1] => Mux30.IN9
Ins_type[2] => Decoder0.IN0
Ins_type[2] => Mux0.IN8
Ins_type[2] => Mux1.IN8
Ins_type[2] => Mux2.IN8
Ins_type[2] => Mux3.IN8
Ins_type[2] => Mux4.IN8
Ins_type[2] => Mux5.IN8
Ins_type[2] => Mux6.IN8
Ins_type[2] => Mux7.IN8
Ins_type[2] => Mux8.IN8
Ins_type[2] => Mux9.IN8
Ins_type[2] => Mux10.IN8
Ins_type[2] => Mux11.IN4
Ins_type[2] => Mux12.IN4
Ins_type[2] => Mux13.IN4
Ins_type[2] => Mux14.IN4
Ins_type[2] => Mux15.IN4
Ins_type[2] => Mux16.IN4
Ins_type[2] => Mux17.IN4
Ins_type[2] => Mux18.IN4
Ins_type[2] => Mux19.IN8
Ins_type[2] => Mux20.IN8
Ins_type[2] => Mux21.IN8
Ins_type[2] => Mux22.IN8
Ins_type[2] => Mux23.IN8
Ins_type[2] => Mux24.IN8
Ins_type[2] => Mux25.IN8
Ins_type[2] => Mux26.IN8
Ins_type[2] => Mux27.IN8
Ins_type[2] => Mux28.IN8
Ins_type[2] => Mux29.IN8
Ins_type[2] => Mux30.IN8
Imm[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Imm[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Imm[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Imm[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Imm[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Imm[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Imm[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Imm[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Imm[8] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Imm[9] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Imm[10] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Imm[11] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Imm[12] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Imm[13] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Imm[14] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Imm[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Imm[16] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Imm[17] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Imm[18] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Imm[19] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Imm[20] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Imm[21] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Imm[22] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Imm[23] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Imm[24] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Imm[25] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Imm[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Imm[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Imm[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Imm[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Imm[30] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Imm[31] <= Imm.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Doutm4[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|Mux_2to1:src_B
A[0] => s.DATAB
A[1] => s.DATAB
A[2] => s.DATAB
A[3] => s.DATAB
A[4] => s.DATAB
A[5] => s.DATAB
A[6] => s.DATAB
A[7] => s.DATAB
A[8] => s.DATAB
A[9] => s.DATAB
A[10] => s.DATAB
A[11] => s.DATAB
A[12] => s.DATAB
A[13] => s.DATAB
A[14] => s.DATAB
A[15] => s.DATAB
A[16] => s.DATAB
A[17] => s.DATAB
A[18] => s.DATAB
A[19] => s.DATAB
A[20] => s.DATAB
A[21] => s.DATAB
A[22] => s.DATAB
A[23] => s.DATAB
A[24] => s.DATAB
A[25] => s.DATAB
A[26] => s.DATAB
A[27] => s.DATAB
A[28] => s.DATAB
A[29] => s.DATAB
A[30] => s.DATAB
A[31] => s.DATAB
B[0] => s.DATAA
B[1] => s.DATAA
B[2] => s.DATAA
B[3] => s.DATAA
B[4] => s.DATAA
B[5] => s.DATAA
B[6] => s.DATAA
B[7] => s.DATAA
B[8] => s.DATAA
B[9] => s.DATAA
B[10] => s.DATAA
B[11] => s.DATAA
B[12] => s.DATAA
B[13] => s.DATAA
B[14] => s.DATAA
B[15] => s.DATAA
B[16] => s.DATAA
B[17] => s.DATAA
B[18] => s.DATAA
B[19] => s.DATAA
B[20] => s.DATAA
B[21] => s.DATAA
B[22] => s.DATAA
B[23] => s.DATAA
B[24] => s.DATAA
B[25] => s.DATAA
B[26] => s.DATAA
B[27] => s.DATAA
B[28] => s.DATAA
B[29] => s.DATAA
B[30] => s.DATAA
B[31] => s.DATAA
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|ALU:ALU_Block
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => Land[0].IN0
A[0] => Lor[0].IN0
A[0] => ShiftRight1.IN32
A[0] => Lxor[0].IN0
A[0] => LessThan0.IN32
A[0] => Mult0.IN31
A[0] => ShiftLeft0.IN32
A[0] => ShiftRight0.IN32
A[0] => LessThan1.IN32
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => Land[1].IN0
A[1] => Lor[1].IN0
A[1] => ShiftRight1.IN31
A[1] => Lxor[1].IN0
A[1] => LessThan0.IN31
A[1] => Mult0.IN30
A[1] => ShiftLeft0.IN31
A[1] => ShiftRight0.IN31
A[1] => LessThan1.IN31
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => Land[2].IN0
A[2] => Lor[2].IN0
A[2] => ShiftRight1.IN30
A[2] => Lxor[2].IN0
A[2] => LessThan0.IN30
A[2] => Mult0.IN29
A[2] => ShiftLeft0.IN30
A[2] => ShiftRight0.IN30
A[2] => LessThan1.IN30
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => Land[3].IN0
A[3] => Lor[3].IN0
A[3] => ShiftRight1.IN29
A[3] => Lxor[3].IN0
A[3] => LessThan0.IN29
A[3] => Mult0.IN28
A[3] => ShiftLeft0.IN29
A[3] => ShiftRight0.IN29
A[3] => LessThan1.IN29
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => Land[4].IN0
A[4] => Lor[4].IN0
A[4] => ShiftRight1.IN28
A[4] => Lxor[4].IN0
A[4] => LessThan0.IN28
A[4] => Mult0.IN27
A[4] => ShiftLeft0.IN28
A[4] => ShiftRight0.IN28
A[4] => LessThan1.IN28
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => Land[5].IN0
A[5] => Lor[5].IN0
A[5] => ShiftRight1.IN27
A[5] => Lxor[5].IN0
A[5] => LessThan0.IN27
A[5] => Mult0.IN26
A[5] => ShiftLeft0.IN27
A[5] => ShiftRight0.IN27
A[5] => LessThan1.IN27
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => Land[6].IN0
A[6] => Lor[6].IN0
A[6] => ShiftRight1.IN26
A[6] => Lxor[6].IN0
A[6] => LessThan0.IN26
A[6] => Mult0.IN25
A[6] => ShiftLeft0.IN26
A[6] => ShiftRight0.IN26
A[6] => LessThan1.IN26
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => Land[7].IN0
A[7] => Lor[7].IN0
A[7] => ShiftRight1.IN25
A[7] => Lxor[7].IN0
A[7] => LessThan0.IN25
A[7] => Mult0.IN24
A[7] => ShiftLeft0.IN25
A[7] => ShiftRight0.IN25
A[7] => LessThan1.IN25
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => Land[8].IN0
A[8] => Lor[8].IN0
A[8] => ShiftRight1.IN24
A[8] => Lxor[8].IN0
A[8] => LessThan0.IN24
A[8] => Mult0.IN23
A[8] => ShiftLeft0.IN24
A[8] => ShiftRight0.IN24
A[8] => LessThan1.IN24
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => Land[9].IN0
A[9] => Lor[9].IN0
A[9] => ShiftRight1.IN23
A[9] => Lxor[9].IN0
A[9] => LessThan0.IN23
A[9] => Mult0.IN22
A[9] => ShiftLeft0.IN23
A[9] => ShiftRight0.IN23
A[9] => LessThan1.IN23
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => Land[10].IN0
A[10] => Lor[10].IN0
A[10] => ShiftRight1.IN22
A[10] => Lxor[10].IN0
A[10] => LessThan0.IN22
A[10] => Mult0.IN21
A[10] => ShiftLeft0.IN22
A[10] => ShiftRight0.IN22
A[10] => LessThan1.IN22
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => Land[11].IN0
A[11] => Lor[11].IN0
A[11] => ShiftRight1.IN21
A[11] => Lxor[11].IN0
A[11] => LessThan0.IN21
A[11] => Mult0.IN20
A[11] => ShiftLeft0.IN21
A[11] => ShiftRight0.IN21
A[11] => LessThan1.IN21
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => Land[12].IN0
A[12] => Lor[12].IN0
A[12] => ShiftRight1.IN20
A[12] => Lxor[12].IN0
A[12] => LessThan0.IN20
A[12] => Mult0.IN19
A[12] => ShiftLeft0.IN20
A[12] => ShiftRight0.IN20
A[12] => LessThan1.IN20
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => Land[13].IN0
A[13] => Lor[13].IN0
A[13] => ShiftRight1.IN19
A[13] => Lxor[13].IN0
A[13] => LessThan0.IN19
A[13] => Mult0.IN18
A[13] => ShiftLeft0.IN19
A[13] => ShiftRight0.IN19
A[13] => LessThan1.IN19
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => Land[14].IN0
A[14] => Lor[14].IN0
A[14] => ShiftRight1.IN18
A[14] => Lxor[14].IN0
A[14] => LessThan0.IN18
A[14] => Mult0.IN17
A[14] => ShiftLeft0.IN18
A[14] => ShiftRight0.IN18
A[14] => LessThan1.IN18
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => Land[15].IN0
A[15] => Lor[15].IN0
A[15] => ShiftRight1.IN17
A[15] => Lxor[15].IN0
A[15] => LessThan0.IN17
A[15] => Mult0.IN16
A[15] => ShiftLeft0.IN17
A[15] => ShiftRight0.IN17
A[15] => LessThan1.IN17
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => Land[16].IN0
A[16] => Lor[16].IN0
A[16] => ShiftRight1.IN16
A[16] => Lxor[16].IN0
A[16] => LessThan0.IN16
A[16] => Mult0.IN15
A[16] => ShiftLeft0.IN16
A[16] => ShiftRight0.IN16
A[16] => LessThan1.IN16
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => Land[17].IN0
A[17] => Lor[17].IN0
A[17] => ShiftRight1.IN15
A[17] => Lxor[17].IN0
A[17] => LessThan0.IN15
A[17] => Mult0.IN14
A[17] => ShiftLeft0.IN15
A[17] => ShiftRight0.IN15
A[17] => LessThan1.IN15
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => Land[18].IN0
A[18] => Lor[18].IN0
A[18] => ShiftRight1.IN14
A[18] => Lxor[18].IN0
A[18] => LessThan0.IN14
A[18] => Mult0.IN13
A[18] => ShiftLeft0.IN14
A[18] => ShiftRight0.IN14
A[18] => LessThan1.IN14
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => Land[19].IN0
A[19] => Lor[19].IN0
A[19] => ShiftRight1.IN13
A[19] => Lxor[19].IN0
A[19] => LessThan0.IN13
A[19] => Mult0.IN12
A[19] => ShiftLeft0.IN13
A[19] => ShiftRight0.IN13
A[19] => LessThan1.IN13
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => Land[20].IN0
A[20] => Lor[20].IN0
A[20] => ShiftRight1.IN12
A[20] => Lxor[20].IN0
A[20] => LessThan0.IN12
A[20] => Mult0.IN11
A[20] => ShiftLeft0.IN12
A[20] => ShiftRight0.IN12
A[20] => LessThan1.IN12
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => Land[21].IN0
A[21] => Lor[21].IN0
A[21] => ShiftRight1.IN11
A[21] => Lxor[21].IN0
A[21] => LessThan0.IN11
A[21] => Mult0.IN10
A[21] => ShiftLeft0.IN11
A[21] => ShiftRight0.IN11
A[21] => LessThan1.IN11
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => Land[22].IN0
A[22] => Lor[22].IN0
A[22] => ShiftRight1.IN10
A[22] => Lxor[22].IN0
A[22] => LessThan0.IN10
A[22] => Mult0.IN9
A[22] => ShiftLeft0.IN10
A[22] => ShiftRight0.IN10
A[22] => LessThan1.IN10
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => Land[23].IN0
A[23] => Lor[23].IN0
A[23] => ShiftRight1.IN9
A[23] => Lxor[23].IN0
A[23] => LessThan0.IN9
A[23] => Mult0.IN8
A[23] => ShiftLeft0.IN9
A[23] => ShiftRight0.IN9
A[23] => LessThan1.IN9
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => Land[24].IN0
A[24] => Lor[24].IN0
A[24] => ShiftRight1.IN8
A[24] => Lxor[24].IN0
A[24] => LessThan0.IN8
A[24] => Mult0.IN7
A[24] => ShiftLeft0.IN8
A[24] => ShiftRight0.IN8
A[24] => LessThan1.IN8
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => Land[25].IN0
A[25] => Lor[25].IN0
A[25] => ShiftRight1.IN7
A[25] => Lxor[25].IN0
A[25] => LessThan0.IN7
A[25] => Mult0.IN6
A[25] => ShiftLeft0.IN7
A[25] => ShiftRight0.IN7
A[25] => LessThan1.IN7
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => Land[26].IN0
A[26] => Lor[26].IN0
A[26] => ShiftRight1.IN6
A[26] => Lxor[26].IN0
A[26] => LessThan0.IN6
A[26] => Mult0.IN5
A[26] => ShiftLeft0.IN6
A[26] => ShiftRight0.IN6
A[26] => LessThan1.IN6
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => Land[27].IN0
A[27] => Lor[27].IN0
A[27] => ShiftRight1.IN5
A[27] => Lxor[27].IN0
A[27] => LessThan0.IN5
A[27] => Mult0.IN4
A[27] => ShiftLeft0.IN5
A[27] => ShiftRight0.IN5
A[27] => LessThan1.IN5
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => Land[28].IN0
A[28] => Lor[28].IN0
A[28] => ShiftRight1.IN4
A[28] => Lxor[28].IN0
A[28] => LessThan0.IN4
A[28] => Mult0.IN3
A[28] => ShiftLeft0.IN4
A[28] => ShiftRight0.IN4
A[28] => LessThan1.IN4
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => Land[29].IN0
A[29] => Lor[29].IN0
A[29] => ShiftRight1.IN3
A[29] => Lxor[29].IN0
A[29] => LessThan0.IN3
A[29] => Mult0.IN2
A[29] => ShiftLeft0.IN3
A[29] => ShiftRight0.IN3
A[29] => LessThan1.IN3
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => Land[30].IN0
A[30] => Lor[30].IN0
A[30] => ShiftRight1.IN2
A[30] => Lxor[30].IN0
A[30] => LessThan0.IN2
A[30] => Mult0.IN1
A[30] => ShiftLeft0.IN2
A[30] => ShiftRight0.IN2
A[30] => LessThan1.IN2
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => Land[31].IN0
A[31] => Lor[31].IN0
A[31] => ShiftRight1.IN0
A[31] => ShiftRight1.IN1
A[31] => Lxor[31].IN0
A[31] => LessThan0.IN1
A[31] => Mult0.IN0
A[31] => ShiftLeft0.IN1
A[31] => ShiftRight0.IN1
A[31] => LessThan1.IN1
B[0] => Add0.IN64
B[0] => Land[0].IN1
B[0] => Lor[0].IN1
B[0] => ShiftRight1.IN64
B[0] => Lxor[0].IN1
B[0] => LessThan0.IN64
B[0] => Mult0.IN63
B[0] => ShiftLeft0.IN64
B[0] => ShiftRight0.IN64
B[0] => LessThan1.IN64
B[0] => Add1.IN32
B[1] => Add0.IN63
B[1] => Land[1].IN1
B[1] => Lor[1].IN1
B[1] => ShiftRight1.IN63
B[1] => Lxor[1].IN1
B[1] => LessThan0.IN63
B[1] => Mult0.IN62
B[1] => ShiftLeft0.IN63
B[1] => ShiftRight0.IN63
B[1] => LessThan1.IN63
B[1] => Add1.IN31
B[2] => Add0.IN62
B[2] => Land[2].IN1
B[2] => Lor[2].IN1
B[2] => ShiftRight1.IN62
B[2] => Lxor[2].IN1
B[2] => LessThan0.IN62
B[2] => Mult0.IN61
B[2] => ShiftLeft0.IN62
B[2] => ShiftRight0.IN62
B[2] => LessThan1.IN62
B[2] => Add1.IN30
B[3] => Add0.IN61
B[3] => Land[3].IN1
B[3] => Lor[3].IN1
B[3] => ShiftRight1.IN61
B[3] => Lxor[3].IN1
B[3] => LessThan0.IN61
B[3] => Mult0.IN60
B[3] => ShiftLeft0.IN61
B[3] => ShiftRight0.IN61
B[3] => LessThan1.IN61
B[3] => Add1.IN29
B[4] => Add0.IN60
B[4] => Land[4].IN1
B[4] => Lor[4].IN1
B[4] => ShiftRight1.IN60
B[4] => Lxor[4].IN1
B[4] => LessThan0.IN60
B[4] => Mult0.IN59
B[4] => ShiftLeft0.IN60
B[4] => ShiftRight0.IN60
B[4] => LessThan1.IN60
B[4] => Add1.IN28
B[5] => Add0.IN59
B[5] => Land[5].IN1
B[5] => Lor[5].IN1
B[5] => ShiftRight1.IN59
B[5] => Lxor[5].IN1
B[5] => LessThan0.IN59
B[5] => Mult0.IN58
B[5] => ShiftLeft0.IN59
B[5] => ShiftRight0.IN59
B[5] => LessThan1.IN59
B[5] => Add1.IN27
B[6] => Add0.IN58
B[6] => Land[6].IN1
B[6] => Lor[6].IN1
B[6] => ShiftRight1.IN58
B[6] => Lxor[6].IN1
B[6] => LessThan0.IN58
B[6] => Mult0.IN57
B[6] => ShiftLeft0.IN58
B[6] => ShiftRight0.IN58
B[6] => LessThan1.IN58
B[6] => Add1.IN26
B[7] => Add0.IN57
B[7] => Land[7].IN1
B[7] => Lor[7].IN1
B[7] => ShiftRight1.IN57
B[7] => Lxor[7].IN1
B[7] => LessThan0.IN57
B[7] => Mult0.IN56
B[7] => ShiftLeft0.IN57
B[7] => ShiftRight0.IN57
B[7] => LessThan1.IN57
B[7] => Add1.IN25
B[8] => Add0.IN56
B[8] => Land[8].IN1
B[8] => Lor[8].IN1
B[8] => ShiftRight1.IN56
B[8] => Lxor[8].IN1
B[8] => LessThan0.IN56
B[8] => Mult0.IN55
B[8] => ShiftLeft0.IN56
B[8] => ShiftRight0.IN56
B[8] => LessThan1.IN56
B[8] => Add1.IN24
B[9] => Add0.IN55
B[9] => Land[9].IN1
B[9] => Lor[9].IN1
B[9] => ShiftRight1.IN55
B[9] => Lxor[9].IN1
B[9] => LessThan0.IN55
B[9] => Mult0.IN54
B[9] => ShiftLeft0.IN55
B[9] => ShiftRight0.IN55
B[9] => LessThan1.IN55
B[9] => Add1.IN23
B[10] => Add0.IN54
B[10] => Land[10].IN1
B[10] => Lor[10].IN1
B[10] => ShiftRight1.IN54
B[10] => Lxor[10].IN1
B[10] => LessThan0.IN54
B[10] => Mult0.IN53
B[10] => ShiftLeft0.IN54
B[10] => ShiftRight0.IN54
B[10] => LessThan1.IN54
B[10] => Add1.IN22
B[11] => Add0.IN53
B[11] => Land[11].IN1
B[11] => Lor[11].IN1
B[11] => ShiftRight1.IN53
B[11] => Lxor[11].IN1
B[11] => LessThan0.IN53
B[11] => Mult0.IN52
B[11] => ShiftLeft0.IN53
B[11] => ShiftRight0.IN53
B[11] => LessThan1.IN53
B[11] => Add1.IN21
B[12] => Add0.IN52
B[12] => Land[12].IN1
B[12] => Lor[12].IN1
B[12] => ShiftRight1.IN52
B[12] => Lxor[12].IN1
B[12] => LessThan0.IN52
B[12] => Mult0.IN51
B[12] => ShiftLeft0.IN52
B[12] => ShiftRight0.IN52
B[12] => LessThan1.IN52
B[12] => Add1.IN20
B[13] => Add0.IN51
B[13] => Land[13].IN1
B[13] => Lor[13].IN1
B[13] => ShiftRight1.IN51
B[13] => Lxor[13].IN1
B[13] => LessThan0.IN51
B[13] => Mult0.IN50
B[13] => ShiftLeft0.IN51
B[13] => ShiftRight0.IN51
B[13] => LessThan1.IN51
B[13] => Add1.IN19
B[14] => Add0.IN50
B[14] => Land[14].IN1
B[14] => Lor[14].IN1
B[14] => ShiftRight1.IN50
B[14] => Lxor[14].IN1
B[14] => LessThan0.IN50
B[14] => Mult0.IN49
B[14] => ShiftLeft0.IN50
B[14] => ShiftRight0.IN50
B[14] => LessThan1.IN50
B[14] => Add1.IN18
B[15] => Add0.IN49
B[15] => Land[15].IN1
B[15] => Lor[15].IN1
B[15] => ShiftRight1.IN49
B[15] => Lxor[15].IN1
B[15] => LessThan0.IN49
B[15] => Mult0.IN48
B[15] => ShiftLeft0.IN49
B[15] => ShiftRight0.IN49
B[15] => LessThan1.IN49
B[15] => Add1.IN17
B[16] => Add0.IN48
B[16] => Land[16].IN1
B[16] => Lor[16].IN1
B[16] => ShiftRight1.IN48
B[16] => Lxor[16].IN1
B[16] => LessThan0.IN48
B[16] => Mult0.IN47
B[16] => ShiftLeft0.IN48
B[16] => ShiftRight0.IN48
B[16] => LessThan1.IN48
B[16] => Add1.IN16
B[17] => Add0.IN47
B[17] => Land[17].IN1
B[17] => Lor[17].IN1
B[17] => ShiftRight1.IN47
B[17] => Lxor[17].IN1
B[17] => LessThan0.IN47
B[17] => Mult0.IN46
B[17] => ShiftLeft0.IN47
B[17] => ShiftRight0.IN47
B[17] => LessThan1.IN47
B[17] => Add1.IN15
B[18] => Add0.IN46
B[18] => Land[18].IN1
B[18] => Lor[18].IN1
B[18] => ShiftRight1.IN46
B[18] => Lxor[18].IN1
B[18] => LessThan0.IN46
B[18] => Mult0.IN45
B[18] => ShiftLeft0.IN46
B[18] => ShiftRight0.IN46
B[18] => LessThan1.IN46
B[18] => Add1.IN14
B[19] => Add0.IN45
B[19] => Land[19].IN1
B[19] => Lor[19].IN1
B[19] => ShiftRight1.IN45
B[19] => Lxor[19].IN1
B[19] => LessThan0.IN45
B[19] => Mult0.IN44
B[19] => ShiftLeft0.IN45
B[19] => ShiftRight0.IN45
B[19] => LessThan1.IN45
B[19] => Add1.IN13
B[20] => Add0.IN44
B[20] => Land[20].IN1
B[20] => Lor[20].IN1
B[20] => ShiftRight1.IN44
B[20] => Lxor[20].IN1
B[20] => LessThan0.IN44
B[20] => Mult0.IN43
B[20] => ShiftLeft0.IN44
B[20] => ShiftRight0.IN44
B[20] => LessThan1.IN44
B[20] => Add1.IN12
B[21] => Add0.IN43
B[21] => Land[21].IN1
B[21] => Lor[21].IN1
B[21] => ShiftRight1.IN43
B[21] => Lxor[21].IN1
B[21] => LessThan0.IN43
B[21] => Mult0.IN42
B[21] => ShiftLeft0.IN43
B[21] => ShiftRight0.IN43
B[21] => LessThan1.IN43
B[21] => Add1.IN11
B[22] => Add0.IN42
B[22] => Land[22].IN1
B[22] => Lor[22].IN1
B[22] => ShiftRight1.IN42
B[22] => Lxor[22].IN1
B[22] => LessThan0.IN42
B[22] => Mult0.IN41
B[22] => ShiftLeft0.IN42
B[22] => ShiftRight0.IN42
B[22] => LessThan1.IN42
B[22] => Add1.IN10
B[23] => Add0.IN41
B[23] => Land[23].IN1
B[23] => Lor[23].IN1
B[23] => ShiftRight1.IN41
B[23] => Lxor[23].IN1
B[23] => LessThan0.IN41
B[23] => Mult0.IN40
B[23] => ShiftLeft0.IN41
B[23] => ShiftRight0.IN41
B[23] => LessThan1.IN41
B[23] => Add1.IN9
B[24] => Add0.IN40
B[24] => Land[24].IN1
B[24] => Lor[24].IN1
B[24] => ShiftRight1.IN40
B[24] => Lxor[24].IN1
B[24] => LessThan0.IN40
B[24] => Mult0.IN39
B[24] => ShiftLeft0.IN40
B[24] => ShiftRight0.IN40
B[24] => LessThan1.IN40
B[24] => Add1.IN8
B[25] => Add0.IN39
B[25] => Land[25].IN1
B[25] => Lor[25].IN1
B[25] => ShiftRight1.IN39
B[25] => Lxor[25].IN1
B[25] => LessThan0.IN39
B[25] => Mult0.IN38
B[25] => ShiftLeft0.IN39
B[25] => ShiftRight0.IN39
B[25] => LessThan1.IN39
B[25] => Add1.IN7
B[26] => Add0.IN38
B[26] => Land[26].IN1
B[26] => Lor[26].IN1
B[26] => ShiftRight1.IN38
B[26] => Lxor[26].IN1
B[26] => LessThan0.IN38
B[26] => Mult0.IN37
B[26] => ShiftLeft0.IN38
B[26] => ShiftRight0.IN38
B[26] => LessThan1.IN38
B[26] => Add1.IN6
B[27] => Add0.IN37
B[27] => Land[27].IN1
B[27] => Lor[27].IN1
B[27] => ShiftRight1.IN37
B[27] => Lxor[27].IN1
B[27] => LessThan0.IN37
B[27] => Mult0.IN36
B[27] => ShiftLeft0.IN37
B[27] => ShiftRight0.IN37
B[27] => LessThan1.IN37
B[27] => Add1.IN5
B[28] => Add0.IN36
B[28] => Land[28].IN1
B[28] => Lor[28].IN1
B[28] => ShiftRight1.IN36
B[28] => Lxor[28].IN1
B[28] => LessThan0.IN36
B[28] => Mult0.IN35
B[28] => ShiftLeft0.IN36
B[28] => ShiftRight0.IN36
B[28] => LessThan1.IN36
B[28] => Add1.IN4
B[29] => Add0.IN35
B[29] => Land[29].IN1
B[29] => Lor[29].IN1
B[29] => ShiftRight1.IN35
B[29] => Lxor[29].IN1
B[29] => LessThan0.IN35
B[29] => Mult0.IN34
B[29] => ShiftLeft0.IN35
B[29] => ShiftRight0.IN35
B[29] => LessThan1.IN35
B[29] => Add1.IN3
B[30] => Add0.IN34
B[30] => Land[30].IN1
B[30] => Lor[30].IN1
B[30] => ShiftRight1.IN34
B[30] => Lxor[30].IN1
B[30] => LessThan0.IN34
B[30] => Mult0.IN33
B[30] => ShiftLeft0.IN34
B[30] => ShiftRight0.IN34
B[30] => LessThan1.IN34
B[30] => Add1.IN2
B[31] => Add0.IN33
B[31] => Land[31].IN1
B[31] => Lor[31].IN1
B[31] => ShiftRight1.IN33
B[31] => Lxor[31].IN1
B[31] => LessThan0.IN33
B[31] => Mult0.IN32
B[31] => ShiftLeft0.IN33
B[31] => ShiftRight0.IN33
B[31] => LessThan1.IN33
B[31] => Add1.IN1
control[0] => Mux0.IN10
control[0] => Mux1.IN10
control[0] => Mux2.IN10
control[0] => Mux3.IN10
control[0] => Mux4.IN10
control[0] => Mux5.IN10
control[0] => Mux6.IN10
control[0] => Mux7.IN10
control[0] => Mux8.IN10
control[0] => Mux9.IN10
control[0] => Mux10.IN10
control[0] => Mux11.IN10
control[0] => Mux12.IN10
control[0] => Mux13.IN10
control[0] => Mux14.IN10
control[0] => Mux15.IN10
control[0] => Mux16.IN10
control[0] => Mux17.IN10
control[0] => Mux18.IN10
control[0] => Mux19.IN10
control[0] => Mux20.IN10
control[0] => Mux21.IN10
control[0] => Mux22.IN10
control[0] => Mux23.IN10
control[0] => Mux24.IN10
control[0] => Mux25.IN10
control[0] => Mux26.IN10
control[0] => Mux27.IN10
control[0] => Mux28.IN10
control[0] => Mux29.IN10
control[0] => Mux30.IN10
control[0] => Mux31.IN8
control[1] => Mux0.IN9
control[1] => Mux1.IN9
control[1] => Mux2.IN9
control[1] => Mux3.IN9
control[1] => Mux4.IN9
control[1] => Mux5.IN9
control[1] => Mux6.IN9
control[1] => Mux7.IN9
control[1] => Mux8.IN9
control[1] => Mux9.IN9
control[1] => Mux10.IN9
control[1] => Mux11.IN9
control[1] => Mux12.IN9
control[1] => Mux13.IN9
control[1] => Mux14.IN9
control[1] => Mux15.IN9
control[1] => Mux16.IN9
control[1] => Mux17.IN9
control[1] => Mux18.IN9
control[1] => Mux19.IN9
control[1] => Mux20.IN9
control[1] => Mux21.IN9
control[1] => Mux22.IN9
control[1] => Mux23.IN9
control[1] => Mux24.IN9
control[1] => Mux25.IN9
control[1] => Mux26.IN9
control[1] => Mux27.IN9
control[1] => Mux28.IN9
control[1] => Mux29.IN9
control[1] => Mux30.IN9
control[1] => Mux31.IN7
control[2] => Mux0.IN8
control[2] => Mux1.IN8
control[2] => Mux2.IN8
control[2] => Mux3.IN8
control[2] => Mux4.IN8
control[2] => Mux5.IN8
control[2] => Mux6.IN8
control[2] => Mux7.IN8
control[2] => Mux8.IN8
control[2] => Mux9.IN8
control[2] => Mux10.IN8
control[2] => Mux11.IN8
control[2] => Mux12.IN8
control[2] => Mux13.IN8
control[2] => Mux14.IN8
control[2] => Mux15.IN8
control[2] => Mux16.IN8
control[2] => Mux17.IN8
control[2] => Mux18.IN8
control[2] => Mux19.IN8
control[2] => Mux20.IN8
control[2] => Mux21.IN8
control[2] => Mux22.IN8
control[2] => Mux23.IN8
control[2] => Mux24.IN8
control[2] => Mux25.IN8
control[2] => Mux26.IN8
control[2] => Mux27.IN8
control[2] => Mux28.IN8
control[2] => Mux29.IN8
control[2] => Mux30.IN8
control[2] => Mux31.IN6
control[3] => Mux0.IN7
control[3] => Mux1.IN7
control[3] => Mux2.IN7
control[3] => Mux3.IN7
control[3] => Mux4.IN7
control[3] => Mux5.IN7
control[3] => Mux6.IN7
control[3] => Mux7.IN7
control[3] => Mux8.IN7
control[3] => Mux9.IN7
control[3] => Mux10.IN7
control[3] => Mux11.IN7
control[3] => Mux12.IN7
control[3] => Mux13.IN7
control[3] => Mux14.IN7
control[3] => Mux15.IN7
control[3] => Mux16.IN7
control[3] => Mux17.IN7
control[3] => Mux18.IN7
control[3] => Mux19.IN7
control[3] => Mux20.IN7
control[3] => Mux21.IN7
control[3] => Mux22.IN7
control[3] => Mux23.IN7
control[3] => Mux24.IN7
control[3] => Mux25.IN7
control[3] => Mux26.IN7
control[3] => Mux27.IN7
control[3] => Mux28.IN7
control[3] => Mux29.IN7
control[3] => Mux30.IN7
control[3] => Mux31.IN5
zeroflag <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
negativeflag <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV
clk => clk.IN1
rst => rst.IN1
en => en.IN1
mod => mod1.DATAB
opcode[0] => opcode[0].IN1
opcode[1] => opcode[1].IN1
opcode[2] => opcode[2].IN1
opcode[3] => opcode[3].IN1
opcode[4] => opcode[4].IN1
opcode[5] => opcode[5].IN1
opcode[6] => opcode[6].IN1
funct3[0] => funct3[0].IN2
funct3[1] => funct3[1].IN2
funct3[2] => funct3[2].IN2
funct7[0] => funct7[0].IN1
funct7[1] => funct7[1].IN1
funct7[2] => funct7[2].IN1
funct7[3] => funct7[3].IN1
funct7[4] => funct7[4].IN1
funct7[5] => funct7[5].IN1
funct7[6] => funct7[6].IN1
IorD <= riscv_FSM:FSM.IorD
MemWrite <= riscv_FSM:FSM.MemWrite
IRWrite <= riscv_FSM:FSM.IRWrite
PCSrc <= riscv_FSM:FSM.PCSrc
PCWrite <= riscv_FSM:FSM.PCWrite
RegWrite <= riscv_FSM:FSM.RegWrite
ALUOutEn <= riscv_FSM:FSM.ALU_en
bbeq <= riscv_FSM:FSM.bbeq
bbne <= riscv_FSM:FSM.bbne
ALUSrcB1[0] <= riscv_FSM:FSM.ALUSrcB1
ALUSrcB1[1] <= riscv_FSM:FSM.ALUSrcB1
ALUSrcA1[0] <= riscv_FSM:FSM.ALUSrcA1
ALUSrcA1[1] <= riscv_FSM:FSM.ALUSrcA1
MemToReg[0] <= riscv_FSM:FSM.MemToReg
MemToReg[1] <= riscv_FSM:FSM.MemToReg
ALUcontrol[0] <= ALU_decoder:ALUControl.ALUcontrol
ALUcontrol[1] <= ALU_decoder:ALUControl.ALUcontrol
ALUcontrol[2] <= ALU_decoder:ALUControl.ALUcontrol
ALUcontrol[3] <= ALU_decoder:ALUControl.ALUcontrol
Ins_type[0] <= Ins_type.DB_MAX_OUTPUT_PORT_TYPE
Ins_type[1] <= Ins_type.DB_MAX_OUTPUT_PORT_TYPE
Ins_type[2] <= Ins_type.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM
clk => Instr_state.HALT.CLK
clk => Instr_state.IMM_WR_BACK.CLK
clk => Instr_state.JAL_R.CLK
clk => Instr_state.BRANCH.CLK
clk => Instr_state.I_EXECUTE.CLK
clk => Instr_state.ALU_WR_BACK.CLK
clk => Instr_state.EXECUTE.CLK
clk => Instr_state.MEM_WRITE.CLK
clk => Instr_state.MEM_WR_BACK.CLK
clk => Instr_state.MEM_READ.CLK
clk => Instr_state.MEM_ADDR.CLK
clk => Instr_state.DECODE.CLK
clk => Instr_state.FETCH.CLK
rst => Instr_state.HALT.ALOAD
rst => Instr_state.IMM_WR_BACK.ALOAD
rst => Instr_state.JAL_R.ALOAD
rst => Instr_state.BRANCH.ALOAD
rst => Instr_state.I_EXECUTE.ALOAD
rst => Instr_state.ALU_WR_BACK.ALOAD
rst => Instr_state.EXECUTE.ALOAD
rst => Instr_state.MEM_WRITE.ALOAD
rst => Instr_state.MEM_WR_BACK.ALOAD
rst => Instr_state.MEM_READ.ALOAD
rst => Instr_state.MEM_ADDR.ALOAD
rst => Instr_state.DECODE.ALOAD
rst => Instr_state.FETCH.ALOAD
en => Instr_state.OUTPUTSELECT
en => Instr_state.OUTPUTSELECT
en => Instr_state.OUTPUTSELECT
en => Instr_state.OUTPUTSELECT
en => Instr_state.OUTPUTSELECT
en => Instr_state.OUTPUTSELECT
en => Instr_state.OUTPUTSELECT
en => Instr_state.OUTPUTSELECT
en => Instr_state.OUTPUTSELECT
en => Instr_state.OUTPUTSELECT
en => Instr_state.OUTPUTSELECT
en => Instr_state.OUTPUTSELECT
en => Instr_state.OUTPUTSELECT
funct3[0] => Equal9.IN2
funct3[0] => Equal10.IN0
funct3[1] => Equal9.IN1
funct3[1] => Equal10.IN2
funct3[2] => Equal9.IN0
funct3[2] => Equal10.IN1
opcode[0] => Equal0.IN1
opcode[0] => Equal1.IN3
opcode[0] => Equal2.IN2
opcode[0] => Equal3.IN1
opcode[0] => Equal4.IN2
opcode[0] => Equal5.IN3
opcode[0] => Equal6.IN4
opcode[0] => Equal7.IN4
opcode[0] => Equal8.IN3
opcode[0] => Equal11.IN5
opcode[1] => Equal0.IN0
opcode[1] => Equal1.IN2
opcode[1] => Equal2.IN1
opcode[1] => Equal3.IN0
opcode[1] => Equal4.IN1
opcode[1] => Equal5.IN2
opcode[1] => Equal6.IN3
opcode[1] => Equal7.IN3
opcode[1] => Equal8.IN2
opcode[1] => Equal11.IN4
opcode[2] => Equal1.IN6
opcode[2] => Equal2.IN6
opcode[2] => Equal3.IN6
opcode[2] => Equal4.IN6
opcode[2] => Equal5.IN6
opcode[2] => Equal6.IN2
opcode[2] => Equal7.IN2
opcode[2] => Equal8.IN1
opcode[2] => Equal11.IN3
opcode[2] => Equal12.IN2
opcode[3] => Equal1.IN5
opcode[3] => Equal2.IN5
opcode[3] => Equal3.IN5
opcode[3] => Equal4.IN5
opcode[3] => Equal5.IN5
opcode[3] => Equal6.IN6
opcode[3] => Equal7.IN6
opcode[3] => Equal8.IN6
opcode[3] => Equal11.IN2
opcode[3] => Equal12.IN6
opcode[4] => Equal1.IN1
opcode[4] => Equal2.IN0
opcode[4] => Equal3.IN4
opcode[4] => Equal4.IN4
opcode[4] => Equal5.IN4
opcode[4] => Equal6.IN5
opcode[4] => Equal7.IN1
opcode[4] => Equal8.IN0
opcode[4] => Equal11.IN6
opcode[4] => Equal12.IN1
opcode[5] => Equal1.IN0
opcode[5] => Equal2.IN4
opcode[5] => Equal3.IN3
opcode[5] => Equal4.IN0
opcode[5] => Equal5.IN1
opcode[5] => Equal6.IN1
opcode[5] => Equal7.IN0
opcode[5] => Equal8.IN5
opcode[5] => Equal11.IN1
opcode[5] => Equal12.IN0
opcode[6] => Equal1.IN4
opcode[6] => Equal2.IN3
opcode[6] => Equal3.IN2
opcode[6] => Equal4.IN3
opcode[6] => Equal5.IN0
opcode[6] => Equal6.IN0
opcode[6] => Equal7.IN5
opcode[6] => Equal8.IN4
opcode[6] => Equal11.IN0
opcode[6] => Equal12.IN5
IorD <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Instr_state.MEM_WRITE.DB_MAX_OUTPUT_PORT_TYPE
IRWrite <= Instr_state.FETCH.DB_MAX_OUTPUT_PORT_TYPE
PCSrc <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
PCWrite <= PCWrite.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
ALU_en <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
bbeq <= bbeq.DB_MAX_OUTPUT_PORT_TYPE
bbne <= bbne.DB_MAX_OUTPUT_PORT_TYPE
i_ex_ac <= Instr_state.I_EXECUTE.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcA1[0] <= Instr_state.FETCH.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcA1[1] <= ALUSrcA1.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcB1[0] <= ALUSrcB1.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcB1[1] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
MemToReg[0] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
MemToReg[1] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
ALUop[0] <= Instr_state.BRANCH.DB_MAX_OUTPUT_PORT_TYPE
ALUop[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|ALU_decoder:ALUControl
mod => ALUcontrol.DATAA
i_ex_ac => always0.IN1
funct[0] => ALUcontrol.DATAA
funct[1] => ALUcontrol.DATAA
funct[2] => ALUcontrol.DATAA
ALUop[0] => Equal0.IN1
ALUop[0] => Equal1.IN0
ALUop[0] => Equal2.IN1
ALUop[1] => Equal0.IN0
ALUop[1] => Equal1.IN1
ALUop[1] => Equal2.IN0
funct_mul[0] => Equal3.IN0
funct_mul[1] => Equal3.IN6
funct_mul[2] => Equal3.IN5
funct_mul[3] => Equal3.IN4
funct_mul[4] => Equal3.IN3
funct_mul[5] => Equal3.IN2
funct_mul[6] => Equal3.IN1
ALUcontrol[0] <= ALUcontrol.DB_MAX_OUTPUT_PORT_TYPE
ALUcontrol[1] <= ALUcontrol.DB_MAX_OUTPUT_PORT_TYPE
ALUcontrol[2] <= ALUcontrol.DB_MAX_OUTPUT_PORT_TYPE
ALUcontrol[3] <= ALUcontrol.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|Memory_map:maping
WrtEn => RAM_En.IN1
WrtEn => GPIO_En.IN1
WrtEn => uart_flag_en.IN1
WrtEn => uart_data_en.IN1
WrtEn => uart_rx_flag_rst.IN1
ram_out[0] => ram_out[0].IN1
ram_out[1] => ram_out[1].IN1
ram_out[2] => ram_out[2].IN1
ram_out[3] => ram_out[3].IN1
ram_out[4] => ram_out[4].IN1
ram_out[5] => ram_out[5].IN1
ram_out[6] => ram_out[6].IN1
ram_out[7] => ram_out[7].IN1
ram_out[8] => ram_out[8].IN1
ram_out[9] => ram_out[9].IN1
ram_out[10] => ram_out[10].IN1
ram_out[11] => ram_out[11].IN1
ram_out[12] => ram_out[12].IN1
ram_out[13] => ram_out[13].IN1
ram_out[14] => ram_out[14].IN1
ram_out[15] => ram_out[15].IN1
ram_out[16] => ram_out[16].IN1
ram_out[17] => ram_out[17].IN1
ram_out[18] => ram_out[18].IN1
ram_out[19] => ram_out[19].IN1
ram_out[20] => ram_out[20].IN1
ram_out[21] => ram_out[21].IN1
ram_out[22] => ram_out[22].IN1
ram_out[23] => ram_out[23].IN1
ram_out[24] => ram_out[24].IN1
ram_out[25] => ram_out[25].IN1
ram_out[26] => ram_out[26].IN1
ram_out[27] => ram_out[27].IN1
ram_out[28] => ram_out[28].IN1
ram_out[29] => ram_out[29].IN1
ram_out[30] => ram_out[30].IN1
ram_out[31] => ram_out[31].IN1
GPIOData[0] => ~NO_FANOUT~
GPIOData[1] => ~NO_FANOUT~
GPIOData[2] => ~NO_FANOUT~
GPIOData[3] => ~NO_FANOUT~
GPIOData[4] => ~NO_FANOUT~
GPIOData[5] => ~NO_FANOUT~
GPIOData[6] => ~NO_FANOUT~
GPIOData[7] => ~NO_FANOUT~
GPIOData[8] => ~NO_FANOUT~
GPIOData[9] => ~NO_FANOUT~
GPIOData[10] => ~NO_FANOUT~
GPIOData[11] => ~NO_FANOUT~
GPIOData[12] => ~NO_FANOUT~
GPIOData[13] => ~NO_FANOUT~
GPIOData[14] => ~NO_FANOUT~
GPIOData[15] => ~NO_FANOUT~
GPIOData[16] => ~NO_FANOUT~
GPIOData[17] => ~NO_FANOUT~
GPIOData[18] => ~NO_FANOUT~
GPIOData[19] => ~NO_FANOUT~
GPIOData[20] => ~NO_FANOUT~
GPIOData[21] => ~NO_FANOUT~
GPIOData[22] => ~NO_FANOUT~
GPIOData[23] => ~NO_FANOUT~
GPIOData[24] => ~NO_FANOUT~
GPIOData[25] => ~NO_FANOUT~
GPIOData[26] => ~NO_FANOUT~
GPIOData[27] => ~NO_FANOUT~
GPIOData[28] => ~NO_FANOUT~
GPIOData[29] => ~NO_FANOUT~
GPIOData[30] => ~NO_FANOUT~
GPIOData[31] => ~NO_FANOUT~
rom_data_out[0] => rom_data_out[0].IN1
rom_data_out[1] => rom_data_out[1].IN1
rom_data_out[2] => rom_data_out[2].IN1
rom_data_out[3] => rom_data_out[3].IN1
rom_data_out[4] => rom_data_out[4].IN1
rom_data_out[5] => rom_data_out[5].IN1
rom_data_out[6] => rom_data_out[6].IN1
rom_data_out[7] => rom_data_out[7].IN1
rom_data_out[8] => rom_data_out[8].IN1
rom_data_out[9] => rom_data_out[9].IN1
rom_data_out[10] => rom_data_out[10].IN1
rom_data_out[11] => rom_data_out[11].IN1
rom_data_out[12] => rom_data_out[12].IN1
rom_data_out[13] => rom_data_out[13].IN1
rom_data_out[14] => rom_data_out[14].IN1
rom_data_out[15] => rom_data_out[15].IN1
rom_data_out[16] => rom_data_out[16].IN1
rom_data_out[17] => rom_data_out[17].IN1
rom_data_out[18] => rom_data_out[18].IN1
rom_data_out[19] => rom_data_out[19].IN1
rom_data_out[20] => rom_data_out[20].IN1
rom_data_out[21] => rom_data_out[21].IN1
rom_data_out[22] => rom_data_out[22].IN1
rom_data_out[23] => rom_data_out[23].IN1
rom_data_out[24] => rom_data_out[24].IN1
rom_data_out[25] => rom_data_out[25].IN1
rom_data_out[26] => rom_data_out[26].IN1
rom_data_out[27] => rom_data_out[27].IN1
rom_data_out[28] => rom_data_out[28].IN1
rom_data_out[29] => rom_data_out[29].IN1
rom_data_out[30] => rom_data_out[30].IN1
rom_data_out[31] => rom_data_out[31].IN1
flag_from[0] => flag_from[0].IN1
flag_from[1] => flag_from[1].IN1
flag_from[2] => flag_from[2].IN1
flag_from[3] => flag_from[3].IN1
flag_from[4] => flag_from[4].IN1
flag_from[5] => flag_from[5].IN1
flag_from[6] => flag_from[6].IN1
flag_from[7] => flag_from[7].IN1
flag_from[8] => flag_from[8].IN1
flag_from[9] => flag_from[9].IN1
flag_from[10] => flag_from[10].IN1
flag_from[11] => flag_from[11].IN1
flag_from[12] => flag_from[12].IN1
flag_from[13] => flag_from[13].IN1
flag_from[14] => flag_from[14].IN1
flag_from[15] => flag_from[15].IN1
flag_from[16] => flag_from[16].IN1
flag_from[17] => flag_from[17].IN1
flag_from[18] => flag_from[18].IN1
flag_from[19] => flag_from[19].IN1
flag_from[20] => flag_from[20].IN1
flag_from[21] => flag_from[21].IN1
flag_from[22] => flag_from[22].IN1
flag_from[23] => flag_from[23].IN1
flag_from[24] => flag_from[24].IN1
flag_from[25] => flag_from[25].IN1
flag_from[26] => flag_from[26].IN1
flag_from[27] => flag_from[27].IN1
flag_from[28] => flag_from[28].IN1
flag_from[29] => flag_from[29].IN1
flag_from[30] => flag_from[30].IN1
flag_from[31] => flag_from[31].IN1
data_from[0] => data_from[0].IN1
data_from[1] => data_from[1].IN1
data_from[2] => data_from[2].IN1
data_from[3] => data_from[3].IN1
data_from[4] => data_from[4].IN1
data_from[5] => data_from[5].IN1
data_from[6] => data_from[6].IN1
data_from[7] => data_from[7].IN1
data_from[8] => data_from[8].IN1
data_from[9] => data_from[9].IN1
data_from[10] => data_from[10].IN1
data_from[11] => data_from[11].IN1
data_from[12] => data_from[12].IN1
data_from[13] => data_from[13].IN1
data_from[14] => data_from[14].IN1
data_from[15] => data_from[15].IN1
data_from[16] => data_from[16].IN1
data_from[17] => data_from[17].IN1
data_from[18] => data_from[18].IN1
data_from[19] => data_from[19].IN1
data_from[20] => data_from[20].IN1
data_from[21] => data_from[21].IN1
data_from[22] => data_from[22].IN1
data_from[23] => data_from[23].IN1
data_from[24] => data_from[24].IN1
data_from[25] => data_from[25].IN1
data_from[26] => data_from[26].IN1
data_from[27] => data_from[27].IN1
data_from[28] => data_from[28].IN1
data_from[29] => data_from[29].IN1
data_from[30] => data_from[30].IN1
data_from[31] => data_from[31].IN1
ADDRIn[0] => LessThan0.IN64
ADDRIn[0] => LessThan1.IN64
ADDRIn[0] => LessThan2.IN64
ADDRIn[0] => LessThan3.IN64
ADDRIn[0] => LessThan4.IN64
ADDRIn[0] => LessThan5.IN64
ADDRIn[0] => LessThan6.IN64
ADDRIn[0] => ADDROut.DATAB
ADDRIn[0] => ADDROut.DATAB
ADDRIn[0] => ADDROut.DATAB
ADDRIn[0] => ADDROut.DATAB
ADDRIn[0] => ADDROut.DATAB
ADDRIn[0] => ADDROut.DATAB
ADDRIn[0] => ADDROut.DATAB
ADDRIn[0] => ADDROut.DATAB
ADDRIn[0] => Equal0.IN31
ADDRIn[0] => Equal1.IN31
ADDRIn[0] => Equal2.IN31
ADDRIn[0] => Equal3.IN31
ADDRIn[1] => LessThan0.IN63
ADDRIn[1] => LessThan1.IN63
ADDRIn[1] => LessThan2.IN63
ADDRIn[1] => LessThan3.IN63
ADDRIn[1] => LessThan4.IN63
ADDRIn[1] => LessThan5.IN63
ADDRIn[1] => LessThan6.IN63
ADDRIn[1] => ADDROut.DATAB
ADDRIn[1] => ADDROut.DATAB
ADDRIn[1] => ADDROut.DATAB
ADDRIn[1] => ADDROut.DATAB
ADDRIn[1] => ADDROut.DATAB
ADDRIn[1] => ADDROut.DATAB
ADDRIn[1] => ADDROut.DATAB
ADDRIn[1] => ADDROut.DATAB
ADDRIn[1] => Equal0.IN30
ADDRIn[1] => Equal1.IN30
ADDRIn[1] => Equal2.IN30
ADDRIn[1] => Equal3.IN30
ADDRIn[2] => LessThan0.IN62
ADDRIn[2] => LessThan1.IN62
ADDRIn[2] => Add1.IN60
ADDRIn[2] => Add3.IN60
ADDRIn[2] => LessThan2.IN62
ADDRIn[2] => LessThan3.IN62
ADDRIn[2] => Add5.IN60
ADDRIn[2] => LessThan4.IN62
ADDRIn[2] => LessThan5.IN62
ADDRIn[2] => LessThan6.IN62
ADDRIn[2] => ADDROut.DATAB
ADDRIn[2] => ADDROut.DATAB
ADDRIn[2] => ADDROut.DATAB
ADDRIn[2] => ADDROut.DATAB
ADDRIn[2] => ADDROut.DATAB
ADDRIn[2] => Equal0.IN4
ADDRIn[2] => Equal1.IN29
ADDRIn[2] => Equal2.IN4
ADDRIn[2] => Equal3.IN29
ADDRIn[3] => LessThan0.IN61
ADDRIn[3] => LessThan1.IN61
ADDRIn[3] => Add1.IN59
ADDRIn[3] => Add3.IN59
ADDRIn[3] => Add4.IN58
ADDRIn[3] => LessThan2.IN61
ADDRIn[3] => LessThan3.IN61
ADDRIn[3] => Add5.IN59
ADDRIn[3] => LessThan4.IN61
ADDRIn[3] => LessThan5.IN61
ADDRIn[3] => LessThan6.IN61
ADDRIn[3] => ADDROut.DATAB
ADDRIn[3] => ADDROut.DATAB
ADDRIn[3] => ADDROut.DATAB
ADDRIn[3] => ADDROut.DATAB
ADDRIn[3] => Equal0.IN3
ADDRIn[3] => Equal1.IN28
ADDRIn[3] => Equal2.IN29
ADDRIn[3] => Equal3.IN4
ADDRIn[4] => LessThan0.IN60
ADDRIn[4] => LessThan1.IN60
ADDRIn[4] => Add1.IN58
ADDRIn[4] => Add2.IN56
ADDRIn[4] => Add3.IN58
ADDRIn[4] => Add4.IN57
ADDRIn[4] => LessThan2.IN60
ADDRIn[4] => LessThan3.IN60
ADDRIn[4] => Add5.IN58
ADDRIn[4] => LessThan4.IN60
ADDRIn[4] => LessThan5.IN60
ADDRIn[4] => LessThan6.IN60
ADDRIn[4] => ADDROut.DATAB
ADDRIn[4] => ADDROut.DATAB
ADDRIn[4] => ADDROut.DATAB
ADDRIn[4] => Equal0.IN29
ADDRIn[4] => Equal1.IN3
ADDRIn[4] => Equal2.IN3
ADDRIn[4] => Equal3.IN3
ADDRIn[5] => LessThan0.IN59
ADDRIn[5] => LessThan1.IN59
ADDRIn[5] => Add1.IN57
ADDRIn[5] => Add2.IN55
ADDRIn[5] => Add3.IN57
ADDRIn[5] => Add4.IN56
ADDRIn[5] => LessThan2.IN59
ADDRIn[5] => LessThan3.IN59
ADDRIn[5] => Add5.IN57
ADDRIn[5] => LessThan4.IN59
ADDRIn[5] => LessThan5.IN59
ADDRIn[5] => LessThan6.IN59
ADDRIn[5] => ADDROut.DATAB
ADDRIn[5] => ADDROut.DATAB
ADDRIn[5] => ADDROut.DATAB
ADDRIn[5] => Equal0.IN2
ADDRIn[5] => Equal1.IN2
ADDRIn[5] => Equal2.IN2
ADDRIn[5] => Equal3.IN2
ADDRIn[6] => LessThan0.IN58
ADDRIn[6] => LessThan1.IN58
ADDRIn[6] => Add1.IN56
ADDRIn[6] => Add2.IN54
ADDRIn[6] => Add3.IN56
ADDRIn[6] => Add4.IN55
ADDRIn[6] => LessThan2.IN58
ADDRIn[6] => LessThan3.IN58
ADDRIn[6] => Add5.IN56
ADDRIn[6] => LessThan4.IN58
ADDRIn[6] => LessThan5.IN58
ADDRIn[6] => LessThan6.IN58
ADDRIn[6] => ADDROut.DATAB
ADDRIn[6] => ADDROut.DATAB
ADDRIn[6] => ADDROut.DATAB
ADDRIn[6] => Equal0.IN28
ADDRIn[6] => Equal1.IN27
ADDRIn[6] => Equal2.IN28
ADDRIn[6] => Equal3.IN28
ADDRIn[7] => LessThan0.IN57
ADDRIn[7] => LessThan1.IN57
ADDRIn[7] => Add1.IN55
ADDRIn[7] => Add2.IN53
ADDRIn[7] => Add3.IN55
ADDRIn[7] => Add4.IN54
ADDRIn[7] => LessThan2.IN57
ADDRIn[7] => LessThan3.IN57
ADDRIn[7] => Add5.IN55
ADDRIn[7] => LessThan4.IN57
ADDRIn[7] => LessThan5.IN57
ADDRIn[7] => LessThan6.IN57
ADDRIn[7] => ADDROut.DATAB
ADDRIn[7] => ADDROut.DATAB
ADDRIn[7] => ADDROut.DATAB
ADDRIn[7] => Equal0.IN27
ADDRIn[7] => Equal1.IN26
ADDRIn[7] => Equal2.IN27
ADDRIn[7] => Equal3.IN27
ADDRIn[8] => LessThan0.IN56
ADDRIn[8] => LessThan1.IN56
ADDRIn[8] => Add1.IN54
ADDRIn[8] => Add2.IN52
ADDRIn[8] => Add3.IN54
ADDRIn[8] => Add4.IN53
ADDRIn[8] => LessThan2.IN56
ADDRIn[8] => LessThan3.IN56
ADDRIn[8] => Add5.IN54
ADDRIn[8] => LessThan4.IN56
ADDRIn[8] => LessThan5.IN56
ADDRIn[8] => LessThan6.IN56
ADDRIn[8] => ADDROut.DATAB
ADDRIn[8] => ADDROut.DATAB
ADDRIn[8] => ADDROut.DATAB
ADDRIn[8] => Equal0.IN26
ADDRIn[8] => Equal1.IN25
ADDRIn[8] => Equal2.IN26
ADDRIn[8] => Equal3.IN26
ADDRIn[9] => LessThan0.IN55
ADDRIn[9] => LessThan1.IN55
ADDRIn[9] => Add1.IN53
ADDRIn[9] => Add2.IN51
ADDRIn[9] => Add3.IN53
ADDRIn[9] => Add4.IN52
ADDRIn[9] => LessThan2.IN55
ADDRIn[9] => LessThan3.IN55
ADDRIn[9] => Add5.IN53
ADDRIn[9] => LessThan4.IN55
ADDRIn[9] => LessThan5.IN55
ADDRIn[9] => LessThan6.IN55
ADDRIn[9] => ADDROut.DATAB
ADDRIn[9] => ADDROut.DATAB
ADDRIn[9] => ADDROut.DATAB
ADDRIn[9] => Equal0.IN25
ADDRIn[9] => Equal1.IN24
ADDRIn[9] => Equal2.IN25
ADDRIn[9] => Equal3.IN25
ADDRIn[10] => LessThan0.IN54
ADDRIn[10] => LessThan1.IN54
ADDRIn[10] => Add1.IN52
ADDRIn[10] => Add2.IN50
ADDRIn[10] => Add3.IN52
ADDRIn[10] => Add4.IN51
ADDRIn[10] => LessThan2.IN54
ADDRIn[10] => LessThan3.IN54
ADDRIn[10] => Add5.IN52
ADDRIn[10] => LessThan4.IN54
ADDRIn[10] => LessThan5.IN54
ADDRIn[10] => LessThan6.IN54
ADDRIn[10] => ADDROut.DATAB
ADDRIn[10] => ADDROut.DATAB
ADDRIn[10] => ADDROut.DATAB
ADDRIn[10] => Equal0.IN24
ADDRIn[10] => Equal1.IN23
ADDRIn[10] => Equal2.IN24
ADDRIn[10] => Equal3.IN24
ADDRIn[11] => LessThan0.IN53
ADDRIn[11] => LessThan1.IN53
ADDRIn[11] => Add1.IN51
ADDRIn[11] => Add2.IN49
ADDRIn[11] => Add3.IN51
ADDRIn[11] => Add4.IN50
ADDRIn[11] => LessThan2.IN53
ADDRIn[11] => LessThan3.IN53
ADDRIn[11] => Add5.IN51
ADDRIn[11] => LessThan4.IN53
ADDRIn[11] => LessThan5.IN53
ADDRIn[11] => LessThan6.IN53
ADDRIn[11] => ADDROut.DATAB
ADDRIn[11] => ADDROut.DATAB
ADDRIn[11] => ADDROut.DATAB
ADDRIn[11] => Equal0.IN23
ADDRIn[11] => Equal1.IN22
ADDRIn[11] => Equal2.IN23
ADDRIn[11] => Equal3.IN23
ADDRIn[12] => LessThan0.IN52
ADDRIn[12] => LessThan1.IN52
ADDRIn[12] => Add1.IN50
ADDRIn[12] => Add2.IN48
ADDRIn[12] => Add3.IN50
ADDRIn[12] => Add4.IN49
ADDRIn[12] => LessThan2.IN52
ADDRIn[12] => LessThan3.IN52
ADDRIn[12] => Add5.IN50
ADDRIn[12] => LessThan4.IN52
ADDRIn[12] => LessThan5.IN52
ADDRIn[12] => LessThan6.IN52
ADDRIn[12] => ADDROut.DATAB
ADDRIn[12] => ADDROut.DATAB
ADDRIn[12] => ADDROut.DATAB
ADDRIn[12] => Equal0.IN22
ADDRIn[12] => Equal1.IN21
ADDRIn[12] => Equal2.IN22
ADDRIn[12] => Equal3.IN22
ADDRIn[13] => LessThan0.IN51
ADDRIn[13] => LessThan1.IN51
ADDRIn[13] => Add1.IN49
ADDRIn[13] => Add2.IN47
ADDRIn[13] => Add3.IN49
ADDRIn[13] => Add4.IN48
ADDRIn[13] => LessThan2.IN51
ADDRIn[13] => LessThan3.IN51
ADDRIn[13] => Add5.IN49
ADDRIn[13] => LessThan4.IN51
ADDRIn[13] => LessThan5.IN51
ADDRIn[13] => LessThan6.IN51
ADDRIn[13] => ADDROut.DATAB
ADDRIn[13] => ADDROut.DATAB
ADDRIn[13] => ADDROut.DATAB
ADDRIn[13] => Equal0.IN21
ADDRIn[13] => Equal1.IN20
ADDRIn[13] => Equal2.IN21
ADDRIn[13] => Equal3.IN21
ADDRIn[14] => LessThan0.IN50
ADDRIn[14] => LessThan1.IN50
ADDRIn[14] => Add1.IN48
ADDRIn[14] => Add2.IN46
ADDRIn[14] => Add3.IN48
ADDRIn[14] => Add4.IN47
ADDRIn[14] => LessThan2.IN50
ADDRIn[14] => LessThan3.IN50
ADDRIn[14] => Add5.IN48
ADDRIn[14] => LessThan4.IN50
ADDRIn[14] => LessThan5.IN50
ADDRIn[14] => LessThan6.IN50
ADDRIn[14] => ADDROut.DATAB
ADDRIn[14] => ADDROut.DATAB
ADDRIn[14] => ADDROut.DATAB
ADDRIn[14] => Equal0.IN20
ADDRIn[14] => Equal1.IN19
ADDRIn[14] => Equal2.IN20
ADDRIn[14] => Equal3.IN20
ADDRIn[15] => LessThan0.IN49
ADDRIn[15] => LessThan1.IN49
ADDRIn[15] => Add1.IN47
ADDRIn[15] => Add2.IN45
ADDRIn[15] => Add3.IN47
ADDRIn[15] => Add4.IN46
ADDRIn[15] => LessThan2.IN49
ADDRIn[15] => LessThan3.IN49
ADDRIn[15] => Add5.IN47
ADDRIn[15] => LessThan4.IN49
ADDRIn[15] => LessThan5.IN49
ADDRIn[15] => LessThan6.IN49
ADDRIn[15] => ADDROut.DATAB
ADDRIn[15] => ADDROut.DATAB
ADDRIn[15] => ADDROut.DATAB
ADDRIn[15] => Equal0.IN19
ADDRIn[15] => Equal1.IN18
ADDRIn[15] => Equal2.IN19
ADDRIn[15] => Equal3.IN19
ADDRIn[16] => LessThan0.IN48
ADDRIn[16] => LessThan1.IN48
ADDRIn[16] => Add0.IN32
ADDRIn[16] => Add1.IN46
ADDRIn[16] => Add2.IN44
ADDRIn[16] => Add3.IN46
ADDRIn[16] => Add4.IN45
ADDRIn[16] => LessThan2.IN48
ADDRIn[16] => LessThan3.IN48
ADDRIn[16] => Add5.IN46
ADDRIn[16] => LessThan4.IN48
ADDRIn[16] => LessThan5.IN48
ADDRIn[16] => LessThan6.IN48
ADDRIn[16] => ADDROut.DATAB
ADDRIn[16] => ADDROut.DATAB
ADDRIn[16] => Equal0.IN1
ADDRIn[16] => Equal1.IN1
ADDRIn[16] => Equal2.IN1
ADDRIn[16] => Equal3.IN1
ADDRIn[17] => LessThan0.IN47
ADDRIn[17] => LessThan1.IN47
ADDRIn[17] => Add0.IN31
ADDRIn[17] => Add1.IN45
ADDRIn[17] => Add2.IN43
ADDRIn[17] => Add3.IN45
ADDRIn[17] => Add4.IN44
ADDRIn[17] => LessThan2.IN47
ADDRIn[17] => LessThan3.IN47
ADDRIn[17] => Add5.IN45
ADDRIn[17] => LessThan4.IN47
ADDRIn[17] => LessThan5.IN47
ADDRIn[17] => LessThan6.IN47
ADDRIn[17] => ADDROut.DATAB
ADDRIn[17] => ADDROut.DATAB
ADDRIn[17] => Equal0.IN18
ADDRIn[17] => Equal1.IN17
ADDRIn[17] => Equal2.IN18
ADDRIn[17] => Equal3.IN18
ADDRIn[18] => LessThan0.IN46
ADDRIn[18] => LessThan1.IN46
ADDRIn[18] => Add0.IN30
ADDRIn[18] => Add1.IN44
ADDRIn[18] => Add2.IN42
ADDRIn[18] => Add3.IN44
ADDRIn[18] => Add4.IN43
ADDRIn[18] => LessThan2.IN46
ADDRIn[18] => LessThan3.IN46
ADDRIn[18] => Add5.IN44
ADDRIn[18] => LessThan4.IN46
ADDRIn[18] => LessThan5.IN46
ADDRIn[18] => LessThan6.IN46
ADDRIn[18] => ADDROut.DATAB
ADDRIn[18] => ADDROut.DATAB
ADDRIn[18] => Equal0.IN17
ADDRIn[18] => Equal1.IN16
ADDRIn[18] => Equal2.IN17
ADDRIn[18] => Equal3.IN17
ADDRIn[19] => LessThan0.IN45
ADDRIn[19] => LessThan1.IN45
ADDRIn[19] => Add0.IN29
ADDRIn[19] => Add1.IN43
ADDRIn[19] => Add2.IN41
ADDRIn[19] => Add3.IN43
ADDRIn[19] => Add4.IN42
ADDRIn[19] => LessThan2.IN45
ADDRIn[19] => LessThan3.IN45
ADDRIn[19] => Add5.IN43
ADDRIn[19] => LessThan4.IN45
ADDRIn[19] => LessThan5.IN45
ADDRIn[19] => LessThan6.IN45
ADDRIn[19] => ADDROut.DATAB
ADDRIn[19] => ADDROut.DATAB
ADDRIn[19] => Equal0.IN16
ADDRIn[19] => Equal1.IN15
ADDRIn[19] => Equal2.IN16
ADDRIn[19] => Equal3.IN16
ADDRIn[20] => LessThan0.IN44
ADDRIn[20] => LessThan1.IN44
ADDRIn[20] => Add0.IN28
ADDRIn[20] => Add1.IN42
ADDRIn[20] => Add2.IN40
ADDRIn[20] => Add3.IN42
ADDRIn[20] => Add4.IN41
ADDRIn[20] => LessThan2.IN44
ADDRIn[20] => LessThan3.IN44
ADDRIn[20] => Add5.IN42
ADDRIn[20] => LessThan4.IN44
ADDRIn[20] => LessThan5.IN44
ADDRIn[20] => LessThan6.IN44
ADDRIn[20] => ADDROut.DATAB
ADDRIn[20] => ADDROut.DATAB
ADDRIn[20] => Equal0.IN15
ADDRIn[20] => Equal1.IN14
ADDRIn[20] => Equal2.IN15
ADDRIn[20] => Equal3.IN15
ADDRIn[21] => LessThan0.IN43
ADDRIn[21] => LessThan1.IN43
ADDRIn[21] => Add0.IN27
ADDRIn[21] => Add1.IN41
ADDRIn[21] => Add2.IN39
ADDRIn[21] => Add3.IN41
ADDRIn[21] => Add4.IN40
ADDRIn[21] => LessThan2.IN43
ADDRIn[21] => LessThan3.IN43
ADDRIn[21] => Add5.IN41
ADDRIn[21] => LessThan4.IN43
ADDRIn[21] => LessThan5.IN43
ADDRIn[21] => LessThan6.IN43
ADDRIn[21] => ADDROut.DATAB
ADDRIn[21] => ADDROut.DATAB
ADDRIn[21] => Equal0.IN14
ADDRIn[21] => Equal1.IN13
ADDRIn[21] => Equal2.IN14
ADDRIn[21] => Equal3.IN14
ADDRIn[22] => LessThan0.IN42
ADDRIn[22] => LessThan1.IN42
ADDRIn[22] => Add0.IN26
ADDRIn[22] => Add1.IN40
ADDRIn[22] => Add2.IN38
ADDRIn[22] => Add3.IN40
ADDRIn[22] => Add4.IN39
ADDRIn[22] => LessThan2.IN42
ADDRIn[22] => LessThan3.IN42
ADDRIn[22] => Add5.IN40
ADDRIn[22] => LessThan4.IN42
ADDRIn[22] => Add6.IN20
ADDRIn[22] => LessThan5.IN42
ADDRIn[22] => LessThan6.IN42
ADDRIn[22] => ADDROut.DATAB
ADDRIn[22] => Equal0.IN13
ADDRIn[22] => Equal1.IN12
ADDRIn[22] => Equal2.IN13
ADDRIn[22] => Equal3.IN13
ADDRIn[23] => LessThan0.IN41
ADDRIn[23] => LessThan1.IN41
ADDRIn[23] => Add0.IN25
ADDRIn[23] => Add1.IN39
ADDRIn[23] => Add2.IN37
ADDRIn[23] => Add3.IN39
ADDRIn[23] => Add4.IN38
ADDRIn[23] => LessThan2.IN41
ADDRIn[23] => LessThan3.IN41
ADDRIn[23] => Add5.IN39
ADDRIn[23] => LessThan4.IN41
ADDRIn[23] => Add6.IN19
ADDRIn[23] => LessThan5.IN41
ADDRIn[23] => LessThan6.IN41
ADDRIn[23] => ADDROut.DATAB
ADDRIn[23] => Equal0.IN12
ADDRIn[23] => Equal1.IN11
ADDRIn[23] => Equal2.IN12
ADDRIn[23] => Equal3.IN12
ADDRIn[24] => LessThan0.IN40
ADDRIn[24] => LessThan1.IN40
ADDRIn[24] => Add0.IN24
ADDRIn[24] => Add1.IN38
ADDRIn[24] => Add2.IN36
ADDRIn[24] => Add3.IN38
ADDRIn[24] => Add4.IN37
ADDRIn[24] => LessThan2.IN40
ADDRIn[24] => LessThan3.IN40
ADDRIn[24] => Add5.IN38
ADDRIn[24] => LessThan4.IN40
ADDRIn[24] => Add6.IN18
ADDRIn[24] => LessThan5.IN40
ADDRIn[24] => LessThan6.IN40
ADDRIn[24] => ADDROut.DATAB
ADDRIn[24] => Equal0.IN11
ADDRIn[24] => Equal1.IN10
ADDRIn[24] => Equal2.IN11
ADDRIn[24] => Equal3.IN11
ADDRIn[25] => LessThan0.IN39
ADDRIn[25] => LessThan1.IN39
ADDRIn[25] => Add0.IN23
ADDRIn[25] => Add1.IN37
ADDRIn[25] => Add2.IN35
ADDRIn[25] => Add3.IN37
ADDRIn[25] => Add4.IN36
ADDRIn[25] => LessThan2.IN39
ADDRIn[25] => LessThan3.IN39
ADDRIn[25] => Add5.IN37
ADDRIn[25] => LessThan4.IN39
ADDRIn[25] => Add6.IN17
ADDRIn[25] => LessThan5.IN39
ADDRIn[25] => LessThan6.IN39
ADDRIn[25] => ADDROut.DATAB
ADDRIn[25] => Equal0.IN10
ADDRIn[25] => Equal1.IN9
ADDRIn[25] => Equal2.IN10
ADDRIn[25] => Equal3.IN10
ADDRIn[26] => LessThan0.IN38
ADDRIn[26] => LessThan1.IN38
ADDRIn[26] => Add0.IN22
ADDRIn[26] => Add1.IN36
ADDRIn[26] => Add2.IN34
ADDRIn[26] => Add3.IN36
ADDRIn[26] => Add4.IN35
ADDRIn[26] => LessThan2.IN38
ADDRIn[26] => LessThan3.IN38
ADDRIn[26] => Add5.IN36
ADDRIn[26] => LessThan4.IN38
ADDRIn[26] => Add6.IN16
ADDRIn[26] => LessThan5.IN38
ADDRIn[26] => LessThan6.IN38
ADDRIn[26] => ADDROut.DATAB
ADDRIn[26] => Equal0.IN9
ADDRIn[26] => Equal1.IN8
ADDRIn[26] => Equal2.IN9
ADDRIn[26] => Equal3.IN9
ADDRIn[27] => LessThan0.IN37
ADDRIn[27] => LessThan1.IN37
ADDRIn[27] => Add0.IN21
ADDRIn[27] => Add1.IN35
ADDRIn[27] => Add2.IN33
ADDRIn[27] => Add3.IN35
ADDRIn[27] => Add4.IN34
ADDRIn[27] => LessThan2.IN37
ADDRIn[27] => LessThan3.IN37
ADDRIn[27] => Add5.IN35
ADDRIn[27] => LessThan4.IN37
ADDRIn[27] => Add6.IN15
ADDRIn[27] => LessThan5.IN37
ADDRIn[27] => LessThan6.IN37
ADDRIn[27] => ADDROut.DATAB
ADDRIn[27] => Equal0.IN8
ADDRIn[27] => Equal1.IN7
ADDRIn[27] => Equal2.IN8
ADDRIn[27] => Equal3.IN8
ADDRIn[28] => LessThan0.IN36
ADDRIn[28] => LessThan1.IN36
ADDRIn[28] => Add0.IN20
ADDRIn[28] => Add1.IN34
ADDRIn[28] => Add2.IN32
ADDRIn[28] => Add3.IN34
ADDRIn[28] => Add4.IN33
ADDRIn[28] => LessThan2.IN36
ADDRIn[28] => LessThan3.IN36
ADDRIn[28] => Add5.IN34
ADDRIn[28] => LessThan4.IN36
ADDRIn[28] => Add6.IN14
ADDRIn[28] => LessThan5.IN36
ADDRIn[28] => LessThan6.IN36
ADDRIn[28] => ADDROut.DATAB
ADDRIn[28] => Equal0.IN0
ADDRIn[28] => Equal1.IN0
ADDRIn[28] => Equal2.IN0
ADDRIn[28] => Equal3.IN0
ADDRIn[29] => LessThan0.IN35
ADDRIn[29] => LessThan1.IN35
ADDRIn[29] => Add0.IN19
ADDRIn[29] => Add1.IN33
ADDRIn[29] => Add2.IN31
ADDRIn[29] => Add3.IN33
ADDRIn[29] => Add4.IN32
ADDRIn[29] => LessThan2.IN35
ADDRIn[29] => LessThan3.IN35
ADDRIn[29] => Add5.IN33
ADDRIn[29] => LessThan4.IN35
ADDRIn[29] => Add6.IN13
ADDRIn[29] => LessThan5.IN35
ADDRIn[29] => LessThan6.IN35
ADDRIn[29] => ADDROut.DATAB
ADDRIn[29] => Equal0.IN7
ADDRIn[29] => Equal1.IN6
ADDRIn[29] => Equal2.IN7
ADDRIn[29] => Equal3.IN7
ADDRIn[30] => LessThan0.IN34
ADDRIn[30] => LessThan1.IN34
ADDRIn[30] => Add0.IN18
ADDRIn[30] => Add1.IN32
ADDRIn[30] => Add2.IN30
ADDRIn[30] => Add3.IN32
ADDRIn[30] => Add4.IN31
ADDRIn[30] => LessThan2.IN34
ADDRIn[30] => LessThan3.IN34
ADDRIn[30] => Add5.IN32
ADDRIn[30] => LessThan4.IN34
ADDRIn[30] => Add6.IN12
ADDRIn[30] => LessThan5.IN34
ADDRIn[30] => LessThan6.IN34
ADDRIn[30] => ADDROut.DATAB
ADDRIn[30] => Equal0.IN6
ADDRIn[30] => Equal1.IN5
ADDRIn[30] => Equal2.IN6
ADDRIn[30] => Equal3.IN6
ADDRIn[31] => LessThan0.IN33
ADDRIn[31] => LessThan1.IN33
ADDRIn[31] => Add0.IN17
ADDRIn[31] => Add1.IN31
ADDRIn[31] => Add2.IN29
ADDRIn[31] => Add3.IN31
ADDRIn[31] => Add4.IN30
ADDRIn[31] => LessThan2.IN33
ADDRIn[31] => LessThan3.IN33
ADDRIn[31] => Add5.IN31
ADDRIn[31] => LessThan4.IN33
ADDRIn[31] => Add6.IN11
ADDRIn[31] => LessThan5.IN33
ADDRIn[31] => LessThan6.IN33
ADDRIn[31] => ADDROut.DATAB
ADDRIn[31] => Equal0.IN5
ADDRIn[31] => Equal1.IN4
ADDRIn[31] => Equal2.IN5
ADDRIn[31] => Equal3.IN5
RAM_En <= RAM_En.DB_MAX_OUTPUT_PORT_TYPE
GPIO_En <= GPIO_En.DB_MAX_OUTPUT_PORT_TYPE
uart_flag_en <= uart_flag_en.DB_MAX_OUTPUT_PORT_TYPE
uart_data_en <= uart_data_en.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_flag_rst <= uart_rx_flag_rst.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[0] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[1] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[2] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[3] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[4] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[5] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[6] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[7] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[8] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[9] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[10] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[11] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[12] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[13] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[14] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[15] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[16] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[17] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[18] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[19] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[20] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[21] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[22] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[23] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[24] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[25] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[26] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[27] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[28] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[29] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[30] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
ADDROut[31] <= ADDROut.DB_MAX_OUTPUT_PORT_TYPE
data_o_map[0] <= Mux_4to1:map_mem_data.s
data_o_map[1] <= Mux_4to1:map_mem_data.s
data_o_map[2] <= Mux_4to1:map_mem_data.s
data_o_map[3] <= Mux_4to1:map_mem_data.s
data_o_map[4] <= Mux_4to1:map_mem_data.s
data_o_map[5] <= Mux_4to1:map_mem_data.s
data_o_map[6] <= Mux_4to1:map_mem_data.s
data_o_map[7] <= Mux_4to1:map_mem_data.s
data_o_map[8] <= Mux_4to1:map_mem_data.s
data_o_map[9] <= Mux_4to1:map_mem_data.s
data_o_map[10] <= Mux_4to1:map_mem_data.s
data_o_map[11] <= Mux_4to1:map_mem_data.s
data_o_map[12] <= Mux_4to1:map_mem_data.s
data_o_map[13] <= Mux_4to1:map_mem_data.s
data_o_map[14] <= Mux_4to1:map_mem_data.s
data_o_map[15] <= Mux_4to1:map_mem_data.s
data_o_map[16] <= Mux_4to1:map_mem_data.s
data_o_map[17] <= Mux_4to1:map_mem_data.s
data_o_map[18] <= Mux_4to1:map_mem_data.s
data_o_map[19] <= Mux_4to1:map_mem_data.s
data_o_map[20] <= Mux_4to1:map_mem_data.s
data_o_map[21] <= Mux_4to1:map_mem_data.s
data_o_map[22] <= Mux_4to1:map_mem_data.s
data_o_map[23] <= Mux_4to1:map_mem_data.s
data_o_map[24] <= Mux_4to1:map_mem_data.s
data_o_map[25] <= Mux_4to1:map_mem_data.s
data_o_map[26] <= Mux_4to1:map_mem_data.s
data_o_map[27] <= Mux_4to1:map_mem_data.s
data_o_map[28] <= Mux_4to1:map_mem_data.s
data_o_map[29] <= Mux_4to1:map_mem_data.s
data_o_map[30] <= Mux_4to1:map_mem_data.s
data_o_map[31] <= Mux_4to1:map_mem_data.s


|single_cycle_p2|Memory_map:maping|Mux_4to1:map_mem_data
A[0] => Mux31.IN0
A[1] => Mux30.IN0
A[2] => Mux29.IN0
A[3] => Mux28.IN0
A[4] => Mux27.IN0
A[5] => Mux26.IN0
A[6] => Mux25.IN0
A[7] => Mux24.IN0
A[8] => Mux23.IN0
A[9] => Mux22.IN0
A[10] => Mux21.IN0
A[11] => Mux20.IN0
A[12] => Mux19.IN0
A[13] => Mux18.IN0
A[14] => Mux17.IN0
A[15] => Mux16.IN0
A[16] => Mux15.IN0
A[17] => Mux14.IN0
A[18] => Mux13.IN0
A[19] => Mux12.IN0
A[20] => Mux11.IN0
A[21] => Mux10.IN0
A[22] => Mux9.IN0
A[23] => Mux8.IN0
A[24] => Mux7.IN0
A[25] => Mux6.IN0
A[26] => Mux5.IN0
A[27] => Mux4.IN0
A[28] => Mux3.IN0
A[29] => Mux2.IN0
A[30] => Mux1.IN0
A[31] => Mux0.IN0
B[0] => Mux31.IN1
B[1] => Mux30.IN1
B[2] => Mux29.IN1
B[3] => Mux28.IN1
B[4] => Mux27.IN1
B[5] => Mux26.IN1
B[6] => Mux25.IN1
B[7] => Mux24.IN1
B[8] => Mux23.IN1
B[9] => Mux22.IN1
B[10] => Mux21.IN1
B[11] => Mux20.IN1
B[12] => Mux19.IN1
B[13] => Mux18.IN1
B[14] => Mux17.IN1
B[15] => Mux16.IN1
B[16] => Mux15.IN1
B[17] => Mux14.IN1
B[18] => Mux13.IN1
B[19] => Mux12.IN1
B[20] => Mux11.IN1
B[21] => Mux10.IN1
B[22] => Mux9.IN1
B[23] => Mux8.IN1
B[24] => Mux7.IN1
B[25] => Mux6.IN1
B[26] => Mux5.IN1
B[27] => Mux4.IN1
B[28] => Mux3.IN1
B[29] => Mux2.IN1
B[30] => Mux1.IN1
B[31] => Mux0.IN1
C[0] => Mux31.IN2
C[1] => Mux30.IN2
C[2] => Mux29.IN2
C[3] => Mux28.IN2
C[4] => Mux27.IN2
C[5] => Mux26.IN2
C[6] => Mux25.IN2
C[7] => Mux24.IN2
C[8] => Mux23.IN2
C[9] => Mux22.IN2
C[10] => Mux21.IN2
C[11] => Mux20.IN2
C[12] => Mux19.IN2
C[13] => Mux18.IN2
C[14] => Mux17.IN2
C[15] => Mux16.IN2
C[16] => Mux15.IN2
C[17] => Mux14.IN2
C[18] => Mux13.IN2
C[19] => Mux12.IN2
C[20] => Mux11.IN2
C[21] => Mux10.IN2
C[22] => Mux9.IN2
C[23] => Mux8.IN2
C[24] => Mux7.IN2
C[25] => Mux6.IN2
C[26] => Mux5.IN2
C[27] => Mux4.IN2
C[28] => Mux3.IN2
C[29] => Mux2.IN2
C[30] => Mux1.IN2
C[31] => Mux0.IN2
D[0] => Mux31.IN3
D[1] => Mux30.IN3
D[2] => Mux29.IN3
D[3] => Mux28.IN3
D[4] => Mux27.IN3
D[5] => Mux26.IN3
D[6] => Mux25.IN3
D[7] => Mux24.IN3
D[8] => Mux23.IN3
D[9] => Mux22.IN3
D[10] => Mux21.IN3
D[11] => Mux20.IN3
D[12] => Mux19.IN3
D[13] => Mux18.IN3
D[14] => Mux17.IN3
D[15] => Mux16.IN3
D[16] => Mux15.IN3
D[17] => Mux14.IN3
D[18] => Mux13.IN3
D[19] => Mux12.IN3
D[20] => Mux11.IN3
D[21] => Mux10.IN3
D[22] => Mux9.IN3
D[23] => Mux8.IN3
D[24] => Mux7.IN3
D[25] => Mux6.IN3
D[26] => Mux5.IN3
D[27] => Mux4.IN3
D[28] => Mux3.IN3
D[29] => Mux2.IN3
D[30] => Mux1.IN3
D[31] => Mux0.IN3
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[0] => Mux4.IN5
Sel[0] => Mux5.IN5
Sel[0] => Mux6.IN5
Sel[0] => Mux7.IN5
Sel[0] => Mux8.IN5
Sel[0] => Mux9.IN5
Sel[0] => Mux10.IN5
Sel[0] => Mux11.IN5
Sel[0] => Mux12.IN5
Sel[0] => Mux13.IN5
Sel[0] => Mux14.IN5
Sel[0] => Mux15.IN5
Sel[0] => Mux16.IN5
Sel[0] => Mux17.IN5
Sel[0] => Mux18.IN5
Sel[0] => Mux19.IN5
Sel[0] => Mux20.IN5
Sel[0] => Mux21.IN5
Sel[0] => Mux22.IN5
Sel[0] => Mux23.IN5
Sel[0] => Mux24.IN5
Sel[0] => Mux25.IN5
Sel[0] => Mux26.IN5
Sel[0] => Mux27.IN5
Sel[0] => Mux28.IN5
Sel[0] => Mux29.IN5
Sel[0] => Mux30.IN5
Sel[0] => Mux31.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Sel[1] => Mux4.IN4
Sel[1] => Mux5.IN4
Sel[1] => Mux6.IN4
Sel[1] => Mux7.IN4
Sel[1] => Mux8.IN4
Sel[1] => Mux9.IN4
Sel[1] => Mux10.IN4
Sel[1] => Mux11.IN4
Sel[1] => Mux12.IN4
Sel[1] => Mux13.IN4
Sel[1] => Mux14.IN4
Sel[1] => Mux15.IN4
Sel[1] => Mux16.IN4
Sel[1] => Mux17.IN4
Sel[1] => Mux18.IN4
Sel[1] => Mux19.IN4
Sel[1] => Mux20.IN4
Sel[1] => Mux21.IN4
Sel[1] => Mux22.IN4
Sel[1] => Mux23.IN4
Sel[1] => Mux24.IN4
Sel[1] => Mux25.IN4
Sel[1] => Mux26.IN4
Sel[1] => Mux27.IN4
Sel[1] => Mux28.IN4
Sel[1] => Mux29.IN4
Sel[1] => Mux30.IN4
Sel[1] => Mux31.IN4
s[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|uart_in_out:uart_memory
clk => clk.IN4
rst => rst.IN4
uart_tx_ini => uart_tx_ini.IN1
uart_tx_data => uart_tx_data.IN1
enable_out_reg_w => reg_in_enable.OUTPUTSELECT
enable_out_reg_w => sel.DATAA
uart_rx_flag_rst => reg_in_enable.DATAA
DataToOut[0] => DataToOut[0].IN2
DataToOut[1] => DataToOut[1].IN2
DataToOut[2] => DataToOut[2].IN2
DataToOut[3] => DataToOut[3].IN2
DataToOut[4] => DataToOut[4].IN2
DataToOut[5] => DataToOut[5].IN2
DataToOut[6] => DataToOut[6].IN2
DataToOut[7] => DataToOut[7].IN2
DataToOut[8] => DataToOut[8].IN2
DataToOut[9] => DataToOut[9].IN2
DataToOut[10] => DataToOut[10].IN2
DataToOut[11] => DataToOut[11].IN2
DataToOut[12] => DataToOut[12].IN2
DataToOut[13] => DataToOut[13].IN2
DataToOut[14] => DataToOut[14].IN2
DataToOut[15] => DataToOut[15].IN2
DataToOut[16] => DataToOut[16].IN2
DataToOut[17] => DataToOut[17].IN2
DataToOut[18] => DataToOut[18].IN2
DataToOut[19] => DataToOut[19].IN2
DataToOut[20] => DataToOut[20].IN2
DataToOut[21] => DataToOut[21].IN2
DataToOut[22] => DataToOut[22].IN2
DataToOut[23] => DataToOut[23].IN2
DataToOut[24] => DataToOut[24].IN2
DataToOut[25] => DataToOut[25].IN2
DataToOut[26] => DataToOut[26].IN2
DataToOut[27] => DataToOut[27].IN2
DataToOut[28] => DataToOut[28].IN2
DataToOut[29] => DataToOut[29].IN2
DataToOut[30] => DataToOut[30].IN2
DataToOut[31] => DataToOut[31].IN2
rx_register[0] => rx_register[0].IN1
rx_register[1] => rx_register[1].IN1
rx_register[2] => rx_register[2].IN1
rx_register[3] => rx_register[3].IN1
rx_register[4] => rx_register[4].IN1
rx_register[5] => rx_register[5].IN1
rx_register[6] => rx_register[6].IN1
rx_register[7] => rx_register[7].IN1
flag_from[0] <= Register:rx_flag_reg.Q
flag_from[1] <= Register:rx_flag_reg.Q
flag_from[2] <= Register:rx_flag_reg.Q
flag_from[3] <= Register:rx_flag_reg.Q
flag_from[4] <= Register:rx_flag_reg.Q
flag_from[5] <= Register:rx_flag_reg.Q
flag_from[6] <= Register:rx_flag_reg.Q
flag_from[7] <= Register:rx_flag_reg.Q
flag_from[8] <= Register:rx_flag_reg.Q
flag_from[9] <= Register:rx_flag_reg.Q
flag_from[10] <= Register:rx_flag_reg.Q
flag_from[11] <= Register:rx_flag_reg.Q
flag_from[12] <= Register:rx_flag_reg.Q
flag_from[13] <= Register:rx_flag_reg.Q
flag_from[14] <= Register:rx_flag_reg.Q
flag_from[15] <= Register:rx_flag_reg.Q
flag_from[16] <= Register:rx_flag_reg.Q
flag_from[17] <= Register:rx_flag_reg.Q
flag_from[18] <= Register:rx_flag_reg.Q
flag_from[19] <= Register:rx_flag_reg.Q
flag_from[20] <= Register:rx_flag_reg.Q
flag_from[21] <= Register:rx_flag_reg.Q
flag_from[22] <= Register:rx_flag_reg.Q
flag_from[23] <= Register:rx_flag_reg.Q
flag_from[24] <= Register:rx_flag_reg.Q
flag_from[25] <= Register:rx_flag_reg.Q
flag_from[26] <= Register:rx_flag_reg.Q
flag_from[27] <= Register:rx_flag_reg.Q
flag_from[28] <= Register:rx_flag_reg.Q
flag_from[29] <= Register:rx_flag_reg.Q
flag_from[30] <= Register:rx_flag_reg.Q
flag_from[31] <= Register:rx_flag_reg.Q
data_from[0] <= Register:rx_data_reg.Q
data_from[1] <= Register:rx_data_reg.Q
data_from[2] <= Register:rx_data_reg.Q
data_from[3] <= Register:rx_data_reg.Q
data_from[4] <= Register:rx_data_reg.Q
data_from[5] <= Register:rx_data_reg.Q
data_from[6] <= Register:rx_data_reg.Q
data_from[7] <= Register:rx_data_reg.Q
data_from[8] <= Register:rx_data_reg.Q
data_from[9] <= Register:rx_data_reg.Q
data_from[10] <= Register:rx_data_reg.Q
data_from[11] <= Register:rx_data_reg.Q
data_from[12] <= Register:rx_data_reg.Q
data_from[13] <= Register:rx_data_reg.Q
data_from[14] <= Register:rx_data_reg.Q
data_from[15] <= Register:rx_data_reg.Q
data_from[16] <= Register:rx_data_reg.Q
data_from[17] <= Register:rx_data_reg.Q
data_from[18] <= Register:rx_data_reg.Q
data_from[19] <= Register:rx_data_reg.Q
data_from[20] <= Register:rx_data_reg.Q
data_from[21] <= Register:rx_data_reg.Q
data_from[22] <= Register:rx_data_reg.Q
data_from[23] <= Register:rx_data_reg.Q
data_from[24] <= Register:rx_data_reg.Q
data_from[25] <= Register:rx_data_reg.Q
data_from[26] <= Register:rx_data_reg.Q
data_from[27] <= Register:rx_data_reg.Q
data_from[28] <= Register:rx_data_reg.Q
data_from[29] <= Register:rx_data_reg.Q
data_from[30] <= Register:rx_data_reg.Q
data_from[31] <= Register:rx_data_reg.Q
flag_to_uart[0] <= Register:tx_flag_reg.Q
flag_to_uart[1] <= Register:tx_flag_reg.Q
flag_to_uart[2] <= Register:tx_flag_reg.Q
flag_to_uart[3] <= Register:tx_flag_reg.Q
flag_to_uart[4] <= Register:tx_flag_reg.Q
flag_to_uart[5] <= Register:tx_flag_reg.Q
flag_to_uart[6] <= Register:tx_flag_reg.Q
flag_to_uart[7] <= Register:tx_flag_reg.Q
flag_to_uart[8] <= Register:tx_flag_reg.Q
flag_to_uart[9] <= Register:tx_flag_reg.Q
flag_to_uart[10] <= Register:tx_flag_reg.Q
flag_to_uart[11] <= Register:tx_flag_reg.Q
flag_to_uart[12] <= Register:tx_flag_reg.Q
flag_to_uart[13] <= Register:tx_flag_reg.Q
flag_to_uart[14] <= Register:tx_flag_reg.Q
flag_to_uart[15] <= Register:tx_flag_reg.Q
flag_to_uart[16] <= Register:tx_flag_reg.Q
flag_to_uart[17] <= Register:tx_flag_reg.Q
flag_to_uart[18] <= Register:tx_flag_reg.Q
flag_to_uart[19] <= Register:tx_flag_reg.Q
flag_to_uart[20] <= Register:tx_flag_reg.Q
flag_to_uart[21] <= Register:tx_flag_reg.Q
flag_to_uart[22] <= Register:tx_flag_reg.Q
flag_to_uart[23] <= Register:tx_flag_reg.Q
flag_to_uart[24] <= Register:tx_flag_reg.Q
flag_to_uart[25] <= Register:tx_flag_reg.Q
flag_to_uart[26] <= Register:tx_flag_reg.Q
flag_to_uart[27] <= Register:tx_flag_reg.Q
flag_to_uart[28] <= Register:tx_flag_reg.Q
flag_to_uart[29] <= Register:tx_flag_reg.Q
flag_to_uart[30] <= Register:tx_flag_reg.Q
flag_to_uart[31] <= Register:tx_flag_reg.Q
data_to_uart[0] <= Register:tx_data_reg.Q
data_to_uart[1] <= Register:tx_data_reg.Q
data_to_uart[2] <= Register:tx_data_reg.Q
data_to_uart[3] <= Register:tx_data_reg.Q
data_to_uart[4] <= Register:tx_data_reg.Q
data_to_uart[5] <= Register:tx_data_reg.Q
data_to_uart[6] <= Register:tx_data_reg.Q
data_to_uart[7] <= Register:tx_data_reg.Q
data_to_uart[8] <= Register:tx_data_reg.Q
data_to_uart[9] <= Register:tx_data_reg.Q
data_to_uart[10] <= Register:tx_data_reg.Q
data_to_uart[11] <= Register:tx_data_reg.Q
data_to_uart[12] <= Register:tx_data_reg.Q
data_to_uart[13] <= Register:tx_data_reg.Q
data_to_uart[14] <= Register:tx_data_reg.Q
data_to_uart[15] <= Register:tx_data_reg.Q
data_to_uart[16] <= Register:tx_data_reg.Q
data_to_uart[17] <= Register:tx_data_reg.Q
data_to_uart[18] <= Register:tx_data_reg.Q
data_to_uart[19] <= Register:tx_data_reg.Q
data_to_uart[20] <= Register:tx_data_reg.Q
data_to_uart[21] <= Register:tx_data_reg.Q
data_to_uart[22] <= Register:tx_data_reg.Q
data_to_uart[23] <= Register:tx_data_reg.Q
data_to_uart[24] <= Register:tx_data_reg.Q
data_to_uart[25] <= Register:tx_data_reg.Q
data_to_uart[26] <= Register:tx_data_reg.Q
data_to_uart[27] <= Register:tx_data_reg.Q
data_to_uart[28] <= Register:tx_data_reg.Q
data_to_uart[29] <= Register:tx_data_reg.Q
data_to_uart[30] <= Register:tx_data_reg.Q
data_to_uart[31] <= Register:tx_data_reg.Q


|single_cycle_p2|uart_in_out:uart_memory|Mux_2to1:flags
A[0] => s.DATAB
A[1] => s.DATAB
A[2] => s.DATAB
A[3] => s.DATAB
A[4] => s.DATAB
A[5] => s.DATAB
A[6] => s.DATAB
A[7] => s.DATAB
A[8] => s.DATAB
A[9] => s.DATAB
A[10] => s.DATAB
A[11] => s.DATAB
A[12] => s.DATAB
A[13] => s.DATAB
A[14] => s.DATAB
A[15] => s.DATAB
A[16] => s.DATAB
A[17] => s.DATAB
A[18] => s.DATAB
A[19] => s.DATAB
A[20] => s.DATAB
A[21] => s.DATAB
A[22] => s.DATAB
A[23] => s.DATAB
A[24] => s.DATAB
A[25] => s.DATAB
A[26] => s.DATAB
A[27] => s.DATAB
A[28] => s.DATAB
A[29] => s.DATAB
A[30] => s.DATAB
A[31] => s.DATAB
B[0] => s.DATAA
B[1] => s.DATAA
B[2] => s.DATAA
B[3] => s.DATAA
B[4] => s.DATAA
B[5] => s.DATAA
B[6] => s.DATAA
B[7] => s.DATAA
B[8] => s.DATAA
B[9] => s.DATAA
B[10] => s.DATAA
B[11] => s.DATAA
B[12] => s.DATAA
B[13] => s.DATAA
B[14] => s.DATAA
B[15] => s.DATAA
B[16] => s.DATAA
B[17] => s.DATAA
B[18] => s.DATAA
B[19] => s.DATAA
B[20] => s.DATAA
B[21] => s.DATAA
B[22] => s.DATAA
B[23] => s.DATAA
B[24] => s.DATAA
B[25] => s.DATAA
B[26] => s.DATAA
B[27] => s.DATAA
B[28] => s.DATAA
B[29] => s.DATAA
B[30] => s.DATAA
B[31] => s.DATAA
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|uart_in_out:uart_memory|Mux_2to1:datas
A[0] => s.DATAB
A[1] => s.DATAB
A[2] => s.DATAB
A[3] => s.DATAB
A[4] => s.DATAB
A[5] => s.DATAB
A[6] => s.DATAB
A[7] => s.DATAB
A[8] => s.DATAB
A[9] => s.DATAB
A[10] => s.DATAB
A[11] => s.DATAB
A[12] => s.DATAB
A[13] => s.DATAB
A[14] => s.DATAB
A[15] => s.DATAB
A[16] => s.DATAB
A[17] => s.DATAB
A[18] => s.DATAB
A[19] => s.DATAB
A[20] => s.DATAB
A[21] => s.DATAB
A[22] => s.DATAB
A[23] => s.DATAB
A[24] => s.DATAB
A[25] => s.DATAB
A[26] => s.DATAB
A[27] => s.DATAB
A[28] => s.DATAB
A[29] => s.DATAB
A[30] => s.DATAB
A[31] => s.DATAB
B[0] => s.DATAA
B[1] => s.DATAA
B[2] => s.DATAA
B[3] => s.DATAA
B[4] => s.DATAA
B[5] => s.DATAA
B[6] => s.DATAA
B[7] => s.DATAA
B[8] => s.DATAA
B[9] => s.DATAA
B[10] => s.DATAA
B[11] => s.DATAA
B[12] => s.DATAA
B[13] => s.DATAA
B[14] => s.DATAA
B[15] => s.DATAA
B[16] => s.DATAA
B[17] => s.DATAA
B[18] => s.DATAA
B[19] => s.DATAA
B[20] => s.DATAA
B[21] => s.DATAA
B[22] => s.DATAA
B[23] => s.DATAA
B[24] => s.DATAA
B[25] => s.DATAA
B[26] => s.DATAA
B[27] => s.DATAA
B[28] => s.DATAA
B[29] => s.DATAA
B[30] => s.DATAA
B[31] => s.DATAA
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
Sel => s.OUTPUTSELECT
s[0] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|uart_in_out:uart_memory|Register:rx_flag_reg
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|uart_in_out:uart_memory|Register:rx_data_reg
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|uart_in_out:uart_memory|Register:tx_flag_reg
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|uart_in_out:uart_memory|Register:tx_data_reg
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|GPIO_in_out:GPIO
clk => clk.IN2
rst => rst.IN2
en => en.IN1
DataToOut[0] => DataToOut[0].IN1
DataToOut[1] => DataToOut[1].IN1
DataToOut[2] => DataToOut[2].IN1
DataToOut[3] => DataToOut[3].IN1
DataToOut[4] => DataToOut[4].IN1
DataToOut[5] => DataToOut[5].IN1
DataToOut[6] => DataToOut[6].IN1
DataToOut[7] => DataToOut[7].IN1
DataToOut[8] => DataToOut[8].IN1
DataToOut[9] => DataToOut[9].IN1
DataToOut[10] => DataToOut[10].IN1
DataToOut[11] => DataToOut[11].IN1
DataToOut[12] => DataToOut[12].IN1
DataToOut[13] => DataToOut[13].IN1
DataToOut[14] => DataToOut[14].IN1
DataToOut[15] => DataToOut[15].IN1
DataToOut[16] => DataToOut[16].IN1
DataToOut[17] => DataToOut[17].IN1
DataToOut[18] => DataToOut[18].IN1
DataToOut[19] => DataToOut[19].IN1
DataToOut[20] => DataToOut[20].IN1
DataToOut[21] => DataToOut[21].IN1
DataToOut[22] => DataToOut[22].IN1
DataToOut[23] => DataToOut[23].IN1
DataToOut[24] => DataToOut[24].IN1
DataToOut[25] => DataToOut[25].IN1
DataToOut[26] => DataToOut[26].IN1
DataToOut[27] => DataToOut[27].IN1
DataToOut[28] => DataToOut[28].IN1
DataToOut[29] => DataToOut[29].IN1
DataToOut[30] => DataToOut[30].IN1
DataToOut[31] => DataToOut[31].IN1
PORT_IN[0] => PORT_IN[0].IN1
PORT_IN[1] => PORT_IN[1].IN1
PORT_IN[2] => PORT_IN[2].IN1
PORT_IN[3] => PORT_IN[3].IN1
PORT_IN[4] => PORT_IN[4].IN1
PORT_IN[5] => PORT_IN[5].IN1
PORT_IN[6] => PORT_IN[6].IN1
PORT_IN[7] => PORT_IN[7].IN1
PORT_OUT[0] <= Register:OutReg.Q
PORT_OUT[1] <= Register:OutReg.Q
PORT_OUT[2] <= Register:OutReg.Q
PORT_OUT[3] <= Register:OutReg.Q
PORT_OUT[4] <= Register:OutReg.Q
PORT_OUT[5] <= Register:OutReg.Q
PORT_OUT[6] <= Register:OutReg.Q
PORT_OUT[7] <= Register:OutReg.Q
DataFromIn[0] <= Register:InReg.Q
DataFromIn[1] <= Register:InReg.Q
DataFromIn[2] <= Register:InReg.Q
DataFromIn[3] <= Register:InReg.Q
DataFromIn[4] <= Register:InReg.Q
DataFromIn[5] <= Register:InReg.Q
DataFromIn[6] <= Register:InReg.Q
DataFromIn[7] <= Register:InReg.Q
DataFromIn[8] <= Register:InReg.Q
DataFromIn[9] <= Register:InReg.Q
DataFromIn[10] <= Register:InReg.Q
DataFromIn[11] <= Register:InReg.Q
DataFromIn[12] <= Register:InReg.Q
DataFromIn[13] <= Register:InReg.Q
DataFromIn[14] <= Register:InReg.Q
DataFromIn[15] <= Register:InReg.Q
DataFromIn[16] <= Register:InReg.Q
DataFromIn[17] <= Register:InReg.Q
DataFromIn[18] <= Register:InReg.Q
DataFromIn[19] <= Register:InReg.Q
DataFromIn[20] <= Register:InReg.Q
DataFromIn[21] <= Register:InReg.Q
DataFromIn[22] <= Register:InReg.Q
DataFromIn[23] <= Register:InReg.Q
DataFromIn[24] <= Register:InReg.Q
DataFromIn[25] <= Register:InReg.Q
DataFromIn[26] <= Register:InReg.Q
DataFromIn[27] <= Register:InReg.Q
DataFromIn[28] <= Register:InReg.Q
DataFromIn[29] <= Register:InReg.Q
DataFromIn[30] <= Register:InReg.Q
DataFromIn[31] <= Register:InReg.Q


|single_cycle_p2|GPIO_in_out:GPIO|Register:InReg
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|GPIO_in_out:GPIO|Register:OutReg
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
dafault_D[0] => Q[0]~reg0.ADATA
dafault_D[1] => Q[1]~reg0.ADATA
dafault_D[2] => Q[2]~reg0.ADATA
dafault_D[3] => Q[3]~reg0.ADATA
dafault_D[4] => Q[4]~reg0.ADATA
dafault_D[5] => Q[5]~reg0.ADATA
dafault_D[6] => Q[6]~reg0.ADATA
dafault_D[7] => Q[7]~reg0.ADATA
dafault_D[8] => Q[8]~reg0.ADATA
dafault_D[9] => Q[9]~reg0.ADATA
dafault_D[10] => Q[10]~reg0.ADATA
dafault_D[11] => Q[11]~reg0.ADATA
dafault_D[12] => Q[12]~reg0.ADATA
dafault_D[13] => Q[13]~reg0.ADATA
dafault_D[14] => Q[14]~reg0.ADATA
dafault_D[15] => Q[15]~reg0.ADATA
dafault_D[16] => Q[16]~reg0.ADATA
dafault_D[17] => Q[17]~reg0.ADATA
dafault_D[18] => Q[18]~reg0.ADATA
dafault_D[19] => Q[19]~reg0.ADATA
dafault_D[20] => Q[20]~reg0.ADATA
dafault_D[21] => Q[21]~reg0.ADATA
dafault_D[22] => Q[22]~reg0.ADATA
dafault_D[23] => Q[23]~reg0.ADATA
dafault_D[24] => Q[24]~reg0.ADATA
dafault_D[25] => Q[25]~reg0.ADATA
dafault_D[26] => Q[26]~reg0.ADATA
dafault_D[27] => Q[27]~reg0.ADATA
dafault_D[28] => Q[28]~reg0.ADATA
dafault_D[29] => Q[29]~reg0.ADATA
dafault_D[30] => Q[30]~reg0.ADATA
dafault_D[31] => Q[31]~reg0.ADATA
rst => Q[0]~reg0.ALOAD
rst => Q[1]~reg0.ALOAD
rst => Q[2]~reg0.ALOAD
rst => Q[3]~reg0.ALOAD
rst => Q[4]~reg0.ALOAD
rst => Q[5]~reg0.ALOAD
rst => Q[6]~reg0.ALOAD
rst => Q[7]~reg0.ALOAD
rst => Q[8]~reg0.ALOAD
rst => Q[9]~reg0.ALOAD
rst => Q[10]~reg0.ALOAD
rst => Q[11]~reg0.ALOAD
rst => Q[12]~reg0.ALOAD
rst => Q[13]~reg0.ALOAD
rst => Q[14]~reg0.ALOAD
rst => Q[15]~reg0.ALOAD
rst => Q[16]~reg0.ALOAD
rst => Q[17]~reg0.ALOAD
rst => Q[18]~reg0.ALOAD
rst => Q[19]~reg0.ALOAD
rst => Q[20]~reg0.ALOAD
rst => Q[21]~reg0.ALOAD
rst => Q[22]~reg0.ALOAD
rst => Q[23]~reg0.ALOAD
rst => Q[24]~reg0.ALOAD
rst => Q[25]~reg0.ALOAD
rst => Q[26]~reg0.ALOAD
rst => Q[27]~reg0.ALOAD
rst => Q[28]~reg0.ALOAD
rst => Q[29]~reg0.ALOAD
rst => Q[30]~reg0.ALOAD
rst => Q[31]~reg0.ALOAD
en => Q[0]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|single_port_ram:RAM_32bit_dataMemory
data[0] => ram.data_a[0].DATAIN
data[0] => ram.DATAIN
data[1] => ram.data_a[1].DATAIN
data[1] => ram.DATAIN1
data[2] => ram.data_a[2].DATAIN
data[2] => ram.DATAIN2
data[3] => ram.data_a[3].DATAIN
data[3] => ram.DATAIN3
data[4] => ram.data_a[4].DATAIN
data[4] => ram.DATAIN4
data[5] => ram.data_a[5].DATAIN
data[5] => ram.DATAIN5
data[6] => ram.data_a[6].DATAIN
data[6] => ram.DATAIN6
data[7] => ram.data_a[7].DATAIN
data[7] => ram.DATAIN7
data[8] => ram.data_a[8].DATAIN
data[8] => ram.DATAIN8
data[9] => ram.data_a[9].DATAIN
data[9] => ram.DATAIN9
data[10] => ram.data_a[10].DATAIN
data[10] => ram.DATAIN10
data[11] => ram.data_a[11].DATAIN
data[11] => ram.DATAIN11
data[12] => ram.data_a[12].DATAIN
data[12] => ram.DATAIN12
data[13] => ram.data_a[13].DATAIN
data[13] => ram.DATAIN13
data[14] => ram.data_a[14].DATAIN
data[14] => ram.DATAIN14
data[15] => ram.data_a[15].DATAIN
data[15] => ram.DATAIN15
data[16] => ram.data_a[16].DATAIN
data[16] => ram.DATAIN16
data[17] => ram.data_a[17].DATAIN
data[17] => ram.DATAIN17
data[18] => ram.data_a[18].DATAIN
data[18] => ram.DATAIN18
data[19] => ram.data_a[19].DATAIN
data[19] => ram.DATAIN19
data[20] => ram.data_a[20].DATAIN
data[20] => ram.DATAIN20
data[21] => ram.data_a[21].DATAIN
data[21] => ram.DATAIN21
data[22] => ram.data_a[22].DATAIN
data[22] => ram.DATAIN22
data[23] => ram.data_a[23].DATAIN
data[23] => ram.DATAIN23
data[24] => ram.data_a[24].DATAIN
data[24] => ram.DATAIN24
data[25] => ram.data_a[25].DATAIN
data[25] => ram.DATAIN25
data[26] => ram.data_a[26].DATAIN
data[26] => ram.DATAIN26
data[27] => ram.data_a[27].DATAIN
data[27] => ram.DATAIN27
data[28] => ram.data_a[28].DATAIN
data[28] => ram.DATAIN28
data[29] => ram.data_a[29].DATAIN
data[29] => ram.DATAIN29
data[30] => ram.data_a[30].DATAIN
data[30] => ram.DATAIN30
data[31] => ram.data_a[31].DATAIN
data[31] => ram.DATAIN31
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ram.waddr_a[0].DATAIN
addr[2] => ram.WADDR
addr[2] => ram.RADDR
addr[3] => ram.waddr_a[1].DATAIN
addr[3] => ram.WADDR1
addr[3] => ram.RADDR1
addr[4] => ram.waddr_a[2].DATAIN
addr[4] => ram.WADDR2
addr[4] => ram.RADDR2
addr[5] => ram.waddr_a[3].DATAIN
addr[5] => ram.WADDR3
addr[5] => ram.RADDR3
addr[6] => ram.waddr_a[4].DATAIN
addr[6] => ram.WADDR4
addr[6] => ram.RADDR4
addr[7] => ram.waddr_a[5].DATAIN
addr[7] => ram.WADDR5
addr[7] => ram.RADDR5
addr[8] => ram.waddr_a[6].DATAIN
addr[8] => ram.WADDR6
addr[8] => ram.RADDR6
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
we => ram.we_a.DATAIN
we => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.CLK0
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|single_cycle_p2|UART_RX:RX
clk => clk.IN5
rst => rst.IN3
rx => rx.IN2
rx_register[0] <= Reg_Param:rx_Data_Reg_i.Q
rx_register[1] <= Reg_Param:rx_Data_Reg_i.Q
rx_register[2] <= Reg_Param:rx_Data_Reg_i.Q
rx_register[3] <= Reg_Param:rx_Data_Reg_i.Q
rx_register[4] <= Reg_Param:rx_Data_Reg_i.Q
rx_register[5] <= Reg_Param:rx_Data_Reg_i.Q
rx_register[6] <= Reg_Param:rx_Data_Reg_i.Q
rx_register[7] <= Reg_Param:rx_Data_Reg_i.Q
enable_out_reg_w <= enable_out_reg_w.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_RX:RX|Shift_Register_R_Param:shift_reg
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
enable => Q[8]~reg0.ENA
enable => Q[7]~reg0.ENA
enable => Q[6]~reg0.ENA
enable => Q[5]~reg0.ENA
enable => Q[4]~reg0.ENA
enable => Q[3]~reg0.ENA
enable => Q[2]~reg0.ENA
enable => Q[1]~reg0.ENA
enable => Q[0]~reg0.ENA
d => Q[8]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_RX:RX|Reg_Param:rx_Data_Reg_i
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
enable => Q[7]~reg0.ENA
enable => Q[6]~reg0.ENA
enable => Q[5]~reg0.ENA
enable => Q[4]~reg0.ENA
enable => Q[3]~reg0.ENA
enable => Q[2]~reg0.ENA
enable => Q[1]~reg0.ENA
enable => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_RX:RX|Bit_Rate_Pulse:BR_pulse
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
enable => count[0].ENA
enable => count[12].ENA
enable => count[11].ENA
enable => count[10].ENA
enable => count[9].ENA
enable => count[8].ENA
enable => count[7].ENA
enable => count[6].ENA
enable => count[5].ENA
enable => count[4].ENA
enable => count[3].ENA
enable => count[2].ENA
enable => count[1].ENA
end_bit_time <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
end_half_time <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_RX:RX|FSM_UART_Rx:FSM_Rx
rx => Rx_state.OUTPUTSELECT
rx => Rx_state.OUTPUTSELECT
rx => Rx_state.OUTPUTSELECT
rx => Rx_state.OUTPUTSELECT
rx => Rx_state.OUTPUTSELECT
rx => Rx_state.OUTPUTSELECT
rx => Rx_state.OUTPUTSELECT
clk => Rx_state~5.DATAIN
rst => Rx_state~7.DATAIN
end_half_time_i => Rx_state.OUTPUTSELECT
end_half_time_i => Rx_state.OUTPUTSELECT
end_half_time_i => Rx_state.OUTPUTSELECT
end_half_time_i => Rx_state.OUTPUTSELECT
end_half_time_i => Rx_state.OUTPUTSELECT
end_half_time_i => Rx_state.OUTPUTSELECT
end_half_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
Rx_bit_Count[0] => Equal0.IN1
Rx_bit_Count[1] => Equal0.IN3
Rx_bit_Count[2] => Equal0.IN2
Rx_bit_Count[3] => Equal0.IN0
sample_o <= bit_count_enable.DB_MAX_OUTPUT_PORT_TYPE
bit_count_enable <= bit_count_enable.DB_MAX_OUTPUT_PORT_TYPE
rst_BR <= rst_BR.DB_MAX_OUTPUT_PORT_TYPE
rst_bit_counter <= rst_bit_counter.DB_MAX_OUTPUT_PORT_TYPE
enable_out_reg <= enable_out_reg.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_RX:RX|Counter_Param:Counter_bits
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
enable => Q[3]~reg0.ENA
enable => Q[2]~reg0.ENA
enable => Q[1]~reg0.ENA
enable => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_TX:TX
clk => clk.IN4
n_rst => n_rst.IN2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
btn_tx => btn_tx.IN1
tx_line <= shift_register:SR.ser_bit
finish <= FSM_UART_tx:FSM_tx.finish


|single_cycle_p2|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
enable => count[0].ENA
enable => count[12].ENA
enable => count[11].ENA
enable => count[10].ENA
enable => count[9].ENA
enable => count[8].ENA
enable => count[7].ENA
enable => count[6].ENA
enable => count[5].ENA
enable => count[4].ENA
enable => count[3].ENA
enable => count[2].ENA
enable => count[1].ENA
end_bit_time <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
end_half_time <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_TX:TX|FSM_UART_tx:FSM_tx
tx => Tx_state.OUTPUTSELECT
tx => Tx_state.OUTPUTSELECT
tx => Tx_state.OUTPUTSELECT
tx => Tx_state.OUTPUTSELECT
tx => Tx_state.OUTPUTSELECT
clk => Tx_state~2.DATAIN
rst => Tx_state~4.DATAIN
end_bit_time_t => Tx_state.OUTPUTSELECT
end_bit_time_t => Tx_state.OUTPUTSELECT
end_bit_time_t => Tx_state.OUTPUTSELECT
end_bit_time_t => Tx_state.OUTPUTSELECT
end_bit_time_t => Tx_state.OUTPUTSELECT
Tx_bit_Count[0] => Equal0.IN3
Tx_bit_Count[1] => Equal0.IN1
Tx_bit_Count[2] => Equal0.IN2
Tx_bit_Count[3] => Equal0.IN0
bit_counter_en_tx <= bit_counter_en_tx.DB_MAX_OUTPUT_PORT_TYPE
bit_enable_start <= bit_enable_start.DB_MAX_OUTPUT_PORT_TYPE
bit_shift_en_tx <= bit_shift_en_tx.DB_MAX_OUTPUT_PORT_TYPE
bit_wait_tx <= bit_wait_tx.DB_MAX_OUTPUT_PORT_TYPE
rst_wait_tx <= rst_wait_tx.DB_MAX_OUTPUT_PORT_TYPE
rst_bit_counter_tx <= rst_bit_counter_tx.DB_MAX_OUTPUT_PORT_TYPE
finish <= finish.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_TX:TX|Counter_Param:Counter_bits_tx
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
enable => Q[3]~reg0.ENA
enable => Q[2]~reg0.ENA
enable => Q[1]~reg0.ENA
enable => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_TX:TX|shift_register:SR
clk => clk.IN10
rst => rst.IN10
en_start => en_start.IN10
en_shift => en_shift.IN10
Sw[0] => Sw[0].IN1
Sw[1] => Sw[1].IN1
Sw[2] => Sw[2].IN1
Sw[3] => Sw[3].IN1
Sw[4] => Sw[4].IN1
Sw[5] => Sw[5].IN1
Sw[6] => Sw[6].IN1
Sw[7] => Sw[7].IN1
Sw[8] => Sw[8].IN1
Sw[9] => Sw[9].IN1
ser_bit <= FF_D_2enable:FF_[9].FF.q


|single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[0].FF
clk => q~reg0.CLK
rst => q~reg0.PRESET
en0 => q.OUTPUTSELECT
en1 => q.OUTPUTSELECT
d0 => q.DATAB
d1 => q.DATAB
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[1].FF
clk => q~reg0.CLK
rst => q~reg0.PRESET
en0 => q.OUTPUTSELECT
en1 => q.OUTPUTSELECT
d0 => q.DATAB
d1 => q.DATAB
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[2].FF
clk => q~reg0.CLK
rst => q~reg0.PRESET
en0 => q.OUTPUTSELECT
en1 => q.OUTPUTSELECT
d0 => q.DATAB
d1 => q.DATAB
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[3].FF
clk => q~reg0.CLK
rst => q~reg0.PRESET
en0 => q.OUTPUTSELECT
en1 => q.OUTPUTSELECT
d0 => q.DATAB
d1 => q.DATAB
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[4].FF
clk => q~reg0.CLK
rst => q~reg0.PRESET
en0 => q.OUTPUTSELECT
en1 => q.OUTPUTSELECT
d0 => q.DATAB
d1 => q.DATAB
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[5].FF
clk => q~reg0.CLK
rst => q~reg0.PRESET
en0 => q.OUTPUTSELECT
en1 => q.OUTPUTSELECT
d0 => q.DATAB
d1 => q.DATAB
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[6].FF
clk => q~reg0.CLK
rst => q~reg0.PRESET
en0 => q.OUTPUTSELECT
en1 => q.OUTPUTSELECT
d0 => q.DATAB
d1 => q.DATAB
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[7].FF
clk => q~reg0.CLK
rst => q~reg0.PRESET
en0 => q.OUTPUTSELECT
en1 => q.OUTPUTSELECT
d0 => q.DATAB
d1 => q.DATAB
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[8].FF
clk => q~reg0.CLK
rst => q~reg0.PRESET
en0 => q.OUTPUTSELECT
en1 => q.OUTPUTSELECT
d0 => q.DATAB
d1 => q.DATAB
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_p2|UART_TX:TX|shift_register:SR|FF_D_2enable:FF_[9].FF
clk => q~reg0.CLK
rst => q~reg0.PRESET
en0 => q.OUTPUTSELECT
en1 => q.OUTPUTSELECT
d0 => q.DATAB
d1 => q.DATAB
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


