<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86BaseInfo.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L125'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- X86BaseInfo.h - Top level definitions for X86 -------- --*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file contains small standalone helper functions and enum definitions for</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the X86 target useful for the compiler back-end and the MC libraries.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// As such, it deliberately does not include references to LLVM core</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// code gen types, passes, etc..</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LLVM_LIB_TARGET_X86_MCTARGETDESC_X86BASEINFO_H</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LLVM_LIB_TARGET_X86_MCTARGETDESC_X86BASEINFO_H</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86MCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/DataTypes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace X86 {</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Enums for memory operand decoding. Each memory operand is represented with</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// a 5 operand sequence in the form: [Base, Scale, Index, Disp, Segment]</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum {</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AddrBaseReg = 0,</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AddrScaleAmt = 1,</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AddrIndexReg = 2,</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AddrDisp = 3,</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The operand # of the segment in the memory operand.</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AddrSegmentReg = 4,</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Total number of operands in a memory reference.</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AddrNumOperands = 5</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// AVX512 static rounding constants. These need to match the values in</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// avx512fintrin.h.</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum STATIC_ROUNDING {</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  TO_NEAREST_INT = 0,</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  TO_NEG_INF = 1,</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  TO_POS_INF = 2,</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  TO_ZERO = 3,</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CUR_DIRECTION = 4,</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  NO_EXC = 8</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// The constants to describe instr prefixes if there are</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum IPREFIXES {</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IP_NO_PREFIX = 0,</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IP_HAS_OP_SIZE = 1U &lt;&lt; 0,</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IP_HAS_AD_SIZE = 1U &lt;&lt; 1,</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IP_HAS_REPEAT_NE = 1U &lt;&lt; 2,</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IP_HAS_REPEAT = 1U &lt;&lt; 3,</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IP_HAS_LOCK = 1U &lt;&lt; 4,</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IP_HAS_NOTRACK = 1U &lt;&lt; 5,</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IP_USE_VEX = 1U &lt;&lt; 6,</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IP_USE_VEX2 = 1U &lt;&lt; 7,</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IP_USE_VEX3 = 1U &lt;&lt; 8,</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IP_USE_EVEX = 1U &lt;&lt; 9,</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IP_USE_DISP8 = 1U &lt;&lt; 10,</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IP_USE_DISP32 = 1U &lt;&lt; 11,</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum OperandType : unsigned {</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // AVX512 embedded rounding control. This should only have values 0-3.</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_ROUNDING_CONTROL = MCOI::OPERAND_FIRST_TARGET,</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OPERAND_COND_CODE,</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// X86 specific condition code. These correspond to X86_*_COND in</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// X86InstrInfo.td. They must be kept in synch.</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum CondCode {</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_O = 0,</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_NO = 1,</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_B = 2,</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_AE = 3,</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_E = 4,</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_NE = 5,</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_BE = 6,</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_A = 7,</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_S = 8,</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_NS = 9,</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_P = 10,</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_NP = 11,</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_L = 12,</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_GE = 13,</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_LE = 14,</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_G = 15,</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LAST_VALID_COND = COND_G,</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Artificial condition codes. These are used by analyzeBranch</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to indicate a block terminated with two conditional branches that together</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // form a compound condition. They occur in code using FCMP_OEQ or FCMP_UNE,</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // which can&apos;t be represented on x86 with a single condition. These</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // are never used in MachineInstrs and are inverses of one another.</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_NE_OR_P,</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_E_AND_NP,</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  COND_INVALID</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The classification for the first instruction in macro fusion.</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// FIXME: Zen 3 support branch fusion for OR/XOR.</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum class FirstMacroFusionInstKind {</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Test,   // TEST</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Cmp,    // CMP</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  And,    // AND</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AddSub, // ADD, SUB</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  IncDec, // INC, DEC</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Invalid // Not valid as a first macro fusion instruction</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum class SecondMacroFusionInstKind {</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AB,      // JA, JB and variants</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ELG,     // JE, JL, JG and variants</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SPO,     // JS, JP, JO and variants</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Invalid, // Not a fusible jump.</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns the type of the first instruction in macro-fusion.</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// FIXME: Zen 3 support branch fusion for OR/XOR.</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>inline FirstMacroFusionInstKind</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>28.6k</pre></td><td class='code'><pre>classifyFirstOpcodeInMacroFusion(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>28.6k</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>5.53k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.53k</span>, <span class='None'>False</span>: <span class='covered-line'>23.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>5.53k</pre></td><td class='code'><pre>    return FirstMacroFusionInstKind::Invalid;</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TEST</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case X86::TEST16i16:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre><span class='red'>  </span>case X86::TEST16mr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case X86::TEST16ri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  case X86::TEST16rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  case X86::TEST32i32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  case X86::TEST32mr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L134' href='#L134'><span>134:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  case X86::TEST32ri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L135' href='#L135'><span>135:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>946</pre></td><td class='code'><pre>  case X86::TEST32rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>865</span>, <span class='None'>False</span>: <span class='covered-line'>27.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>946</pre></td><td class='code'><pre>  case X86::TEST64i32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L137' href='#L137'><span>137:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>946</pre></td><td class='code'><pre>  case X86::TEST64mr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L138' href='#L138'><span>138:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>948</pre></td><td class='code'><pre>  case X86::TEST64ri32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L139' href='#L139'><span>139:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>5.66k</pre></td><td class='code'><pre>  case X86::TEST64rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.71k</span>, <span class='None'>False</span>: <span class='covered-line'>23.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>5.66k</pre></td><td class='code'><pre>  case X86::TEST8i8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>5.66k</pre></td><td class='code'><pre>  case X86::TEST8mr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L142' href='#L142'><span>142:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>6.81k</pre></td><td class='code'><pre>  case X86::TEST8ri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L143' href='#L143'><span>143:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.14k</span>, <span class='None'>False</span>: <span class='covered-line'>27.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>8.05k</pre></td><td class='code'><pre>  case X86::TEST8rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L144' href='#L144'><span>144:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.23k</span>, <span class='None'>False</span>: <span class='covered-line'>27.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>8.05k</pre></td><td class='code'><pre>    return FirstMacroFusionInstKind::Test;</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case X86::AND16i16:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L146' href='#L146'><span>146:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86::AND16ri:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86::AND16ri8:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L148' href='#L148'><span>148:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86::AND16rm:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86::AND16rr:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L150' href='#L150'><span>150:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86::AND16rr_REV:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L151' href='#L151'><span>151:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86::AND32i32:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L152' href='#L152'><span>152:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre><span class='red'>  </span>case X86::AND32ri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L153' href='#L153'><span>153:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  case X86::AND32ri8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  case X86::AND32rm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L155' href='#L155'><span>155:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>  case X86::AND32rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L156' href='#L156'><span>156:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>  case X86::AND32rr_REV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L157' href='#L157'><span>157:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>  case X86::AND64i32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L158' href='#L158'><span>158:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>  case X86::AND64ri32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L159' href='#L159'><span>159:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>  case X86::AND64ri8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>  case X86::AND64rm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  case X86::AND64rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L162' href='#L162'><span>162:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  case X86::AND64rr_REV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L163' href='#L163'><span>163:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  case X86::AND8i8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>  case X86::AND8ri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L165' href='#L165'><span>165:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>  case X86::AND8ri8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L166' href='#L166'><span>166:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>  case X86::AND8rm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L167' href='#L167'><span>167:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>  case X86::AND8rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L168' href='#L168'><span>168:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>  case X86::AND8rr_REV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>    return FirstMacroFusionInstKind::And;</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // CMP</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case X86::CMP16i16:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre><span class='red'>  </span>case X86::CMP16mr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L173' href='#L173'><span>173:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>  case X86::CMP16ri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>152</span>, <span class='None'>False</span>: <span class='covered-line'>28.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>  case X86::CMP16ri8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L175' href='#L175'><span>175:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>  case X86::CMP16rm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>450</pre></td><td class='code'><pre>  case X86::CMP16rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L177' href='#L177'><span>177:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>278</span>, <span class='None'>False</span>: <span class='covered-line'>28.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>450</pre></td><td class='code'><pre>  case X86::CMP16rr_REV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L178' href='#L178'><span>178:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>450</pre></td><td class='code'><pre>  case X86::CMP32i32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>506</pre></td><td class='code'><pre>  case X86::CMP32mr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>2.64k</pre></td><td class='code'><pre>  case X86::CMP32ri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L181' href='#L181'><span>181:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.14k</span>, <span class='None'>False</span>: <span class='covered-line'>26.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>2.64k</pre></td><td class='code'><pre>  case X86::CMP32ri8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L182' href='#L182'><span>182:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>  case X86::CMP32rm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L183' href='#L183'><span>183:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>338</span>, <span class='None'>False</span>: <span class='covered-line'>28.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>3.58k</pre></td><td class='code'><pre>  case X86::CMP32rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L184' href='#L184'><span>184:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>603</span>, <span class='None'>False</span>: <span class='covered-line'>28.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>3.58k</pre></td><td class='code'><pre>  case X86::CMP32rr_REV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L185' href='#L185'><span>185:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>3.58k</pre></td><td class='code'><pre>  case X86::CMP64i32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L186' href='#L186'><span>186:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>3.78k</pre></td><td class='code'><pre>  case X86::CMP64mr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L187' href='#L187'><span>187:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>200</span>, <span class='None'>False</span>: <span class='covered-line'>28.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>5.79k</pre></td><td class='code'><pre>  case X86::CMP64ri32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L188' href='#L188'><span>188:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.00k</span>, <span class='None'>False</span>: <span class='covered-line'>26.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>5.79k</pre></td><td class='code'><pre>  case X86::CMP64ri8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L189' href='#L189'><span>189:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>6.90k</pre></td><td class='code'><pre>  case X86::CMP64rm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.11k</span>, <span class='None'>False</span>: <span class='covered-line'>27.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  case X86::CMP64rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L191' href='#L191'><span>191:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.90k</span>, <span class='None'>False</span>: <span class='covered-line'>22.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  case X86::CMP64rr_REV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L192' href='#L192'><span>192:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  case X86::CMP8i8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L193' href='#L193'><span>193:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  case X86::CMP8mr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L194' href='#L194'><span>194:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>  case X86::CMP8ri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L195' href='#L195'><span>195:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>640</span>, <span class='None'>False</span>: <span class='covered-line'>27.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>  case X86::CMP8ri8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>  case X86::CMP8rm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L197' href='#L197'><span>197:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  case X86::CMP8rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L198' href='#L198'><span>198:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>519</span>, <span class='None'>False</span>: <span class='covered-line'>28.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  case X86::CMP8rr_REV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L199' href='#L199'><span>199:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>    return FirstMacroFusionInstKind::Cmp;</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ADD</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case X86::ADD16i16:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L202' href='#L202'><span>202:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86::ADD16ri:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L203' href='#L203'><span>203:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86::ADD16ri8:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L204' href='#L204'><span>204:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86::ADD16rm:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L205' href='#L205'><span>205:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86::ADD16rr:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86::ADD16rr_REV:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L207' href='#L207'><span>207:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86::ADD32i32:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre><span class='red'>  </span>case X86::ADD32ri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L209' href='#L209'><span>209:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  case X86::ADD32ri8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L210' href='#L210'><span>210:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  case X86::ADD32rm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L211' href='#L211'><span>211:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  case X86::ADD32rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L212' href='#L212'><span>212:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  case X86::ADD32rr_REV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L213' href='#L213'><span>213:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  case X86::ADD64i32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L214' href='#L214'><span>214:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  case X86::ADD64ri32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L215' href='#L215'><span>215:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  case X86::ADD64ri8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L216' href='#L216'><span>216:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  case X86::ADD64rm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L217' href='#L217'><span>217:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::ADD64rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L218' href='#L218'><span>218:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::ADD64rr_REV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L219' href='#L219'><span>219:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::ADD8i8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L220' href='#L220'><span>220:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::ADD8ri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L221' href='#L221'><span>221:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::ADD8ri8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L222' href='#L222'><span>222:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::ADD8rm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L223' href='#L223'><span>223:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::ADD8rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L224' href='#L224'><span>224:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::ADD8rr_REV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L225' href='#L225'><span>225:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SUB</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::SUB16i16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L227' href='#L227'><span>227:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::SUB16ri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::SUB16ri8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::SUB16rm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L230' href='#L230'><span>230:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::SUB16rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L231' href='#L231'><span>231:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::SUB16rr_REV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::SUB32i32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L233' href='#L233'><span>233:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::SUB32ri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::SUB32ri8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L235' href='#L235'><span>235:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case X86::SUB32rm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L236' href='#L236'><span>236:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>  case X86::SUB32rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>  case X86::SUB32rr_REV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L238' href='#L238'><span>238:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>  case X86::SUB64i32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L239' href='#L239'><span>239:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>  case X86::SUB64ri32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L240' href='#L240'><span>240:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>  case X86::SUB64ri8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L241' href='#L241'><span>241:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  case X86::SUB64rm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L242' href='#L242'><span>242:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>676</pre></td><td class='code'><pre>  case X86::SUB64rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L243' href='#L243'><span>243:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>548</span>, <span class='None'>False</span>: <span class='covered-line'>28.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>676</pre></td><td class='code'><pre>  case X86::SUB64rr_REV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L244' href='#L244'><span>244:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>676</pre></td><td class='code'><pre>  case X86::SUB8i8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L245' href='#L245'><span>245:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>676</pre></td><td class='code'><pre>  case X86::SUB8ri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L246' href='#L246'><span>246:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>676</pre></td><td class='code'><pre>  case X86::SUB8ri8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L247' href='#L247'><span>247:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>676</pre></td><td class='code'><pre>  case X86::SUB8rm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>676</pre></td><td class='code'><pre>  case X86::SUB8rr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L249' href='#L249'><span>249:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>676</pre></td><td class='code'><pre>  case X86::SUB8rr_REV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L250' href='#L250'><span>250:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>676</pre></td><td class='code'><pre>    return FirstMacroFusionInstKind::AddSub;</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // INC</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case X86::INC16r:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L253' href='#L253'><span>253:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86::INC16r_alt:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L254' href='#L254'><span>254:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre><span class='red'>  </span>case X86::INC32r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L255' href='#L255'><span>255:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case X86::INC32r_alt:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L256' href='#L256'><span>256:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  case X86::INC64r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L257' href='#L257'><span>257:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  case X86::INC8r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L258' href='#L258'><span>258:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // DEC</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  case X86::DEC16r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L260' href='#L260'><span>260:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  case X86::DEC16r_alt:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  case X86::DEC32r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L262' href='#L262'><span>262:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  case X86::DEC32r_alt:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L263' href='#L263'><span>263:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>  case X86::DEC64r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L264' href='#L264'><span>264:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>  case X86::DEC8r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L265' href='#L265'><span>265:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    return FirstMacroFusionInstKind::IncDec;</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>28.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>28.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns the type of the second instruction in macro-fusion.</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>inline SecondMacroFusionInstKind</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>94.3k</pre></td><td class='code'><pre>classifySecondCondCodeInMacroFusion(X86::CondCode CC) {</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>94.3k</pre></td><td class='code'><pre>  if (CC == X86::COND_INVALID)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L273' href='#L273'><span>273:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39.8k</span>, <span class='None'>False</span>: <span class='covered-line'>54.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>39.8k</pre></td><td class='code'><pre>    return SecondMacroFusionInstKind::Invalid;</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>54.5k</pre></td><td class='code'><pre>  switch (CC) {</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L276' href='#L276'><span>276:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>54.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return SecondMacroFusionInstKind::Invalid</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>15.4k</pre></td><td class='code'><pre>  case X86::COND_E:  // JE,JZ</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L278' href='#L278'><span>278:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.4k</span>, <span class='None'>False</span>: <span class='covered-line'>39.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>36.0k</pre></td><td class='code'><pre>  case X86::COND_NE: // JNE,JNZ</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L279' href='#L279'><span>279:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.6k</span>, <span class='None'>False</span>: <span class='covered-line'>33.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>38.6k</pre></td><td class='code'><pre>  case X86::COND_L:  // JL,JNGE</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L280' href='#L280'><span>280:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.52k</span>, <span class='None'>False</span>: <span class='covered-line'>51.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>38.9k</pre></td><td class='code'><pre>  case X86::COND_LE: // JLE,JNG</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L281' href='#L281'><span>281:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>346</span>, <span class='None'>False</span>: <span class='covered-line'>54.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>39.4k</pre></td><td class='code'><pre>  case X86::COND_G:  // JG,JNLE</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L282' href='#L282'><span>282:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>531</span>, <span class='None'>False</span>: <span class='covered-line'>53.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>40.8k</pre></td><td class='code'><pre>  case X86::COND_GE: // JGE,JNL</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L283' href='#L283'><span>283:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40k</span>, <span class='None'>False</span>: <span class='covered-line'>53.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>40.8k</pre></td><td class='code'><pre>    return SecondMacroFusionInstKind::ELG;</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>  case X86::COND_B:  // JB,JC</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L285' href='#L285'><span>285:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.99k</span>, <span class='None'>False</span>: <span class='covered-line'>51.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>  case X86::COND_BE: // JNA,JBE</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L286' href='#L286'><span>286:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.94k</span>, <span class='None'>False</span>: <span class='covered-line'>51.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>10.3k</pre></td><td class='code'><pre>  case X86::COND_A:  // JA,JNBE</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L287' href='#L287'><span>287:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.43k</span>, <span class='None'>False</span>: <span class='covered-line'>50.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  case X86::COND_AE: // JAE,JNC,JNB</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L288' href='#L288'><span>288:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.08k</span>, <span class='None'>False</span>: <span class='covered-line'>52.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>    return SecondMacroFusionInstKind::AB;</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>293</pre></td><td class='code'><pre>  case X86::COND_S:  // JS</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L290' href='#L290'><span>290:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>293</span>, <span class='None'>False</span>: <span class='covered-line'>54.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  case X86::COND_NS: // JNS</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L291' href='#L291'><span>291:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>864</span>, <span class='None'>False</span>: <span class='covered-line'>53.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  case X86::COND_P:  // JP,JPE</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L292' href='#L292'><span>292:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>54.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  case X86::COND_NP: // JNP,JPO</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>54.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  case X86::COND_O:  // JO</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L294' href='#L294'><span>294:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>54.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>  case X86::COND_NO: // JNO</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L295' href='#L295'><span>295:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>54.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>    return SecondMacroFusionInstKind::SPO;</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>54.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>54.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \param FirstKind kind of the first instruction in macro fusion.</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \param SecondKind kind of the second instruction in macro fusion.</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if the two instruction can be macro fused.</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>inline bool isMacroFused(FirstMacroFusionInstKind FirstKind,</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>                         SecondMacroFusionInstKind SecondKind) {</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>  switch (FirstKind) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L306' href='#L306'><span>306:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>27.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>8.03k</pre></td><td class='code'><pre>  case X86::FirstMacroFusionInstKind::Test:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.03k</span>, <span class='None'>False</span>: <span class='covered-line'>19.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>8.21k</pre></td><td class='code'><pre>  case X86::FirstMacroFusionInstKind::And:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L308' href='#L308'><span>308:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>179</span>, <span class='None'>False</span>: <span class='covered-line'>27.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>8.21k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  case X86::FirstMacroFusionInstKind::Cmp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L310' href='#L310'><span>310:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.0k</span>, <span class='None'>False</span>: <span class='covered-line'>13.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>  case X86::FirstMacroFusionInstKind::AddSub:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L311' href='#L311'><span>311:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>672</span>, <span class='None'>False</span>: <span class='covered-line'>26.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>    return SecondKind == X86::SecondMacroFusionInstKind::AB ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L312' href='#L312'><span>312:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.55k</span>, <span class='None'>False</span>: <span class='covered-line'>9.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>           <div class='tooltip'>SecondKind == X86::SecondMacroFusionInstKind::ELG<span class='tooltip-content'>9.14k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L313' href='#L313'><span>313:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.05k</span>, <span class='None'>False</span>: <span class='covered-line'>93</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L312'><span>312:12</span></a></span>) to (<span class='line-number'><a href='#L312'><span>313:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (312:12)
     Condition C2 --> (313:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>  case X86::FirstMacroFusionInstKind::IncDec:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L314' href='#L314'><span>314:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>121</span>, <span class='None'>False</span>: <span class='covered-line'>27.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>    return SecondKind == X86::SecondMacroFusionInstKind::ELG;</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>4.62k</pre></td><td class='code'><pre>  case X86::FirstMacroFusionInstKind::Invalid:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L316' href='#L316'><span>316:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.62k</span>, <span class='None'>False</span>: <span class='covered-line'>23.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>4.62k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;unknown fusion type&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Defines the possible values of the branch boundary alignment mask.</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum AlignBranchBoundaryKind : uint8_t {</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AlignBranchNone = 0,</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AlignBranchFused = 1U &lt;&lt; 0,</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AlignBranchJcc = 1U &lt;&lt; 1,</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AlignBranchJmp = 1U &lt;&lt; 2,</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AlignBranchCall = 1U &lt;&lt; 3,</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AlignBranchRet = 1U &lt;&lt; 4,</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AlignBranchIndirect = 1U &lt;&lt; 5</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Defines the encoding values for segment override prefix.</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum EncodingOfSegmentOverridePrefix : uint8_t {</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CS_Encoding = 0x2E,</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DS_Encoding = 0x3E,</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ES_Encoding = 0x26,</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  FS_Encoding = 0x64,</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  GS_Encoding = 0x65,</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SS_Encoding = 0x36</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Given a segment register, return the encoding of the segment override</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// prefix for it.</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>inline EncodingOfSegmentOverridePrefix</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>getSegmentOverridePrefixForReg(unsigned Reg) {</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>  switch (Reg) {</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>445</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unknown segment register!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre><span class='red'>  </span>case X86::CS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L350' href='#L350'><span>350:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>416</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    return CS_Encoding<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre><span class='red'>  </span>case X86::DS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>437</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return DS_Encoding<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre><span class='red'>  </span>case X86::ES:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L354' href='#L354'><span>354:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='None'>False</span>: <span class='covered-line'>366</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>    return ES_Encoding<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre><span class='red'>  </span>case X86::FS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>138</span>, <span class='None'>False</span>: <span class='covered-line'>307</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>    return FS_Encoding<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre><span class='red'>  </span>case X86::GS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L358' href='#L358'><span>358:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>179</span>, <span class='None'>False</span>: <span class='covered-line'>266</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>    return GS_Encoding<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre><span class='red'>  </span>case X86::SS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L360' href='#L360'><span>360:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>433</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return SS_Encoding;</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace X86</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// X86II - This namespace holds all of the target specific flags that</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction info tracks.</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace X86II {</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Target Operand Flag enum.</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum TOF {</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //===------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // X86 Specific MachineOperand flags.</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_NO_FLAG - No flag for the operand</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_NO_FLAG,</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_GOT_ABSOLUTE_ADDRESS - On a symbol operand, this represents a</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// relocation of:</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    SYMBOL_LABEL + [. - PICBASELABEL]</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_GOT_ABSOLUTE_ADDRESS,</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_PIC_BASE_OFFSET - On a symbol operand this indicates that the</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// immediate should get the value of the symbol minus the PIC base label:</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    SYMBOL_LABEL - PICBASELABEL</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_PIC_BASE_OFFSET,</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_GOT - On a symbol operand this indicates that the immediate is the</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// offset to the GOT entry for the symbol name from the base of the GOT.</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// See the X86-64 ELF ABI supplement for more details.</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    SYMBOL_LABEL @GOT</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_GOT,</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_GOTOFF - On a symbol operand this indicates that the immediate is</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the offset to the location of the symbol name from the base of the GOT.</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// See the X86-64 ELF ABI supplement for more details.</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    SYMBOL_LABEL @GOTOFF</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_GOTOFF,</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_GOTPCREL - On a symbol operand this indicates that the immediate is</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// offset to the GOT entry for the symbol name from the current code</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// location.</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// See the X86-64 ELF ABI supplement for more details.</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    SYMBOL_LABEL @GOTPCREL</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_GOTPCREL,</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_GOTPCREL_NORELAX - Same as MO_GOTPCREL except that R_X86_64_GOTPCREL</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// relocations are guaranteed to be emitted by the integrated assembler</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instead of the relaxable R_X86_64[_REX]_GOTPCRELX relocations.</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_GOTPCREL_NORELAX,</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_PLT - On a symbol operand this indicates that the immediate is</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// offset to the PLT entry of symbol name from the current code location.</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// See the X86-64 ELF ABI supplement for more details.</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    SYMBOL_LABEL @PLT</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_PLT,</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_TLSGD - On a symbol operand this indicates that the immediate is</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the offset of the GOT entry with the TLS index structure that contains</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the module number and variable offset for the symbol. Used in the</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// general dynamic TLS access model.</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// See &apos;ELF Handling for Thread-Local Storage&apos; for more details.</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    SYMBOL_LABEL @TLSGD</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_TLSGD,</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_TLSLD - On a symbol operand this indicates that the immediate is</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the offset of the GOT entry with the TLS index for the module that</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// contains the symbol. When this index is passed to a call to</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// __tls_get_addr, the function will return the base address of the TLS</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// block for the symbol. Used in the x86-64 local dynamic TLS access model.</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// See &apos;ELF Handling for Thread-Local Storage&apos; for more details.</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    SYMBOL_LABEL @TLSLD</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_TLSLD,</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_TLSLDM - On a symbol operand this indicates that the immediate is</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the offset of the GOT entry with the TLS index for the module that</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// contains the symbol. When this index is passed to a call to</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// ___tls_get_addr, the function will return the base address of the TLS</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// block for the symbol. Used in the IA32 local dynamic TLS access model.</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// See &apos;ELF Handling for Thread-Local Storage&apos; for more details.</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    SYMBOL_LABEL @TLSLDM</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_TLSLDM,</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_GOTTPOFF - On a symbol operand this indicates that the immediate is</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the offset of the GOT entry with the thread-pointer offset for the</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// symbol. Used in the x86-64 initial exec TLS access model.</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// See &apos;ELF Handling for Thread-Local Storage&apos; for more details.</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    SYMBOL_LABEL @GOTTPOFF</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_GOTTPOFF,</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_INDNTPOFF - On a symbol operand this indicates that the immediate is</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the absolute address of the GOT entry with the negative thread-pointer</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// offset for the symbol. Used in the non-PIC IA32 initial exec TLS access</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// model.</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// See &apos;ELF Handling for Thread-Local Storage&apos; for more details.</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    SYMBOL_LABEL @INDNTPOFF</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_INDNTPOFF,</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_TPOFF - On a symbol operand this indicates that the immediate is</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the thread-pointer offset for the symbol. Used in the x86-64 local</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// exec TLS access model.</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// See &apos;ELF Handling for Thread-Local Storage&apos; for more details.</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    SYMBOL_LABEL @TPOFF</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_TPOFF,</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_DTPOFF - On a symbol operand this indicates that the immediate is</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the offset of the GOT entry with the TLS offset of the symbol. Used</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// in the local dynamic TLS access model.</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// See &apos;ELF Handling for Thread-Local Storage&apos; for more details.</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    SYMBOL_LABEL @DTPOFF</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_DTPOFF,</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_NTPOFF - On a symbol operand this indicates that the immediate is</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the negative thread-pointer offset for the symbol. Used in the IA32</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// local exec TLS access model.</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// See &apos;ELF Handling for Thread-Local Storage&apos; for more details.</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    SYMBOL_LABEL @NTPOFF</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_NTPOFF,</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_GOTNTPOFF - On a symbol operand this indicates that the immediate is</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the offset of the GOT entry with the negative thread-pointer offset for</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the symbol. Used in the PIC IA32 initial exec TLS access model.</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// See &apos;ELF Handling for Thread-Local Storage&apos; for more details.</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///    SYMBOL_LABEL @GOTNTPOFF</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_GOTNTPOFF,</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_DLLIMPORT - On a symbol operand &quot;FOO&quot;, this indicates that the</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// reference is actually to the &quot;__imp_FOO&quot; symbol.  This is used for</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// dllimport linkage on windows.</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_DLLIMPORT,</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_DARWIN_NONLAZY - On a symbol operand &quot;FOO&quot;, this indicates that the</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// reference is actually to the &quot;FOO$non_lazy_ptr&quot; symbol, which is a</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// non-PIC-base-relative reference to a non-hidden dyld lazy pointer stub.</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_DARWIN_NONLAZY,</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_DARWIN_NONLAZY_PIC_BASE - On a symbol operand &quot;FOO&quot;, this indicates</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// that the reference is actually to &quot;FOO$non_lazy_ptr - PICBASE&quot;, which is</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// a PIC-base-relative reference to a non-hidden dyld lazy pointer stub.</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_DARWIN_NONLAZY_PIC_BASE,</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_TLVP - On a symbol operand this indicates that the immediate is</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// some TLS offset.</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This is the TLS offset for the Darwin TLS mechanism.</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_TLVP,</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_TLVP_PIC_BASE - On a symbol operand this indicates that the immediate</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// is some TLS offset from the picbase.</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This is the 32-bit TLS offset for Darwin TLS in PIC mode.</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_TLVP_PIC_BASE,</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_SECREL - On a symbol operand this indicates that the immediate is</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the offset from beginning of section.</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This is the TLS offset for the COFF/Windows TLS mechanism.</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_SECREL,</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_ABS8 - On a symbol operand this indicates that the symbol is known</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to be an absolute symbol in range [0,128), so we can use the @ABS8</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// symbol modifier.</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_ABS8,</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MO_COFFSTUB - On a symbol operand &quot;FOO&quot;, this indicates that the</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// reference is actually to the &quot;.refptr.FOO&quot; symbol.  This is used for</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// stub symbols on windows.</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MO_COFFSTUB,</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum : uint64_t {</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //===------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Instruction encodings.  These are the standard/most common forms for X86</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions.</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// PseudoFrm - This represents an instruction that is a pseudo instruction</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// or one that has not been implemented yet.  It is illegal to code generate</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// it, but tolerated for intermediate implementation stages.</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Pseudo = 0,</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Raw - This form is for instructions that don&apos;t have any operands, so</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// they are just a fixed opcode value, like &apos;leave&apos;.</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RawFrm = 1,</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// AddRegFrm - This form is used for instructions like &apos;push r32&apos; that have</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// their one register operand added to their opcode.</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AddRegFrm = 2,</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// RawFrmMemOffs - This form is for instructions that store an absolute</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// memory offset as an immediate with a possible segment override.</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RawFrmMemOffs = 3,</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// RawFrmSrc - This form is for instructions that use the source index</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// register SI/ESI/RSI with a possible segment override.</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RawFrmSrc = 4,</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// RawFrmDst - This form is for instructions that use the destination index</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// register DI/EDI/RDI.</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RawFrmDst = 5,</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// RawFrmDstSrc - This form is for instructions that use the source index</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// register SI/ESI/RSI with a possible segment override, and also the</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// destination index register DI/EDI/RDI.</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RawFrmDstSrc = 6,</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// RawFrmImm8 - This is used for the ENTER instruction, which has two</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// immediates, the first of which is a 16-bit immediate (specified by</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the imm encoding) and the second is a 8-bit fixed value.</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RawFrmImm8 = 7,</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// RawFrmImm16 - This is used for CALL FAR instructions, which have two</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// immediates, the first of which is a 16 or 32-bit immediate (specified by</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the imm encoding) and the second is a 16-bit fixed value.  In the AMD</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// manual, this operand is described as pntr16:32 and pntr16:16</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  RawFrmImm16 = 8,</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// AddCCFrm - This form is used for Jcc that encode the condition code</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// in the lower 4 bits of the opcode.</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AddCCFrm = 9,</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// PrefixByte - This form is used for instructions that represent a prefix</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// byte like data16 or rep.</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PrefixByte = 10,</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMDestRegCC - This form is used for the cfcmov instructions, which use</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the Mod/RM byte to specify the operands reg(r/m) and reg(reg) and also</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// encodes a condition code.</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMDestRegCC = 18,</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMDestMemCC - This form is used for the cfcmov instructions, which use</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the Mod/RM byte to specify the operands mem(r/m) and reg(reg) and also</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// encodes a condition code.</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMDestMemCC = 19,</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMDestMem4VOp3CC - This form is used for instructions that use the Mod/RM</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// byte to specify a destination which in this case is memory and operand 3</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// with VEX.VVVV, and also encodes a condition code.</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMDestMem4VOp3CC = 20,</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Instructions operate on a register Reg/Opcode operand not the r/m field.</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMr0 = 21,</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMSrcMem - But force to use the SIB field.</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMSrcMemFSIB = 22,</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMDestMem - But force to use the SIB field.</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMDestMemFSIB = 23,</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMDestMem - This form is used for instructions that use the Mod/RM byte</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to specify a destination, which in this case is memory.</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMDestMem = 24,</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMSrcMem - This form is used for instructions that use the Mod/RM byte</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to specify a source, which in this case is memory.</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMSrcMem = 25,</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMSrcMem4VOp3 - This form is used for instructions that encode</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operand 3 with VEX.VVVV and load from memory.</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMSrcMem4VOp3 = 26,</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMSrcMemOp4 - This form is used for instructions that use the Mod/RM</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// byte to specify the fourth source, which in this case is memory.</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMSrcMemOp4 = 27,</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMSrcMemCC - This form is used for instructions that use the Mod/RM</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// byte to specify the operands and also encodes a condition code.</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMSrcMemCC = 28,</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMXm - This form is used for instructions that use the Mod/RM byte</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to specify a memory source, but doesn&apos;t use the middle field. And has</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// a condition code.</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMXmCC = 30,</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMXm - This form is used for instructions that use the Mod/RM byte</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to specify a memory source, but doesn&apos;t use the middle field.</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMXm = 31,</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRM0m-MRM7m - Instructions that operate on a memory r/m operand and use</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// reg field to hold extended opcode, which is represented as /0, /1, ...</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM0m = 32, // Format /0</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM1m = 33, // Format /1</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM2m = 34, // Format /2</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM3m = 35, // Format /3</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM4m = 36, // Format /4</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM5m = 37, // Format /5</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM6m = 38, // Format /6</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM7m = 39, // Format /7</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMDestReg - This form is used for instructions that use the Mod/RM byte</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to specify a destination, which in this case is a register.</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMDestReg = 40,</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMSrcReg - This form is used for instructions that use the Mod/RM byte</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to specify a source, which in this case is a register.</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMSrcReg = 41,</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMSrcReg4VOp3 - This form is used for instructions that encode</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operand 3 with VEX.VVVV and do not load from memory.</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMSrcReg4VOp3 = 42,</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMSrcRegOp4 - This form is used for instructions that use the Mod/RM</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// byte to specify the fourth source, which in this case is a register.</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMSrcRegOp4 = 43,</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMSrcRegCC - This form is used for instructions that use the Mod/RM</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// byte to specify the operands and also encodes a condition code</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMSrcRegCC = 44,</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMXCCr - This form is used for instructions that use the Mod/RM byte</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to specify a register source, but doesn&apos;t use the middle field. And has</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// a condition code.</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMXrCC = 46,</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRMXr - This form is used for instructions that use the Mod/RM byte</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to specify a register source, but doesn&apos;t use the middle field.</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRMXr = 47,</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRM0r-MRM7r - Instructions that operate on a register r/m operand and use</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// reg field to hold extended opcode, which is represented as /0, /1, ...</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM0r = 48, // Format /0</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM1r = 49, // Format /1</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM2r = 50, // Format /2</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM3r = 51, // Format /3</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM4r = 52, // Format /4</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM5r = 53, // Format /5</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM6r = 54, // Format /6</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM7r = 55, // Format /7</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRM0X-MRM7X - Instructions that operate that have mod=11 and an opcode but</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// ignore r/m.</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM0X = 56, // Format /0</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM1X = 57, // Format /1</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM2X = 58, // Format /2</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM3X = 59, // Format /3</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM4X = 60, // Format /4</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM5X = 61, // Format /5</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM6X = 62, // Format /6</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM7X = 63, // Format /7</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MRM_XX (XX: C0-FF)- A mod/rm byte of exactly 0xXX.</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_C0 = 64,</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_C1 = 65,</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_C2 = 66,</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_C3 = 67,</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_C4 = 68,</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_C5 = 69,</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_C6 = 70,</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_C7 = 71,</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_C8 = 72,</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_C9 = 73,</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_CA = 74,</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_CB = 75,</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_CC = 76,</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_CD = 77,</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_CE = 78,</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_CF = 79,</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_D0 = 80,</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_D1 = 81,</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_D2 = 82,</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_D3 = 83,</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_D4 = 84,</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_D5 = 85,</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_D6 = 86,</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_D7 = 87,</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_D8 = 88,</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_D9 = 89,</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_DA = 90,</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_DB = 91,</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_DC = 92,</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_DD = 93,</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_DE = 94,</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_DF = 95,</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_E0 = 96,</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_E1 = 97,</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_E2 = 98,</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_E3 = 99,</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_E4 = 100,</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_E5 = 101,</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_E6 = 102,</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_E7 = 103,</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_E8 = 104,</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_E9 = 105,</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_EA = 106,</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_EB = 107,</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_EC = 108,</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_ED = 109,</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_EE = 110,</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_EF = 111,</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_F0 = 112,</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_F1 = 113,</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_F2 = 114,</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_F3 = 115,</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_F4 = 116,</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_F5 = 117,</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_F6 = 118,</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_F7 = 119,</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_F8 = 120,</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_F9 = 121,</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_FA = 122,</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_FB = 123,</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_FC = 124,</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_FD = 125,</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_FE = 126,</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MRM_FF = 127,</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  FormMask = 127,</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //===------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Actual flags...</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// OpSize - OpSizeFixed implies instruction never needs a 0x66 prefix.</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// OpSize16 means this is a 16-bit instruction and needs 0x66 prefix in</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// 32-bit mode. OpSize32 means this is a 32-bit instruction needs a 0x66</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// prefix in 16-bit mode.</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OpSizeShift = 7,</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OpSizeMask = 0x3 &lt;&lt; OpSizeShift,</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OpSizeFixed = 0 &lt;&lt; OpSizeShift,</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OpSize16 = 1 &lt;&lt; OpSizeShift,</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OpSize32 = 2 &lt;&lt; OpSizeShift,</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// AsSize - AdSizeX implies this instruction determines its need of 0x67</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// prefix from a normal ModRM memory operand. The other types indicate that</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// an operand is encoded with a specific width and a prefix is needed if</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// it differs from the current mode.</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AdSizeShift = OpSizeShift + 2,</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AdSizeMask = 0x3 &lt;&lt; AdSizeShift,</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AdSizeX = 0 &lt;&lt; AdSizeShift,</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AdSize16 = 1 &lt;&lt; AdSizeShift,</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AdSize32 = 2 &lt;&lt; AdSizeShift,</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AdSize64 = 3 &lt;&lt; AdSizeShift,</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //===------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// OpPrefix - There are several prefix bytes that are used as opcode</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// extensions. These are 0x66, 0xF3, and 0xF2. If this field is 0 there is</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// no prefix.</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OpPrefixShift = AdSizeShift + 2,</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OpPrefixMask = 0x3 &lt;&lt; OpPrefixShift,</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// PD - Prefix code for packed double precision vector floating point</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// operations performed in the SSE registers.</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PD = 1 &lt;&lt; OpPrefixShift,</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// XS, XD - These prefix codes are for single and double precision scalar</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// floating point operations performed in the SSE registers.</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  XS = 2 &lt;&lt; OpPrefixShift,</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  XD = 3 &lt;&lt; OpPrefixShift,</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //===------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// OpMap - This field determines which opcode map this instruction</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// belongs to. i.e. one-byte, two-byte, 0x0f 0x38, 0x0f 0x3a, etc.</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OpMapShift = OpPrefixShift + 2,</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OpMapMask = 0xF &lt;&lt; OpMapShift,</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// OB - OneByte - Set if this instruction has a one byte opcode.</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OB = 0 &lt;&lt; OpMapShift,</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// TB - TwoByte - Set if this instruction has a two byte opcode, which</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// starts with a 0x0F byte before the real opcode.</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  TB = 1 &lt;&lt; OpMapShift,</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// T8, TA - Prefix after the 0x0F prefix.</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  T8 = 2 &lt;&lt; OpMapShift,</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  TA = 3 &lt;&lt; OpMapShift,</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// XOP8 - Prefix to include use of imm byte.</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  XOP8 = 4 &lt;&lt; OpMapShift,</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// XOP9 - Prefix to exclude use of imm byte.</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  XOP9 = 5 &lt;&lt; OpMapShift,</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// XOPA - Prefix to encode 0xA in VEX.MMMM of XOP instructions.</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  XOPA = 6 &lt;&lt; OpMapShift,</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// ThreeDNow - This indicates that the instruction uses the</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// wacky 0x0F 0x0F prefix for 3DNow! instructions.  The manual documents</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// this as having a 0x0F prefix with a 0x0F opcode, and each instruction</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// storing a classifier in the imm8 field.  To simplify our implementation,</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// we handle this by storeing the classifier in the opcode field and using</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// this flag to indicate that the encoder should do the wacky 3DNow! thing.</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ThreeDNow = 7 &lt;&lt; OpMapShift,</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MAP4, MAP5, MAP6, MAP7 - Prefix after the 0x0F prefix.</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  T_MAP4 = 8 &lt;&lt; OpMapShift,</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  T_MAP5 = 9 &lt;&lt; OpMapShift,</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  T_MAP6 = 10 &lt;&lt; OpMapShift,</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  T_MAP7 = 11 &lt;&lt; OpMapShift,</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //===------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// REX_W - REX prefixes are instruction prefixes used in 64-bit mode.</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// They are used to specify GPRs and SSE registers, 64-bit operand size,</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// etc. We only cares about REX.W and REX.R bits and only the former is</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// statically determined.</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  REXShift = OpMapShift + 4,</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  REX_W = 1 &lt;&lt; REXShift,</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //===------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This 4-bit field describes the size of an immediate operand. Zero is</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // unused so that we can tell if we forgot to set a value.</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ImmShift = REXShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Imm8 = 1 &lt;&lt; ImmShift,</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Imm8PCRel = 2 &lt;&lt; ImmShift,</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Imm8Reg = 3 &lt;&lt; ImmShift,</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Imm16 = 4 &lt;&lt; ImmShift,</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Imm16PCRel = 5 &lt;&lt; ImmShift,</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Imm32 = 6 &lt;&lt; ImmShift,</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Imm32PCRel = 7 &lt;&lt; ImmShift,</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Imm32S = 8 &lt;&lt; ImmShift,</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Imm64 = 9 &lt;&lt; ImmShift,</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ImmMask = 15 &lt;&lt; ImmShift,</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //===------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// FP Instruction Classification...  Zero is non-fp instruction.</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// FPTypeMask - Mask for all of the FP types...</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  FPTypeShift = ImmShift + 4,</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  FPTypeMask = 7 &lt;&lt; FPTypeShift,</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// NotFP - The default, set for instructions that do not use FP registers.</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  NotFP = 0 &lt;&lt; FPTypeShift,</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// ZeroArgFP - 0 arg FP instruction which implicitly pushes ST(0), f.e. fld0</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ZeroArgFP = 1 &lt;&lt; FPTypeShift,</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// OneArgFP - 1 arg FP instructions which implicitly read ST(0), such as fst</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OneArgFP = 2 &lt;&lt; FPTypeShift,</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// OneArgFPRW - 1 arg FP instruction which implicitly read ST(0) and write a</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// result back to ST(0).  For example, fcos, fsqrt, etc.</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OneArgFPRW = 3 &lt;&lt; FPTypeShift,</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// TwoArgFP - 2 arg FP instructions which implicitly read ST(0), and an</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// explicit argument, storing the result to either ST(0) or the implicit</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// argument.  For example: fadd, fsub, fmul, etc...</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  TwoArgFP = 4 &lt;&lt; FPTypeShift,</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// CompareFP - 2 arg FP instructions which implicitly read ST(0) and an</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// explicit argument, but have no destination.  Example: fucom, fucomi, ...</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CompareFP = 5 &lt;&lt; FPTypeShift,</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// CondMovFP - &quot;2 operand&quot; floating point conditional move instructions.</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CondMovFP = 6 &lt;&lt; FPTypeShift,</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// SpecialFP - Special instruction forms.  Dispatch by opcode explicitly.</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SpecialFP = 7 &lt;&lt; FPTypeShift,</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Lock prefix</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LOCKShift = FPTypeShift + 3,</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LOCK = 1 &lt;&lt; LOCKShift,</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// REP prefix</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  REPShift = LOCKShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  REP = 1 &lt;&lt; REPShift,</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Execution domain for SSE instructions.</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// 0 means normal, non-SSE instruction.</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SSEDomainShift = REPShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Encoding</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EncodingShift = SSEDomainShift + 2,</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EncodingMask = 0x3 &lt;&lt; EncodingShift,</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// LEGACY - encoding using REX/REX2 or w/o opcode prefix.</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LEGACY = 0 &lt;&lt; EncodingShift,</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// VEX - encoding using 0xC4/0xC5</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VEX = 1 &lt;&lt; EncodingShift,</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// XOP - Opcode prefix used by XOP instructions.</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  XOP = 2 &lt;&lt; EncodingShift,</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// EVEX - Specifies that this instruction use EVEX form which provides</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// syntax support up to 32 512-bit register operands and up to 7 16-bit</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// mask operands as well as source operand data swizzling/memory operand</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// conversion, eviction hint, and rounding mode.</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EVEX = 3 &lt;&lt; EncodingShift,</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Opcode</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  OpcodeShift = EncodingShift + 2,</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// VEX_4V - Used to specify an additional AVX/SSE register. Several 2</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// address instructions in SSE are represented as 3 address ones in AVX</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// and the additional register is encoded in VEX_VVVV prefix.</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VEX_4VShift = OpcodeShift + 8,</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VEX_4V = 1ULL &lt;&lt; VEX_4VShift,</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// VEX_L - Stands for a bit in the VEX opcode prefix meaning the current</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction uses 256-bit wide registers. This is usually auto detected</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// if a VR256 register is used, but some AVX instructions also have this</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// field marked when using a f256 memory references.</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VEX_LShift = VEX_4VShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VEX_L = 1ULL &lt;&lt; VEX_LShift,</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// EVEX_K - Set if this instruction requires masking</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EVEX_KShift = VEX_LShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EVEX_K = 1ULL &lt;&lt; EVEX_KShift,</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// EVEX_Z - Set if this instruction has EVEX.Z field set.</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EVEX_ZShift = EVEX_KShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EVEX_Z = 1ULL &lt;&lt; EVEX_ZShift,</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// EVEX_L2 - Set if this instruction has EVEX.L&apos; field set.</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EVEX_L2Shift = EVEX_ZShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EVEX_L2 = 1ULL &lt;&lt; EVEX_L2Shift,</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// EVEX_B - Set if this instruction has EVEX.B field set.</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EVEX_BShift = EVEX_L2Shift + 1,</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EVEX_B = 1ULL &lt;&lt; EVEX_BShift,</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The scaling factor for the AVX512&apos;s 8-bit compressed displacement.</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CD8_Scale_Shift = EVEX_BShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CD8_Scale_Mask = 7ULL &lt;&lt; CD8_Scale_Shift,</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Explicitly specified rounding control</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EVEX_RCShift = CD8_Scale_Shift + 3,</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EVEX_RC = 1ULL &lt;&lt; EVEX_RCShift,</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// NOTRACK prefix</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  NoTrackShift = EVEX_RCShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  NOTRACK = 1ULL &lt;&lt; NoTrackShift,</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Force REX2/VEX/EVEX encoding</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ExplicitOpPrefixShift = NoTrackShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For instructions that require REX2 prefix even if EGPR is not used.</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ExplicitREX2Prefix = 1ULL &lt;&lt; ExplicitOpPrefixShift,</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For instructions that use VEX encoding only when {vex}, {vex2} or {vex3}</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// is present.</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ExplicitVEXPrefix = 2ULL &lt;&lt; ExplicitOpPrefixShift,</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For instructions that are promoted to EVEX space for EGPR.</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ExplicitEVEXPrefix = 3ULL &lt;&lt; ExplicitOpPrefixShift,</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ExplicitOpPrefixMask = 3ULL &lt;&lt; ExplicitOpPrefixShift,</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// EVEX_NF - Set if this instruction has EVEX.NF field set.</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EVEX_NFShift = ExplicitOpPrefixShift + 2,</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EVEX_NF = 1ULL &lt;&lt; EVEX_NFShift,</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TwoConditionalOps - Set if this instruction has two conditional operands</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  TwoConditionalOps_Shift = EVEX_NFShift + 1,</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  TwoConditionalOps = 1ULL &lt;&lt; TwoConditionalOps_Shift</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if the instruction with given opcode is a prefix.</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>4.84M</pre></td><td class='code'><pre>inline bool isPrefix(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>4.84M</pre></td><td class='code'><pre>  return (TSFlags &amp; X86II::FormMask) == PrefixByte;</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>4.84M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if the instruction with given opcode is a pseudo.</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>2.67M</pre></td><td class='code'><pre>inline bool isPseudo(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>2.67M</pre></td><td class='code'><pre>  return (TSFlags &amp; X86II::FormMask) == Pseudo;</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>2.67M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns the &quot;base&quot; X86 opcode for the specified machine</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction.</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>4.59M</pre></td><td class='code'><pre>inline uint8_t getBaseOpcodeFor(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>4.59M</pre></td><td class='code'><pre>  return TSFlags &gt;&gt; X86II::OpcodeShift;</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>4.59M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>inline bool hasImm(uint64_t TSFlags) { return (TSFlags &amp; X86II::ImmMask) != 0; }</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Decode the &quot;size of immediate&quot; field from the TSFlags field of the</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// specified instruction.</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>1.31M</pre></td><td class='code'><pre>inline unsigned getSizeOfImm(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>1.31M</pre></td><td class='code'><pre>  switch (TSFlags &amp; X86II::ImmMask) {</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L914' href='#L914'><span>914:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.31M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unknown immediate size&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='covered-line'><pre>629k</pre></td><td class='code'><pre><span class='red'>  </span>case X86II::Imm8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L916' href='#L916'><span>916:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>629k</span>, <span class='None'>False</span>: <span class='covered-line'>689k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>741k</pre></td><td class='code'><pre>  case X86II::Imm8PCRel:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L917' href='#L917'><span>917:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>111k</span>, <span class='None'>False</span>: <span class='covered-line'>1.20M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>741k</pre></td><td class='code'><pre>  case X86II::Imm8Reg:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L918' href='#L918'><span>918:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>1.31M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>741k</pre></td><td class='code'><pre>    return 1;</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>  case X86II::Imm16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L920' href='#L920'><span>920:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102k</span>, <span class='None'>False</span>: <span class='covered-line'>1.21M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>  case X86II::Imm16PCRel:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L921' href='#L921'><span>921:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>1.31M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>    return 2;</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>221k</pre></td><td class='code'><pre>  case X86II::Imm32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L923' href='#L923'><span>923:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>221k</span>, <span class='None'>False</span>: <span class='covered-line'>1.09M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='covered-line'><pre>363k</pre></td><td class='code'><pre>  case X86II::Imm32S:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L924' href='#L924'><span>924:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142k</span>, <span class='None'>False</span>: <span class='covered-line'>1.17M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>471k</pre></td><td class='code'><pre>  case X86II::Imm32PCRel:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L925' href='#L925'><span>925:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108k</span>, <span class='None'>False</span>: <span class='covered-line'>1.21M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>471k</pre></td><td class='code'><pre>    return 4;</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='covered-line'><pre>3.79k</pre></td><td class='code'><pre>  case X86II::Imm64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L927' href='#L927'><span>927:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.79k</span>, <span class='None'>False</span>: <span class='covered-line'>1.31M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>3.79k</pre></td><td class='code'><pre>    return 8;</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>1.31M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='covered-line'><pre>1.31M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if the immediate of the specified instruction&apos;s TSFlags</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// indicates that it is pc relative.</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>668k</pre></td><td class='code'><pre>inline bool isImmPCRel(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>668k</pre></td><td class='code'><pre>  switch (TSFlags &amp; X86II::ImmMask) {</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L936' href='#L936'><span>936:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>668k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unknown immediate size&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='covered-line'><pre>55.8k</pre></td><td class='code'><pre><span class='red'>  </span>case X86II::Imm8PCRel:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L938' href='#L938'><span>938:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55.8k</span>, <span class='None'>False</span>: <span class='covered-line'>613k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>55.8k</pre></td><td class='code'><pre>  case X86II::Imm16PCRel:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L939' href='#L939'><span>939:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>668k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>  case X86II::Imm32PCRel:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L940' href='#L940'><span>940:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64.0k</span>, <span class='None'>False</span>: <span class='covered-line'>604k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>314k</pre></td><td class='code'><pre>  case X86II::Imm8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L942' href='#L942'><span>942:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>314k</span>, <span class='None'>False</span>: <span class='covered-line'>354k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>314k</pre></td><td class='code'><pre>  case X86II::Imm8Reg:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L943' href='#L943'><span>943:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>668k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='covered-line'><pre>365k</pre></td><td class='code'><pre>  case X86II::Imm16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L944' href='#L944'><span>944:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51.3k</span>, <span class='None'>False</span>: <span class='covered-line'>617k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>476k</pre></td><td class='code'><pre>  case X86II::Imm32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L945' href='#L945'><span>945:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110k</span>, <span class='None'>False</span>: <span class='covered-line'>558k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  case X86II::Imm32S:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L946' href='#L946'><span>946:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70.9k</span>, <span class='None'>False</span>: <span class='covered-line'>598k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>549k</pre></td><td class='code'><pre>  case X86II::Imm64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L947' href='#L947'><span>947:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.89k</span>, <span class='None'>False</span>: <span class='covered-line'>667k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>549k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>668k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>668k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if the immediate of the specified instruction&apos;s</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// TSFlags indicates that it is signed.</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>668k</pre></td><td class='code'><pre>inline bool isImmSigned(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='covered-line'><pre>668k</pre></td><td class='code'><pre>  switch (TSFlags &amp; X86II::ImmMask) {</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L956' href='#L956'><span>956:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>668k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unknown immediate signedness&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>70.9k</pre></td><td class='code'><pre><span class='red'>  </span>case X86II::Imm32S:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L958' href='#L958'><span>958:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70.9k</span>, <span class='None'>False</span>: <span class='covered-line'>598k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>70.9k</pre></td><td class='code'><pre>    return true<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>314k</pre></td><td class='code'><pre><span class='red'>  </span>case X86II::Imm8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L960' href='#L960'><span>960:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>314k</span>, <span class='None'>False</span>: <span class='covered-line'>354k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>370k</pre></td><td class='code'><pre>  case X86II::Imm8PCRel:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L961' href='#L961'><span>961:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55.8k</span>, <span class='None'>False</span>: <span class='covered-line'>613k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>370k</pre></td><td class='code'><pre>  case X86II::Imm8Reg:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L962' href='#L962'><span>962:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>668k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>421k</pre></td><td class='code'><pre>  case X86II::Imm16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L963' href='#L963'><span>963:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51.3k</span>, <span class='None'>False</span>: <span class='covered-line'>617k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='covered-line'><pre>421k</pre></td><td class='code'><pre>  case X86II::Imm16PCRel:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L964' href='#L964'><span>964:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>668k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>532k</pre></td><td class='code'><pre>  case X86II::Imm32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L965' href='#L965'><span>965:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110k</span>, <span class='None'>False</span>: <span class='covered-line'>558k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>596k</pre></td><td class='code'><pre>  case X86II::Imm32PCRel:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L966' href='#L966'><span>966:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64.0k</span>, <span class='None'>False</span>: <span class='covered-line'>604k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>598k</pre></td><td class='code'><pre>  case X86II::Imm64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L967' href='#L967'><span>967:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.89k</span>, <span class='None'>False</span>: <span class='covered-line'>667k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='covered-line'><pre>598k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='covered-line'><pre>668k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>668k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Compute whether all of the def operands are repeated in the uses and</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// therefore should be skipped.</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This determines the start of the unique operand list. We need to determine</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// if all of the defs have a corresponding tied operand in the uses.</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Unfortunately, the tied operand information is encoded in the uses not</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the defs so we have to use some heuristics to find which operands to</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// query.</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>8.94M</pre></td><td class='code'><pre>inline unsigned getOperandBias(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='covered-line'><pre>8.94M</pre></td><td class='code'><pre>  unsigned NumDefs = Desc.getNumDefs();</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>8.94M</pre></td><td class='code'><pre>  unsigned NumOps = Desc.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>8.94M</pre></td><td class='code'><pre>  switch (NumDefs) {</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L983' href='#L983'><span>983:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.94M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected number of defs&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>3.62M</pre></td><td class='code'><pre><span class='red'>  </span>case 0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L985' href='#L985'><span>985:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.62M</span>, <span class='None'>False</span>: <span class='covered-line'>5.32M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='covered-line'><pre>3.62M</pre></td><td class='code'><pre>    return 0<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>5.29M</pre></td><td class='code'><pre><span class='red'>  </span>case 1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L987' href='#L987'><span>987:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.29M</span>, <span class='None'>False</span>: <span class='covered-line'>3.64M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Common two addr case.</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>5.29M</pre></td><td class='code'><pre>    if (NumOps &gt; 1 &amp;&amp; <div class='tooltip'>Desc.getOperandConstraint(1, MCOI::TIED_TO) == 0<span class='tooltip-content'>5.25M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L989' href='#L989'><span>989:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.25M</span>, <span class='None'>False</span>: <span class='covered-line'>36.0k</span>]
  Branch (<span class='line-number'><a name='L989' href='#L989'><span>989:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.20M</span>, <span class='None'>False</span>: <span class='covered-line'>4.05M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L989'><span>989:9</span></a></span>) to (<span class='line-number'><a href='#L989'><span>989:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (989:9)
     Condition C2 --> (989:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>1.20M</pre></td><td class='code'><pre>      return 1;</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check for AVX-512 scatter which has a TIED_TO in the second to last</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // operand.</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>4.09M</pre></td><td class='code'><pre>    if (NumOps == 8 &amp;&amp; <div class='tooltip'>Desc.getOperandConstraint(6, MCOI::TIED_TO) == 0<span class='tooltip-content'>179k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L993' href='#L993'><span>993:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>179k</span>, <span class='None'>False</span>: <span class='covered-line'>3.91M</span>]
  Branch (<span class='line-number'><a name='L993' href='#L993'><span>993:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.19k</span>, <span class='None'>False</span>: <span class='covered-line'>175k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L993'><span>993:9</span></a></span>) to (<span class='line-number'><a href='#L993'><span>993:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (993:9)
     Condition C2 --> (993:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='covered-line'><pre>3.19k</pre></td><td class='code'><pre>      return 1;</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='covered-line'><pre>4.08M</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='covered-line'><pre>25.9k</pre></td><td class='code'><pre>  case 2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L996' href='#L996'><span>996:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.9k</span>, <span class='None'>False</span>: <span class='covered-line'>8.91M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // XCHG/XADD have two destinations and two sources.</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>25.9k</pre></td><td class='code'><pre>    if (NumOps &gt;= 4 &amp;&amp; <div class='tooltip'>Desc.getOperandConstraint(2, MCOI::TIED_TO) == 0<span class='tooltip-content'>25.8k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L998' href='#L998'><span>998:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.8k</span>, <span class='None'>False</span>: <span class='covered-line'>132</span>]
  Branch (<span class='line-number'><a name='L998' href='#L998'><span>998:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.4k</span>, <span class='None'>False</span>: <span class='covered-line'>344</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>25.9k</pre></td><td class='code'><pre>        <div class='tooltip'>Desc.getOperandConstraint(3, MCOI::TIED_TO) == 1<span class='tooltip-content'>25.4k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L999' href='#L999'><span>999:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.3k</span>, <span class='None'>False</span>: <span class='covered-line'>2.08k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L998'><span>998:9</span></a></span>) to (<span class='line-number'><a href='#L998'><span>999:57</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (998:9)
     Condition C2 --> (998:24)
     Condition C3 --> (999:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      return 2;</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check for gather. AVX-512 has the second tied operand early. AVX2</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // has it as the last op.</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>2.55k</pre></td><td class='code'><pre>    if (NumOps == 9 &amp;&amp; <div class='tooltip'>Desc.getOperandConstraint(2, MCOI::TIED_TO) == 0<span class='tooltip-content'>2.08k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1003' href='#L1003'><span>1003:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.08k</span>, <span class='None'>False</span>: <span class='covered-line'>476</span>]
  Branch (<span class='line-number'><a name='L1003' href='#L1003'><span>1003:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.08k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>2.55k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>2.08k</span></div><div class='tooltip'>Desc.getOperandConstraint(3, MCOI::TIED_TO) == 1<span class='tooltip-content'>2.08k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1004' href='#L1004'><span>1004:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.08k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>2.08k</pre></td><td class='code'><pre>         Desc.getOperandConstraint(8, MCOI::TIED_TO) == 1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1005' href='#L1005'><span>1005:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.08k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1003'><span>1003:9</span></a></span>) to (<span class='line-number'><a href='#L1003'><span>1005:59</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1003:9)
     Condition C2 --> (1003:24)
     Condition C3 --> (1004:10)
     Condition C4 --> (1005:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  T,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>2.08k</pre></td><td class='code'><pre>      return 2;</pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>476</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>8.94M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='covered-line'><pre>8.94M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if the instruction has a NDD (new data destination).</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>4.05M</pre></td><td class='code'><pre>inline bool hasNewDataDest(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='covered-line'><pre>4.05M</pre></td><td class='code'><pre>  return (TSFlags &amp; X86II::OpMapMask) == X86II::T_MAP4 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1013' href='#L1013'><span>1013:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>609k</span>, <span class='None'>False</span>: <span class='covered-line'>3.44M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='covered-line'><pre>4.05M</pre></td><td class='code'><pre>         <div class='tooltip'>(TSFlags &amp; X86II::EVEX_B)<span class='tooltip-content'>609k</span></div> &amp;&amp; <div class='tooltip'>(TSFlags &amp; X86II::VEX_4V)<span class='tooltip-content'>13.9k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1014' href='#L1014'><span>1014:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.9k</span>, <span class='None'>False</span>: <span class='covered-line'>595k</span>]
  Branch (<span class='line-number'><a name='L1014' href='#L1014'><span>1014:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.7k</span>, <span class='None'>False</span>: <span class='covered-line'>184</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1013'><span>1013:10</span></a></span>) to (<span class='line-number'><a href='#L1013'><span>1014:64</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1013:10)
     Condition C2 --> (1014:10)
     Condition C3 --> (1014:39)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='covered-line'><pre>4.05M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns operand # for the first field of the memory operand or -1 if no</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// memory operands.</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// NOTE: This ignores tied operands.  If there is a tied register which is</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// duplicated in the MCInst (e.g. &quot;EAX = addl EAX, [mem]&quot;) it is only counted</pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// as one operand.</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>inline int getMemoryOperandNo(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>  bool HasVEX_4V = TSFlags &amp; X86II::VEX_4V;</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>  bool HasEVEX_K = TSFlags &amp; X86II::EVEX_K;</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>  switch (TSFlags &amp; X86II::FormMask) {</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1027' href='#L1027'><span>1027:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unknown FormMask value in getMemoryOperandNo!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>2.17M</pre></td><td class='code'><pre><span class='red'>  </span>case X86II::Pseudo:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1029' href='#L1029'><span>1029:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.17M</span>, <span class='None'>False</span>: <span class='covered-line'>11.3M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>3.38M</pre></td><td class='code'><pre>  case X86II::RawFrm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1030' href='#L1030'><span>1030:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.21M</span>, <span class='None'>False</span>: <span class='covered-line'>12.3M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='covered-line'><pre>3.81M</pre></td><td class='code'><pre>  case X86II::AddRegFrm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1031' href='#L1031'><span>1031:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>430k</span>, <span class='None'>False</span>: <span class='covered-line'>13.0M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>3.81M</pre></td><td class='code'><pre>  case X86II::RawFrmImm8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1032' href='#L1032'><span>1032:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='covered-line'><pre>3.81M</pre></td><td class='code'><pre>  case X86II::RawFrmImm16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1033' href='#L1033'><span>1033:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='covered-line'><pre>3.82M</pre></td><td class='code'><pre>  case X86II::RawFrmMemOffs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1034' href='#L1034'><span>1034:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.34k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='covered-line'><pre>3.82M</pre></td><td class='code'><pre>  case X86II::RawFrmSrc:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1035' href='#L1035'><span>1035:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>668</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='covered-line'><pre>3.82M</pre></td><td class='code'><pre>  case X86II::RawFrmDst:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1036' href='#L1036'><span>1036:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>831</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>3.82M</pre></td><td class='code'><pre>  case X86II::RawFrmDstSrc:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1037' href='#L1037'><span>1037:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>617</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>4.04M</pre></td><td class='code'><pre>  case X86II::AddCCFrm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1038' href='#L1038'><span>1038:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>224k</span>, <span class='None'>False</span>: <span class='covered-line'>13.3M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>4.04M</pre></td><td class='code'><pre>  case X86II::PrefixByte:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1039' href='#L1039'><span>1039:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>694</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>4.04M</pre></td><td class='code'><pre>    return -1;</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>783k</pre></td><td class='code'><pre>  case X86II::MRMDestMem:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1041' href='#L1041'><span>1041:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>783k</span>, <span class='None'>False</span>: <span class='covered-line'>12.7M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>786k</pre></td><td class='code'><pre>  case X86II::MRMDestMemFSIB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1042' href='#L1042'><span>1042:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.82k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='covered-line'><pre>786k</pre></td><td class='code'><pre>  case X86II::MRMDestMemCC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1043' href='#L1043'><span>1043:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>258</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='covered-line'><pre>786k</pre></td><td class='code'><pre>    return hasNewDataDest(TSFlags);</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>  case X86II::MRMSrcMem:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1045' href='#L1045'><span>1045:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.43M</span>, <span class='None'>False</span>: <span class='covered-line'>11.0M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>2.44M</pre></td><td class='code'><pre>  case X86II::MRMSrcMemFSIB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1046' href='#L1046'><span>1046:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.09k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Start from 1, skip any registers encoded in VEX_VVVV or I8IMM, or a</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // mask register.</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='covered-line'><pre>2.44M</pre></td><td class='code'><pre>    return 1 + HasVEX_4V + HasEVEX_K;</pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>25.3k</pre></td><td class='code'><pre>  case X86II::MRMSrcMem4VOp3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1050' href='#L1050'><span>1050:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.3k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Skip registers encoded in reg.</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>25.3k</pre></td><td class='code'><pre>    return 1 + HasEVEX_K;</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='covered-line'><pre>23.2k</pre></td><td class='code'><pre>  case X86II::MRMSrcMemOp4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1053' href='#L1053'><span>1053:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.2k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Skip registers encoded in reg, VEX_VVVV, and I8IMM.</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='covered-line'><pre>23.2k</pre></td><td class='code'><pre>    return 3;</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='covered-line'><pre>29.4k</pre></td><td class='code'><pre>  case X86II::MRMSrcMemCC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1056' href='#L1056'><span>1056:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.4k</span>, <span class='None'>False</span>: <span class='covered-line'>13.4M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='covered-line'><pre>29.4k</pre></td><td class='code'><pre>    return 1 + hasNewDataDest(TSFlags);</pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>7.30k</pre></td><td class='code'><pre>  case X86II::MRMDestMem4VOp3CC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1058' href='#L1058'><span>1058:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.30k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Start from 1, skip any registers encoded in VEX_VVVV or I8IMM, or a</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // mask register.</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='covered-line'><pre>7.30k</pre></td><td class='code'><pre>    return 1;</pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  case X86II::MRMDestReg:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1062' href='#L1062'><span>1062:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.16M</span>, <span class='None'>False</span>: <span class='covered-line'>12.3M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  case X86II::MRMDestRegCC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1063' href='#L1063'><span>1063:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.68k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>2.76M</pre></td><td class='code'><pre>  case X86II::MRMSrcReg:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1064' href='#L1064'><span>1064:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.59M</span>, <span class='None'>False</span>: <span class='covered-line'>11.9M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>2.76M</pre></td><td class='code'><pre>  case X86II::MRMSrcReg4VOp3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1065' href='#L1065'><span>1065:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.74k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>2.76M</pre></td><td class='code'><pre>  case X86II::MRMSrcRegOp4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1066' href='#L1066'><span>1066:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.00k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='covered-line'><pre>2.85M</pre></td><td class='code'><pre>  case X86II::MRMSrcRegCC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1067' href='#L1067'><span>1067:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>85.3k</span>, <span class='None'>False</span>: <span class='covered-line'>13.4M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='covered-line'><pre>4.51M</pre></td><td class='code'><pre>  case X86II::MRMXrCC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1068' href='#L1068'><span>1068:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.66M</span>, <span class='None'>False</span>: <span class='covered-line'>11.8M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='covered-line'><pre>4.52M</pre></td><td class='code'><pre>  case X86II::MRMr0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1069' href='#L1069'><span>1069:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>4.52M</pre></td><td class='code'><pre>  case X86II::MRMXr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1070' href='#L1070'><span>1070:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>225</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='covered-line'><pre>4.94M</pre></td><td class='code'><pre>  case X86II::MRM0r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1071' href='#L1071'><span>1071:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>423k</span>, <span class='None'>False</span>: <span class='covered-line'>13.1M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='covered-line'><pre>4.96M</pre></td><td class='code'><pre>  case X86II::MRM1r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1072' href='#L1072'><span>1072:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.4k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>5.01M</pre></td><td class='code'><pre>  case X86II::MRM2r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1073' href='#L1073'><span>1073:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.4k</span>, <span class='None'>False</span>: <span class='covered-line'>13.4M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='covered-line'><pre>5.03M</pre></td><td class='code'><pre>  case X86II::MRM3r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1074' href='#L1074'><span>1074:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.0k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='covered-line'><pre>5.23M</pre></td><td class='code'><pre>  case X86II::MRM4r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1075' href='#L1075'><span>1075:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>191k</span>, <span class='None'>False</span>: <span class='covered-line'>13.3M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='covered-line'><pre>5.35M</pre></td><td class='code'><pre>  case X86II::MRM5r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1076' href='#L1076'><span>1076:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126k</span>, <span class='None'>False</span>: <span class='covered-line'>13.4M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>5.40M</pre></td><td class='code'><pre>  case X86II::MRM6r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1077' href='#L1077'><span>1077:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50.9k</span>, <span class='None'>False</span>: <span class='covered-line'>13.4M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>  case X86II::MRM7r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1078' href='#L1078'><span>1078:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>354k</span>, <span class='None'>False</span>: <span class='covered-line'>13.1M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>    return -1;</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case X86II::MRM0X:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1080' href='#L1080'><span>1080:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86II::MRM1X:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1081' href='#L1081'><span>1081:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86II::MRM2X:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1082' href='#L1082'><span>1082:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86II::MRM3X:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1083' href='#L1083'><span>1083:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case X86II::MRM4X:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1084' href='#L1084'><span>1084:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre><span class='red'>  </span>case X86II::MRM5X:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1085' href='#L1085'><span>1085:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.20k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>2.71k</pre></td><td class='code'><pre>  case X86II::MRM6X:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1086' href='#L1086'><span>1086:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.51k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>2.80k</pre></td><td class='code'><pre>  case X86II::MRM7X:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1087' href='#L1087'><span>1087:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>87</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>2.80k</pre></td><td class='code'><pre>    return -1;</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='covered-line'><pre>2.92k</pre></td><td class='code'><pre>  case X86II::MRMXmCC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1089' href='#L1089'><span>1089:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.92k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='covered-line'><pre>5.42k</pre></td><td class='code'><pre>  case X86II::MRMXm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1090' href='#L1090'><span>1090:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.50k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='covered-line'><pre>190k</pre></td><td class='code'><pre>  case X86II::MRM0m:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1091' href='#L1091'><span>1091:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>185k</span>, <span class='None'>False</span>: <span class='covered-line'>13.3M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>221k</pre></td><td class='code'><pre>  case X86II::MRM1m:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1092' href='#L1092'><span>1092:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.7k</span>, <span class='None'>False</span>: <span class='covered-line'>13.4M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>242k</pre></td><td class='code'><pre>  case X86II::MRM2m:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1093' href='#L1093'><span>1093:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.8k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>260k</pre></td><td class='code'><pre>  case X86II::MRM3m:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1094' href='#L1094'><span>1094:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.0k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>302k</pre></td><td class='code'><pre>  case X86II::MRM4m:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1095' href='#L1095'><span>1095:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42.1k</span>, <span class='None'>False</span>: <span class='covered-line'>13.4M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='covered-line'><pre>323k</pre></td><td class='code'><pre>  case X86II::MRM5m:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1096' href='#L1096'><span>1096:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.1k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>338k</pre></td><td class='code'><pre>  case X86II::MRM6m:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1097' href='#L1097'><span>1097:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.7k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>371k</pre></td><td class='code'><pre>  case X86II::MRM7m:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1098' href='#L1098'><span>1098:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.3k</span>, <span class='None'>False</span>: <span class='covered-line'>13.4M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Start from 0, skip registers encoded in VEX_VVVV or a mask register.</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>371k</pre></td><td class='code'><pre>    return 0 + HasVEX_4V + HasEVEX_K;</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='covered-line'><pre>1.60k</pre></td><td class='code'><pre>  case X86II::MRM_C0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1101' href='#L1101'><span>1101:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.60k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>  case X86II::MRM_C1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1102' href='#L1102'><span>1102:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>1.62k</pre></td><td class='code'><pre>  case X86II::MRM_C2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1103' href='#L1103'><span>1103:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>  case X86II::MRM_C3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1104' href='#L1104'><span>1104:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>1.64k</pre></td><td class='code'><pre>  case X86II::MRM_C4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1105' href='#L1105'><span>1105:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>1.65k</pre></td><td class='code'><pre>  case X86II::MRM_C5:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1106' href='#L1106'><span>1106:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>1.67k</pre></td><td class='code'><pre>  case X86II::MRM_C6:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1107' href='#L1107'><span>1107:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>1.68k</pre></td><td class='code'><pre>  case X86II::MRM_C7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1108' href='#L1108'><span>1108:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>  case X86II::MRM_C8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1109' href='#L1109'><span>1109:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='covered-line'><pre>1.83k</pre></td><td class='code'><pre>  case X86II::MRM_C9:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1110' href='#L1110'><span>1110:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>1.83k</pre></td><td class='code'><pre>  case X86II::MRM_CA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1111' href='#L1111'><span>1111:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='covered-line'><pre>1.83k</pre></td><td class='code'><pre>  case X86II::MRM_CB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1112' href='#L1112'><span>1112:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>  case X86II::MRM_CC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1113' href='#L1113'><span>1113:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>  case X86II::MRM_CD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1114' href='#L1114'><span>1114:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>  case X86II::MRM_CE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1115' href='#L1115'><span>1115:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>1.86k</pre></td><td class='code'><pre>  case X86II::MRM_CF:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1116' href='#L1116'><span>1116:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>1.96k</pre></td><td class='code'><pre>  case X86II::MRM_D0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1117' href='#L1117'><span>1117:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>  case X86II::MRM_D1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1118' href='#L1118'><span>1118:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>  case X86II::MRM_D2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1119' href='#L1119'><span>1119:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>  case X86II::MRM_D3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1120' href='#L1120'><span>1120:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>  case X86II::MRM_D4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1121' href='#L1121'><span>1121:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>2.19k</pre></td><td class='code'><pre>  case X86II::MRM_D5:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1122' href='#L1122'><span>1122:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>183</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>2.19k</pre></td><td class='code'><pre>  case X86II::MRM_D6:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1123' href='#L1123'><span>1123:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>2.20k</pre></td><td class='code'><pre>  case X86II::MRM_D7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1124' href='#L1124'><span>1124:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>  case X86II::MRM_D8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1125' href='#L1125'><span>1125:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>2.32k</pre></td><td class='code'><pre>  case X86II::MRM_D9:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1126' href='#L1126'><span>1126:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>2.33k</pre></td><td class='code'><pre>  case X86II::MRM_DA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1127' href='#L1127'><span>1127:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>  case X86II::MRM_DB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1128' href='#L1128'><span>1128:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='covered-line'><pre>2.36k</pre></td><td class='code'><pre>  case X86II::MRM_DC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1129' href='#L1129'><span>1129:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='covered-line'><pre>2.38k</pre></td><td class='code'><pre>  case X86II::MRM_DD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1130' href='#L1130'><span>1130:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='covered-line'><pre>2.39k</pre></td><td class='code'><pre>  case X86II::MRM_DE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1131' href='#L1131'><span>1131:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='covered-line'><pre>2.44k</pre></td><td class='code'><pre>  case X86II::MRM_DF:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1132' href='#L1132'><span>1132:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>  case X86II::MRM_E0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1133' href='#L1133'><span>1133:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>951</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='covered-line'><pre>3.45k</pre></td><td class='code'><pre>  case X86II::MRM_E1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1134' href='#L1134'><span>1134:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>  case X86II::MRM_E2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1135' href='#L1135'><span>1135:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='covered-line'><pre>3.55k</pre></td><td class='code'><pre>  case X86II::MRM_E3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1136' href='#L1136'><span>1136:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>  case X86II::MRM_E4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1137' href='#L1137'><span>1137:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>  case X86II::MRM_E5:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1138' href='#L1138'><span>1138:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>  case X86II::MRM_E6:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1139' href='#L1139'><span>1139:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>  case X86II::MRM_E7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1140' href='#L1140'><span>1140:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='covered-line'><pre>4.73k</pre></td><td class='code'><pre>  case X86II::MRM_E8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1141' href='#L1141'><span>1141:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.08k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>  case X86II::MRM_E9:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1142' href='#L1142'><span>1142:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>372</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='covered-line'><pre>25.1k</pre></td><td class='code'><pre>  case X86II::MRM_EA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1143' href='#L1143'><span>1143:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.0k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='covered-line'><pre>25.2k</pre></td><td class='code'><pre>  case X86II::MRM_EB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1144' href='#L1144'><span>1144:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='covered-line'><pre>25.2k</pre></td><td class='code'><pre>  case X86II::MRM_EC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1145' href='#L1145'><span>1145:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>25.3k</pre></td><td class='code'><pre>  case X86II::MRM_ED:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1146' href='#L1146'><span>1146:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>  case X86II::MRM_EE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1147' href='#L1147'><span>1147:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.37k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='covered-line'><pre>27.8k</pre></td><td class='code'><pre>  case X86II::MRM_EF:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1148' href='#L1148'><span>1148:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>189</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='covered-line'><pre>27.9k</pre></td><td class='code'><pre>  case X86II::MRM_F0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1149' href='#L1149'><span>1149:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='covered-line'><pre>27.9k</pre></td><td class='code'><pre>  case X86II::MRM_F1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1150' href='#L1150'><span>1150:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='covered-line'><pre>28.0k</pre></td><td class='code'><pre>  case X86II::MRM_F2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1151' href='#L1151'><span>1151:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='covered-line'><pre>28.0k</pre></td><td class='code'><pre>  case X86II::MRM_F3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1152' href='#L1152'><span>1152:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='covered-line'><pre>28.1k</pre></td><td class='code'><pre>  case X86II::MRM_F4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1153' href='#L1153'><span>1153:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='covered-line'><pre>28.1k</pre></td><td class='code'><pre>  case X86II::MRM_F5:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1154' href='#L1154'><span>1154:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>  case X86II::MRM_F6:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1155' href='#L1155'><span>1155:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>  case X86II::MRM_F7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1156' href='#L1156'><span>1156:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='covered-line'><pre>28.8k</pre></td><td class='code'><pre>  case X86II::MRM_F8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1157' href='#L1157'><span>1157:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>597</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='covered-line'><pre>28.9k</pre></td><td class='code'><pre>  case X86II::MRM_F9:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1158' href='#L1158'><span>1158:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>97</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='covered-line'><pre>29.1k</pre></td><td class='code'><pre>  case X86II::MRM_FA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1159' href='#L1159'><span>1159:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>259</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='covered-line'><pre>29.3k</pre></td><td class='code'><pre>  case X86II::MRM_FB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1160' href='#L1160'><span>1160:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>136</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='covered-line'><pre>29.4k</pre></td><td class='code'><pre>  case X86II::MRM_FC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1161' href='#L1161'><span>1161:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='covered-line'><pre>29.4k</pre></td><td class='code'><pre>  case X86II::MRM_FD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1162' href='#L1162'><span>1162:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>  case X86II::MRM_FE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1163' href='#L1163'><span>1163:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='covered-line'><pre>29.6k</pre></td><td class='code'><pre>  case X86II::MRM_FF:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1164' href='#L1164'><span>1164:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='covered-line'><pre>29.6k</pre></td><td class='code'><pre>    return -1;</pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if the register is a XMM.</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>inline bool isXMMReg(unsigned RegNo) {</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  assert(X86::XMM15 - X86::XMM0 == 15 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>         &quot;XMM0-15 registers are not continuous&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  assert(X86::XMM31 - X86::XMM16 == 15 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>         &quot;XMM16-31 registers are not continuous&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  return (RegNo &gt;= X86::XMM0 &amp;&amp; <div class='tooltip'>RegNo &lt;= X86::XMM15<span class='tooltip-content'>116k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1175' href='#L1175'><span>1175:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>116k</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
  Branch (<span class='line-number'><a name='L1175' href='#L1175'><span>1175:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115k</span>, <span class='None'>False</span>: <span class='covered-line'>1.07k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>         <div class='tooltip'>(<span class='tooltip-content'>1.62k</span></div><div class='tooltip'>RegNo &gt;= X86::XMM16<span class='tooltip-content'>1.62k</span></div> &amp;&amp; <div class='tooltip'>RegNo &lt;= X86::XMM31<span class='tooltip-content'>957</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1176' href='#L1176'><span>1176:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>957</span>, <span class='None'>False</span>: <span class='covered-line'>663</span>]
  Branch (<span class='line-number'><a name='L1176' href='#L1176'><span>1176:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>868</span>, <span class='None'>False</span>: <span class='covered-line'>89</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1175'><span>1175:10</span></a></span>) to (<span class='line-number'><a href='#L1175'><span>1176:54</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1175:11)
     Condition C2 --> (1175:33)
     Condition C3 --> (1176:11)
     Condition C4 --> (1176:34)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  F,  -  = F      }
  2 { T,  F,  F,  -  = F      }
  3 { T,  F,  T,  F  = F      }
  4 { T,  T,  -,  -  = T      }
  5 { T,  F,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (2,5)
  C4-Pair: covered: (3,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if the register is a YMM.</pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>inline bool isYMMReg(unsigned RegNo) {</pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>  assert(X86::YMM15 - X86::YMM0 == 15 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>         &quot;YMM0-15 registers are not continuous&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>  assert(X86::YMM31 - X86::YMM16 == 15 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>         &quot;YMM16-31 registers are not continuous&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>  return (RegNo &gt;= X86::YMM0 &amp;&amp; <div class='tooltip'>RegNo &lt;= X86::YMM15<span class='tooltip-content'>78.8k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1185' href='#L1185'><span>1185:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78.8k</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
  Branch (<span class='line-number'><a name='L1185' href='#L1185'><span>1185:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76.9k</span>, <span class='None'>False</span>: <span class='covered-line'>1.82k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>         <div class='tooltip'>(<span class='tooltip-content'>117k</span></div><div class='tooltip'>RegNo &gt;= X86::YMM16<span class='tooltip-content'>117k</span></div> &amp;&amp; <div class='tooltip'>RegNo &lt;= X86::YMM31<span class='tooltip-content'>1.17k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1186' href='#L1186'><span>1186:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.17k</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
  Branch (<span class='line-number'><a name='L1186' href='#L1186'><span>1186:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.05k</span>, <span class='None'>False</span>: <span class='covered-line'>116</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1185'><span>1185:10</span></a></span>) to (<span class='line-number'><a href='#L1185'><span>1186:54</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1185:11)
     Condition C2 --> (1185:33)
     Condition C3 --> (1186:11)
     Condition C4 --> (1186:34)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  F,  -  = F      }
  2 { T,  F,  F,  -  = F      }
  3 { T,  F,  T,  F  = F      }
  4 { T,  T,  -,  -  = T      }
  5 { T,  F,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (2,5)
  C4-Pair: covered: (3,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if the register is a ZMM.</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='covered-line'><pre>560k</pre></td><td class='code'><pre>inline bool isZMMReg(unsigned RegNo) {</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='covered-line'><pre>560k</pre></td><td class='code'><pre>  assert(X86::ZMM31 - X86::ZMM0 == 31 &amp;&amp; &quot;ZMM registers are not continuous&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>560k</pre></td><td class='code'><pre>  return RegNo &gt;= X86::ZMM0 &amp;&amp; <div class='tooltip'>RegNo &lt;= X86::ZMM31<span class='tooltip-content'>8.76k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1192' href='#L1192'><span>1192:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.76k</span>, <span class='None'>False</span>: <span class='covered-line'>552k</span>]
  Branch (<span class='line-number'><a name='L1192' href='#L1192'><span>1192:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.72k</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1192'><span>1192:10</span></a></span>) to (<span class='line-number'><a href='#L1192'><span>1192:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1192:10)
     Condition C2 --> (1192:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='covered-line'><pre>560k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if \p RegNo is an apx extended register.</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='covered-line'><pre>2.58M</pre></td><td class='code'><pre>inline bool isApxExtendedReg(unsigned RegNo) {</pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='covered-line'><pre>2.58M</pre></td><td class='code'><pre>  assert(X86::R31WH - X86::R16 == 95 &amp;&amp; &quot;EGPRs are not continuous&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='covered-line'><pre>2.58M</pre></td><td class='code'><pre>  return RegNo &gt;= X86::R16 &amp;&amp; <div class='tooltip'>RegNo &lt;= X86::R31WH<span class='tooltip-content'>5.32k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1198' href='#L1198'><span>1198:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.32k</span>, <span class='None'>False</span>: <span class='covered-line'>2.58M</span>]
  Branch (<span class='line-number'><a name='L1198' href='#L1198'><span>1198:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.32k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1198'><span>1198:10</span></a></span>) to (<span class='line-number'><a href='#L1198'><span>1198:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1198:10)
     Condition C2 --> (1198:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='covered-line'><pre>2.58M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if the MachineOperand is a x86-64 extended (r8 or</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// higher) register,  e.g. r8, xmm8, xmm13, etc.</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>573k</pre></td><td class='code'><pre>inline bool isX86_64ExtendedReg(unsigned RegNo) {</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>573k</pre></td><td class='code'><pre>  if ((RegNo &gt;= X86::XMM8 &amp;&amp; <div class='tooltip'>RegNo &lt;= X86::XMM15<span class='tooltip-content'>112k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1204' href='#L1204'><span>1204:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>112k</span>, <span class='None'>False</span>: <span class='covered-line'>460k</span>]
  Branch (<span class='line-number'><a name='L1204' href='#L1204'><span>1204:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.04k</span>, <span class='None'>False</span>: <span class='covered-line'>109k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>573k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>570k</span></div><div class='tooltip'>RegNo &gt;= X86::XMM16<span class='tooltip-content'>570k</span></div> &amp;&amp; <div class='tooltip'>RegNo &lt;= X86::XMM31<span class='tooltip-content'>16.3k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1205' href='#L1205'><span>1205:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.3k</span>, <span class='None'>False</span>: <span class='covered-line'>554k</span>]
  Branch (<span class='line-number'><a name='L1205' href='#L1205'><span>1205:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>573k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>570k</span></div><div class='tooltip'>RegNo &gt;= X86::YMM8<span class='tooltip-content'>570k</span></div> &amp;&amp; <div class='tooltip'>RegNo &lt;= X86::YMM15<span class='tooltip-content'>60.4k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1206' href='#L1206'><span>1206:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60.4k</span>, <span class='None'>False</span>: <span class='covered-line'>509k</span>]
  Branch (<span class='line-number'><a name='L1206' href='#L1206'><span>1206:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.87k</span>, <span class='None'>False</span>: <span class='covered-line'>57.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>573k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>567k</span></div><div class='tooltip'>RegNo &gt;= X86::YMM16<span class='tooltip-content'>567k</span></div> &amp;&amp; <div class='tooltip'>RegNo &lt;= X86::YMM31<span class='tooltip-content'>16.3k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1207' href='#L1207'><span>1207:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.3k</span>, <span class='None'>False</span>: <span class='covered-line'>551k</span>]
  Branch (<span class='line-number'><a name='L1207' href='#L1207'><span>1207:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>573k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>567k</span></div><div class='tooltip'>RegNo &gt;= X86::ZMM8<span class='tooltip-content'>567k</span></div> &amp;&amp; <div class='tooltip'>RegNo &lt;= X86::ZMM31<span class='tooltip-content'>414</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1208' href='#L1208'><span>1208:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>414</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
  Branch (<span class='line-number'><a name='L1208' href='#L1208'><span>1208:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>414</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='covered-line'><pre>5.91k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>567k</pre></td><td class='code'><pre>  if (isApxExtendedReg(RegNo))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1211' href='#L1211'><span>1211:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>412</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='covered-line'><pre>412</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>567k</pre></td><td class='code'><pre>  switch (RegNo) {</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>564k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1215' href='#L1215'><span>1215:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>564k</span>, <span class='None'>False</span>: <span class='covered-line'>2.93k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>564k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='covered-line'><pre>564k</pre></td><td class='code'><pre>  case X86::R8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1217' href='#L1217'><span>1217:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>294</span>, <span class='None'>False</span>: <span class='covered-line'>566k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='covered-line'><pre>564</pre></td><td class='code'><pre>  case X86::R9:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1218' href='#L1218'><span>1218:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>270</span>, <span class='None'>False</span>: <span class='covered-line'>566k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>742</pre></td><td class='code'><pre>  case X86::R10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1219' href='#L1219'><span>1219:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>178</span>, <span class='None'>False</span>: <span class='covered-line'>566k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='covered-line'><pre>812</pre></td><td class='code'><pre>  case X86::R11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1220' href='#L1220'><span>1220:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='covered-line'><pre>844</pre></td><td class='code'><pre>  case X86::R12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1221' href='#L1221'><span>1221:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  case X86::R13:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1222' href='#L1222'><span>1222:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94</span>, <span class='None'>False</span>: <span class='covered-line'>566k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>  case X86::R14:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1223' href='#L1223'><span>1223:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>451</span>, <span class='None'>False</span>: <span class='covered-line'>566k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>  case X86::R15:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1224' href='#L1224'><span>1224:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150</span>, <span class='None'>False</span>: <span class='covered-line'>566k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>  case X86::R8D:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1225' href='#L1225'><span>1225:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>566k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='covered-line'><pre>1.68k</pre></td><td class='code'><pre>  case X86::R9D:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1226' href='#L1226'><span>1226:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>1.73k</pre></td><td class='code'><pre>  case X86::R10D:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1227' href='#L1227'><span>1227:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>  case X86::R11D:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1228' href='#L1228'><span>1228:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>  case X86::R12D:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1229' href='#L1229'><span>1229:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>2.19k</pre></td><td class='code'><pre>  case X86::R13D:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1230' href='#L1230'><span>1230:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>426</span>, <span class='None'>False</span>: <span class='covered-line'>566k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>  case X86::R14D:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1231' href='#L1231'><span>1231:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>  case X86::R15D:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1232' href='#L1232'><span>1232:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>  case X86::R8W:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1233' href='#L1233'><span>1233:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>2.29k</pre></td><td class='code'><pre>  case X86::R9W:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1234' href='#L1234'><span>1234:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='covered-line'><pre>2.29k</pre></td><td class='code'><pre>  case X86::R10W:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1235' href='#L1235'><span>1235:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='covered-line'><pre>2.30k</pre></td><td class='code'><pre>  case X86::R11W:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1236' href='#L1236'><span>1236:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='covered-line'><pre>2.30k</pre></td><td class='code'><pre>  case X86::R12W:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1237' href='#L1237'><span>1237:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>  case X86::R13W:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1238' href='#L1238'><span>1238:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>2.59k</pre></td><td class='code'><pre>  case X86::R14W:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1239' href='#L1239'><span>1239:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>251</span>, <span class='None'>False</span>: <span class='covered-line'>566k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='covered-line'><pre>2.59k</pre></td><td class='code'><pre>  case X86::R15W:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1240' href='#L1240'><span>1240:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>  case X86::R8B:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1241' href='#L1241'><span>1241:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>  case X86::R9B:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1242' href='#L1242'><span>1242:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>  case X86::R10B:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1243' href='#L1243'><span>1243:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>  case X86::R11B:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1244' href='#L1244'><span>1244:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>  case X86::R12B:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1245' href='#L1245'><span>1245:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>  case X86::R13B:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1246' href='#L1246'><span>1246:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::R14B:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1247' href='#L1247'><span>1247:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>314</span>, <span class='None'>False</span>: <span class='covered-line'>566k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::R15B:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1248' href='#L1248'><span>1248:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::CR8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1249' href='#L1249'><span>1249:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::CR9:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1250' href='#L1250'><span>1250:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::CR10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1251' href='#L1251'><span>1251:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::CR11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1252' href='#L1252'><span>1252:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::CR12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1253' href='#L1253'><span>1253:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::CR13:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1254' href='#L1254'><span>1254:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::CR14:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1255' href='#L1255'><span>1255:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::CR15:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1256' href='#L1256'><span>1256:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::DR8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1257' href='#L1257'><span>1257:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::DR9:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1258' href='#L1258'><span>1258:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::DR10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1259' href='#L1259'><span>1259:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::DR11:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1260' href='#L1260'><span>1260:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::DR12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1261' href='#L1261'><span>1261:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::DR13:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1262' href='#L1262'><span>1262:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::DR14:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1263' href='#L1263'><span>1263:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>  case X86::DR15:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1264' href='#L1264'><span>1264:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='covered-line'><pre>567k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='covered-line'><pre>564k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='covered-line'><pre>567k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>47.1k</pre></td><td class='code'><pre>inline bool canUseApxExtendedReg(const MCInstrDesc &amp;Desc) {</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='covered-line'><pre>47.1k</pre></td><td class='code'><pre>  uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='covered-line'><pre>47.1k</pre></td><td class='code'><pre>  uint64_t Encoding = TSFlags &amp; EncodingMask;</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // EVEX can always use egpr.</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='covered-line'><pre>47.1k</pre></td><td class='code'><pre>  if (Encoding == X86II::EVEX)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1274' href='#L1274'><span>1274:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.3k</span>, <span class='None'>False</span>: <span class='covered-line'>29.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='covered-line'><pre>17.3k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='covered-line'><pre>29.8k</pre></td><td class='code'><pre>  unsigned Opcode = Desc.Opcode;</pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MOV32r0 is always expanded to XOR32rr</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='covered-line'><pre>29.8k</pre></td><td class='code'><pre>  if (Opcode == X86::MOV32r0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1279' href='#L1279'><span>1279:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>544</span>, <span class='None'>False</span>: <span class='covered-line'>29.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='covered-line'><pre>544</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // To be conservative, egpr is not used for all pseudo instructions</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // because we are not sure what instruction it will become.</pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Could we improve it in X86ExpandPseudo?</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='covered-line'><pre>29.2k</pre></td><td class='code'><pre>  if (isPseudo(TSFlags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1284' href='#L1284'><span>1284:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.57k</span>, <span class='None'>False</span>: <span class='covered-line'>19.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='covered-line'><pre>9.57k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MAP OB/TB in legacy encoding space can always use egpr except</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // XSAVE*/XRSTOR*.</pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1290' href='#L1290'><span>1290:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.7k</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>  case X86::XSAVE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1292' href='#L1292'><span>1292:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>19.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case X86::XSAVE64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1293' href='#L1293'><span>1293:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>19.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case X86::XSAVEOPT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1294' href='#L1294'><span>1294:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case X86::XSAVEOPT64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1295' href='#L1295'><span>1295:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case X86::XSAVEC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1296' href='#L1296'><span>1296:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case X86::XSAVEC64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1297' href='#L1297'><span>1297:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case X86::XSAVES:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1298' href='#L1298'><span>1298:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case X86::XSAVES64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1299' href='#L1299'><span>1299:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case X86::XRSTOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1300' href='#L1300'><span>1300:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>19.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  case X86::XRSTOR64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1301' href='#L1301'><span>1301:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>19.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  case X86::XRSTORS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1302' href='#L1302'><span>1302:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  case X86::XRSTORS64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1303' href='#L1303'><span>1303:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>  uint64_t OpMap = TSFlags &amp; X86II::OpMapMask;</pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>  return !Encoding &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>14.4k</span></div><div class='tooltip'>OpMap == X86II::OB<span class='tooltip-content'>14.4k</span></div> || <div class='tooltip'>OpMap == X86II::TB<span class='tooltip-content'>1.07k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1307' href='#L1307'><span>1307:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.4k</span>, <span class='None'>False</span>: <span class='covered-line'>5.29k</span>]
  Branch (<span class='line-number'><a name='L1307' href='#L1307'><span>1307:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.3k</span>, <span class='None'>False</span>: <span class='covered-line'>1.07k</span>]
  Branch (<span class='line-number'><a name='L1307' href='#L1307'><span>1307:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>514</span>, <span class='None'>False</span>: <span class='covered-line'>560</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1307'><span>1307:10</span></a></span>) to (<span class='line-number'><a href='#L1307'><span>1307:65</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1307:10)
     Condition C2 --> (1307:24)
     Condition C3 --> (1307:46)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if the MemoryOperand is a 32 extended (zmm16 or higher)</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// registers, e.g. zmm21, etc.</pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>static inline bool is32ExtendedReg(unsigned RegNo) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return ((RegNo &gt;= X86::XMM16 &amp;&amp; RegNo &lt;= X86::XMM31) ||</span></pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          (RegNo &gt;= X86::YMM16 &amp;&amp; RegNo &lt;= X86::YMM31) ||</span></pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          (RegNo &gt;= X86::ZMM16 &amp;&amp; RegNo &lt;= X86::ZMM31));</span></pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86AsmPrinter.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86MCInstLower.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrInfo.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrFMA3Info.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FrameLowering.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLowering.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelLoweringCall.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallingConv.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InterleavedAccess.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastISel.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstrFoldTables.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86RegisterInfo.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86Subtarget.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SelectionDAGInfo.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86MacroFusion.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TargetMachine.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PreTileConfig.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupBWInsts.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CompressEVEX.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupLEAs.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FloatingPoint.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupSetCC.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallFrameOptimization.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CmovConversion.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TileConfig.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastPreTileConfig.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FastTileConfig.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LowerTileCopy.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ExpandPseudo.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DomainReassignment.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86AvoidStoreForwardingBlocks.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86AvoidTrailingCall.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeLoadHardening.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86SpeculativeExecutionSideEffectSuppression.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FlagsCopyLowering.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionLoadHardening.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LoadValueInjectionRetHardening.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86OptimizeLEAs.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PartialReduction.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ReturnThunks.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ISelDAGToDAG.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectBranchTracking.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ArgumentStackSlotRebase.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupInstTuning.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86FixupVectorConstants.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DynAllocaExpander.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86PadShortFunction.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86DiscriminateMemOps.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertPrefetch.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IndirectThunks.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstCombineIntrinsic.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CodeGenPassBuilder.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86TargetTransformInfo.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86VZeroUpper.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InsertWait.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86CallLowering.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstructionSelector.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86LegalizerInfo.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86RegisterBankInfo.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86AsmParser.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86ATTInstPrinter.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86IntelInstPrinter.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstComments.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86InstPrinterCommon.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86EncodingOptimization.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86MCTargetDesc.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86AsmBackend.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86MCCodeEmitter.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: X86MnemonicTables.cpp:llvm::X86II::is32ExtendedReg(unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='covered-line'><pre>3.76M</pre></td><td class='code'><pre>inline bool isX86_64NonExtLowByteReg(unsigned reg) {</pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='covered-line'><pre>3.76M</pre></td><td class='code'><pre>  return (reg == X86::SPL || <div class='tooltip'>reg == X86::BPL<span class='tooltip-content'>3.76M</span></div> || <div class='tooltip'>reg == X86::SIL<span class='tooltip-content'>3.69M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1319' href='#L1319'><span>1319:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>3.76M</span>]
  Branch (<span class='line-number'><a name='L1319' href='#L1319'><span>1319:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66.7k</span>, <span class='None'>False</span>: <span class='covered-line'>3.69M</span>]
  Branch (<span class='line-number'><a name='L1319' href='#L1319'><span>1319:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102k</span>, <span class='None'>False</span>: <span class='covered-line'>3.59M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='covered-line'><pre>3.76M</pre></td><td class='code'><pre>          <div class='tooltip'>reg == X86::DIL<span class='tooltip-content'>3.59M</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1320' href='#L1320'><span>1320:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.8k</span>, <span class='None'>False</span>: <span class='covered-line'>3.54M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1319'><span>1319:11</span></a></span>) to (<span class='line-number'><a href='#L1319'><span>1320:26</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1319:11)
     Condition C2 --> (1319:30)
     Condition C3 --> (1319:49)
     Condition C4 --> (1320:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='covered-line'><pre>3.76M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if this is a masked instruction.</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>inline bool isKMasked(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>  return (TSFlags &amp; X86II::EVEX_K) != 0;</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if this is a merge masked instruction.</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>inline bool isKMergeMasked(uint64_t TSFlags) {</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>  return isKMasked(TSFlags) &amp;&amp; (TSFlags &amp; X86II::EVEX_Z) == 0;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1330' href='#L1330'><span>1330:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.5k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1330' href='#L1330'><span>1330:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.2k</span>, <span class='None'>False</span>: <span class='covered-line'>11.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1330'><span>1330:10</span></a></span>) to (<span class='line-number'><a href='#L1330'><span>1330:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1330:10)
     Condition C2 --> (1330:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if the intruction needs a SIB.</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='covered-line'><pre>443k</pre></td><td class='code'><pre>inline bool needSIB(unsigned BaseReg, unsigned IndexReg, bool In64BitMode) {</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The SIB byte must be used if there is an index register.</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='covered-line'><pre>443k</pre></td><td class='code'><pre>  if (IndexReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1336' href='#L1336'><span>1336:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>181k</span>, <span class='None'>False</span>: <span class='covered-line'>261k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='covered-line'><pre>181k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The SIB byte must be used if the base is ESP/RSP/R12/R20/R28, all of</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // which encode to an R/M value of 4, which indicates that a SIB byte is</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // present.</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='covered-line'><pre>261k</pre></td><td class='code'><pre>  switch (BaseReg) {</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='covered-line'><pre>220k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1343' href='#L1343'><span>1343:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>220k</span>, <span class='None'>False</span>: <span class='covered-line'>41.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If there is no base register and we&apos;re in 64-bit mode, we need a SIB</pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // byte to emit an addr that is just &apos;disp32&apos; (the non-RIP relative form).</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>220k</pre></td><td class='code'><pre>    return In64BitMode &amp;&amp; <div class='tooltip'>!BaseReg<span class='tooltip-content'>206k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1346' href='#L1346'><span>1346:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>206k</span>, <span class='None'>False</span>: <span class='covered-line'>14.0k</span>]
  Branch (<span class='line-number'><a name='L1346' href='#L1346'><span>1346:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.05k</span>, <span class='None'>False</span>: <span class='covered-line'>202k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1346'><span>1346:12</span></a></span>) to (<span class='line-number'><a href='#L1346'><span>1346:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1346:12)
     Condition C2 --> (1346:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='covered-line'><pre>6.88k</pre></td><td class='code'><pre>  case X86::ESP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1347' href='#L1347'><span>1347:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.88k</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='covered-line'><pre>38.2k</pre></td><td class='code'><pre>  case X86::RSP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1348' href='#L1348'><span>1348:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.3k</span>, <span class='None'>False</span>: <span class='covered-line'>230k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='covered-line'><pre>41.1k</pre></td><td class='code'><pre>  case X86::R12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1349' href='#L1349'><span>1349:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.90k</span>, <span class='None'>False</span>: <span class='covered-line'>258k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='covered-line'><pre>41.1k</pre></td><td class='code'><pre>  case X86::R12D:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1350' href='#L1350'><span>1350:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>261k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='covered-line'><pre>41.1k</pre></td><td class='code'><pre>  case X86::R20:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1351' href='#L1351'><span>1351:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>261k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='covered-line'><pre>41.1k</pre></td><td class='code'><pre>  case X86::R20D:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1352' href='#L1352'><span>1352:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>261k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='covered-line'><pre>41.1k</pre></td><td class='code'><pre>  case X86::R28:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1353' href='#L1353'><span>1353:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>261k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='covered-line'><pre>41.1k</pre></td><td class='code'><pre>  case X86::R28D:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1354' href='#L1354'><span>1354:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>261k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>41.1k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='covered-line'><pre>261k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='covered-line'><pre>261k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace X86II</pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr></table></div></body></html>