
---------- Begin Simulation Statistics ----------
final_tick                               11089031686264                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135132                       # Simulator instruction rate (inst/s)
host_mem_usage                               16947664                       # Number of bytes of host memory used
host_op_rate                                   253908                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    74.00                       # Real time elapsed on the host
host_tick_rate                               79424387                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000017                       # Number of instructions simulated
sim_ops                                      18789771                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005878                       # Number of seconds simulated
sim_ticks                                  5877577264                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          15                       # Number of instructions committed
system.cpu.committedOps                            31                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           6                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          20                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               36                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         36                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   4                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     25                       # Number of float alu accesses
system.cpu.num_fp_insts                            25                       # number of float instructions
system.cpu.num_fp_register_reads                   27                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  25                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    12                       # Number of integer alu accesses
system.cpu.num_int_insts                           12                       # number of integer instructions
system.cpu.num_int_register_reads                  26                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  5                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     19.35%     19.35% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     19.35% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     19.35% # Class of executed instruction
system.cpu.op_class::FloatAdd                       8     25.81%     45.16% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     45.16% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     45.16% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     45.16% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     45.16% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     45.16% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     45.16% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     45.16% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     45.16% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     45.16% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     45.16% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     45.16% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     45.16% # Class of executed instruction
system.cpu.op_class::SimdMisc                       2      6.45%     51.61% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     51.61% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     51.61% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     51.61% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     51.61% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     51.61% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     51.61% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3      9.68%     61.29% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     61.29% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     61.29% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   4     12.90%     74.19% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     74.19% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     74.19% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2      6.45%     80.65% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   6     19.35%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         31                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128191                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        260764                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1079315                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        45866                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1130397                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       966271                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1079315                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       113044                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1198953                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           37845                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5500                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5413210                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3963182                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        45931                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             966825                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1958143                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1931499                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18789740                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     20840952                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.901578                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.405468                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     17707701     84.97%     84.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       489259      2.35%     87.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       174145      0.84%     88.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       143155      0.69%     88.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       142333      0.68%     89.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       106525      0.51%     90.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        82212      0.39%     90.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        37479      0.18%     90.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1958143      9.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     20840952                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           11967945                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        20831                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           8861198                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2614082                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.mispred_commit_branch        44145                       # mein_hi_hun
system.switch_cpus.commit.op_class_0::No_OpClass        18058      0.10%      0.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      6318695     33.63%     33.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.00%     33.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           35      0.00%     33.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2606447     13.87%     47.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     47.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     47.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     47.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc      1408884      7.50%     55.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     55.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     55.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     55.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     55.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     55.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     55.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1382940      7.36%     62.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     62.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        25921      0.14%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      2843647     15.13%     77.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1408862      7.50%     85.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       598073      3.18%     88.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       139950      0.74%     89.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2016009     10.73%     99.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22212      0.12%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18789740                       # Class of committed instruction
system.switch_cpus.commit.refs                2776244                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18789740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.114232                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.114232                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      17377354                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       21439133                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           824856                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2175597                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          46046                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        682214                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2921242                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  8300                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              183786                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   176                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1198953                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            760037                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              20261985                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          4612                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               11917089                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1499                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           92092                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.056709                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       796478                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1004116                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.563660                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     21106070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.059224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.567874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         17744955     84.08%     84.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           108732      0.52%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           103622      0.49%     85.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           228745      1.08%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           169861      0.80%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           201830      0.96%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           117451      0.56%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           486439      2.30%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1944435      9.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     21106070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          17778302                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12298838                       # number of floating regfile writes
system.switch_cpus.idleCycles                   36258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.Average_branch_resolution_cycles            0                       # sirf mispred wala
system.switch_cpus.iew.branchMispredicts        53455                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1038729                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.952854                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3178942                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             183779                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.global_million_exceeded_g            0                       # multiple with  million wala
system.switch_cpus.iew.global_million_timer_g 1150629.212000                       # less than million wala
system.switch_cpus.iew.iewBlockCycles        13505091                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2989093                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           20                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        34536                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       207225                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20721252                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2995163                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       127774                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20145557                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          73605                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        264362                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          46046                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        388944                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        20832                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        20682                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          160                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.night5          811                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       375000                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        45063                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        18225                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        35230                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.td                           0                       # Number of td executed instructions
system.switch_cpus.iew.wb_consumers          26032861                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              19935161                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.550233                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14324133                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.942903                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               19968270                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         13862546                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6412703                       # number of integer regfile writes
system.switch_cpus.ipc                       0.472985                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.472985                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        27932      0.14%      0.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       6994240     34.50%     34.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           13      0.00%     34.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            35      0.00%     34.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2825205     13.94%     48.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            4      0.00%     48.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     48.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     48.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1435252      7.08%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1407433      6.94%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        25924      0.13%     62.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      2902037     14.31%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1433040      7.07%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       882814      4.35%     88.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       164544      0.81%     89.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2151242     10.61%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23625      0.12%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20273340                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        13106051                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     25570410                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     12330403                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     13440215                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              701302                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034592                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           27632      3.94%      3.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc         89182     12.72%     16.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     16.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       191596     27.32%     43.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     43.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     43.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt       355395     50.68%     94.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     94.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     94.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3810      0.54%     95.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     95.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     95.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     95.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     95.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     95.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     95.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     95.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     95.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     95.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     95.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     95.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     95.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     95.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          25401      3.62%     98.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           662      0.09%     98.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         7498      1.07%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          126      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7840659                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36800456                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7604758                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      9212584                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20721192                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20273340                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           60                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1931422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16823                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      2255013                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     21106070                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.960545                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.100014                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     16122311     76.39%     76.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       994999      4.71%     81.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       754546      3.58%     84.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       550768      2.61%     87.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       733824      3.48%     90.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       413052      1.96%     92.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       408482      1.94%     94.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       359207      1.70%     96.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       768881      3.64%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     21106070                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.958898                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              760284                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   275                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        11815                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         3254                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2989093                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       207225                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5337915                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 21142328                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        15687162                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21300770                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1210317                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1113570                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents         30536                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      45007964                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       21150826                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     24026980                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2520401                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         319568                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          46046                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1738888                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2726088                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18674607                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     14783830                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3606824                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             39604048                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            41708045                       # The number of ROB writes
system.switch_cpus.timesIdled                     259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       156476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          359                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       313749                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            359                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 11089031686264                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             128076                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6395                       # Transaction distribution
system.membus.trans_dist::CleanEvict           121796                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4497                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4497                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        128076                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       393337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       393337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 393337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8893952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8893952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8893952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132573                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  132573    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              132573                       # Request fanout histogram
system.membus.reqLayer2.occupancy           370723550                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          702509880                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   5877577264                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 11089031686264                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 11089031686264                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 11089031686264                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            152312                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        18032                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          266950                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4961                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4961                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           285                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       152027                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       470452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                471022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        18240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10792000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10810240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          128506                       # Total snoops (count)
system.tol2bus.snoopTraffic                    409280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           285779                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001256                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035421                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 285420     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    359      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             285779                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           93691282                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         130925490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            237410                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 11089031686264                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        24700                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24700                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        24700                       # number of overall hits
system.l2.overall_hits::total                   24700                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          284                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       132285                       # number of demand (read+write) misses
system.l2.demand_misses::total                 132573                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          284                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       132285                       # number of overall misses
system.l2.overall_misses::total                132573                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     21687892                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9398861690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9420549582                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     21687892                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9398861690                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9420549582                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          284                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       156985                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               157273                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          284                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       156985                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              157273                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.842660                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.842948                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.842660                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.842948                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76365.816901                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 71050.094039                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71059.337738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76365.816901                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 71050.094039                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71059.337738                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6395                       # number of writebacks
system.l2.writebacks::total                      6395                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       132285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            132569                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       132285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           132569                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     20069232                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8644517264                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8664586496                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     20069232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8644517264                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8664586496                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.842660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.842923                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.842660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.842923                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70666.309859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65347.675579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65359.069586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70666.309859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65347.675579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65359.069586                       # average overall mshr miss latency
system.l2.replacements                         128506                       # number of replacements
system.l2.csize                                     0                       # Cache sizes in total
system.l2.WritebackDirty_hits::.writebacks        11637                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11637                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11637                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11637                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           44                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            44                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          464                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   464                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4497                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4497                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    309557726                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     309557726                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         4961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.906470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.906470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 68836.496776                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 68836.496776                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    283923568                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    283923568                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.906470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.906470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63136.217034                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63136.217034                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              285                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     21687892                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21687892                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          284                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            285                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76365.816901                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76097.866667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          284                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          284                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     20069232                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20069232                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.996491                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70666.309859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70666.309859                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        24236                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24236                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       127788                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          127791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   9089303964                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9089303964                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       152024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        152027                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.840578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.840581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 71127.992957                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71126.323168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       127788                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       127788                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   8360593696                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8360593696                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.840578                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.840561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65425.499233                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65425.499233                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 11089031686264                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4034.515332                       # Cycle average of tags in use
system.l2.tags.total_refs                      313705                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    132602                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.365764                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              11083154109350                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.063739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.032481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.070564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.018073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4025.330475                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.982747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984989                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2033                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1846                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2642594                       # Number of tag accesses
system.l2.tags.data_accesses                  2642594                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 11089031686264                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        18176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      8466240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8484672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        18176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       409280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          409280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       132285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6395                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6395                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             10889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             32667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3092431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1440430235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1443566221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        10889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3092431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3103319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       69634134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             69634134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       69634134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            10889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            32667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3092431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1440430235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1513200355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    132179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000768812806                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          396                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          396                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              264402                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5985                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      132569                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6395                       # Number of write requests accepted
system.mem_ctrls.readBursts                    132569                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6395                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    106                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              393                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1529786632                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  497001176                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3760728478                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11548.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28390.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   100756                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4705                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                132569                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6395                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   70129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        33364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.260640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.112943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.561982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16515     49.50%     49.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6862     20.57%     70.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2241      6.72%     76.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1479      4.43%     81.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          728      2.18%     83.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          894      2.68%     86.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          648      1.94%     88.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          418      1.25%     89.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3579     10.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        33364                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     334.487374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.824881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    734.305157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           291     73.48%     73.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           15      3.79%     77.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           42     10.61%     87.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           15      3.79%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            9      2.27%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            4      1.01%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            4      1.01%     95.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.76%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            3      0.76%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.51%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.51%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.25%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.25%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.25%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.25%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           396                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.098485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.092153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.475099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              378     95.45%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17      4.29%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           396                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8477632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  408000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8484416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               409280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1442.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        69.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1443.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5877459320                       # Total gap between requests
system.mem_ctrls.avgGap                      42294.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        18176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      8459456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       408000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3092430.636569850612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1439276017.997064352036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 69416356.718777447939                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       132285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6395                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9543904                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3751184574                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 137074936428                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33605.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28356.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21434704.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         197869404.096000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         97624706.255999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        453203704.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       20762952.672000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     486034890.431995                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3004638414.623989                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     82992457.800001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4343126530.680002                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        738.931423                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    165308914                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    196040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5516218270                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         153777851.136000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         75877168.751999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        423506369.664000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       11671211.328000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     486034890.431995                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3018062050.079988                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     71704817.184001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4240634358.576003                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        721.493596                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    139390280                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    196040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5542136904                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 11083154109000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10080                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     5877567184                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 11089031686264                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           19                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       759641                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           759660                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           19                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       759641                       # number of overall hits
system.cpu.icache.overall_hits::total          759660                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          396                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            397                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          396                       # number of overall misses
system.cpu.icache.overall_misses::total           397                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     27825020                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27825020                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     27825020                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27825020                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       760037                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       760057                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       760037                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       760057                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000521                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000522                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000521                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000522                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70265.202020                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70088.211587                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70265.202020                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70088.211587                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          112                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          284                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          284                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          284                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          284                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     21926694                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21926694                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     21926694                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21926694                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000374                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000374                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000374                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000374                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 77206.669014                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77206.669014                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 77206.669014                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77206.669014                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.csize                             0                       # Cache sizes in total
system.cpu.icache.ReadReq_hits::.cpu.inst           19                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       759641                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          759660                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          396                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           397                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     27825020                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27825020                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       760037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       760057                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000521                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000522                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70265.202020                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70088.211587                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          284                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     21926694                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21926694                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000374                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000374                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 77206.669014                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77206.669014                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 11089031686264                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.104588                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              759945                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               285                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2666.473684                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      11083154109350                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000530                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.104058                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000203                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000204                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6080741                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6080741                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 11089031686264                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 11089031686264                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 11089031686264                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 11089031686264                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 11089031686264                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 11089031686264                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 11089031686264                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2484277                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2484280                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2484277                       # number of overall hits
system.cpu.dcache.overall_hits::total         2484280                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       576676                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         576679                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       576676                       # number of overall misses
system.cpu.dcache.overall_misses::total        576679                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  30497783141                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30497783141                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  30497783141                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30497783141                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3060953                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3060959                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3060953                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3060959                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.188398                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.188398                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.188398                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.188398                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 52885.473196                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52885.198076                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 52885.473196                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52885.198076                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       844972                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           67                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             22464                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.614494                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           67                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11637                       # number of writebacks
system.cpu.dcache.writebacks::total             11637                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       419691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       419691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       419691                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       419691                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       156985                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       156985                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       156985                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       156985                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9679801235                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9679801235                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9679801235                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9679801235                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.051286                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.051286                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.051286                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.051286                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 61660.676084                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61660.676084                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 61660.676084                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61660.676084                       # average overall mshr miss latency
system.cpu.dcache.replacements                 156476                       # number of replacements
system.cpu.dcache.csize                      15534409                       # Cache sizes in total
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2327083                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2327086                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       571706                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        571709                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  30178464584                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30178464584                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2898789                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2898795                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.197222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.197223                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 52786.685086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52786.408092                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       419682                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       419682                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       152024                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       152024                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   9363296038                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9363296038                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.052444                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.052444                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 61590.906949                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61590.906949                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       157194                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         157194                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4970                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4970                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    319318557                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    319318557                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       162164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       162164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030648                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030648                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 64249.206640                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64249.206640                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    316505197                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    316505197                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.030592                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030592                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 63798.669018                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63798.669018                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 11089031686264                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.270861                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2641268                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            156988                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.824649                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      11083154109906                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000144                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.270718                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          24644660                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         24644660                       # Number of data accesses

---------- End Simulation Statistics   ----------
