Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu May 20 17:14:44 2021
| Host         : dyna-comet running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (86)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (86)
-------------------------------
 There are 86 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.317    -2933.086                   3797                42197        0.050        0.000                      0                42197        1.100        0.000                       0                 17366  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
CLK_10M          {0.000 50.000}       100.000         10.000          
CLK_200M         {0.000 2.500}        5.000           200.000         
  CLK_125M_1     {0.000 4.000}        8.000           125.000         
  PLL_CLKFB_2    {0.000 2.500}        5.000           200.000         
  PLL_CLKFB_3    {0.000 2.500}        5.000           200.000         
GMII_RX_CLK      {0.000 4.000}        8.000           125.000         
GMII_TX_CLK      {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_10M               96.089        0.000                      0                  131        0.189        0.000                      0                  131       49.600        0.000                       0                    69  
CLK_200M              -3.006    -2815.134                   3722                40206        0.050        0.000                      0                40206        1.100        0.000                       0                 16671  
  CLK_125M_1           5.507        0.000                      0                  416        0.096        0.000                      0                  416        3.358        0.000                       0                   285  
  PLL_CLKFB_2                                                                                                                                                      3.929        0.000                       0                     2  
  PLL_CLKFB_3                                                                                                                                                      3.929        0.000                       0                     2  
GMII_RX_CLK            0.652        0.000                      0                  619        0.086        0.000                      0                  619        3.600        0.000                       0                   336  
SYSCLK_200MP_IN                                                                                                                                                    3.592        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_200M          CLK_10M                -0.094       -1.399                     28                   67        0.073        0.000                      0                   67  
input port clock  CLK_200M                3.331        0.000                      0                    2        0.374        0.000                      0                    2  
CLK_10M           CLK_200M                0.047        0.000                      0                  154        0.246        0.000                      0                  154  
CLK_125M_1        CLK_200M               -4.317      -12.939                      3                    3        1.784        0.000                      0                    3  
GMII_RX_CLK       CLK_200M               -2.950      -34.952                     12                   12        1.472        0.000                      0                   12  
CLK_200M          CLK_125M_1             -2.478      -49.721                     23                   23        0.209        0.000                      0                   23  
GMII_RX_CLK       CLK_125M_1              5.280        0.000                      0                   19        0.052        0.000                      0                   19  
CLK_200M          GMII_RX_CLK            -2.282      -18.943                      9                    9        0.371        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_200M           CLK_200M                 0.013        0.000                      0                  781        0.290        0.000                      0                  781  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_10M

Setup :            0  Failing Endpoints,  Worst Slack       96.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.089ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.796ns (23.458%)  route 2.597ns (76.542%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 102.519 - 100.000 ) 
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.215     2.771    CLK_10M_BUFG
    SLICE_X72Y163        FDRE                                         r  irMrsyncTime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y163        FDRE (Prop_fdre_C_Q)         0.223     2.994 r  irMrsyncTime_reg[16]/Q
                         net (fo=2, routed)           0.897     3.891    LOC_REG/irMrsyncTime_reg[16]
    SLICE_X73Y162        LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     3.934    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.201 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.201    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.326 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319     4.646    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138     4.784 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.381     6.164    nolabel_line167_n_4
    SLICE_X72Y165        FDRE                                         r  irMrsyncTime_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.083   102.519    CLK_10M_BUFG
    SLICE_X72Y165        FDRE                                         r  irMrsyncTime_reg[24]/C
                         clock pessimism              0.226   102.745    
                         clock uncertainty           -0.095   102.650    
    SLICE_X72Y165        FDRE (Setup_fdre_C_R)       -0.397   102.253    irMrsyncTime_reg[24]
  -------------------------------------------------------------------
                         required time                        102.253    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                 96.089    

Slack (MET) :             96.089ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.796ns (23.458%)  route 2.597ns (76.542%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 102.519 - 100.000 ) 
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.215     2.771    CLK_10M_BUFG
    SLICE_X72Y163        FDRE                                         r  irMrsyncTime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y163        FDRE (Prop_fdre_C_Q)         0.223     2.994 r  irMrsyncTime_reg[16]/Q
                         net (fo=2, routed)           0.897     3.891    LOC_REG/irMrsyncTime_reg[16]
    SLICE_X73Y162        LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     3.934    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.201 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.201    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.326 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319     4.646    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138     4.784 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.381     6.164    nolabel_line167_n_4
    SLICE_X72Y165        FDRE                                         r  irMrsyncTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.083   102.519    CLK_10M_BUFG
    SLICE_X72Y165        FDRE                                         r  irMrsyncTime_reg[25]/C
                         clock pessimism              0.226   102.745    
                         clock uncertainty           -0.095   102.650    
    SLICE_X72Y165        FDRE (Setup_fdre_C_R)       -0.397   102.253    irMrsyncTime_reg[25]
  -------------------------------------------------------------------
                         required time                        102.253    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                 96.089    

Slack (MET) :             96.089ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.796ns (23.458%)  route 2.597ns (76.542%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 102.519 - 100.000 ) 
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.215     2.771    CLK_10M_BUFG
    SLICE_X72Y163        FDRE                                         r  irMrsyncTime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y163        FDRE (Prop_fdre_C_Q)         0.223     2.994 r  irMrsyncTime_reg[16]/Q
                         net (fo=2, routed)           0.897     3.891    LOC_REG/irMrsyncTime_reg[16]
    SLICE_X73Y162        LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     3.934    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.201 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.201    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.326 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319     4.646    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138     4.784 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.381     6.164    nolabel_line167_n_4
    SLICE_X72Y165        FDRE                                         r  irMrsyncTime_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.083   102.519    CLK_10M_BUFG
    SLICE_X72Y165        FDRE                                         r  irMrsyncTime_reg[26]/C
                         clock pessimism              0.226   102.745    
                         clock uncertainty           -0.095   102.650    
    SLICE_X72Y165        FDRE (Setup_fdre_C_R)       -0.397   102.253    irMrsyncTime_reg[26]
  -------------------------------------------------------------------
                         required time                        102.253    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                 96.089    

Slack (MET) :             96.089ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.796ns (23.458%)  route 2.597ns (76.542%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 102.519 - 100.000 ) 
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.215     2.771    CLK_10M_BUFG
    SLICE_X72Y163        FDRE                                         r  irMrsyncTime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y163        FDRE (Prop_fdre_C_Q)         0.223     2.994 r  irMrsyncTime_reg[16]/Q
                         net (fo=2, routed)           0.897     3.891    LOC_REG/irMrsyncTime_reg[16]
    SLICE_X73Y162        LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     3.934    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.201 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.201    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.326 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319     4.646    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138     4.784 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.381     6.164    nolabel_line167_n_4
    SLICE_X72Y165        FDRE                                         r  irMrsyncTime_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.083   102.519    CLK_10M_BUFG
    SLICE_X72Y165        FDRE                                         r  irMrsyncTime_reg[27]/C
                         clock pessimism              0.226   102.745    
                         clock uncertainty           -0.095   102.650    
    SLICE_X72Y165        FDRE (Setup_fdre_C_R)       -0.397   102.253    irMrsyncTime_reg[27]
  -------------------------------------------------------------------
                         required time                        102.253    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                 96.089    

Slack (MET) :             96.096ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.796ns (23.513%)  route 2.589ns (76.487%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 102.518 - 100.000 ) 
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.215     2.771    CLK_10M_BUFG
    SLICE_X72Y163        FDRE                                         r  irMrsyncTime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y163        FDRE (Prop_fdre_C_Q)         0.223     2.994 r  irMrsyncTime_reg[16]/Q
                         net (fo=2, routed)           0.897     3.891    LOC_REG/irMrsyncTime_reg[16]
    SLICE_X73Y162        LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     3.934    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.201 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.201    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.326 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319     4.646    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138     4.784 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.373     6.156    nolabel_line167_n_4
    SLICE_X72Y166        FDRE                                         r  irMrsyncTime_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.082   102.518    CLK_10M_BUFG
    SLICE_X72Y166        FDRE                                         r  irMrsyncTime_reg[28]/C
                         clock pessimism              0.226   102.744    
                         clock uncertainty           -0.095   102.649    
    SLICE_X72Y166        FDRE (Setup_fdre_C_R)       -0.397   102.252    irMrsyncTime_reg[28]
  -------------------------------------------------------------------
                         required time                        102.252    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                 96.096    

Slack (MET) :             96.096ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.796ns (23.513%)  route 2.589ns (76.487%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 102.518 - 100.000 ) 
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.215     2.771    CLK_10M_BUFG
    SLICE_X72Y163        FDRE                                         r  irMrsyncTime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y163        FDRE (Prop_fdre_C_Q)         0.223     2.994 r  irMrsyncTime_reg[16]/Q
                         net (fo=2, routed)           0.897     3.891    LOC_REG/irMrsyncTime_reg[16]
    SLICE_X73Y162        LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     3.934    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.201 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.201    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.326 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319     4.646    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138     4.784 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.373     6.156    nolabel_line167_n_4
    SLICE_X72Y166        FDRE                                         r  irMrsyncTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.082   102.518    CLK_10M_BUFG
    SLICE_X72Y166        FDRE                                         r  irMrsyncTime_reg[29]/C
                         clock pessimism              0.226   102.744    
                         clock uncertainty           -0.095   102.649    
    SLICE_X72Y166        FDRE (Setup_fdre_C_R)       -0.397   102.252    irMrsyncTime_reg[29]
  -------------------------------------------------------------------
                         required time                        102.252    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                 96.096    

Slack (MET) :             96.096ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.796ns (23.513%)  route 2.589ns (76.487%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 102.518 - 100.000 ) 
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.215     2.771    CLK_10M_BUFG
    SLICE_X72Y163        FDRE                                         r  irMrsyncTime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y163        FDRE (Prop_fdre_C_Q)         0.223     2.994 r  irMrsyncTime_reg[16]/Q
                         net (fo=2, routed)           0.897     3.891    LOC_REG/irMrsyncTime_reg[16]
    SLICE_X73Y162        LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     3.934    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.201 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.201    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.326 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319     4.646    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138     4.784 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.373     6.156    nolabel_line167_n_4
    SLICE_X72Y166        FDRE                                         r  irMrsyncTime_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.082   102.518    CLK_10M_BUFG
    SLICE_X72Y166        FDRE                                         r  irMrsyncTime_reg[30]/C
                         clock pessimism              0.226   102.744    
                         clock uncertainty           -0.095   102.649    
    SLICE_X72Y166        FDRE (Setup_fdre_C_R)       -0.397   102.252    irMrsyncTime_reg[30]
  -------------------------------------------------------------------
                         required time                        102.252    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                 96.096    

Slack (MET) :             96.096ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.796ns (23.513%)  route 2.589ns (76.487%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 102.518 - 100.000 ) 
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.215     2.771    CLK_10M_BUFG
    SLICE_X72Y163        FDRE                                         r  irMrsyncTime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y163        FDRE (Prop_fdre_C_Q)         0.223     2.994 r  irMrsyncTime_reg[16]/Q
                         net (fo=2, routed)           0.897     3.891    LOC_REG/irMrsyncTime_reg[16]
    SLICE_X73Y162        LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     3.934    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.201 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.201    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.326 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319     4.646    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138     4.784 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.373     6.156    nolabel_line167_n_4
    SLICE_X72Y166        FDRE                                         r  irMrsyncTime_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.082   102.518    CLK_10M_BUFG
    SLICE_X72Y166        FDRE                                         r  irMrsyncTime_reg[31]/C
                         clock pessimism              0.226   102.744    
                         clock uncertainty           -0.095   102.649    
    SLICE_X72Y166        FDRE (Setup_fdre_C_R)       -0.397   102.252    irMrsyncTime_reg[31]
  -------------------------------------------------------------------
                         required time                        102.252    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                 96.096    

Slack (MET) :             96.131ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.796ns (23.741%)  route 2.557ns (76.259%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns = ( 102.521 - 100.000 ) 
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.215     2.771    CLK_10M_BUFG
    SLICE_X72Y163        FDRE                                         r  irMrsyncTime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y163        FDRE (Prop_fdre_C_Q)         0.223     2.994 r  irMrsyncTime_reg[16]/Q
                         net (fo=2, routed)           0.897     3.891    LOC_REG/irMrsyncTime_reg[16]
    SLICE_X73Y162        LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     3.934    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.201 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.201    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.326 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319     4.646    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138     4.784 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.340     6.124    nolabel_line167_n_4
    SLICE_X72Y161        FDRE                                         r  irMrsyncTime_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.085   102.521    CLK_10M_BUFG
    SLICE_X72Y161        FDRE                                         r  irMrsyncTime_reg[10]/C
                         clock pessimism              0.226   102.747    
                         clock uncertainty           -0.095   102.652    
    SLICE_X72Y161        FDRE (Setup_fdre_C_R)       -0.397   102.255    irMrsyncTime_reg[10]
  -------------------------------------------------------------------
                         required time                        102.255    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                 96.131    

Slack (MET) :             96.131ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.796ns (23.741%)  route 2.557ns (76.259%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns = ( 102.521 - 100.000 ) 
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.215     2.771    CLK_10M_BUFG
    SLICE_X72Y163        FDRE                                         r  irMrsyncTime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y163        FDRE (Prop_fdre_C_Q)         0.223     2.994 r  irMrsyncTime_reg[16]/Q
                         net (fo=2, routed)           0.897     3.891    LOC_REG/irMrsyncTime_reg[16]
    SLICE_X73Y162        LUT6 (Prop_lut6_I1_O)        0.043     3.934 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     3.934    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X73Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.201 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.201    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.326 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319     4.646    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138     4.784 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.340     6.124    nolabel_line167_n_4
    SLICE_X72Y161        FDRE                                         r  irMrsyncTime_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.085   102.521    CLK_10M_BUFG
    SLICE_X72Y161        FDRE                                         r  irMrsyncTime_reg[11]/C
                         clock pessimism              0.226   102.747    
                         clock uncertainty           -0.095   102.652    
    SLICE_X72Y161        FDRE (Setup_fdre_C_R)       -0.397   102.255    irMrsyncTime_reg[11]
  -------------------------------------------------------------------
                         required time                        102.255    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                 96.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 irTestSpill_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSpill_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.129ns (48.871%)  route 0.135ns (51.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.540     1.158    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.100     1.258 r  irTestSpill_reg[0]/Q
                         net (fo=2, routed)           0.135     1.393    LOC_REG/irTestSpill_reg[1]_0
    SLICE_X68Y158        LUT5 (Prop_lut5_I3_O)        0.029     1.422 r  LOC_REG/irTestSpill[1]_i_1/O
                         net (fo=1, routed)           0.000     1.422    LOC_REG_n_7
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.740     1.427    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
                         clock pessimism             -0.269     1.158    
    SLICE_X68Y158        FDRE (Hold_fdre_C_D)         0.075     1.233    irTestSpill_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 irTestSpill_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSpill_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.676%)  route 0.135ns (51.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.540     1.158    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.100     1.258 r  irTestSpill_reg[0]/Q
                         net (fo=2, routed)           0.135     1.393    LOC_REG/irTestSpill_reg[1]_0
    SLICE_X68Y158        LUT4 (Prop_lut4_I0_O)        0.028     1.421 r  LOC_REG/irTestSpill[0]_i_1/O
                         net (fo=1, routed)           0.000     1.421    LOC_REG_n_9
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.740     1.427    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[0]/C
                         clock pessimism             -0.269     1.158    
    SLICE_X68Y158        FDRE (Hold_fdre_C_D)         0.060     1.218    irTestSpill_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X69Y160        FDRE                                         r  irSpillTime_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y160        FDRE (Prop_fdre_C_Q)         0.100     1.257 r  irSpillTime_reg[11]/Q
                         net (fo=3, routed)           0.101     1.358    irSpillTime_reg[11]
    SLICE_X69Y160        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.435 r  irSpillTime_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.435    irSpillTime_reg[8]_i_1_n_4
    SLICE_X69Y160        FDRE                                         r  irSpillTime_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.739     1.426    CLK_10M_BUFG
    SLICE_X69Y160        FDRE                                         r  irSpillTime_reg[11]/C
                         clock pessimism             -0.269     1.157    
    SLICE_X69Y160        FDRE (Hold_fdre_C_D)         0.071     1.228    irSpillTime_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.540     1.158    CLK_10M_BUFG
    SLICE_X69Y158        FDRE                                         r  irSpillTime_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y158        FDRE (Prop_fdre_C_Q)         0.100     1.258 r  irSpillTime_reg[3]/Q
                         net (fo=3, routed)           0.101     1.359    irSpillTime_reg[3]
    SLICE_X69Y158        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.436 r  irSpillTime_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.436    irSpillTime_reg[0]_i_2_n_4
    SLICE_X69Y158        FDRE                                         r  irSpillTime_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.740     1.427    CLK_10M_BUFG
    SLICE_X69Y158        FDRE                                         r  irSpillTime_reg[3]/C
                         clock pessimism             -0.269     1.158    
    SLICE_X69Y158        FDRE (Hold_fdre_C_D)         0.071     1.229    irSpillTime_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.537     1.155    CLK_10M_BUFG
    SLICE_X69Y164        FDRE                                         r  irSpillTime_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y164        FDRE (Prop_fdre_C_Q)         0.100     1.255 r  irSpillTime_reg[27]/Q
                         net (fo=3, routed)           0.101     1.356    irSpillTime_reg[27]
    SLICE_X69Y164        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.433 r  irSpillTime_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.433    irSpillTime_reg[24]_i_1_n_4
    SLICE_X69Y164        FDRE                                         r  irSpillTime_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.736     1.423    CLK_10M_BUFG
    SLICE_X69Y164        FDRE                                         r  irSpillTime_reg[27]/C
                         clock pessimism             -0.268     1.155    
    SLICE_X69Y164        FDRE (Hold_fdre_C_D)         0.071     1.226    irSpillTime_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 irSpillTime_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.177ns (63.488%)  route 0.102ns (36.512%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.537     1.155    CLK_10M_BUFG
    SLICE_X69Y163        FDRE                                         r  irSpillTime_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y163        FDRE (Prop_fdre_C_Q)         0.100     1.255 r  irSpillTime_reg[23]/Q
                         net (fo=3, routed)           0.102     1.357    irSpillTime_reg[23]
    SLICE_X69Y163        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.434 r  irSpillTime_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.434    irSpillTime_reg[20]_i_1_n_4
    SLICE_X69Y163        FDRE                                         r  irSpillTime_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.736     1.423    CLK_10M_BUFG
    SLICE_X69Y163        FDRE                                         r  irSpillTime_reg[23]/C
                         clock pessimism             -0.268     1.155    
    SLICE_X69Y163        FDRE (Hold_fdre_C_D)         0.071     1.226    irSpillTime_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 irSpillTime_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.441%)  route 0.101ns (35.559%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.537     1.155    CLK_10M_BUFG
    SLICE_X69Y165        FDRE                                         r  irSpillTime_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y165        FDRE (Prop_fdre_C_Q)         0.100     1.255 r  irSpillTime_reg[28]/Q
                         net (fo=3, routed)           0.101     1.356    irSpillTime_reg[28]
    SLICE_X69Y165        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     1.439 r  irSpillTime_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.439    irSpillTime_reg[28]_i_1_n_7
    SLICE_X69Y165        FDRE                                         r  irSpillTime_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.735     1.422    CLK_10M_BUFG
    SLICE_X69Y165        FDRE                                         r  irSpillTime_reg[28]/C
                         clock pessimism             -0.267     1.155    
    SLICE_X69Y165        FDRE (Hold_fdre_C_D)         0.071     1.226    irSpillTime_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 irSpillTime_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.414%)  route 0.101ns (35.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.537     1.155    CLK_10M_BUFG
    SLICE_X69Y164        FDRE                                         r  irSpillTime_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y164        FDRE (Prop_fdre_C_Q)         0.100     1.255 r  irSpillTime_reg[24]/Q
                         net (fo=3, routed)           0.101     1.356    irSpillTime_reg[24]
    SLICE_X69Y164        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     1.439 r  irSpillTime_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.439    irSpillTime_reg[24]_i_1_n_7
    SLICE_X69Y164        FDRE                                         r  irSpillTime_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.736     1.423    CLK_10M_BUFG
    SLICE_X69Y164        FDRE                                         r  irSpillTime_reg[24]/C
                         clock pessimism             -0.268     1.155    
    SLICE_X69Y164        FDRE (Hold_fdre_C_D)         0.071     1.226    irSpillTime_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 irSpillTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.372%)  route 0.101ns (35.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X69Y161        FDRE                                         r  irSpillTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y161        FDRE (Prop_fdre_C_Q)         0.100     1.257 r  irSpillTime_reg[12]/Q
                         net (fo=3, routed)           0.101     1.358    irSpillTime_reg[12]
    SLICE_X69Y161        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     1.441 r  irSpillTime_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.441    irSpillTime_reg[12]_i_1_n_7
    SLICE_X69Y161        FDRE                                         r  irSpillTime_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.739     1.426    CLK_10M_BUFG
    SLICE_X69Y161        FDRE                                         r  irSpillTime_reg[12]/C
                         clock pessimism             -0.269     1.157    
    SLICE_X69Y161        FDRE (Hold_fdre_C_D)         0.071     1.228    irSpillTime_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 irSpillTime_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.177ns (62.019%)  route 0.108ns (37.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X69Y161        FDRE                                         r  irSpillTime_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y161        FDRE (Prop_fdre_C_Q)         0.100     1.257 r  irSpillTime_reg[15]/Q
                         net (fo=3, routed)           0.108     1.365    irSpillTime_reg[15]
    SLICE_X69Y161        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.442 r  irSpillTime_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.442    irSpillTime_reg[12]_i_1_n_4
    SLICE_X69Y161        FDRE                                         r  irSpillTime_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.739     1.426    CLK_10M_BUFG
    SLICE_X69Y161        FDRE                                         r  irSpillTime_reg[15]/C
                         clock pessimism             -0.269     1.157    
    SLICE_X69Y161        FDRE (Hold_fdre_C_D)         0.071     1.228    irSpillTime_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10M
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_DEBUG/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         100.000     98.591     BUFGCTRL_X0Y3   CLK_10M_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         100.000     99.250     SLICE_X68Y158   irTestSpill_reg[1]/C
Min Period        n/a     FDSE/C             n/a            0.700         100.000     99.300     SLICE_X72Y159   irMrsyncTime_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X72Y161   irMrsyncTime_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X72Y161   irMrsyncTime_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X72Y162   irMrsyncTime_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X72Y162   irMrsyncTime_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X72Y162   irMrsyncTime_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X72Y162   irMrsyncTime_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X68Y158   irTestSpill_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X68Y158   irTestSpill_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X72Y161   irMrsyncTime_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X72Y161   irMrsyncTime_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X72Y162   irMrsyncTime_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X72Y162   irMrsyncTime_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X72Y162   irMrsyncTime_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X72Y162   irMrsyncTime_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X72Y164   irMrsyncTime_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X72Y164   irMrsyncTime_reg[21]/C
High Pulse Width  Slow    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X72Y159   irMrsyncTime_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X72Y159   irMrsyncTime_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X72Y166   irMrsyncTime_reg[28]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X72Y166   irMrsyncTime_reg[29]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X72Y159   irMrsyncTime_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X72Y166   irMrsyncTime_reg[30]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X72Y166   irMrsyncTime_reg[31]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X72Y159   irMrsyncTime_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X69Y158   irSpillTime_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X69Y160   irSpillTime_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :         3722  Failing Endpoints,  Worst Slack       -3.006ns,  Total Violation    -2815.134ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.006ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/dlyCNTR3CLK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.175ns  (logic 0.274ns (3.352%)  route 7.901ns (96.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 6.327 - 5.000 ) 
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.222     1.222    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X95Y179        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDRE (Prop_fdre_C_Q)         0.223     1.445 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[1]/Q
                         net (fo=148, routed)         7.901     9.346    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/dlyCNTR2CLK[1]
    SLICE_X12Y119        LUT3 (Prop_lut3_I1_O)        0.051     9.397 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/dlyCNTR3CLK[1]_i_1__44/O
                         net (fo=1, routed)           0.000     9.397    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/p_0_in[1]
    SLICE_X12Y119        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/dlyCNTR3CLK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.327     6.327    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/CLK_200M
    SLICE_X12Y119        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/dlyCNTR3CLK_reg[1]/C
                         clock pessimism              0.013     6.340    
                         clock uncertainty           -0.035     6.305    
    SLICE_X12Y119        FDRE (Setup_fdre_C_D)        0.086     6.391    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/dlyCNTR3CLK_reg[1]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                 -3.006    

Slack (VIOLATED) :        -3.002ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[34].shift_cntr/dlyCNTR3CLK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 0.274ns (3.369%)  route 7.859ns (96.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 6.318 - 5.000 ) 
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.222     1.222    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X95Y179        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDRE (Prop_fdre_C_Q)         0.223     1.445 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[1]/Q
                         net (fo=148, routed)         7.859     9.304    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[34].shift_cntr/dlyCNTR2CLK[1]
    SLICE_X36Y117        LUT3 (Prop_lut3_I1_O)        0.051     9.355 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[34].shift_cntr/dlyCNTR3CLK[1]_i_1__33/O
                         net (fo=1, routed)           0.000     9.355    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[34].shift_cntr/p_0_in[1]
    SLICE_X36Y117        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[34].shift_cntr/dlyCNTR3CLK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.318     6.318    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[34].shift_cntr/CLK_200M
    SLICE_X36Y117        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[34].shift_cntr/dlyCNTR3CLK_reg[1]/C
                         clock pessimism              0.013     6.331    
                         clock uncertainty           -0.035     6.296    
    SLICE_X36Y117        FDRE (Setup_fdre_C_D)        0.058     6.354    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[34].shift_cntr/dlyCNTR3CLK_reg[1]
  -------------------------------------------------------------------
                         required time                          6.354    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                 -3.002    

Slack (VIOLATED) :        -2.999ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/dlyCNTR3CLK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 0.278ns (3.418%)  route 7.856ns (96.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 6.321 - 5.000 ) 
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.222     1.222    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X95Y179        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDRE (Prop_fdre_C_Q)         0.223     1.445 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[1]/Q
                         net (fo=148, routed)         7.856     9.301    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/dlyCNTR2CLK[1]
    SLICE_X9Y125         LUT3 (Prop_lut3_I1_O)        0.055     9.356 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/dlyCNTR3CLK[1]_i_1__46/O
                         net (fo=1, routed)           0.000     9.356    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/p_0_in[1]
    SLICE_X9Y125         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/dlyCNTR3CLK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.321     6.321    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/CLK_200M
    SLICE_X9Y125         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/dlyCNTR3CLK_reg[1]/C
                         clock pessimism              0.013     6.334    
                         clock uncertainty           -0.035     6.299    
    SLICE_X9Y125         FDRE (Setup_fdre_C_D)        0.058     6.357    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/dlyCNTR3CLK_reg[1]
  -------------------------------------------------------------------
                         required time                          6.357    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                 -2.999    

Slack (VIOLATED) :        -2.988ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/dlyCNTR3CLK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.123ns  (logic 0.278ns (3.422%)  route 7.845ns (96.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 6.321 - 5.000 ) 
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.222     1.222    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X95Y179        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDRE (Prop_fdre_C_Q)         0.223     1.445 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[1]/Q
                         net (fo=148, routed)         7.845     9.290    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/dlyCNTR2CLK[1]
    SLICE_X21Y126        LUT3 (Prop_lut3_I1_O)        0.055     9.345 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/dlyCNTR3CLK[1]_i_1__42/O
                         net (fo=1, routed)           0.000     9.345    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/p_0_in[1]
    SLICE_X21Y126        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/dlyCNTR3CLK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.321     6.321    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/CLK_200M
    SLICE_X21Y126        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/dlyCNTR3CLK_reg[1]/C
                         clock pessimism              0.013     6.334    
                         clock uncertainty           -0.035     6.299    
    SLICE_X21Y126        FDRE (Setup_fdre_C_D)        0.058     6.357    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/dlyCNTR3CLK_reg[1]
  -------------------------------------------------------------------
                         required time                          6.357    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                 -2.988    

Slack (VIOLATED) :        -2.987ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.121ns  (logic 0.274ns (3.374%)  route 7.847ns (96.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 6.320 - 5.000 ) 
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.222     1.222    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X95Y179        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDRE (Prop_fdre_C_Q)         0.223     1.445 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[1]/Q
                         net (fo=148, routed)         7.847     9.292    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR2CLK[1]
    SLICE_X49Y102        LUT3 (Prop_lut3_I1_O)        0.051     9.343 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK[1]_i_1__17/O
                         net (fo=1, routed)           0.000     9.343    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/p_0_in[1]
    SLICE_X49Y102        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.320     6.320    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/CLK_200M
    SLICE_X49Y102        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[1]/C
                         clock pessimism              0.013     6.333    
                         clock uncertainty           -0.035     6.298    
    SLICE_X49Y102        FDRE (Setup_fdre_C_D)        0.058     6.356    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[1]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                 -2.987    

Slack (VIOLATED) :        -2.981ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[40].shift_cntr/dlyCNTR3CLK_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.274ns (3.383%)  route 7.825ns (96.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 6.612 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.562     1.562    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X61Y88         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.223     1.785 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[3]/Q
                         net (fo=74, routed)          7.825     9.610    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[40].shift_cntr/dlyCNTR2CLK[3]
    SLICE_X120Y26        LUT3 (Prop_lut3_I1_O)        0.051     9.661 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[40].shift_cntr/dlyCNTR3CLK[3]_i_1__113/O
                         net (fo=1, routed)           0.000     9.661    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[40].shift_cntr/p_0_in[3]
    SLICE_X120Y26        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[40].shift_cntr/dlyCNTR3CLK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.612     6.612    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[40].shift_cntr/CLK_200M
    SLICE_X120Y26        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[40].shift_cntr/dlyCNTR3CLK_reg[3]/C
                         clock pessimism              0.017     6.629    
                         clock uncertainty           -0.035     6.594    
    SLICE_X120Y26        FDRE (Setup_fdre_C_D)        0.086     6.680    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[40].shift_cntr/dlyCNTR3CLK_reg[3]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                 -2.981    

Slack (VIOLATED) :        -2.960ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/dlyCNTR3CLK_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.058ns  (logic 0.272ns (3.376%)  route 7.786ns (96.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 6.620 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.562     1.562    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X61Y88         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.223     1.785 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[3]/Q
                         net (fo=74, routed)          7.786     9.571    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/dlyCNTR2CLK[3]
    SLICE_X117Y35        LUT3 (Prop_lut3_I1_O)        0.049     9.620 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/dlyCNTR3CLK[3]_i_1__81/O
                         net (fo=1, routed)           0.000     9.620    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/p_0_in[3]
    SLICE_X117Y35        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/dlyCNTR3CLK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.620     6.620    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/CLK_200M
    SLICE_X117Y35        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/dlyCNTR3CLK_reg[3]/C
                         clock pessimism              0.017     6.637    
                         clock uncertainty           -0.035     6.602    
    SLICE_X117Y35        FDRE (Setup_fdre_C_D)        0.058     6.660    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/dlyCNTR3CLK_reg[3]
  -------------------------------------------------------------------
                         required time                          6.660    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                 -2.960    

Slack (VIOLATED) :        -2.959ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 0.266ns (3.298%)  route 7.801ns (96.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 6.320 - 5.000 ) 
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.224     1.224    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X95Y181        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y181        FDRE (Prop_fdre_C_Q)         0.223     1.447 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[0]/Q
                         net (fo=148, routed)         7.801     9.248    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR2CLK[0]
    SLICE_X49Y102        LUT3 (Prop_lut3_I1_O)        0.043     9.291 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK[0]_i_1__17/O
                         net (fo=1, routed)           0.000     9.291    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/p_0_in[0]
    SLICE_X49Y102        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.320     6.320    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/CLK_200M
    SLICE_X49Y102        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[0]/C
                         clock pessimism              0.013     6.333    
                         clock uncertainty           -0.035     6.298    
    SLICE_X49Y102        FDRE (Setup_fdre_C_D)        0.034     6.332    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[0]
  -------------------------------------------------------------------
                         required time                          6.332    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                 -2.959    

Slack (VIOLATED) :        -2.950ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.034ns  (logic 0.266ns (3.311%)  route 7.768ns (96.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 6.596 - 5.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.560     1.560    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X63Y86         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.223     1.783 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[6]/Q
                         net (fo=74, routed)          7.768     9.551    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR2CLK[6]
    SLICE_X70Y39         LUT3 (Prop_lut3_I1_O)        0.043     9.594 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK[6]_i_1__91/O
                         net (fo=1, routed)           0.000     9.594    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/p_0_in[6]
    SLICE_X70Y39         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.596     6.596    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/CLK_200M
    SLICE_X70Y39         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[6]/C
                         clock pessimism              0.017     6.613    
                         clock uncertainty           -0.035     6.578    
    SLICE_X70Y39         FDRE (Setup_fdre_C_D)        0.066     6.644    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[18].shift_cntr/dlyCNTR3CLK_reg[6]
  -------------------------------------------------------------------
                         required time                          6.644    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                 -2.950    

Slack (VIOLATED) :        -2.950ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/dlyCNTR3CLK_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 0.270ns (3.345%)  route 7.801ns (96.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 6.616 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.562     1.562    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X61Y88         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.223     1.785 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/dlyCNTR2CLK_reg[3]/Q
                         net (fo=74, routed)          7.801     9.586    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/dlyCNTR2CLK[3]
    SLICE_X118Y20        LUT3 (Prop_lut3_I1_O)        0.047     9.633 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/dlyCNTR3CLK[3]_i_1__87/O
                         net (fo=1, routed)           0.000     9.633    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/p_0_in[3]
    SLICE_X118Y20        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/dlyCNTR3CLK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.616     6.616    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/CLK_200M
    SLICE_X118Y20        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/dlyCNTR3CLK_reg[3]/C
                         clock pessimism              0.017     6.633    
                         clock uncertainty           -0.035     6.598    
    SLICE_X118Y20        FDRE (Setup_fdre_C_D)        0.086     6.684    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/dlyCNTR3CLK_reg[3]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                 -2.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/dlyCNTR3CLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.091ns (38.433%)  route 0.146ns (61.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.684     0.684    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/CLK_200M
    SLICE_X133Y72        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/dlyCNTR3CLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y72        FDRE (Prop_fdre_C_Q)         0.091     0.775 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/dlyCNTR3CLK_reg[3]/Q
                         net (fo=1, routed)           0.146     0.921    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X5Y14         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.951     0.951    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y14         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.227     0.724    
    RAMB36_X5Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.147     0.871    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/dlyCNTR3CLK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.226%)  route 0.147ns (61.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.686     0.686    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/CLK_200M
    SLICE_X9Y71          FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/dlyCNTR3CLK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.091     0.777 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/dlyCNTR3CLK_reg[9]/Q
                         net (fo=1, routed)           0.147     0.924    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y14         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.951     0.951    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.226     0.725    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.147     0.872    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[52].shift_cntr/dlyCNTR3CLK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[52].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.485%)  route 0.199ns (66.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.644     0.644    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[52].shift_cntr/CLK_200M
    SLICE_X135Y106       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[52].shift_cntr/dlyCNTR3CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y106       FDRE (Prop_fdre_C_Q)         0.100     0.744 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[52].shift_cntr/dlyCNTR3CLK_reg[0]/Q
                         net (fo=1, routed)           0.199     0.943    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[52].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X5Y21         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[52].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.893     0.893    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[52].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[52].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.188     0.705    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.888    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[52].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PREPROCESSOR/SIG_EDGE[60].shift_ram_hit_sig/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/make_coincidence/SIGOUT_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.834%)  route 0.250ns (66.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.548     0.548    PREPROCESSOR/SIG_EDGE[60].shift_ram_hit_sig/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X88Y150        FDRE                                         r  PREPROCESSOR/SIG_EDGE[60].shift_ram_hit_sig/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y150        FDRE (Prop_fdre_C_Q)         0.100     0.648 r  PREPROCESSOR/SIG_EDGE[60].shift_ram_hit_sig/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.250     0.898    LOC_REG/SIGNAL[60]
    SLICE_X88Y149        LUT6 (Prop_lut6_I0_O)        0.028     0.926 r  LOC_REG/SIGOUT[60]_i_1/O
                         net (fo=1, routed)           0.000     0.926    top_mcs/make_coincidence/SIGOUT_reg[63]_0[60]
    SLICE_X88Y149        FDRE                                         r  top_mcs/make_coincidence/SIGOUT_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.819     0.819    top_mcs/make_coincidence/CLK_200M
    SLICE_X88Y149        FDRE                                         r  top_mcs/make_coincidence/SIGOUT_reg[60]/C
                         clock pessimism             -0.008     0.811    
    SLICE_X88Y149        FDRE (Hold_fdre_C_D)         0.060     0.871    top_mcs/make_coincidence/SIGOUT_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/dlyCNTR3CLK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.219%)  route 0.201ns (66.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.629     0.629    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/CLK_200M
    SLICE_X21Y126        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/dlyCNTR3CLK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y126        FDRE (Prop_fdre_C_Q)         0.100     0.729 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/dlyCNTR3CLK_reg[4]/Q
                         net (fo=1, routed)           0.201     0.930    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y25         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.879     0.879    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.188     0.691    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.874    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/dlyCNTR3CLK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.875%)  route 0.204ns (67.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.642     0.642    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/CLK_200M
    SLICE_X131Y101       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/dlyCNTR3CLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y101       FDRE (Prop_fdre_C_Q)         0.100     0.742 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/dlyCNTR3CLK_reg[6]/Q
                         net (fo=1, routed)           0.204     0.946    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X5Y20         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.894     0.894    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.188     0.706    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.889    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[58].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/dlyCNTR3CLK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (35.015%)  route 0.186ns (64.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.632     0.632    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/CLK_200M
    SLICE_X133Y127       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/dlyCNTR3CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y127       FDRE (Prop_fdre_C_Q)         0.100     0.732 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/dlyCNTR3CLK_reg[2]/Q
                         net (fo=1, routed)           0.186     0.918    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X5Y25         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.882     0.882    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.207     0.675    
    RAMB36_X5Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.858    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR3CLK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.107ns (40.735%)  route 0.156ns (59.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.698     0.698    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/CLK_200M
    SLICE_X52Y11         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR3CLK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.107     0.805 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/dlyCNTR3CLK_reg[9]/Q
                         net (fo=1, routed)           0.156     0.961    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y2          RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.984     0.984    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.228     0.756    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.145     0.901    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/dlyCNTR3CLK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (35.015%)  route 0.186ns (64.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.633     0.633    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/CLK_200M
    SLICE_X133Y128       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/dlyCNTR3CLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y128       FDRE (Prop_fdre_C_Q)         0.100     0.733 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/dlyCNTR3CLK_reg[6]/Q
                         net (fo=1, routed)           0.186     0.919    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X5Y25         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.882     0.882    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.207     0.675    
    RAMB36_X5Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.858    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/dlyCNTR3CLK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.651%)  route 0.189ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.596     0.596    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/CLK_200M
    SLICE_X105Y126       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/dlyCNTR3CLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y126       FDRE (Prop_fdre_C_Q)         0.100     0.696 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/dlyCNTR3CLK_reg[6]/Q
                         net (fo=1, routed)           0.189     0.885    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X3Y25         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.846     0.846    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y25         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.206     0.640    
    RAMB36_X3Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.823    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line167/BUFG0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y65    nolabel_line167/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y64    nolabel_line167/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y38    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[19].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y38    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[19].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y48    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[34].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y48    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[34].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X4Y43    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X4Y43    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X3Y1     top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X3Y1     top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line167/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line167/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line167/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y165   nolabel_line167/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y165   nolabel_line167/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y165   nolabel_line167/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y165   nolabel_line167/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y166   nolabel_line167/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y166   nolabel_line167/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line167/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line167/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y166   nolabel_line167/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y166   nolabel_line167/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y166   nolabel_line167/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y166   nolabel_line167/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y165   nolabel_line167/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X42Y165   nolabel_line167/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        5.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.353ns (17.530%)  route 1.661ns (82.470%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.344     5.940    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y181         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y181         FDCE (Prop_fdce_C_Q)         0.259     6.199 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.609     6.808    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X7Y176         LUT2 (Prop_lut2_I0_O)        0.043     6.851 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.556     7.407    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X6Y175         LUT4 (Prop_lut4_I2_O)        0.051     7.458 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_756/O
                         net (fo=1, routed)           0.496     7.954    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_482
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.181    13.467    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y69         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.863    
                         clock uncertainty           -0.064    13.799    
    RAMB18_X0Y69         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.338    13.461    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.461    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.345ns (16.590%)  route 1.735ns (83.410%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.336     5.932    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y175         FDRE (Prop_fdre_C_Q)         0.259     6.191 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel/Q
                         net (fo=11, routed)          0.474     6.665    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel
    SLICE_X6Y177         LUT4 (Prop_lut4_I3_O)        0.043     6.708 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.716     7.424    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X6Y175         LUT4 (Prop_lut4_I0_O)        0.043     7.467 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_754/O
                         net (fo=1, routed)           0.544     8.012    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_481
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.181    13.467    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.863    
                         clock uncertainty           -0.064    13.799    
    RAMB18_X0Y68         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    13.556    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.345ns (16.072%)  route 1.802ns (83.928%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 13.500 - 8.000 ) 
    Source Clock Delay      (SCD):    5.878ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.282     5.878    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y173         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     6.137 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/Q
                         net (fo=7, routed)           1.053     7.190    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[2]
    SLICE_X2Y181         LUT2 (Prop_lut2_I1_O)        0.043     7.233 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<5>_xo<0>1/O
                         net (fo=9, routed)           0.749     7.982    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[5]
    SLICE_X3Y182         LUT6 (Prop_lut6_I2_O)        0.043     8.025 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047691/O
                         net (fo=1, routed)           0.000     8.025    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[17]
    SLICE_X3Y182         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.214    13.500    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y182         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
                         clock pessimism              0.396    13.896    
                         clock uncertainty           -0.064    13.832    
    SLICE_X3Y182         FDCE (Setup_fdce_C_D)        0.034    13.866    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.345ns (16.155%)  route 1.791ns (83.845%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 13.500 - 8.000 ) 
    Source Clock Delay      (SCD):    5.878ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.282     5.878    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y173         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     6.137 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/Q
                         net (fo=7, routed)           1.053     7.190    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[2]
    SLICE_X2Y181         LUT2 (Prop_lut2_I1_O)        0.043     7.233 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<5>_xo<0>1/O
                         net (fo=9, routed)           0.738     7.971    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[5]
    SLICE_X3Y182         LUT6 (Prop_lut6_I2_O)        0.043     8.014 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04764/O
                         net (fo=1, routed)           0.000     8.014    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[12]
    SLICE_X3Y182         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.214    13.500    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y182         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/C
                         clock pessimism              0.396    13.896    
                         clock uncertainty           -0.064    13.832    
    SLICE_X3Y182         FDCE (Setup_fdce_C_D)        0.033    13.865    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12
  -------------------------------------------------------------------
                         required time                         13.865    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_9/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.484ns (24.072%)  route 1.527ns (75.928%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 13.493 - 8.000 ) 
    Source Clock Delay      (SCD):    5.933ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.337     5.933    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y174         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.259     6.192 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/Q
                         net (fo=6, routed)           0.666     6.858    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[2]
    SLICE_X4Y172         LUT5 (Prop_lut5_I4_O)        0.050     6.908 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<6>121/O
                         net (fo=5, routed)           0.486     7.393    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<6>12
    SLICE_X6Y173         LUT5 (Prop_lut5_I4_O)        0.132     7.525 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>141/O
                         net (fo=2, routed)           0.375     7.901    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>14
    SLICE_X6Y173         LUT6 (Prop_lut6_I5_O)        0.043     7.944 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>1/O
                         net (fo=1, routed)           0.000     7.944    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[9]
    SLICE_X6Y173         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.207    13.493    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y173         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_9/C
                         clock pessimism              0.396    13.889    
                         clock uncertainty           -0.064    13.825    
    SLICE_X6Y173         FDCE (Setup_fdce_C_D)        0.064    13.889    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_9
  -------------------------------------------------------------------
                         required time                         13.889    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_10/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.484ns (24.120%)  route 1.523ns (75.880%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 13.493 - 8.000 ) 
    Source Clock Delay      (SCD):    5.933ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.337     5.933    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y174         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.259     6.192 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/Q
                         net (fo=6, routed)           0.666     6.858    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[2]
    SLICE_X4Y172         LUT5 (Prop_lut5_I4_O)        0.050     6.908 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<6>121/O
                         net (fo=5, routed)           0.486     7.393    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<6>12
    SLICE_X6Y173         LUT5 (Prop_lut5_I4_O)        0.132     7.525 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>141/O
                         net (fo=2, routed)           0.371     7.897    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>14
    SLICE_X6Y173         LUT3 (Prop_lut3_I2_O)        0.043     7.940 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<10>11/O
                         net (fo=1, routed)           0.000     7.940    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[10]
    SLICE_X6Y173         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.207    13.493    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y173         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_10/C
                         clock pessimism              0.396    13.889    
                         clock uncertainty           -0.064    13.825    
    SLICE_X6Y173         FDCE (Setup_fdce_C_D)        0.065    13.890    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_10
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.345ns (17.075%)  route 1.676ns (82.925%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.498ns = ( 13.498 - 8.000 ) 
    Source Clock Delay      (SCD):    5.878ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.282     5.878    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y173         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     6.137 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/Q
                         net (fo=7, routed)           1.053     7.190    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[2]
    SLICE_X2Y181         LUT2 (Prop_lut2_I1_O)        0.043     7.233 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<5>_xo<0>1/O
                         net (fo=9, routed)           0.622     7.856    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[5]
    SLICE_X3Y179         LUT6 (Prop_lut6_I3_O)        0.043     7.899 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047628/O
                         net (fo=1, routed)           0.000     7.899    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[5]
    SLICE_X3Y179         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.212    13.498    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y179         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5/C
                         clock pessimism              0.396    13.894    
                         clock uncertainty           -0.064    13.830    
    SLICE_X3Y179         FDCE (Setup_fdce_C_D)        0.033    13.863    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_16/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.345ns (17.083%)  route 1.675ns (82.917%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.498ns = ( 13.498 - 8.000 ) 
    Source Clock Delay      (SCD):    5.878ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.282     5.878    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y173         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     6.137 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/Q
                         net (fo=7, routed)           1.053     7.190    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[2]
    SLICE_X2Y181         LUT2 (Prop_lut2_I1_O)        0.043     7.233 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<5>_xo<0>1/O
                         net (fo=9, routed)           0.621     7.855    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[5]
    SLICE_X3Y179         LUT6 (Prop_lut6_I3_O)        0.043     7.898 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047681/O
                         net (fo=1, routed)           0.000     7.898    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[16]
    SLICE_X3Y179         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.212    13.498    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y179         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_16/C
                         clock pessimism              0.396    13.894    
                         clock uncertainty           -0.064    13.830    
    SLICE_X3Y179         FDCE (Setup_fdce_C_D)        0.034    13.864    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_16
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_9/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.345ns (17.091%)  route 1.674ns (82.909%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 13.500 - 8.000 ) 
    Source Clock Delay      (SCD):    5.878ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.282     5.878    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y173         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     6.137 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/Q
                         net (fo=7, routed)           1.053     7.190    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[2]
    SLICE_X2Y181         LUT2 (Prop_lut2_I1_O)        0.043     7.233 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<5>_xo<0>1/O
                         net (fo=9, routed)           0.621     7.854    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[5]
    SLICE_X3Y182         LUT6 (Prop_lut6_I5_O)        0.043     7.897 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476321/O
                         net (fo=1, routed)           0.000     7.897    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[9]
    SLICE_X3Y182         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.214    13.500    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y182         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_9/C
                         clock pessimism              0.396    13.896    
                         clock uncertainty           -0.064    13.832    
    SLICE_X3Y182         FDCE (Setup_fdce_C_D)        0.034    13.866    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_9
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.411ns (27.305%)  route 1.094ns (72.695%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.344     5.940    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y168         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y168         FDCE (Prop_fdce_C_Q)         0.223     6.163 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/Q
                         net (fo=15, routed)          0.632     6.795    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe
    SLICE_X4Y169         LUT4 (Prop_lut4_I2_O)        0.052     6.847 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.111     6.958    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X4Y169         LUT4 (Prop_lut4_I2_O)        0.136     7.094 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_748/O
                         net (fo=1, routed)           0.351     7.445    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_478
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.185    13.471    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.867    
                         clock uncertainty           -0.064    13.803    
    RAMB18_X0Y66         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.475    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.475    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  6.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.118ns (37.033%)  route 0.201ns (62.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.767     0.767    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.586     2.574    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y166         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDCE (Prop_fdce_C_Q)         0.118     2.692 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_6/Q
                         net (fo=3, routed)           0.201     2.893    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[6]
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.037     1.037    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.813     3.149    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.614    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.797    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.118ns (37.099%)  route 0.200ns (62.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.767     0.767    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.587     2.575    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y165         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y165         FDCE (Prop_fdce_C_Q)         0.118     2.693 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_0/Q
                         net (fo=3, routed)           0.200     2.893    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[0]
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.037     1.037    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.813     3.149    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.614    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.797    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_8/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.743%)  route 0.203ns (63.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.767     0.767    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.585     2.573    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y167         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDCE (Prop_fdce_C_Q)         0.118     2.691 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_8/Q
                         net (fo=3, routed)           0.203     2.894    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[8]
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.037     1.037    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.813     3.149    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.614    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.797    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.766%)  route 0.215ns (68.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.151ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.767     0.767    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.614     2.602    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y169         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDRE (Prop_fdre_C_Q)         0.100     2.702 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_8/Q
                         net (fo=5, routed)           0.215     2.917    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[8]
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.037     1.037    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.815     3.151    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.516     2.635    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.818    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.818    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.118ns (36.175%)  route 0.208ns (63.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.767     0.767    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.587     2.575    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y165         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y165         FDCE (Prop_fdce_C_Q)         0.118     2.693 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_3/Q
                         net (fo=3, routed)           0.208     2.901    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[3]
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.037     1.037    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.813     3.149    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.614    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.797    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.376%)  route 0.219ns (68.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.151ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.767     0.767    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.616     2.604    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y167         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y167         FDRE (Prop_fdre_C_Q)         0.100     2.704 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_3/Q
                         net (fo=5, routed)           0.219     2.923    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[3]
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.037     1.037    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.815     3.151    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.516     2.635    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.818    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.818    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.118ns (35.713%)  route 0.212ns (64.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.767     0.767    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.585     2.573    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y167         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDCE (Prop_fdce_C_Q)         0.118     2.691 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/Q
                         net (fo=3, routed)           0.212     2.903    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[9]
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.037     1.037    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.813     3.149    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.614    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.797    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.100ns (31.108%)  route 0.221ns (68.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.151ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.767     0.767    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.615     2.603    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y168         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDRE (Prop_fdre_C_Q)         0.100     2.703 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_6/Q
                         net (fo=5, routed)           0.221     2.924    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[6]
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.037     1.037    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.815     3.151    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.516     2.635    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.818    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.818    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.147ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.767     0.767    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.612     2.600    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y178         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_fdre_C_Q)         0.100     2.700 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/Q
                         net (fo=1, routed)           0.055     2.755    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[1]
    SLICE_X5Y178         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.037     1.037    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.811     3.147    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y178         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
                         clock pessimism             -0.547     2.600    
    SLICE_X5Y178         FDRE (Hold_fdre_C_D)         0.047     2.647    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.767     0.767    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.614     2.602    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y180         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDRE (Prop_fdre_C_Q)         0.100     2.702 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/Q
                         net (fo=1, routed)           0.057     2.759    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[6]
    SLICE_X4Y180         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.037     1.037    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.813     3.149    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y180         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
                         clock pessimism             -0.547     2.602    
    SLICE_X4Y180         FDRE (Hold_fdre_C_D)         0.047     2.649    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line167/PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y66    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y68    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y69    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y66    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   nolabel_line167/GMIIBUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X1Y0  nolabel_line167/PLLE2_BASE/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181   nolabel_line167/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  nolabel_line167/PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y168   nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y168   nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X6Y177    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X6Y177    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X10Y178   nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y172    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y178    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y176    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y178    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y178    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y168   nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y168   nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y184    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X2Y174    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y174    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y174    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y174    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y174    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X5Y174    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y174    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_8/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_2
  To Clock:  PLL_CLKFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_DEBUG/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_3
  To Clock:  PLL_CLKFB_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line167/PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line167/PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line167/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line167/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  nolabel_line167/PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 1.274ns (20.390%)  route 4.972ns (79.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         1.274     6.774 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           4.972    11.746    nolabel_line167/SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X0Y128         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.380    12.455    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y128         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)       -0.022    12.398    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.251ns (20.280%)  route 4.917ns (79.720%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 12.460 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         1.251     6.751 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           4.917    11.667    nolabel_line167/SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X0Y133         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.385    12.460    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y133         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)       -0.031    12.394    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -11.667    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 1.254ns (20.348%)  route 4.909ns (79.652%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 12.461 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         1.254     6.754 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           4.909    11.663    nolabel_line167/SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X0Y134         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.386    12.461    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y134         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    12.461    
                         clock uncertainty           -0.035    12.426    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)       -0.022    12.404    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.663    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 1.203ns (19.691%)  route 4.907ns (80.309%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         1.203     6.703 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           4.907    11.610    nolabel_line167/SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X0Y149         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.392    12.467    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y149         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    SLICE_X0Y149         FDRE (Setup_fdre_C_D)       -0.022    12.410    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 1.240ns (20.722%)  route 4.743ns (79.278%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 12.452 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         1.240     6.740 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           4.743    11.482    nolabel_line167/SiTCP/SiTCP/GMII_RX_ER
    SLICE_X0Y125         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.377    12.452    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y125         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    12.452    
                         clock uncertainty           -0.035    12.417    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.022    12.395    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.795ns (21.291%)  route 2.940ns (78.709%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 10.240 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         0.795     6.295 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.940     9.235    nolabel_line167/SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y131         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.669    10.240    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y131         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    10.240    
                         clock uncertainty           -0.035    10.205    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.006    10.211    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         10.211    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 1.255ns (21.246%)  route 4.650ns (78.754%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.255     6.755 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           4.650    11.405    nolabel_line167/SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X0Y136         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.388    12.463    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y136         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.035    12.428    
    SLICE_X0Y136         FDRE (Setup_fdre_C_D)       -0.022    12.406    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.822ns (22.246%)  route 2.873ns (77.754%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 10.246 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         0.822     6.322 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           2.873     9.195    nolabel_line167/SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X0Y140         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.675    10.246    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y140         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    10.246    
                         clock uncertainty           -0.035    10.211    
    SLICE_X0Y140         FDRE (Setup_fdre_C_D)        0.006    10.217    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.793ns (21.760%)  route 2.852ns (78.240%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 10.242 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         0.793     6.293 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           2.852     9.145    nolabel_line167/SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X0Y133         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.671    10.242    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y133         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    10.242    
                         clock uncertainty           -0.035    10.207    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)        0.006    10.213    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.818ns (22.527%)  route 2.812ns (77.473%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 10.247 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         0.818     6.318 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           2.812     9.130    nolabel_line167/SiTCP/SiTCP/GMII_RX_DV
    SLICE_X0Y145         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.676    10.247    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y145         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    10.247    
                         clock uncertainty           -0.035    10.212    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)        0.006    10.218    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  1.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.624     2.195    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y156         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_fdre_C_Q)         0.100     2.295 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_5/Q
                         net (fo=1, routed)           0.056     2.351    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk[5]
    SLICE_X2Y156         LUT3 (Prop_lut3_I2_O)        0.028     2.379 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[5]_AND_90_o11/O
                         net (fo=1, routed)           0.000     2.379    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[5]_AND_90_o
    SLICE_X2Y156         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.824     2.634    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y156         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_6/C
                         clock pessimism             -0.428     2.206    
    SLICE_X2Y156         FDRE (Hold_fdre_C_D)         0.087     2.293    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_6
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Wait/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.995%)  route 0.063ns (33.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.589     2.160    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Wait/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y161        FDRE (Prop_fdre_C_Q)         0.100     2.260 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Wait/Q
                         net (fo=2, routed)           0.063     2.323    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Wait
    SLICE_X12Y161        LUT5 (Prop_lut5_I2_O)        0.028     2.351 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd_rstpot1/O
                         net (fo=1, routed)           0.000     2.351    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd_rstpot1
    SLICE_X12Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.789     2.599    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd/C
                         clock pessimism             -0.428     2.171    
    SLICE_X12Y161        FDRE (Hold_fdre_C_D)         0.087     2.258    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.945%)  route 0.186ns (65.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.677     2.248    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.100     2.348 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_2/Q
                         net (fo=9, routed)           0.186     2.534    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData[2]
    SLICE_X1Y155         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.824     2.634    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y155         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_2/C
                         clock pessimism             -0.247     2.387    
    SLICE_X1Y155         FDRE (Hold_fdre_C_D)         0.038     2.425    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_2
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.479%)  route 0.190ns (65.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.677     2.248    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.100     2.348 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_0/Q
                         net (fo=9, routed)           0.190     2.538    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData[0]
    SLICE_X1Y155         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.824     2.634    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y155         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_0/C
                         clock pessimism             -0.247     2.387    
    SLICE_X1Y155         FDRE (Hold_fdre_C_D)         0.040     2.427    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_0
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_21/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_29/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.904%)  route 0.063ns (33.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.623     2.194    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y150         FDSE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150         FDSE (Prop_fdse_C_Q)         0.100     2.294 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_21/Q
                         net (fo=2, routed)           0.063     2.358    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal[21]
    SLICE_X4Y150         LUT6 (Prop_lut6_I0_O)        0.028     2.386 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd29b[7]_fcsCal[21]_XOR_93_o_xo<0>1/O
                         net (fo=1, routed)           0.000     2.386    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsAnd29b[7]_fcsCal[21]_XOR_93_o
    SLICE_X4Y150         FDSE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_29/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.824     2.634    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y150         FDSE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_29/C
                         clock pessimism             -0.429     2.205    
    SLICE_X4Y150         FDSE (Hold_fdse_C_D)         0.061     2.266    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_29
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_2/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.843%)  route 0.316ns (71.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.625     2.196    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y150         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDCE (Prop_fdce_C_Q)         0.100     2.296 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_0/Q
                         net (fo=6, routed)           0.316     2.612    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt[0]
    SLICE_X1Y149         LUT4 (Prop_lut4_I3_O)        0.028     2.640 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt[5]_ipgData[5]_mux_10_OUT<2>/O
                         net (fo=1, routed)           0.000     2.640    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt[5]_ipgData[5]_mux_10_OUT[2]
    SLICE_X1Y149         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.897     2.707    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y149         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_2/C
                         clock pessimism             -0.247     2.460    
    SLICE_X1Y149         FDCE (Hold_fdce_C_D)         0.060     2.520    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_2
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.409%)  route 0.065ns (33.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.625     2.196    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y151         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDCE (Prop_fdce_C_Q)         0.100     2.296 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay/Q
                         net (fo=3, routed)           0.065     2.361    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay
    SLICE_X1Y151         LUT3 (Prop_lut3_I1_O)        0.028     2.389 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_rxPay_miiRxDv_MUX_171_o11/O
                         net (fo=1, routed)           0.000     2.389    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay_miiRxDv_MUX_171_o
    SLICE_X1Y151         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.825     2.635    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y151         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal/C
                         clock pessimism             -0.428     2.207    
    SLICE_X1Y151         FDRE (Hold_fdre_C_D)         0.060     2.267    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxSel_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (64.950%)  route 0.069ns (35.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.620     2.191    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y161         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxSel_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDCE (Prop_fdce_C_Q)         0.100     2.291 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxSel_2/Q
                         net (fo=9, routed)           0.069     2.360    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxSel[2]
    SLICE_X5Y161         LUT6 (Prop_lut6_I4_O)        0.028     2.388 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/longFrmDet_muxSel[3]_OR_114_o1/O
                         net (fo=1, routed)           0.000     2.388    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/longFrmDet_muxSel[3]_OR_114_o
    SLICE_X5Y161         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.821     2.631    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y161         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal/C
                         clock pessimism             -0.429     2.202    
    SLICE_X5Y161         FDRE (Hold_fdre_C_D)         0.061     2.263    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx6Rcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/typeArp/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.454%)  route 0.103ns (44.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.623     2.194    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y157         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx6Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDRE (Prop_fdre_C_Q)         0.100     2.294 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx6Rcvd/Q
                         net (fo=3, routed)           0.103     2.397    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx6Rcvd
    SLICE_X2Y157         LUT3 (Prop_lut3_I0_O)        0.028     2.425 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx08Rcvd_rxLx6Rcvd_AND_74_o1/O
                         net (fo=1, routed)           0.000     2.425    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx08Rcvd_rxLx6Rcvd_AND_74_o
    SLICE_X2Y157         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/typeArp/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.823     2.633    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y157         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/typeArp/C
                         clock pessimism             -0.425     2.208    
    SLICE_X2Y157         FDRE (Hold_fdre_C_D)         0.087     2.295    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/typeArp
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.146ns (71.174%)  route 0.059ns (28.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.617     2.188    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y168         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y168         FDCE (Prop_fdce_C_Q)         0.118     2.306 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_10/Q
                         net (fo=4, routed)           0.059     2.365    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr[10]
    SLICE_X3Y168         LUT3 (Prop_lut3_I2_O)        0.028     2.393 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT21/O
                         net (fo=1, routed)           0.000     2.393    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[10]
    SLICE_X3Y168         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.815     2.625    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y168         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/C
                         clock pessimism             -0.426     2.199    
    SLICE_X3Y168         FDRE (Hold_fdre_C_D)         0.060     2.259    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y32   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X6Y164   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X1Y169   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X6Y166   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X6Y164   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X9Y161   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_0/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X7Y163   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_1/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X9Y161   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X9Y161   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_6/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X1Y169   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X6Y166   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y159   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y159   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y156   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxEof/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y160   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlVal/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y162   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxEow/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y160   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y159   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y158   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X6Y164   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X6Y164   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X0Y166   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X0Y166   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X6Y166   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X6Y164   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X4Y166   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X1Y164   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/lastWe/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X9Y161   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X7Y163   nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_1/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  nolabel_line167/BUFG0/I



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_10M

Setup :           28  Failing Endpoints,  Worst Slack       -0.094ns,  Total Violation       -1.399ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.818ns  (logic 0.614ns (10.554%)  route 5.204ns (89.446%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 102.519 - 100.000 ) 
    Source Clock Delay      (SCD):    1.214ns = ( 96.214 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.214    96.214    LOC_REG/CLK_200M
    SLICE_X75Y163        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDCE (Prop_fdce_C_Q)         0.204    96.418 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           3.504    99.922    LOC_REG/TEST_MRSYNC_FRQ_0[31]
    SLICE_X73Y163        LUT4 (Prop_lut4_I0_O)        0.124   100.046 r  LOC_REG/irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.046    LOC_REG/irTestMrsync_i_3_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   100.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319   100.513    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138   100.651 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.381   102.032    nolabel_line167_n_4
    SLICE_X72Y165        FDRE                                         r  irMrsyncTime_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.083   102.519    CLK_10M_BUFG
    SLICE_X72Y165        FDRE                                         r  irMrsyncTime_reg[24]/C
                         clock pessimism              0.000   102.519    
                         clock uncertainty           -0.185   102.334    
    SLICE_X72Y165        FDRE (Setup_fdre_C_R)       -0.397   101.937    irMrsyncTime_reg[24]
  -------------------------------------------------------------------
                         required time                        101.937    
                         arrival time                        -102.032    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.818ns  (logic 0.614ns (10.554%)  route 5.204ns (89.446%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 102.519 - 100.000 ) 
    Source Clock Delay      (SCD):    1.214ns = ( 96.214 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.214    96.214    LOC_REG/CLK_200M
    SLICE_X75Y163        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDCE (Prop_fdce_C_Q)         0.204    96.418 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           3.504    99.922    LOC_REG/TEST_MRSYNC_FRQ_0[31]
    SLICE_X73Y163        LUT4 (Prop_lut4_I0_O)        0.124   100.046 r  LOC_REG/irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.046    LOC_REG/irTestMrsync_i_3_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   100.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319   100.513    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138   100.651 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.381   102.032    nolabel_line167_n_4
    SLICE_X72Y165        FDRE                                         r  irMrsyncTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.083   102.519    CLK_10M_BUFG
    SLICE_X72Y165        FDRE                                         r  irMrsyncTime_reg[25]/C
                         clock pessimism              0.000   102.519    
                         clock uncertainty           -0.185   102.334    
    SLICE_X72Y165        FDRE (Setup_fdre_C_R)       -0.397   101.937    irMrsyncTime_reg[25]
  -------------------------------------------------------------------
                         required time                        101.937    
                         arrival time                        -102.032    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.818ns  (logic 0.614ns (10.554%)  route 5.204ns (89.446%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 102.519 - 100.000 ) 
    Source Clock Delay      (SCD):    1.214ns = ( 96.214 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.214    96.214    LOC_REG/CLK_200M
    SLICE_X75Y163        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDCE (Prop_fdce_C_Q)         0.204    96.418 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           3.504    99.922    LOC_REG/TEST_MRSYNC_FRQ_0[31]
    SLICE_X73Y163        LUT4 (Prop_lut4_I0_O)        0.124   100.046 r  LOC_REG/irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.046    LOC_REG/irTestMrsync_i_3_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   100.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319   100.513    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138   100.651 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.381   102.032    nolabel_line167_n_4
    SLICE_X72Y165        FDRE                                         r  irMrsyncTime_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.083   102.519    CLK_10M_BUFG
    SLICE_X72Y165        FDRE                                         r  irMrsyncTime_reg[26]/C
                         clock pessimism              0.000   102.519    
                         clock uncertainty           -0.185   102.334    
    SLICE_X72Y165        FDRE (Setup_fdre_C_R)       -0.397   101.937    irMrsyncTime_reg[26]
  -------------------------------------------------------------------
                         required time                        101.937    
                         arrival time                        -102.032    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.818ns  (logic 0.614ns (10.554%)  route 5.204ns (89.446%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 102.519 - 100.000 ) 
    Source Clock Delay      (SCD):    1.214ns = ( 96.214 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.214    96.214    LOC_REG/CLK_200M
    SLICE_X75Y163        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDCE (Prop_fdce_C_Q)         0.204    96.418 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           3.504    99.922    LOC_REG/TEST_MRSYNC_FRQ_0[31]
    SLICE_X73Y163        LUT4 (Prop_lut4_I0_O)        0.124   100.046 r  LOC_REG/irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.046    LOC_REG/irTestMrsync_i_3_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   100.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319   100.513    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138   100.651 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.381   102.032    nolabel_line167_n_4
    SLICE_X72Y165        FDRE                                         r  irMrsyncTime_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.083   102.519    CLK_10M_BUFG
    SLICE_X72Y165        FDRE                                         r  irMrsyncTime_reg[27]/C
                         clock pessimism              0.000   102.519    
                         clock uncertainty           -0.185   102.334    
    SLICE_X72Y165        FDRE (Setup_fdre_C_R)       -0.397   101.937    irMrsyncTime_reg[27]
  -------------------------------------------------------------------
                         required time                        101.937    
                         arrival time                        -102.032    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.810ns  (logic 0.614ns (10.568%)  route 5.196ns (89.432%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 102.518 - 100.000 ) 
    Source Clock Delay      (SCD):    1.214ns = ( 96.214 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.214    96.214    LOC_REG/CLK_200M
    SLICE_X75Y163        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDCE (Prop_fdce_C_Q)         0.204    96.418 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           3.504    99.922    LOC_REG/TEST_MRSYNC_FRQ_0[31]
    SLICE_X73Y163        LUT4 (Prop_lut4_I0_O)        0.124   100.046 r  LOC_REG/irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.046    LOC_REG/irTestMrsync_i_3_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   100.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319   100.513    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138   100.651 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.373   102.024    nolabel_line167_n_4
    SLICE_X72Y166        FDRE                                         r  irMrsyncTime_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.082   102.518    CLK_10M_BUFG
    SLICE_X72Y166        FDRE                                         r  irMrsyncTime_reg[28]/C
                         clock pessimism              0.000   102.518    
                         clock uncertainty           -0.185   102.333    
    SLICE_X72Y166        FDRE (Setup_fdre_C_R)       -0.397   101.936    irMrsyncTime_reg[28]
  -------------------------------------------------------------------
                         required time                        101.936    
                         arrival time                        -102.024    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.810ns  (logic 0.614ns (10.568%)  route 5.196ns (89.432%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 102.518 - 100.000 ) 
    Source Clock Delay      (SCD):    1.214ns = ( 96.214 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.214    96.214    LOC_REG/CLK_200M
    SLICE_X75Y163        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDCE (Prop_fdce_C_Q)         0.204    96.418 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           3.504    99.922    LOC_REG/TEST_MRSYNC_FRQ_0[31]
    SLICE_X73Y163        LUT4 (Prop_lut4_I0_O)        0.124   100.046 r  LOC_REG/irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.046    LOC_REG/irTestMrsync_i_3_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   100.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319   100.513    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138   100.651 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.373   102.024    nolabel_line167_n_4
    SLICE_X72Y166        FDRE                                         r  irMrsyncTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.082   102.518    CLK_10M_BUFG
    SLICE_X72Y166        FDRE                                         r  irMrsyncTime_reg[29]/C
                         clock pessimism              0.000   102.518    
                         clock uncertainty           -0.185   102.333    
    SLICE_X72Y166        FDRE (Setup_fdre_C_R)       -0.397   101.936    irMrsyncTime_reg[29]
  -------------------------------------------------------------------
                         required time                        101.936    
                         arrival time                        -102.024    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.810ns  (logic 0.614ns (10.568%)  route 5.196ns (89.432%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 102.518 - 100.000 ) 
    Source Clock Delay      (SCD):    1.214ns = ( 96.214 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.214    96.214    LOC_REG/CLK_200M
    SLICE_X75Y163        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDCE (Prop_fdce_C_Q)         0.204    96.418 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           3.504    99.922    LOC_REG/TEST_MRSYNC_FRQ_0[31]
    SLICE_X73Y163        LUT4 (Prop_lut4_I0_O)        0.124   100.046 r  LOC_REG/irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.046    LOC_REG/irTestMrsync_i_3_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   100.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319   100.513    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138   100.651 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.373   102.024    nolabel_line167_n_4
    SLICE_X72Y166        FDRE                                         r  irMrsyncTime_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.082   102.518    CLK_10M_BUFG
    SLICE_X72Y166        FDRE                                         r  irMrsyncTime_reg[30]/C
                         clock pessimism              0.000   102.518    
                         clock uncertainty           -0.185   102.333    
    SLICE_X72Y166        FDRE (Setup_fdre_C_R)       -0.397   101.936    irMrsyncTime_reg[30]
  -------------------------------------------------------------------
                         required time                        101.936    
                         arrival time                        -102.024    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.810ns  (logic 0.614ns (10.568%)  route 5.196ns (89.432%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 102.518 - 100.000 ) 
    Source Clock Delay      (SCD):    1.214ns = ( 96.214 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.214    96.214    LOC_REG/CLK_200M
    SLICE_X75Y163        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDCE (Prop_fdce_C_Q)         0.204    96.418 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           3.504    99.922    LOC_REG/TEST_MRSYNC_FRQ_0[31]
    SLICE_X73Y163        LUT4 (Prop_lut4_I0_O)        0.124   100.046 r  LOC_REG/irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.046    LOC_REG/irTestMrsync_i_3_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   100.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319   100.513    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138   100.651 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.373   102.024    nolabel_line167_n_4
    SLICE_X72Y166        FDRE                                         r  irMrsyncTime_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.082   102.518    CLK_10M_BUFG
    SLICE_X72Y166        FDRE                                         r  irMrsyncTime_reg[31]/C
                         clock pessimism              0.000   102.518    
                         clock uncertainty           -0.185   102.333    
    SLICE_X72Y166        FDRE (Setup_fdre_C_R)       -0.397   101.936    irMrsyncTime_reg[31]
  -------------------------------------------------------------------
                         required time                        101.936    
                         arrival time                        -102.024    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.777ns  (logic 0.614ns (10.628%)  route 5.163ns (89.372%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns = ( 102.521 - 100.000 ) 
    Source Clock Delay      (SCD):    1.214ns = ( 96.214 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.214    96.214    LOC_REG/CLK_200M
    SLICE_X75Y163        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDCE (Prop_fdce_C_Q)         0.204    96.418 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           3.504    99.922    LOC_REG/TEST_MRSYNC_FRQ_0[31]
    SLICE_X73Y163        LUT4 (Prop_lut4_I0_O)        0.124   100.046 r  LOC_REG/irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.046    LOC_REG/irTestMrsync_i_3_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   100.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319   100.513    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138   100.651 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.340   101.991    nolabel_line167_n_4
    SLICE_X72Y161        FDRE                                         r  irMrsyncTime_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.085   102.521    CLK_10M_BUFG
    SLICE_X72Y161        FDRE                                         r  irMrsyncTime_reg[10]/C
                         clock pessimism              0.000   102.521    
                         clock uncertainty           -0.185   102.336    
    SLICE_X72Y161        FDRE (Setup_fdre_C_R)       -0.397   101.939    irMrsyncTime_reg[10]
  -------------------------------------------------------------------
                         required time                        101.939    
                         arrival time                        -101.991    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.777ns  (logic 0.614ns (10.628%)  route 5.163ns (89.372%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns = ( 102.521 - 100.000 ) 
    Source Clock Delay      (SCD):    1.214ns = ( 96.214 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.214    96.214    LOC_REG/CLK_200M
    SLICE_X75Y163        FDCE                                         r  LOC_REG/x28_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDCE (Prop_fdce_C_Q)         0.204    96.418 r  LOC_REG/x28_Reg_reg[7]/Q
                         net (fo=2, routed)           3.504    99.922    LOC_REG/TEST_MRSYNC_FRQ_0[31]
    SLICE_X73Y163        LUT4 (Prop_lut4_I0_O)        0.124   100.046 r  LOC_REG/irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000   100.046    LOC_REG/irTestMrsync_i_3_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.148   100.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.319   100.513    nolabel_line167/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X71Y162        LUT2 (Prop_lut2_I0_O)        0.138   100.651 r  nolabel_line167/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.340   101.991    nolabel_line167_n_4
    SLICE_X72Y161        FDRE                                         r  irMrsyncTime_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.085   102.521    CLK_10M_BUFG
    SLICE_X72Y161        FDRE                                         r  irMrsyncTime_reg[11]/C
                         clock pessimism              0.000   102.521    
                         clock uncertainty           -0.185   102.336    
    SLICE_X72Y161        FDRE (Setup_fdre_C_R)       -0.397   101.939    irMrsyncTime_reg[11]
  -------------------------------------------------------------------
                         required time                        101.939    
                         arrival time                        -101.991    
  -------------------------------------------------------------------
                         slack                                 -0.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 LOC_REG/x20_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.645ns (30.669%)  route 1.458ns (69.331%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        1.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.084     1.084    LOC_REG/CLK_200M
    SLICE_X67Y164        FDCE                                         r  LOC_REG/x20_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y164        FDCE (Prop_fdce_C_Q)         0.178     1.262 r  LOC_REG/x20_Reg_reg[3]/Q
                         net (fo=4, routed)           0.366     1.628    LOC_REG/p_0_in[27]
    SLICE_X66Y165        LUT2 (Prop_lut2_I0_O)        0.036     1.664 r  LOC_REG/irTestSpill[1]_i_34/O
                         net (fo=1, routed)           0.000     1.664    LOC_REG/irTestSpill[1]_i_34_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.136     1.800 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.800    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     1.843 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.450     2.293    LOC_REG/irSpillTime1[31]
    SLICE_X67Y163        LUT4 (Prop_lut4_I0_O)        0.036     2.329 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     2.329    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.111     2.440 f  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.643     3.082    LOC_REG/CO[0]
    SLICE_X68Y158        LUT4 (Prop_lut4_I1_O)        0.105     3.187 r  LOC_REG/irTestSpill[0]_i_1/O
                         net (fo=1, routed)           0.000     3.187    LOC_REG_n_9
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[0]/C
                         clock pessimism              0.000     2.775    
                         clock uncertainty            0.185     2.960    
    SLICE_X68Y158        FDRE (Hold_fdre_C_D)         0.154     3.114    irTestSpill_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.114    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 LOC_REG/x20_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.651ns (30.866%)  route 1.458ns (69.134%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.084     1.084    LOC_REG/CLK_200M
    SLICE_X67Y164        FDCE                                         r  LOC_REG/x20_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y164        FDCE (Prop_fdce_C_Q)         0.178     1.262 r  LOC_REG/x20_Reg_reg[3]/Q
                         net (fo=4, routed)           0.366     1.628    LOC_REG/p_0_in[27]
    SLICE_X66Y165        LUT2 (Prop_lut2_I0_O)        0.036     1.664 r  LOC_REG/irTestSpill[1]_i_34/O
                         net (fo=1, routed)           0.000     1.664    LOC_REG/irTestSpill[1]_i_34_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.136     1.800 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.800    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     1.843 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.450     2.293    LOC_REG/irSpillTime1[31]
    SLICE_X67Y163        LUT4 (Prop_lut4_I0_O)        0.036     2.329 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     2.329    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.111     2.440 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.643     3.082    LOC_REG/CO[0]
    SLICE_X68Y158        LUT5 (Prop_lut5_I1_O)        0.111     3.193 r  LOC_REG/irTestSpill[1]_i_1/O
                         net (fo=1, routed)           0.000     3.193    LOC_REG_n_7
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
                         clock pessimism              0.000     2.775    
                         clock uncertainty            0.185     2.960    
    SLICE_X68Y158        FDRE (Hold_fdre_C_D)         0.160     3.120    irTestSpill_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.120    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 LOC_REG/x28_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestMrsync_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.249ns (16.830%)  route 1.231ns (83.170%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.535     0.535    LOC_REG/CLK_200M
    SLICE_X75Y163        FDCE                                         r  LOC_REG/x28_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDCE (Prop_fdce_C_Q)         0.100     0.635 r  LOC_REG/x28_Reg_reg[2]/Q
                         net (fo=2, routed)           1.231     1.866    LOC_REG/TEST_MRSYNC_FRQ_0[26]
    SLICE_X73Y163        LUT6 (Prop_lut6_I0_O)        0.028     1.894 r  LOC_REG/irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000     1.894    LOC_REG/irTestMrsync_i_5_n_0
    SLICE_X73Y163        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.121     2.015 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.000     2.015    irMrsyncTime0
    SLICE_X73Y163        FDRE                                         r  irTestMrsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.735     1.422    CLK_10M_BUFG
    SLICE_X73Y163        FDRE                                         r  irTestMrsync_reg/C
                         clock pessimism              0.000     1.422    
                         clock uncertainty            0.185     1.607    
    SLICE_X73Y163        FDRE (Hold_fdre_C_D)         0.065     1.672    irTestMrsync_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 LOC_REG/x20_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.390ns (26.022%)  route 1.109ns (73.978%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.537     0.537    LOC_REG/CLK_200M
    SLICE_X67Y164        FDCE                                         r  LOC_REG/x20_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y164        FDCE (Prop_fdce_C_Q)         0.100     0.637 r  LOC_REG/x20_Reg_reg[3]/Q
                         net (fo=4, routed)           0.224     0.861    LOC_REG/p_0_in[27]
    SLICE_X66Y165        LUT2 (Prop_lut2_I0_O)        0.028     0.889 r  LOC_REG/irTestSpill[1]_i_34/O
                         net (fo=1, routed)           0.000     0.889    LOC_REG/irTestSpill[1]_i_34_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     0.966 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.966    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     0.993 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.274     1.267    LOC_REG/irSpillTime1[31]
    SLICE_X67Y163        LUT4 (Prop_lut4_I0_O)        0.028     1.295 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.295    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.356 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.243     1.598    nolabel_line167/SiTCP/CO[0]
    SLICE_X72Y158        LUT2 (Prop_lut2_I0_O)        0.069     1.667 r  nolabel_line167/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.369     2.036    nolabel_line167_n_5
    SLICE_X69Y162        FDRE                                         r  irSpillTime_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.737     1.424    CLK_10M_BUFG
    SLICE_X69Y162        FDRE                                         r  irSpillTime_reg[16]/C
                         clock pessimism              0.000     1.424    
                         clock uncertainty            0.185     1.609    
    SLICE_X69Y162        FDRE (Hold_fdre_C_R)        -0.014     1.595    irSpillTime_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 LOC_REG/x20_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.390ns (26.022%)  route 1.109ns (73.978%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.537     0.537    LOC_REG/CLK_200M
    SLICE_X67Y164        FDCE                                         r  LOC_REG/x20_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y164        FDCE (Prop_fdce_C_Q)         0.100     0.637 r  LOC_REG/x20_Reg_reg[3]/Q
                         net (fo=4, routed)           0.224     0.861    LOC_REG/p_0_in[27]
    SLICE_X66Y165        LUT2 (Prop_lut2_I0_O)        0.028     0.889 r  LOC_REG/irTestSpill[1]_i_34/O
                         net (fo=1, routed)           0.000     0.889    LOC_REG/irTestSpill[1]_i_34_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     0.966 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.966    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     0.993 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.274     1.267    LOC_REG/irSpillTime1[31]
    SLICE_X67Y163        LUT4 (Prop_lut4_I0_O)        0.028     1.295 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.295    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.356 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.243     1.598    nolabel_line167/SiTCP/CO[0]
    SLICE_X72Y158        LUT2 (Prop_lut2_I0_O)        0.069     1.667 r  nolabel_line167/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.369     2.036    nolabel_line167_n_5
    SLICE_X69Y162        FDRE                                         r  irSpillTime_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.737     1.424    CLK_10M_BUFG
    SLICE_X69Y162        FDRE                                         r  irSpillTime_reg[17]/C
                         clock pessimism              0.000     1.424    
                         clock uncertainty            0.185     1.609    
    SLICE_X69Y162        FDRE (Hold_fdre_C_R)        -0.014     1.595    irSpillTime_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 LOC_REG/x20_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.390ns (26.022%)  route 1.109ns (73.978%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.537     0.537    LOC_REG/CLK_200M
    SLICE_X67Y164        FDCE                                         r  LOC_REG/x20_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y164        FDCE (Prop_fdce_C_Q)         0.100     0.637 r  LOC_REG/x20_Reg_reg[3]/Q
                         net (fo=4, routed)           0.224     0.861    LOC_REG/p_0_in[27]
    SLICE_X66Y165        LUT2 (Prop_lut2_I0_O)        0.028     0.889 r  LOC_REG/irTestSpill[1]_i_34/O
                         net (fo=1, routed)           0.000     0.889    LOC_REG/irTestSpill[1]_i_34_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     0.966 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.966    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     0.993 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.274     1.267    LOC_REG/irSpillTime1[31]
    SLICE_X67Y163        LUT4 (Prop_lut4_I0_O)        0.028     1.295 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.295    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.356 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.243     1.598    nolabel_line167/SiTCP/CO[0]
    SLICE_X72Y158        LUT2 (Prop_lut2_I0_O)        0.069     1.667 r  nolabel_line167/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.369     2.036    nolabel_line167_n_5
    SLICE_X69Y162        FDRE                                         r  irSpillTime_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.737     1.424    CLK_10M_BUFG
    SLICE_X69Y162        FDRE                                         r  irSpillTime_reg[18]/C
                         clock pessimism              0.000     1.424    
                         clock uncertainty            0.185     1.609    
    SLICE_X69Y162        FDRE (Hold_fdre_C_R)        -0.014     1.595    irSpillTime_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 LOC_REG/x20_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.390ns (26.022%)  route 1.109ns (73.978%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.537     0.537    LOC_REG/CLK_200M
    SLICE_X67Y164        FDCE                                         r  LOC_REG/x20_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y164        FDCE (Prop_fdce_C_Q)         0.100     0.637 r  LOC_REG/x20_Reg_reg[3]/Q
                         net (fo=4, routed)           0.224     0.861    LOC_REG/p_0_in[27]
    SLICE_X66Y165        LUT2 (Prop_lut2_I0_O)        0.028     0.889 r  LOC_REG/irTestSpill[1]_i_34/O
                         net (fo=1, routed)           0.000     0.889    LOC_REG/irTestSpill[1]_i_34_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     0.966 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.966    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     0.993 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.274     1.267    LOC_REG/irSpillTime1[31]
    SLICE_X67Y163        LUT4 (Prop_lut4_I0_O)        0.028     1.295 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.295    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.356 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.243     1.598    nolabel_line167/SiTCP/CO[0]
    SLICE_X72Y158        LUT2 (Prop_lut2_I0_O)        0.069     1.667 r  nolabel_line167/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.369     2.036    nolabel_line167_n_5
    SLICE_X69Y162        FDRE                                         r  irSpillTime_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.737     1.424    CLK_10M_BUFG
    SLICE_X69Y162        FDRE                                         r  irSpillTime_reg[19]/C
                         clock pessimism              0.000     1.424    
                         clock uncertainty            0.185     1.609    
    SLICE_X69Y162        FDRE (Hold_fdre_C_R)        -0.014     1.595    irSpillTime_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 LOC_REG/x20_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.390ns (25.677%)  route 1.129ns (74.323%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.537     0.537    LOC_REG/CLK_200M
    SLICE_X67Y164        FDCE                                         r  LOC_REG/x20_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y164        FDCE (Prop_fdce_C_Q)         0.100     0.637 r  LOC_REG/x20_Reg_reg[3]/Q
                         net (fo=4, routed)           0.224     0.861    LOC_REG/p_0_in[27]
    SLICE_X66Y165        LUT2 (Prop_lut2_I0_O)        0.028     0.889 r  LOC_REG/irTestSpill[1]_i_34/O
                         net (fo=1, routed)           0.000     0.889    LOC_REG/irTestSpill[1]_i_34_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     0.966 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.966    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     0.993 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.274     1.267    LOC_REG/irSpillTime1[31]
    SLICE_X67Y163        LUT4 (Prop_lut4_I0_O)        0.028     1.295 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.295    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.356 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.243     1.598    nolabel_line167/SiTCP/CO[0]
    SLICE_X72Y158        LUT2 (Prop_lut2_I0_O)        0.069     1.667 r  nolabel_line167/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.389     2.056    nolabel_line167_n_5
    SLICE_X69Y164        FDRE                                         r  irSpillTime_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.736     1.423    CLK_10M_BUFG
    SLICE_X69Y164        FDRE                                         r  irSpillTime_reg[24]/C
                         clock pessimism              0.000     1.423    
                         clock uncertainty            0.185     1.608    
    SLICE_X69Y164        FDRE (Hold_fdre_C_R)        -0.014     1.594    irSpillTime_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 LOC_REG/x20_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.390ns (25.677%)  route 1.129ns (74.323%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.537     0.537    LOC_REG/CLK_200M
    SLICE_X67Y164        FDCE                                         r  LOC_REG/x20_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y164        FDCE (Prop_fdce_C_Q)         0.100     0.637 r  LOC_REG/x20_Reg_reg[3]/Q
                         net (fo=4, routed)           0.224     0.861    LOC_REG/p_0_in[27]
    SLICE_X66Y165        LUT2 (Prop_lut2_I0_O)        0.028     0.889 r  LOC_REG/irTestSpill[1]_i_34/O
                         net (fo=1, routed)           0.000     0.889    LOC_REG/irTestSpill[1]_i_34_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     0.966 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.966    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     0.993 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.274     1.267    LOC_REG/irSpillTime1[31]
    SLICE_X67Y163        LUT4 (Prop_lut4_I0_O)        0.028     1.295 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.295    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.356 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.243     1.598    nolabel_line167/SiTCP/CO[0]
    SLICE_X72Y158        LUT2 (Prop_lut2_I0_O)        0.069     1.667 r  nolabel_line167/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.389     2.056    nolabel_line167_n_5
    SLICE_X69Y164        FDRE                                         r  irSpillTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.736     1.423    CLK_10M_BUFG
    SLICE_X69Y164        FDRE                                         r  irSpillTime_reg[25]/C
                         clock pessimism              0.000     1.423    
                         clock uncertainty            0.185     1.608    
    SLICE_X69Y164        FDRE (Hold_fdre_C_R)        -0.014     1.594    irSpillTime_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 LOC_REG/x20_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.390ns (25.677%)  route 1.129ns (74.323%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.537     0.537    LOC_REG/CLK_200M
    SLICE_X67Y164        FDCE                                         r  LOC_REG/x20_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y164        FDCE (Prop_fdce_C_Q)         0.100     0.637 r  LOC_REG/x20_Reg_reg[3]/Q
                         net (fo=4, routed)           0.224     0.861    LOC_REG/p_0_in[27]
    SLICE_X66Y165        LUT2 (Prop_lut2_I0_O)        0.028     0.889 r  LOC_REG/irTestSpill[1]_i_34/O
                         net (fo=1, routed)           0.000     0.889    LOC_REG/irTestSpill[1]_i_34_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     0.966 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.966    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     0.993 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.274     1.267    LOC_REG/irSpillTime1[31]
    SLICE_X67Y163        LUT4 (Prop_lut4_I0_O)        0.028     1.295 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.295    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.356 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.243     1.598    nolabel_line167/SiTCP/CO[0]
    SLICE_X72Y158        LUT2 (Prop_lut2_I0_O)        0.069     1.667 r  nolabel_line167/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.389     2.056    nolabel_line167_n_5
    SLICE_X69Y164        FDRE                                         r  irSpillTime_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.736     1.423    CLK_10M_BUFG
    SLICE_X69Y164        FDRE                                         r  irSpillTime_reg[26]/C
                         clock pessimism              0.000     1.423    
                         clock uncertainty            0.185     1.608    
    SLICE_X69Y164        FDRE (Hold_fdre_C_R)        -0.014     1.594    irSpillTime_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.462    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.284    11.284    nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.025    11.259    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    11.404    nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line167/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.294ns  (logic 1.259ns (54.898%)  route 1.035ns (45.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.035     2.294    nolabel_line167/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X14Y187        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.162    11.162    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X14Y187        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    11.162    
                         clock uncertainty           -0.025    11.137    
    SLICE_X14Y187        FDRE (Setup_fdre_C_D)       -0.002    11.135    nolabel_line167/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                          -2.294    
  -------------------------------------------------------------------
                         slack                                  8.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line167/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.223ns  (logic 0.649ns (53.093%)  route 0.574ns (46.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.649     0.649 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.574     1.223    nolabel_line167/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X14Y187        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.787     0.787    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X14Y187        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     0.787    
                         clock uncertainty            0.025     0.812    
    SLICE_X14Y187        FDRE (Hold_fdre_C_D)         0.037     0.849    nolabel_line167/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.853     0.853    nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.025     0.878    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     1.032    nolabel_line167/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/CHECK_EOD[1].relCNTR_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.330ns (10.519%)  route 2.807ns (89.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 6.425 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.473     3.452    LOC_REG/TEST_PSPILL
    SLICE_X72Y156        LUT6 (Prop_lut6_I2_O)        0.126     3.578 r  LOC_REG/CHECK_EOD[2].relCNTR[32]_i_1/O
                         net (fo=22, routed)          2.334     5.912    top_mcs/SR[0]
    SLICE_X70Y88         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.425     6.425    top_mcs/CLK_200M
    SLICE_X70Y88         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[14]/C
                         clock pessimism              0.000     6.425    
                         clock uncertainty           -0.185     6.240    
    SLICE_X70Y88         FDRE (Setup_fdre_C_R)       -0.281     5.959    top_mcs/CHECK_EOD[1].relCNTR_reg[14]
  -------------------------------------------------------------------
                         required time                          5.959    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/CHECK_EOD[1].relCNTR_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.330ns (10.519%)  route 2.807ns (89.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 6.425 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.473     3.452    LOC_REG/TEST_PSPILL
    SLICE_X72Y156        LUT6 (Prop_lut6_I2_O)        0.126     3.578 r  LOC_REG/CHECK_EOD[2].relCNTR[32]_i_1/O
                         net (fo=22, routed)          2.334     5.912    top_mcs/SR[0]
    SLICE_X70Y88         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.425     6.425    top_mcs/CLK_200M
    SLICE_X70Y88         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[15]/C
                         clock pessimism              0.000     6.425    
                         clock uncertainty           -0.185     6.240    
    SLICE_X70Y88         FDRE (Setup_fdre_C_R)       -0.281     5.959    top_mcs/CHECK_EOD[1].relCNTR_reg[15]
  -------------------------------------------------------------------
                         required time                          5.959    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/CHECK_EOD[1].relCNTR_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.330ns (10.519%)  route 2.807ns (89.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 6.425 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.473     3.452    LOC_REG/TEST_PSPILL
    SLICE_X72Y156        LUT6 (Prop_lut6_I2_O)        0.126     3.578 r  LOC_REG/CHECK_EOD[2].relCNTR[32]_i_1/O
                         net (fo=22, routed)          2.334     5.912    top_mcs/SR[0]
    SLICE_X70Y88         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.425     6.425    top_mcs/CLK_200M
    SLICE_X70Y88         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[19]/C
                         clock pessimism              0.000     6.425    
                         clock uncertainty           -0.185     6.240    
    SLICE_X70Y88         FDRE (Setup_fdre_C_R)       -0.281     5.959    top_mcs/CHECK_EOD[1].relCNTR_reg[19]
  -------------------------------------------------------------------
                         required time                          5.959    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/CHECK_EOD[1].relCNTR_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.330ns (10.519%)  route 2.807ns (89.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 6.425 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.473     3.452    LOC_REG/TEST_PSPILL
    SLICE_X72Y156        LUT6 (Prop_lut6_I2_O)        0.126     3.578 r  LOC_REG/CHECK_EOD[2].relCNTR[32]_i_1/O
                         net (fo=22, routed)          2.334     5.912    top_mcs/SR[0]
    SLICE_X70Y88         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.425     6.425    top_mcs/CLK_200M
    SLICE_X70Y88         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[20]/C
                         clock pessimism              0.000     6.425    
                         clock uncertainty           -0.185     6.240    
    SLICE_X70Y88         FDRE (Setup_fdre_C_R)       -0.281     5.959    top_mcs/CHECK_EOD[1].relCNTR_reg[20]
  -------------------------------------------------------------------
                         required time                          5.959    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/CHECK_EOD[1].relCNTR_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.330ns (10.757%)  route 2.738ns (89.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 6.426 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.473     3.452    LOC_REG/TEST_PSPILL
    SLICE_X72Y156        LUT6 (Prop_lut6_I2_O)        0.126     3.578 r  LOC_REG/CHECK_EOD[2].relCNTR[32]_i_1/O
                         net (fo=22, routed)          2.265     5.843    top_mcs/SR[0]
    SLICE_X70Y89         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.426     6.426    top_mcs/CLK_200M
    SLICE_X70Y89         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[11]/C
                         clock pessimism              0.000     6.426    
                         clock uncertainty           -0.185     6.241    
    SLICE_X70Y89         FDRE (Setup_fdre_C_R)       -0.281     5.960    top_mcs/CHECK_EOD[1].relCNTR_reg[11]
  -------------------------------------------------------------------
                         required time                          5.960    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/CHECK_EOD[1].relCNTR_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.330ns (10.757%)  route 2.738ns (89.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 6.426 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.473     3.452    LOC_REG/TEST_PSPILL
    SLICE_X72Y156        LUT6 (Prop_lut6_I2_O)        0.126     3.578 r  LOC_REG/CHECK_EOD[2].relCNTR[32]_i_1/O
                         net (fo=22, routed)          2.265     5.843    top_mcs/SR[0]
    SLICE_X70Y89         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.426     6.426    top_mcs/CLK_200M
    SLICE_X70Y89         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[16]/C
                         clock pessimism              0.000     6.426    
                         clock uncertainty           -0.185     6.241    
    SLICE_X70Y89         FDRE (Setup_fdre_C_R)       -0.281     5.960    top_mcs/CHECK_EOD[1].relCNTR_reg[16]
  -------------------------------------------------------------------
                         required time                          5.960    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/CHECK_EOD[1].relCNTR_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.330ns (10.757%)  route 2.738ns (89.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 6.426 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.473     3.452    LOC_REG/TEST_PSPILL
    SLICE_X72Y156        LUT6 (Prop_lut6_I2_O)        0.126     3.578 r  LOC_REG/CHECK_EOD[2].relCNTR[32]_i_1/O
                         net (fo=22, routed)          2.265     5.843    top_mcs/SR[0]
    SLICE_X70Y89         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.426     6.426    top_mcs/CLK_200M
    SLICE_X70Y89         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[21]/C
                         clock pessimism              0.000     6.426    
                         clock uncertainty           -0.185     6.241    
    SLICE_X70Y89         FDRE (Setup_fdre_C_R)       -0.281     5.960    top_mcs/CHECK_EOD[1].relCNTR_reg[21]
  -------------------------------------------------------------------
                         required time                          5.960    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/CHECK_EOD[1].relCNTR_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.330ns (10.841%)  route 2.714ns (89.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 6.427 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.473     3.452    LOC_REG/TEST_PSPILL
    SLICE_X72Y156        LUT6 (Prop_lut6_I2_O)        0.126     3.578 r  LOC_REG/CHECK_EOD[2].relCNTR[32]_i_1/O
                         net (fo=22, routed)          2.241     5.819    top_mcs/SR[0]
    SLICE_X70Y90         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.427     6.427    top_mcs/CLK_200M
    SLICE_X70Y90         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[12]/C
                         clock pessimism              0.000     6.427    
                         clock uncertainty           -0.185     6.242    
    SLICE_X70Y90         FDRE (Setup_fdre_C_R)       -0.281     5.961    top_mcs/CHECK_EOD[1].relCNTR_reg[12]
  -------------------------------------------------------------------
                         required time                          5.961    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/CHECK_EOD[1].relCNTR_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.330ns (10.841%)  route 2.714ns (89.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 6.427 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.473     3.452    LOC_REG/TEST_PSPILL
    SLICE_X72Y156        LUT6 (Prop_lut6_I2_O)        0.126     3.578 r  LOC_REG/CHECK_EOD[2].relCNTR[32]_i_1/O
                         net (fo=22, routed)          2.241     5.819    top_mcs/SR[0]
    SLICE_X70Y90         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.427     6.427    top_mcs/CLK_200M
    SLICE_X70Y90         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[13]/C
                         clock pessimism              0.000     6.427    
                         clock uncertainty           -0.185     6.242    
    SLICE_X70Y90         FDRE (Setup_fdre_C_R)       -0.281     5.961    top_mcs/CHECK_EOD[1].relCNTR_reg[13]
  -------------------------------------------------------------------
                         required time                          5.961    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/CHECK_EOD[1].relCNTR_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.330ns (11.552%)  route 2.527ns (88.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 6.427 - 5.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.204     2.979 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.473     3.452    LOC_REG/TEST_PSPILL
    SLICE_X72Y156        LUT6 (Prop_lut6_I2_O)        0.126     3.578 r  LOC_REG/CHECK_EOD[2].relCNTR[32]_i_1/O
                         net (fo=22, routed)          2.054     5.632    top_mcs/SR[0]
    SLICE_X70Y91         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.427     6.427    top_mcs/CLK_200M
    SLICE_X70Y91         FDRE                                         r  top_mcs/CHECK_EOD[1].relCNTR_reg[17]/C
                         clock pessimism              0.000     6.427    
                         clock uncertainty           -0.185     6.242    
    SLICE_X70Y91         FDRE (Setup_fdre_C_R)       -0.281     5.961    top_mcs/CHECK_EOD[1].relCNTR_reg[17]
  -------------------------------------------------------------------
                         required time                          5.961    
                         arrival time                          -5.632    
  -------------------------------------------------------------------
                         slack                                  0.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 PLLE2_DEBUG/CLKOUT1
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irCLK_10M_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.026ns (2.140%)  route 1.189ns (97.860%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.215    CLK_10M_BUFG
    SLICE_X87Y153        FDRE                                         r  irCLK_10M_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.744     0.744    CLK_200M
    SLICE_X87Y153        FDRE                                         r  irCLK_10M_reg[0]/C
                         clock pessimism              0.000     0.744    
                         clock uncertainty            0.185     0.929    
    SLICE_X87Y153        FDRE (Hold_fdre_C_D)         0.040     0.969    irCLK_10M_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 irTestMrsync_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncPulse_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.100ns (25.584%)  route 0.291ns (74.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.536     1.154    CLK_10M_BUFG
    SLICE_X73Y163        FDRE                                         r  irTestMrsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y163        FDRE (Prop_fdre_C_Q)         0.100     1.254 r  irTestMrsync_reg/Q
                         net (fo=1, routed)           0.291     1.545    irTestMrsync
    SLICE_X75Y158        FDRE                                         r  irMrsyncPulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.738     0.738    CLK_200M
    SLICE_X75Y158        FDRE                                         r  irMrsyncPulse_reg[0]/C
                         clock pessimism              0.000     0.738    
                         clock uncertainty            0.185     0.923    
    SLICE_X75Y158        FDRE (Hold_fdre_C_D)         0.039     0.962    irMrsyncPulse_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/get_spillInfo/SPL_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.157ns (29.293%)  route 0.379ns (70.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.540     1.158    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.091     1.249 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.158     1.407    PREPROCESSOR/TEST_PSPILL
    SLICE_X72Y157        LUT3 (Prop_lut3_I0_O)        0.066     1.473 r  PREPROCESSOR/SPL_REG[0]_i_1/O
                         net (fo=26, routed)          0.221     1.694    top_mcs/get_spillInfo/PSPILL
    SLICE_X78Y156        FDRE                                         r  top_mcs/get_spillInfo/SPL_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.738     0.738    top_mcs/get_spillInfo/CLK_200M
    SLICE_X78Y156        FDRE                                         r  top_mcs/get_spillInfo/SPL_REG_reg[0]/C
                         clock pessimism              0.000     0.738    
                         clock uncertainty            0.185     0.923    
    SLICE_X78Y156        FDRE (Hold_fdre_C_D)         0.042     0.965    top_mcs/get_spillInfo/SPL_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/NMRSYNC_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.157ns (23.652%)  route 0.507ns (76.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.540     1.158    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.091     1.249 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.230     1.479    LOC_REG/TEST_PSPILL
    SLICE_X72Y156        LUT5 (Prop_lut5_I2_O)        0.066     1.545 r  LOC_REG/NMRSYNC[0]_i_2/O
                         net (fo=32, routed)          0.276     1.822    top_mcs/MR_SYNC
    SLICE_X75Y148        FDRE                                         r  top_mcs/NMRSYNC_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.812     0.812    top_mcs/CLK_200M
    SLICE_X75Y148        FDRE                                         r  top_mcs/NMRSYNC_reg[24]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.185     0.997    
    SLICE_X75Y148        FDRE (Hold_fdre_C_CE)        0.010     1.007    top_mcs/NMRSYNC_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/NMRSYNC_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.157ns (23.652%)  route 0.507ns (76.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.540     1.158    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.091     1.249 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.230     1.479    LOC_REG/TEST_PSPILL
    SLICE_X72Y156        LUT5 (Prop_lut5_I2_O)        0.066     1.545 r  LOC_REG/NMRSYNC[0]_i_2/O
                         net (fo=32, routed)          0.276     1.822    top_mcs/MR_SYNC
    SLICE_X75Y148        FDRE                                         r  top_mcs/NMRSYNC_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.812     0.812    top_mcs/CLK_200M
    SLICE_X75Y148        FDRE                                         r  top_mcs/NMRSYNC_reg[25]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.185     0.997    
    SLICE_X75Y148        FDRE (Hold_fdre_C_CE)        0.010     1.007    top_mcs/NMRSYNC_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/NMRSYNC_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.157ns (23.652%)  route 0.507ns (76.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.540     1.158    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.091     1.249 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.230     1.479    LOC_REG/TEST_PSPILL
    SLICE_X72Y156        LUT5 (Prop_lut5_I2_O)        0.066     1.545 r  LOC_REG/NMRSYNC[0]_i_2/O
                         net (fo=32, routed)          0.276     1.822    top_mcs/MR_SYNC
    SLICE_X75Y148        FDRE                                         r  top_mcs/NMRSYNC_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.812     0.812    top_mcs/CLK_200M
    SLICE_X75Y148        FDRE                                         r  top_mcs/NMRSYNC_reg[26]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.185     0.997    
    SLICE_X75Y148        FDRE (Hold_fdre_C_CE)        0.010     1.007    top_mcs/NMRSYNC_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/NMRSYNC_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.157ns (23.652%)  route 0.507ns (76.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.540     1.158    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.091     1.249 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.230     1.479    LOC_REG/TEST_PSPILL
    SLICE_X72Y156        LUT5 (Prop_lut5_I2_O)        0.066     1.545 r  LOC_REG/NMRSYNC[0]_i_2/O
                         net (fo=32, routed)          0.276     1.822    top_mcs/MR_SYNC
    SLICE_X75Y148        FDRE                                         r  top_mcs/NMRSYNC_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.812     0.812    top_mcs/CLK_200M
    SLICE_X75Y148        FDRE                                         r  top_mcs/NMRSYNC_reg[27]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.185     0.997    
    SLICE_X75Y148        FDRE (Hold_fdre_C_CE)        0.010     1.007    top_mcs/NMRSYNC_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/CHECK_EOD[2].relCNTR_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.157ns (22.952%)  route 0.527ns (77.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.540     1.158    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.091     1.249 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.246     1.495    LOC_REG/TEST_PSPILL
    SLICE_X72Y156        LUT6 (Prop_lut6_I2_O)        0.066     1.561 r  LOC_REG/CHECK_EOD[2].relCNTR[32]_i_1/O
                         net (fo=22, routed)          0.281     1.842    top_mcs/SR[0]
    SLICE_X66Y146        FDRE                                         r  top_mcs/CHECK_EOD[2].relCNTR_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.813     0.813    top_mcs/CLK_200M
    SLICE_X66Y146        FDRE                                         r  top_mcs/CHECK_EOD[2].relCNTR_reg[23]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.185     0.998    
    SLICE_X66Y146        FDRE (Hold_fdre_C_R)         0.006     1.004    top_mcs/CHECK_EOD[2].relCNTR_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/CHECK_EOD[2].relCNTR_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.157ns (22.952%)  route 0.527ns (77.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.540     1.158    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.091     1.249 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.246     1.495    LOC_REG/TEST_PSPILL
    SLICE_X72Y156        LUT6 (Prop_lut6_I2_O)        0.066     1.561 r  LOC_REG/CHECK_EOD[2].relCNTR[32]_i_1/O
                         net (fo=22, routed)          0.281     1.842    top_mcs/SR[0]
    SLICE_X66Y146        FDRE                                         r  top_mcs/CHECK_EOD[2].relCNTR_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.813     0.813    top_mcs/CLK_200M
    SLICE_X66Y146        FDRE                                         r  top_mcs/CHECK_EOD[2].relCNTR_reg[24]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.185     0.998    
    SLICE_X66Y146        FDRE (Hold_fdre_C_R)         0.006     1.004    top_mcs/CHECK_EOD[2].relCNTR_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/CHECK_EOD[2].relCNTR_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.157ns (22.952%)  route 0.527ns (77.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=68, routed)          0.540     1.158    CLK_10M_BUFG
    SLICE_X68Y158        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y158        FDRE (Prop_fdre_C_Q)         0.091     1.249 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.246     1.495    LOC_REG/TEST_PSPILL
    SLICE_X72Y156        LUT6 (Prop_lut6_I2_O)        0.066     1.561 r  LOC_REG/CHECK_EOD[2].relCNTR[32]_i_1/O
                         net (fo=22, routed)          0.281     1.842    top_mcs/SR[0]
    SLICE_X66Y146        FDRE                                         r  top_mcs/CHECK_EOD[2].relCNTR_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.813     0.813    top_mcs/CLK_200M
    SLICE_X66Y146        FDRE                                         r  top_mcs/CHECK_EOD[2].relCNTR_reg[25]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.185     0.998    
    SLICE_X66Y146        FDRE (Hold_fdre_C_R)         0.006     1.004    top_mcs/CHECK_EOD[2].relCNTR_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.838    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_200M

Setup :            3  Failing Endpoints,  Worst Slack       -4.317ns,  Total Violation      -12.939ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.784ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.317ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.346ns  (logic 0.236ns (68.140%)  route 0.110ns (31.859%))
  Logic Levels:           0  
  Clock Path Skew:        -4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 26.155 - 25.000 ) 
    Source Clock Delay      (SCD):    5.881ns = ( 29.881 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959    25.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.285    29.881    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y178        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y178        FDRE (Prop_fdre_C_Q)         0.236    30.117 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.110    30.227    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y178        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.155    26.155    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X11Y178        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000    26.155    
                         clock uncertainty           -0.154    26.001    
    SLICE_X11Y178        FDCE (Setup_fdce_C_D)       -0.091    25.910    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         25.910    
                         arrival time                         -30.227    
  -------------------------------------------------------------------
                         slack                                 -4.317    

Slack (VIOLATED) :        -4.314ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.391%)  route 0.109ns (31.609%))
  Logic Levels:           0  
  Clock Path Skew:        -4.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.156ns = ( 26.156 - 25.000 ) 
    Source Clock Delay      (SCD):    5.883ns = ( 29.883 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959    25.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.287    29.883    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y179        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y179        FDRE (Prop_fdre_C_Q)         0.236    30.119 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.109    30.228    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X13Y179        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.156    26.156    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X13Y179        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000    26.156    
                         clock uncertainty           -0.154    26.002    
    SLICE_X13Y179        FDCE (Setup_fdce_C_D)       -0.088    25.914    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         25.914    
                         arrival time                         -30.228    
  -------------------------------------------------------------------
                         slack                                 -4.314    

Slack (VIOLATED) :        -4.307ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -4.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.214 - 25.000 ) 
    Source Clock Delay      (SCD):    5.943ns = ( 29.943 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959    25.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.347    29.943    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y184         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y184         FDCE (Prop_fdce_C_Q)         0.223    30.166 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/Q
                         net (fo=1, routed)           0.191    30.357    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_repN
    SLICE_X7Y183         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.214    26.214    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X7Y183         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000    26.214    
                         clock uncertainty           -0.154    26.060    
    SLICE_X7Y183         FDCE (Setup_fdce_C_D)       -0.010    26.050    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         26.050    
                         arrival time                         -30.357    
  -------------------------------------------------------------------
                         slack                                 -4.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.784ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.767     0.767    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.618     2.606    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y184         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y184         FDCE (Prop_fdce_C_Q)         0.100     2.706 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/Q
                         net (fo=1, routed)           0.095     2.801    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_repN
    SLICE_X7Y183         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.816     0.816    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X7Y183         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.154     0.970    
    SLICE_X7Y183         FDCE (Hold_fdce_C_D)         0.047     1.017    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.785ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.843%)  route 0.053ns (33.157%))
  Logic Levels:           0  
  Clock Path Skew:        -1.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.767     0.767    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.582     2.570    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y179        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y179        FDRE (Prop_fdre_C_Q)         0.107     2.677 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.053     2.730    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X13Y179        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.780     0.780    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X13Y179        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.780    
                         clock uncertainty            0.154     0.934    
    SLICE_X13Y179        FDCE (Hold_fdce_C_D)         0.011     0.945    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.785ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.318%)  route 0.054ns (33.682%))
  Logic Levels:           0  
  Clock Path Skew:        -1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.767     0.767    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.581     2.569    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y178        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y178        FDRE (Prop_fdre_C_Q)         0.107     2.676 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.054     2.730    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y178        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.780     0.780    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X11Y178        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.780    
                         clock uncertainty            0.154     0.934    
    SLICE_X11Y178        FDCE (Hold_fdce_C_D)         0.011     0.945    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  1.785    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_200M

Setup :           12  Failing Endpoints,  Worst Slack       -2.950ns,  Total Violation      -34.952ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.950ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.394ns  (logic 0.204ns (51.752%)  route 0.190ns (48.248%))
  Logic Levels:           0  
  Clock Path Skew:        -3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 26.213 - 25.000 ) 
    Source Clock Delay      (SCD):    4.661ns = ( 28.661 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.344    28.661    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y169         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDCE (Prop_fdce_C_Q)         0.204    28.865 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.190    29.055    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X2Y169         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.213    26.213    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X2Y169         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000    26.213    
                         clock uncertainty           -0.035    26.178    
    SLICE_X2Y169         FDRE (Setup_fdre_C_D)       -0.072    26.106    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         26.106    
                         arrival time                         -29.055    
  -------------------------------------------------------------------
                         slack                                 -2.950    

Slack (VIOLATED) :        -2.944ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.451ns  (logic 0.259ns (57.444%)  route 0.192ns (42.556%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 26.215 - 25.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 28.665 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.348    28.665    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDCE (Prop_fdce_C_Q)         0.259    28.924 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.192    29.116    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X7Y165         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.215    26.215    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X7Y165         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    26.215    
                         clock uncertainty           -0.035    26.180    
    SLICE_X7Y165         FDRE (Setup_fdre_C_D)       -0.008    26.172    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         26.172    
                         arrival time                         -29.116    
  -------------------------------------------------------------------
                         slack                                 -2.944    

Slack (VIOLATED) :        -2.922ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.346ns  (logic 0.236ns (68.140%)  route 0.110ns (31.859%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 26.216 - 25.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 28.665 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.348    28.665    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDCE (Prop_fdce_C_Q)         0.236    28.901 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.110    29.011    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X7Y164         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.216    26.216    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X7Y164         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000    26.216    
                         clock uncertainty           -0.035    26.181    
    SLICE_X7Y164         FDRE (Setup_fdre_C_D)       -0.091    26.090    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         26.090    
                         arrival time                         -29.011    
  -------------------------------------------------------------------
                         slack                                 -2.922    

Slack (VIOLATED) :        -2.922ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.346ns  (logic 0.236ns (68.140%)  route 0.110ns (31.859%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.214 - 25.000 ) 
    Source Clock Delay      (SCD):    4.663ns = ( 28.663 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.346    28.663    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y166         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDCE (Prop_fdce_C_Q)         0.236    28.899 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.110    29.009    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X7Y166         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.214    26.214    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X7Y166         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000    26.214    
                         clock uncertainty           -0.035    26.179    
    SLICE_X7Y166         FDRE (Setup_fdre_C_D)       -0.091    26.088    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         26.088    
                         arrival time                         -29.009    
  -------------------------------------------------------------------
                         slack                                 -2.922    

Slack (VIOLATED) :        -2.921ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.387%)  route 0.109ns (31.613%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 26.216 - 25.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 28.665 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.348    28.665    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDCE (Prop_fdce_C_Q)         0.236    28.901 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.109    29.010    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X7Y164         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.216    26.216    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X7Y164         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    26.216    
                         clock uncertainty           -0.035    26.181    
    SLICE_X7Y164         FDRE (Setup_fdre_C_D)       -0.091    26.090    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         26.090    
                         arrival time                         -29.010    
  -------------------------------------------------------------------
                         slack                                 -2.921    

Slack (VIOLATED) :        -2.918ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.422ns  (logic 0.223ns (52.826%)  route 0.199ns (47.174%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.214 - 25.000 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 28.664 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.347    28.664    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDCE (Prop_fdce_C_Q)         0.223    28.887 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.199    29.086    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X0Y167         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.214    26.214    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X0Y167         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000    26.214    
                         clock uncertainty           -0.035    26.179    
    SLICE_X0Y167         FDRE (Setup_fdre_C_D)       -0.010    26.169    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         26.169    
                         arrival time                         -29.086    
  -------------------------------------------------------------------
                         slack                                 -2.918    

Slack (VIOLATED) :        -2.913ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.420ns  (logic 0.223ns (53.069%)  route 0.197ns (46.931%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 26.212 - 25.000 ) 
    Source Clock Delay      (SCD):    4.661ns = ( 28.661 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.344    28.661    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y168         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDCE (Prop_fdce_C_Q)         0.223    28.884 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.197    29.081    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X4Y169         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.212    26.212    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X4Y169         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000    26.212    
                         clock uncertainty           -0.035    26.177    
    SLICE_X4Y169         FDRE (Setup_fdre_C_D)       -0.008    26.169    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         26.169    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                 -2.913    

Slack (VIOLATED) :        -2.907ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.415ns  (logic 0.223ns (53.789%)  route 0.192ns (46.211%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.214 - 25.000 ) 
    Source Clock Delay      (SCD):    4.663ns = ( 28.663 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.346    28.663    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y166         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y166         FDCE (Prop_fdce_C_Q)         0.223    28.886 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.192    29.078    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X7Y166         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.214    26.214    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X7Y166         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    26.214    
                         clock uncertainty           -0.035    26.179    
    SLICE_X7Y166         FDRE (Setup_fdre_C_D)       -0.008    26.171    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         26.171    
                         arrival time                         -29.078    
  -------------------------------------------------------------------
                         slack                                 -2.907    

Slack (VIOLATED) :        -2.907ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.412ns  (logic 0.223ns (54.077%)  route 0.189ns (45.923%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.214 - 25.000 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 28.664 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.347    28.664    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDCE (Prop_fdce_C_Q)         0.223    28.887 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.189    29.077    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X0Y167         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.214    26.214    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X0Y167         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    26.214    
                         clock uncertainty           -0.035    26.179    
    SLICE_X0Y167         FDRE (Setup_fdre_C_D)       -0.009    26.170    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         26.170    
                         arrival time                         -29.077    
  -------------------------------------------------------------------
                         slack                                 -2.907    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.418ns  (logic 0.223ns (53.334%)  route 0.195ns (46.666%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 26.212 - 25.000 ) 
    Source Clock Delay      (SCD):    4.661ns = ( 28.661 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.344    28.661    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y168         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDCE (Prop_fdce_C_Q)         0.223    28.884 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.195    29.079    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X6Y168         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.212    26.212    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X6Y168         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000    26.212    
                         clock uncertainty           -0.035    26.177    
    SLICE_X6Y168         FDRE (Setup_fdre_C_D)        0.013    26.190    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         26.190    
                         arrival time                         -29.079    
  -------------------------------------------------------------------
                         slack                                 -2.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.441%)  route 0.094ns (48.559%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.615     2.186    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y168         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDCE (Prop_fdce_C_Q)         0.100     2.286 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.094     2.381    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X6Y168         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.814     0.814    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X6Y168         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.035     0.849    
    SLICE_X6Y168         FDRE (Hold_fdre_C_D)         0.059     0.908    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.484ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.392%)  route 0.095ns (48.608%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.617     2.188    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y166         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y166         FDCE (Prop_fdce_C_Q)         0.100     2.288 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.095     2.383    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X7Y166         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.816     0.816    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X7Y166         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.035     0.851    
    SLICE_X7Y166         FDRE (Hold_fdre_C_D)         0.047     0.898    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.485ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.836%)  route 0.053ns (33.164%))
  Logic Levels:           0  
  Clock Path Skew:        -1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.618     2.189    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDCE (Prop_fdce_C_Q)         0.107     2.296 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.053     2.349    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X7Y164         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.818     0.818    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X7Y164         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.035     0.853    
    SLICE_X7Y164         FDRE (Hold_fdre_C_D)         0.011     0.864    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.486ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.318%)  route 0.054ns (33.682%))
  Logic Levels:           0  
  Clock Path Skew:        -1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.618     2.189    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDCE (Prop_fdce_C_Q)         0.107     2.296 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.054     2.351    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X7Y164         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.818     0.818    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X7Y164         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.035     0.853    
    SLICE_X7Y164         FDRE (Hold_fdre_C_D)         0.011     0.864    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.318%)  route 0.054ns (33.682%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.617     2.188    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y166         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDCE (Prop_fdce_C_Q)         0.107     2.295 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.054     2.350    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X7Y166         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.816     0.816    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X7Y166         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.035     0.851    
    SLICE_X7Y166         FDRE (Hold_fdre_C_D)         0.011     0.862    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.488ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.616     2.187    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y169         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDCE (Prop_fdce_C_Q)         0.100     2.287 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.095     2.382    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X2Y169         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.814     0.814    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X2Y169         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.035     0.849    
    SLICE_X2Y169         FDRE (Hold_fdre_C_D)         0.045     0.894    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.990%)  route 0.096ns (49.010%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.615     2.186    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y168         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDCE (Prop_fdce_C_Q)         0.100     2.286 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.096     2.382    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X6Y168         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.814     0.814    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X6Y168         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.035     0.849    
    SLICE_X6Y168         FDRE (Hold_fdre_C_D)         0.045     0.894    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.490ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.200%)  route 0.099ns (49.800%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.615     2.186    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y168         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDCE (Prop_fdce_C_Q)         0.100     2.286 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.099     2.385    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X4Y169         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.813     0.813    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X4Y169         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.035     0.848    
    SLICE_X4Y169         FDRE (Hold_fdre_C_D)         0.047     0.895    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.717%)  route 0.101ns (50.283%))
  Logic Levels:           0  
  Clock Path Skew:        -1.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.619     2.190    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y166         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDCE (Prop_fdce_C_Q)         0.100     2.290 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.101     2.391    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X0Y167         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.816     0.816    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X0Y167         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.035     0.851    
    SLICE_X0Y167         FDRE (Hold_fdre_C_D)         0.047     0.898    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.504ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.618     2.189    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDCE (Prop_fdce_C_Q)         0.118     2.307 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.096     2.403    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X7Y165         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.817     0.817    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X7Y165         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.035     0.852    
    SLICE_X7Y165         FDRE (Hold_fdre_C_D)         0.047     0.899    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  1.504    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_125M_1

Setup :           23  Failing Endpoints,  Worst Slack       -2.478ns,  Total Violation      -49.721ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.478ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.379ns  (logic 0.204ns (2.765%)  route 7.175ns (97.235%))
  Logic Levels:           0  
  Clock Path Skew:        4.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 21.493 - 16.000 ) 
    Source Clock Delay      (SCD):    1.336ns = ( 16.336 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.336    16.336    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X4Y174         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.204    16.540 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           7.175    23.715    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X3Y174         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796    17.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.207    21.493    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y174         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000    21.493    
                         clock uncertainty           -0.154    21.339    
    SLICE_X3Y174         FDRE (Setup_fdre_C_D)       -0.102    21.237    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         21.237    
                         arrival time                         -23.715    
  -------------------------------------------------------------------
                         slack                                 -2.478    

Slack (VIOLATED) :        -2.445ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.347ns  (logic 0.236ns (3.212%)  route 7.111ns (96.788%))
  Logic Levels:           0  
  Clock Path Skew:        4.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 21.493 - 16.000 ) 
    Source Clock Delay      (SCD):    1.337ns = ( 16.337 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.337    16.337    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X2Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.236    16.573 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           7.111    23.684    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X1Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796    17.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.207    21.493    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000    21.493    
                         clock uncertainty           -0.154    21.339    
    SLICE_X1Y175         FDRE (Setup_fdre_C_D)       -0.100    21.239    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         21.239    
                         arrival time                         -23.684    
  -------------------------------------------------------------------
                         slack                                 -2.445    

Slack (VIOLATED) :        -2.394ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.400ns  (logic 0.223ns (3.013%)  route 7.177ns (96.987%))
  Logic Levels:           0  
  Clock Path Skew:        4.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns = ( 21.494 - 16.000 ) 
    Source Clock Delay      (SCD):    1.338ns = ( 16.338 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.338    16.338    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X3Y176         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.223    16.561 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           7.177    23.738    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X2Y176         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796    17.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.208    21.494    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y176         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000    21.494    
                         clock uncertainty           -0.154    21.340    
    SLICE_X2Y176         FDRE (Setup_fdre_C_D)        0.004    21.344    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         21.344    
                         arrival time                         -23.738    
  -------------------------------------------------------------------
                         slack                                 -2.394    

Slack (VIOLATED) :        -2.372ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.385ns  (logic 0.223ns (3.020%)  route 7.162ns (96.980%))
  Logic Levels:           0  
  Clock Path Skew:        4.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns = ( 21.494 - 16.000 ) 
    Source Clock Delay      (SCD):    1.338ns = ( 16.338 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.338    16.338    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X3Y176         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.223    16.561 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           7.162    23.723    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X2Y176         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796    17.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.208    21.494    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y176         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.000    21.494    
                         clock uncertainty           -0.154    21.340    
    SLICE_X2Y176         FDRE (Setup_fdre_C_D)        0.011    21.351    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         21.351    
                         arrival time                         -23.723    
  -------------------------------------------------------------------
                         slack                                 -2.372    

Slack (VIOLATED) :        -2.364ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.273ns  (logic 0.236ns (3.245%)  route 7.037ns (96.755%))
  Logic Levels:           0  
  Clock Path Skew:        4.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 21.493 - 16.000 ) 
    Source Clock Delay      (SCD):    1.337ns = ( 16.337 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.337    16.337    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X2Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.236    16.573 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           7.037    23.610    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X1Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796    17.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.207    21.493    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000    21.493    
                         clock uncertainty           -0.154    21.339    
    SLICE_X1Y175         FDRE (Setup_fdre_C_D)       -0.093    21.246    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         21.246    
                         arrival time                         -23.610    
  -------------------------------------------------------------------
                         slack                                 -2.364    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.336ns  (logic 0.259ns (3.530%)  route 7.077ns (96.470%))
  Logic Levels:           0  
  Clock Path Skew:        4.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 21.493 - 16.000 ) 
    Source Clock Delay      (SCD):    1.337ns = ( 16.337 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.337    16.337    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X2Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.259    16.596 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           7.077    23.673    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X0Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796    17.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.207    21.493    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000    21.493    
                         clock uncertainty           -0.154    21.339    
    SLICE_X0Y175         FDRE (Setup_fdre_C_D)       -0.019    21.320    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         21.320    
                         arrival time                         -23.673    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.266ns  (logic 0.236ns (3.248%)  route 7.030ns (96.752%))
  Logic Levels:           0  
  Clock Path Skew:        4.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns = ( 21.494 - 16.000 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 16.340 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.340    16.340    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X2Y177         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_fdre_C_Q)         0.236    16.576 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           7.030    23.606    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X2Y176         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796    17.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.208    21.494    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y176         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000    21.494    
                         clock uncertainty           -0.154    21.340    
    SLICE_X2Y176         FDRE (Setup_fdre_C_D)       -0.080    21.260    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         21.260    
                         arrival time                         -23.606    
  -------------------------------------------------------------------
                         slack                                 -2.346    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.327ns  (logic 0.223ns (3.044%)  route 7.104ns (96.956%))
  Logic Levels:           0  
  Clock Path Skew:        4.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 21.496 - 16.000 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 16.340 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.340    16.340    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X4Y178         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y178         FDRE (Prop_fdre_C_Q)         0.223    16.563 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           7.104    23.667    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X2Y178         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796    17.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.210    21.496    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y178         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000    21.496    
                         clock uncertainty           -0.154    21.342    
    SLICE_X2Y178         FDRE (Setup_fdre_C_D)        0.004    21.346    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         21.346    
                         arrival time                         -23.667    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.297ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.362ns  (logic 0.302ns (4.102%)  route 7.060ns (95.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 21.443 - 16.000 ) 
    Source Clock Delay      (SCD):    1.288ns = ( 16.288 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.288    16.288    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X10Y180        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y180        FDRE (Prop_fdre_C_Q)         0.259    16.547 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           7.060    23.607    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X12Y180        LUT2 (Prop_lut2_I0_O)        0.043    23.650 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000    23.650    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X12Y180        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796    17.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.157    21.443    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y180        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000    21.443    
                         clock uncertainty           -0.154    21.289    
    SLICE_X12Y180        FDRE (Setup_fdre_C_D)        0.064    21.353    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         21.353    
                         arrival time                         -23.650    
  -------------------------------------------------------------------
                         slack                                 -2.297    

Slack (VIOLATED) :        -2.288ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.280ns  (logic 0.259ns (3.558%)  route 7.021ns (96.442%))
  Logic Levels:           0  
  Clock Path Skew:        4.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 21.495 - 16.000 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 16.340 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.340    16.340    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X2Y177         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_fdre_C_Q)         0.259    16.599 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           7.021    23.620    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X3Y177         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796    17.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.209    21.495    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y177         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000    21.495    
                         clock uncertainty           -0.154    21.341    
    SLICE_X3Y177         FDRE (Setup_fdre_C_D)       -0.009    21.332    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         21.332    
                         arrival time                         -23.620    
  -------------------------------------------------------------------
                         slack                                 -2.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 0.206ns (3.963%)  route 4.992ns (96.037%))
  Logic Levels:           0  
  Clock Path Skew:        4.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.933ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.207     1.207    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X2Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.206     1.413 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           4.992     6.405    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X0Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.337     5.933    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     5.933    
                         clock uncertainty            0.154     6.087    
    SLICE_X0Y175         FDRE (Hold_fdre_C_D)         0.108     6.195    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -6.195    
                         arrival time                           6.405    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 0.178ns (3.358%)  route 5.123ns (96.642%))
  Logic Levels:           0  
  Clock Path Skew:        4.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.937ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.209     1.209    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X4Y178         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y178         FDRE (Prop_fdre_C_Q)         0.178     1.387 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           5.123     6.510    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X2Y178         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.341     5.937    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y178         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000     5.937    
                         clock uncertainty            0.154     6.091    
    SLICE_X2Y178         FDRE (Hold_fdre_C_D)         0.153     6.244    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -6.244    
                         arrival time                           6.510    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 0.206ns (3.666%)  route 5.413ns (96.334%))
  Logic Levels:           0  
  Clock Path Skew:        4.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.933ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.207     1.207    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X2Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.206     1.413 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           5.413     6.826    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X3Y174         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.337     5.933    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y174         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000     5.933    
                         clock uncertainty            0.154     6.087    
    SLICE_X3Y174         FDRE (Hold_fdre_C_D)         0.105     6.192    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -6.192    
                         arrival time                           6.826    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 0.206ns (3.616%)  route 5.491ns (96.384%))
  Logic Levels:           0  
  Clock Path Skew:        4.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.209     1.209    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X2Y177         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_fdre_C_Q)         0.206     1.415 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           5.491     6.906    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X3Y177         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.340     5.936    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y177         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000     5.936    
                         clock uncertainty            0.154     6.090    
    SLICE_X3Y177         FDRE (Hold_fdre_C_D)         0.118     6.208    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -6.208    
                         arrival time                           6.906    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 0.162ns (2.837%)  route 5.549ns (97.163%))
  Logic Levels:           0  
  Clock Path Skew:        4.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.933ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.206     1.206    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X4Y174         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.162     1.368 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           5.549     6.917    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X3Y174         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.337     5.933    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y174         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000     5.933    
                         clock uncertainty            0.154     6.087    
    SLICE_X3Y174         FDRE (Hold_fdre_C_D)         0.054     6.141    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -6.141    
                         arrival time                           6.917    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 0.206ns (3.549%)  route 5.598ns (96.451%))
  Logic Levels:           0  
  Clock Path Skew:        4.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.209     1.209    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X2Y177         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_fdre_C_Q)         0.206     1.415 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           5.598     7.013    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X3Y177         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.340     5.936    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y177         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000     5.936    
                         clock uncertainty            0.154     6.090    
    SLICE_X3Y177         FDRE (Hold_fdre_C_D)         0.099     6.189    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -6.189    
                         arrival time                           7.013    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.107ns (3.005%)  route 3.453ns (96.995%))
  Logic Levels:           0  
  Clock Path Skew:        2.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.611     0.611    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X2Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.107     0.718 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           3.453     4.171    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X3Y174         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.037     1.037    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.808     3.144    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y174         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000     3.144    
                         clock uncertainty            0.154     3.298    
    SLICE_X3Y174         FDRE (Hold_fdre_C_D)         0.011     3.309    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -3.309    
                         arrival time                           4.171    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 0.206ns (3.508%)  route 5.666ns (96.492%))
  Logic Levels:           0  
  Clock Path Skew:        4.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.933ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.207     1.207    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X2Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.206     1.413 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           5.666     7.079    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X0Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.337     5.933    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y175         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000     5.933    
                         clock uncertainty            0.154     6.087    
    SLICE_X0Y175         FDRE (Hold_fdre_C_D)         0.101     6.188    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -6.188    
                         arrival time                           7.079    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 0.242ns (4.039%)  route 5.749ns (95.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.884ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.158     1.158    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X10Y180        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y180        FDRE (Prop_fdre_C_Q)         0.206     1.364 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           5.749     7.113    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X12Y180        LUT2 (Prop_lut2_I1_O)        0.036     7.149 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     7.149    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X12Y180        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.288     5.884    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y180        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     5.884    
                         clock uncertainty            0.154     6.038    
    SLICE_X12Y180        FDRE (Hold_fdre_C_D)         0.188     6.226    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -6.226    
                         arrival time                           7.149    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 0.206ns (3.432%)  route 5.797ns (96.568%))
  Logic Levels:           0  
  Clock Path Skew:        4.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.934ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.209     1.209    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X2Y177         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_fdre_C_Q)         0.206     1.415 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           5.797     7.212    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X2Y176         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.338     5.934    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y176         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000     5.934    
                         clock uncertainty            0.154     6.088    
    SLICE_X2Y176         FDRE (Hold_fdre_C_D)         0.134     6.222    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -6.222    
                         arrival time                           7.212    
  -------------------------------------------------------------------
                         slack                                  0.989    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        5.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.869ns (25.204%)  route 2.579ns (74.796%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.353     4.670    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_fdre_C_Q)         0.204     4.874 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.579     7.453    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X7Y159         LUT3 (Prop_lut3_I1_O)        0.126     7.579 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.579    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X7Y159         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.846 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.846    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.899 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.899    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.952 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.952    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X7Y162         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.118 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.118    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X7Y162         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.217    13.503    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y162         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    13.503    
                         clock uncertainty           -0.154    13.349    
    SLICE_X7Y162         FDRE (Setup_fdre_C_D)        0.049    13.398    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         13.398    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.816ns (24.036%)  route 2.579ns (75.964%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.353     4.670    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_fdre_C_Q)         0.204     4.874 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.579     7.453    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X7Y159         LUT3 (Prop_lut3_I1_O)        0.126     7.579 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.579    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X7Y159         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.846 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.846    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.899 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.899    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.065 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.065    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X7Y161         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.217    13.503    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y161         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    13.503    
                         clock uncertainty           -0.154    13.349    
    SLICE_X7Y161         FDRE (Setup_fdre_C_D)        0.049    13.398    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         13.398    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.814ns (23.991%)  route 2.579ns (76.009%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.353     4.670    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_fdre_C_Q)         0.204     4.874 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.579     7.453    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X7Y159         LUT3 (Prop_lut3_I1_O)        0.126     7.579 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.579    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X7Y159         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.846 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.846    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.899 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.899    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.952 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.952    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X7Y162         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.063 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.063    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X7Y162         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.217    13.503    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y162         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    13.503    
                         clock uncertainty           -0.154    13.349    
    SLICE_X7Y162         FDRE (Setup_fdre_C_D)        0.049    13.398    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         13.398    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.799ns (23.654%)  route 2.579ns (76.346%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.353     4.670    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_fdre_C_Q)         0.204     4.874 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.579     7.453    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X7Y159         LUT3 (Prop_lut3_I1_O)        0.126     7.579 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.579    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X7Y159         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.846 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.846    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.899 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.899    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.048 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.048    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X7Y161         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.217    13.503    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y161         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    13.503    
                         clock uncertainty           -0.154    13.349    
    SLICE_X7Y161         FDRE (Setup_fdre_C_D)        0.049    13.398    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         13.398    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.763ns (22.832%)  route 2.579ns (77.169%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 13.504 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.353     4.670    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_fdre_C_Q)         0.204     4.874 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.579     7.453    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X7Y159         LUT3 (Prop_lut3_I1_O)        0.126     7.579 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.579    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X7Y159         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.846 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.846    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.012 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.012    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X7Y160         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.218    13.504    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y160         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X7Y160         FDRE (Setup_fdre_C_D)        0.049    13.399    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.761ns (22.785%)  route 2.579ns (77.215%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.353     4.670    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_fdre_C_Q)         0.204     4.874 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.579     7.453    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X7Y159         LUT3 (Prop_lut3_I1_O)        0.126     7.579 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.579    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X7Y159         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.846 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.846    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.899 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.899    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.010 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.010    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X7Y161         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.217    13.503    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y161         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    13.503    
                         clock uncertainty           -0.154    13.349    
    SLICE_X7Y161         FDRE (Setup_fdre_C_D)        0.049    13.398    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         13.398    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.761ns (22.785%)  route 2.579ns (77.215%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.353     4.670    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_fdre_C_Q)         0.204     4.874 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.579     7.453    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X7Y159         LUT3 (Prop_lut3_I1_O)        0.126     7.579 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.579    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X7Y159         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.846 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.846    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.899 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.899    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.010 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.010    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X7Y161         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.217    13.503    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y161         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    13.503    
                         clock uncertainty           -0.154    13.349    
    SLICE_X7Y161         FDRE (Setup_fdre_C_D)        0.049    13.398    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         13.398    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.746ns (22.437%)  route 2.579ns (77.563%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 13.504 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.353     4.670    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_fdre_C_Q)         0.204     4.874 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.579     7.453    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X7Y159         LUT3 (Prop_lut3_I1_O)        0.126     7.579 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.579    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X7Y159         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.846 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.846    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.995 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.995    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X7Y160         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.218    13.504    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y160         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X7Y160         FDRE (Setup_fdre_C_D)        0.049    13.399    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.708ns (21.540%)  route 2.579ns (78.460%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 13.504 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.353     4.670    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_fdre_C_Q)         0.204     4.874 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.579     7.453    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X7Y159         LUT3 (Prop_lut3_I1_O)        0.126     7.579 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.579    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X7Y159         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.846 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.846    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.957 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.957    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X7Y160         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.218    13.504    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y160         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X7Y160         FDRE (Setup_fdre_C_D)        0.049    13.399    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.708ns (21.540%)  route 2.579ns (78.460%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 13.504 - 8.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.353     4.670    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_fdre_C_Q)         0.204     4.874 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.579     7.453    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X7Y159         LUT3 (Prop_lut3_I1_O)        0.126     7.579 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     7.579    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X7Y159         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.846 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.846    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.957 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.957    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X7Y160         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.796     9.796    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.218    13.504    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y160         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X7Y160         FDRE (Setup_fdre_C_D)        0.049    13.399    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  5.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.345ns (17.041%)  route 1.680ns (82.959%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.948ns
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.219     4.294    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_fdre_C_Q)         0.162     4.456 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           1.680     6.136    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X7Y160         LUT3 (Prop_lut3_I1_O)        0.101     6.237 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     6.237    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X7Y160         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     6.319 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.319    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X7Y160         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.352     5.948    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y160         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     5.948    
                         clock uncertainty            0.154     6.102    
    SLICE_X7Y160         FDRE (Hold_fdre_C_D)         0.165     6.267    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -6.267    
                         arrival time                           6.319    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.301ns (14.529%)  route 1.771ns (85.471%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.947ns
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.219     4.294    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDRE (Prop_fdre_C_Q)         0.178     4.472 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/Q
                         net (fo=2, routed)           1.771     6.243    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[15]
    SLICE_X7Y161         LUT3 (Prop_lut3_I2_O)        0.036     6.279 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     6.279    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X7Y161         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.366 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.366    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X7Y161         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.351     5.947    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y161         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     5.947    
                         clock uncertainty            0.154     6.101    
    SLICE_X7Y161         FDRE (Hold_fdre_C_D)         0.165     6.266    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -6.266    
                         arrival time                           6.366    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.302ns (14.404%)  route 1.795ns (85.596%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.947ns
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.219     4.294    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDRE (Prop_fdre_C_Q)         0.178     4.472 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           1.795     6.267    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X7Y161         LUT3 (Prop_lut3_I2_O)        0.036     6.303 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     6.303    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X7Y161         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.391 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.391    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X7Y161         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.351     5.947    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y161         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     5.947    
                         clock uncertainty            0.154     6.101    
    SLICE_X7Y161         FDRE (Hold_fdre_C_D)         0.165     6.266    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -6.266    
                         arrival time                           6.391    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.301ns (14.272%)  route 1.808ns (85.728%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.949ns
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.219     4.294    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDRE (Prop_fdre_C_Q)         0.178     4.472 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.808     6.280    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y158         LUT3 (Prop_lut3_I2_O)        0.036     6.316 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     6.316    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X7Y158         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.403 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.403    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X7Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.353     5.949    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     5.949    
                         clock uncertainty            0.154     6.103    
    SLICE_X7Y158         FDRE (Hold_fdre_C_D)         0.165     6.268    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -6.268    
                         arrival time                           6.403    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.302ns (14.305%)  route 1.809ns (85.695%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.949ns
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.220     4.295    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y157         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.178     4.473 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           1.809     6.282    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X7Y158         LUT3 (Prop_lut3_I2_O)        0.036     6.318 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     6.318    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X7Y158         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.406 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.406    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X7Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.353     5.949    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     5.949    
                         clock uncertainty            0.154     6.103    
    SLICE_X7Y158         FDRE (Hold_fdre_C_D)         0.165     6.268    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -6.268    
                         arrival time                           6.406    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.162ns (8.332%)  route 1.782ns (91.668%))
  Logic Levels:           0  
  Clock Path Skew:        1.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.894ns
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.219     4.294    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y159         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_fdre_C_Q)         0.162     4.456 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/Q
                         net (fo=1, routed)           1.782     6.238    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause
    SLICE_X9Y159         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.298     5.894    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y159         FDCE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/C
                         clock pessimism              0.000     5.894    
                         clock uncertainty            0.154     6.048    
    SLICE_X9Y159         FDCE (Hold_fdce_C_D)         0.043     6.091    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0
  -------------------------------------------------------------------
                         required time                         -6.091    
                         arrival time                           6.238    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.475ns (22.047%)  route 1.680ns (77.953%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.948ns
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.219     4.294    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_fdre_C_Q)         0.162     4.456 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           1.680     6.136    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X7Y160         LUT3 (Prop_lut3_I1_O)        0.101     6.237 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     6.237    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X7Y160         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.212     6.449 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.449    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X7Y160         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.352     5.948    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y160         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     5.948    
                         clock uncertainty            0.154     6.102    
    SLICE_X7Y160         FDRE (Hold_fdre_C_D)         0.165     6.267    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -6.267    
                         arrival time                           6.449    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.355ns (16.420%)  route 1.807ns (83.580%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.948ns
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.219     4.294    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_fdre_C_Q)         0.162     4.456 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.807     6.263    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X7Y160         LUT3 (Prop_lut3_I1_O)        0.100     6.363 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     6.363    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X7Y160         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     6.456 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.456    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X7Y160         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.352     5.948    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y160         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     5.948    
                         clock uncertainty            0.154     6.102    
    SLICE_X7Y160         FDRE (Hold_fdre_C_D)         0.165     6.267    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -6.267    
                         arrival time                           6.456    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.284ns (20.365%)  route 1.111ns (79.635%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.621     2.192    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y158         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDRE (Prop_fdre_C_Q)         0.091     2.283 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           1.111     3.394    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X7Y160         LUT3 (Prop_lut3_I1_O)        0.064     3.458 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     3.458    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X7Y160         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.129     3.587 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     3.587    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X7Y160         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.037     1.037    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         0.821     3.157    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y160         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     3.157    
                         clock uncertainty            0.154     3.311    
    SLICE_X7Y160         FDRE (Hold_fdre_C_D)         0.071     3.382    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.301ns (13.792%)  route 1.881ns (86.208%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.949ns
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.220     4.295    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y157         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.178     4.473 f  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           1.881     6.355    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X7Y159         LUT3 (Prop_lut3_I1_O)        0.036     6.391 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     6.391    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X7Y159         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.478 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.478    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X7Y159         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.959     1.959    nolabel_line167/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line167/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line167/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line167/GMIIBUFG/O
                         net (fo=283, routed)         1.353     5.949    nolabel_line167/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y159         FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     5.949    
                         clock uncertainty            0.154     6.103    
    SLICE_X7Y159         FDRE (Hold_fdre_C_D)         0.165     6.268    nolabel_line167/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -6.268    
                         arrival time                           6.478    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -2.282ns,  Total Violation      -18.943ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.282ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.223ns  (logic 0.266ns (4.275%)  route 5.957ns (95.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 20.225 - 16.000 ) 
    Source Clock Delay      (SCD):    1.283ns = ( 16.283 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.283    16.283    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X39Y160        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y160        FDCE (Prop_fdce_C_Q)         0.223    16.506 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/Q
                         net (fo=4, routed)           5.957    22.463    nolabel_line167/SiTCP/SiTCP/IP_ADDR_IN[13]
    SLICE_X39Y161        LUT6 (Prop_lut6_I5_O)        0.043    22.506 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    22.506    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X39Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.150    20.225    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X39Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.225    
                         clock uncertainty           -0.035    20.190    
    SLICE_X39Y161        FDRE (Setup_fdre_C_D)        0.034    20.224    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.224    
                         arrival time                         -22.506    
  -------------------------------------------------------------------
                         slack                                 -2.282    

Slack (VIOLATED) :        -2.255ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.203ns  (logic 0.266ns (4.289%)  route 5.937ns (95.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 20.227 - 16.000 ) 
    Source Clock Delay      (SCD):    1.278ns = ( 16.278 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.278    16.278    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X40Y165        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y165        FDPE (Prop_fdpe_C_Q)         0.223    16.501 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/Q
                         net (fo=4, routed)           5.937    22.438    nolabel_line167/SiTCP/SiTCP/IP_ADDR_IN[30]
    SLICE_X37Y162        LUT6 (Prop_lut6_I4_O)        0.043    22.481 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    22.481    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X37Y162        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.152    20.227    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X37Y162        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.227    
                         clock uncertainty           -0.035    20.192    
    SLICE_X37Y162        FDRE (Setup_fdre_C_D)        0.034    20.226    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.226    
                         arrival time                         -22.481    
  -------------------------------------------------------------------
                         slack                                 -2.255    

Slack (VIOLATED) :        -2.225ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.170ns  (logic 0.266ns (4.311%)  route 5.904ns (95.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 20.225 - 16.000 ) 
    Source Clock Delay      (SCD):    1.279ns = ( 16.279 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.279    16.279    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X43Y163        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDPE (Prop_fdpe_C_Q)         0.223    16.502 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/Q
                         net (fo=4, routed)           5.904    22.406    nolabel_line167/SiTCP/SiTCP/IP_ADDR_IN[11]
    SLICE_X40Y163        LUT6 (Prop_lut6_I5_O)        0.043    22.449 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    22.449    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X40Y163        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.150    20.225    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X40Y163        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.225    
                         clock uncertainty           -0.035    20.190    
    SLICE_X40Y163        FDRE (Setup_fdre_C_D)        0.034    20.224    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.224    
                         arrival time                         -22.449    
  -------------------------------------------------------------------
                         slack                                 -2.225    

Slack (VIOLATED) :        -2.163ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.107ns  (logic 0.266ns (4.355%)  route 5.841ns (95.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 20.225 - 16.000 ) 
    Source Clock Delay      (SCD):    1.279ns = ( 16.279 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.279    16.279    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X43Y163        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDCE (Prop_fdce_C_Q)         0.223    16.502 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/Q
                         net (fo=4, routed)           5.841    22.343    nolabel_line167/SiTCP/SiTCP/IP_ADDR_IN[12]
    SLICE_X40Y163        LUT6 (Prop_lut6_I5_O)        0.043    22.386 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    22.386    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X40Y163        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.150    20.225    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X40Y163        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.225    
                         clock uncertainty           -0.035    20.190    
    SLICE_X40Y163        FDRE (Setup_fdre_C_D)        0.033    20.223    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.223    
                         arrival time                         -22.386    
  -------------------------------------------------------------------
                         slack                                 -2.163    

Slack (VIOLATED) :        -2.155ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.099ns  (logic 0.302ns (4.952%)  route 5.797ns (95.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 20.227 - 16.000 ) 
    Source Clock Delay      (SCD):    1.282ns = ( 16.282 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.282    16.282    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X42Y159        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y159        FDCE (Prop_fdce_C_Q)         0.259    16.541 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/Q
                         net (fo=4, routed)           5.797    22.338    nolabel_line167/SiTCP/SiTCP/IP_ADDR_IN[26]
    SLICE_X36Y161        LUT6 (Prop_lut6_I4_O)        0.043    22.381 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    22.381    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X36Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.152    20.227    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X36Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.227    
                         clock uncertainty           -0.035    20.192    
    SLICE_X36Y161        FDRE (Setup_fdre_C_D)        0.034    20.226    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.226    
                         arrival time                         -22.381    
  -------------------------------------------------------------------
                         slack                                 -2.155    

Slack (VIOLATED) :        -2.107ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.047ns  (logic 0.302ns (4.994%)  route 5.745ns (95.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 20.225 - 16.000 ) 
    Source Clock Delay      (SCD):    1.283ns = ( 16.283 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.283    16.283    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X38Y160        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDPE (Prop_fdpe_C_Q)         0.259    16.542 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/Q
                         net (fo=4, routed)           5.745    22.287    nolabel_line167/SiTCP/SiTCP/IP_ADDR_IN[9]
    SLICE_X39Y161        LUT6 (Prop_lut6_I5_O)        0.043    22.330 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    22.330    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X39Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.150    20.225    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X39Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.225    
                         clock uncertainty           -0.035    20.190    
    SLICE_X39Y161        FDRE (Setup_fdre_C_D)        0.033    20.223    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.223    
                         arrival time                         -22.330    
  -------------------------------------------------------------------
                         slack                                 -2.107    

Slack (VIOLATED) :        -2.098ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.041ns  (logic 0.302ns (5.000%)  route 5.739ns (95.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 20.225 - 16.000 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 16.281 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.281    16.281    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X42Y160        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y160        FDCE (Prop_fdce_C_Q)         0.259    16.540 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/Q
                         net (fo=4, routed)           5.739    22.279    nolabel_line167/SiTCP/SiTCP/IP_ADDR_IN[7]
    SLICE_X39Y161        LUT6 (Prop_lut6_I2_O)        0.043    22.322 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    22.322    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X39Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.150    20.225    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X39Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.225    
                         clock uncertainty           -0.035    20.190    
    SLICE_X39Y161        FDRE (Setup_fdre_C_D)        0.034    20.224    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.224    
                         arrival time                         -22.322    
  -------------------------------------------------------------------
                         slack                                 -2.098    

Slack (VIOLATED) :        -2.096ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.034ns  (logic 0.266ns (4.408%)  route 5.768ns (95.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 20.225 - 16.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 16.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.285    16.285    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X40Y157        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y157        FDCE (Prop_fdce_C_Q)         0.223    16.508 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/Q
                         net (fo=4, routed)           5.768    22.276    nolabel_line167/SiTCP/SiTCP/IP_ADDR_IN[8]
    SLICE_X39Y161        LUT6 (Prop_lut6_I5_O)        0.043    22.319 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    22.319    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X39Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.150    20.225    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X39Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.225    
                         clock uncertainty           -0.035    20.190    
    SLICE_X39Y161        FDRE (Setup_fdre_C_D)        0.034    20.224    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.224    
                         arrival time                         -22.319    
  -------------------------------------------------------------------
                         slack                                 -2.096    

Slack (VIOLATED) :        -1.562ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.446ns  (logic 0.223ns (4.094%)  route 5.223ns (95.906%))
  Logic Levels:           0  
  Clock Path Skew:        2.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 20.227 - 16.000 ) 
    Source Clock Delay      (SCD):    1.276ns = ( 16.276 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.276    16.276    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X45Y165        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y165        FDCE (Prop_fdce_C_Q)         0.223    16.499 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           5.223    21.722    nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X36Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.152    20.227    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X36Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.227    
                         clock uncertainty           -0.035    20.192    
    SLICE_X36Y161        FDRE (Setup_fdre_C_D)       -0.031    20.161    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.161    
                         arrival time                         -21.722    
  -------------------------------------------------------------------
                         slack                                 -1.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.214ns (5.338%)  route 3.795ns (94.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.599ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.151     1.151    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X39Y160        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y160        FDCE (Prop_fdce_C_Q)         0.178     1.329 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/Q
                         net (fo=4, routed)           3.795     5.124    nolabel_line167/SiTCP/SiTCP/IP_ADDR_IN[15]
    SLICE_X39Y161        LUT6 (Prop_lut6_I5_O)        0.036     5.160 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     5.160    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X39Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.282     4.599    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X39Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     4.599    
                         clock uncertainty            0.035     4.635    
    SLICE_X39Y161        FDRE (Hold_fdre_C_D)         0.154     4.789    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -4.789    
                         arrival time                           5.160    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.242ns (5.991%)  route 3.797ns (94.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.599ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.149     1.149    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X42Y160        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y160        FDCE (Prop_fdce_C_Q)         0.206     1.355 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/Q
                         net (fo=4, routed)           3.797     5.152    nolabel_line167/SiTCP/SiTCP/IP_ADDR_IN[0]
    SLICE_X39Y161        LUT6 (Prop_lut6_I2_O)        0.036     5.188 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     5.188    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X39Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.282     4.599    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X39Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     4.599    
                         clock uncertainty            0.035     4.635    
    SLICE_X39Y161        FDRE (Hold_fdre_C_D)         0.154     4.789    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -4.789    
                         arrival time                           5.188    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.242ns (5.971%)  route 3.811ns (94.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.601ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.151     1.151    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X38Y160        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDCE (Prop_fdce_C_Q)         0.206     1.357 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/Q
                         net (fo=4, routed)           3.811     5.168    nolabel_line167/SiTCP/SiTCP/IP_ADDR_IN[10]
    SLICE_X36Y161        LUT6 (Prop_lut6_I5_O)        0.036     5.204 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     5.204    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X36Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.284     4.601    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X36Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     4.601    
                         clock uncertainty            0.035     4.637    
    SLICE_X36Y161        FDRE (Hold_fdre_C_D)         0.154     4.791    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -4.791    
                         arrival time                           5.204    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.128ns (4.873%)  route 2.499ns (95.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.575     0.575    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X41Y165        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y165        FDCE (Prop_fdce_C_Q)         0.100     0.675 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/Q
                         net (fo=4, routed)           2.499     3.174    nolabel_line167/SiTCP/SiTCP/IP_ADDR_IN[27]
    SLICE_X40Y163        LUT6 (Prop_lut6_I4_O)        0.028     3.202 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     3.202    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X40Y163        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.774     2.584    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X40Y163        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     2.584    
                         clock uncertainty            0.035     2.620    
    SLICE_X40Y163        FDRE (Hold_fdre_C_D)         0.060     2.680    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.214ns (5.145%)  route 3.945ns (94.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.599ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.153     1.153    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X37Y160        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y160        FDCE (Prop_fdce_C_Q)         0.178     1.331 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/Q
                         net (fo=4, routed)           3.945     5.276    nolabel_line167/SiTCP/SiTCP/IP_ADDR_IN[1]
    SLICE_X39Y161        LUT6 (Prop_lut6_I2_O)        0.036     5.312 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     5.312    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X39Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.282     4.599    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X39Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     4.599    
                         clock uncertainty            0.035     4.635    
    SLICE_X39Y161        FDRE (Hold_fdre_C_D)         0.153     4.788    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -4.788    
                         arrival time                           5.312    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.242ns (5.754%)  route 3.963ns (94.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.601ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.150     1.150    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X38Y162        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y162        FDCE (Prop_fdce_C_Q)         0.206     1.356 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/Q
                         net (fo=4, routed)           3.963     5.319    nolabel_line167/SiTCP/SiTCP/IP_ADDR_IN[6]
    SLICE_X37Y162        LUT6 (Prop_lut6_I2_O)        0.036     5.355 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     5.355    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X37Y162        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.284     4.601    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X37Y162        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     4.601    
                         clock uncertainty            0.035     4.637    
    SLICE_X37Y162        FDRE (Hold_fdre_C_D)         0.154     4.791    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -4.791    
                         arrival time                           5.355    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.128ns (4.697%)  route 2.597ns (95.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.578     0.578    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X40Y159        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y159        FDPE (Prop_fdpe_C_Q)         0.100     0.678 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/Q
                         net (fo=4, routed)           2.597     3.275    nolabel_line167/SiTCP/SiTCP/IP_ADDR_IN[21]
    SLICE_X39Y161        LUT6 (Prop_lut6_I3_O)        0.028     3.303 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     3.303    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X39Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.777     2.587    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X39Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     2.587    
                         clock uncertainty            0.035     2.623    
    SLICE_X39Y161        FDRE (Hold_fdre_C_D)         0.061     2.684    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.214ns (5.002%)  route 4.064ns (94.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.598ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.149     1.149    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X41Y164        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y164        FDPE (Prop_fdpe_C_Q)         0.178     1.327 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/Q
                         net (fo=4, routed)           4.064     5.391    nolabel_line167/SiTCP/SiTCP/IP_ADDR_IN[4]
    SLICE_X40Y163        LUT6 (Prop_lut6_I2_O)        0.036     5.427 r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     5.427    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X40Y163        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.281     4.598    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X40Y163        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     4.598    
                         clock uncertainty            0.035     4.634    
    SLICE_X40Y163        FDRE (Hold_fdre_C_D)         0.153     4.787    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -4.787    
                         arrival time                           5.427    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.100ns (3.490%)  route 2.765ns (96.510%))
  Logic Levels:           0  
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.574     0.574    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X45Y165        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y165        FDCE (Prop_fdce_C_Q)         0.100     0.674 r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           2.765     3.439    nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X36Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.779     2.589    nolabel_line167/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X36Y161        FDRE                                         r  nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     2.589    
                         clock uncertainty            0.035     2.625    
    SLICE_X36Y161        FDRE (Hold_fdre_C_D)         0.038     2.663    nolabel_line167/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.777    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_3/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.259ns (5.585%)  route 4.378ns (94.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.091ns = ( 6.091 - 5.000 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.279     1.279    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X42Y186        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y186        FDPE (Prop_fdpe_C_Q)         0.259     1.538 f  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.378     5.916    nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X59Y153        FDCE                                         f  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.091     6.091    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X59Y153        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_3/C
                         clock pessimism              0.086     6.177    
                         clock uncertainty           -0.035     6.142    
    SLICE_X59Y153        FDCE (Recov_fdce_C_CLR)     -0.212     5.930    nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_3
  -------------------------------------------------------------------
                         required time                          5.930    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_5/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.259ns (5.585%)  route 4.378ns (94.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.091ns = ( 6.091 - 5.000 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.279     1.279    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X42Y186        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y186        FDPE (Prop_fdpe_C_Q)         0.259     1.538 f  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.378     5.916    nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X59Y153        FDCE                                         f  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.091     6.091    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X59Y153        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_5/C
                         clock pessimism              0.086     6.177    
                         clock uncertainty           -0.035     6.142    
    SLICE_X59Y153        FDCE (Recov_fdce_C_CLR)     -0.212     5.930    nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_5
  -------------------------------------------------------------------
                         required time                          5.930    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_0/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.259ns (5.598%)  route 4.367ns (94.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.091ns = ( 6.091 - 5.000 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.279     1.279    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X42Y186        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y186        FDPE (Prop_fdpe_C_Q)         0.259     1.538 f  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.367     5.905    nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X57Y150        FDCE                                         f  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.091     6.091    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X57Y150        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_0/C
                         clock pessimism              0.086     6.177    
                         clock uncertainty           -0.035     6.142    
    SLICE_X57Y150        FDCE (Recov_fdce_C_CLR)     -0.212     5.930    nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_0
  -------------------------------------------------------------------
                         required time                          5.930    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_1/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.259ns (5.598%)  route 4.367ns (94.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.091ns = ( 6.091 - 5.000 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.279     1.279    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X42Y186        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y186        FDPE (Prop_fdpe_C_Q)         0.259     1.538 f  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.367     5.905    nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X57Y150        FDCE                                         f  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.091     6.091    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X57Y150        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_1/C
                         clock pessimism              0.086     6.177    
                         clock uncertainty           -0.035     6.142    
    SLICE_X57Y150        FDCE (Recov_fdce_C_CLR)     -0.212     5.930    nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_1
  -------------------------------------------------------------------
                         required time                          5.930    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_2/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.259ns (5.598%)  route 4.367ns (94.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.091ns = ( 6.091 - 5.000 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.279     1.279    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X42Y186        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y186        FDPE (Prop_fdpe_C_Q)         0.259     1.538 f  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.367     5.905    nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X57Y150        FDCE                                         f  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.091     6.091    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X57Y150        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_2/C
                         clock pessimism              0.086     6.177    
                         clock uncertainty           -0.035     6.142    
    SLICE_X57Y150        FDCE (Recov_fdce_C_CLR)     -0.212     5.930    nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_2
  -------------------------------------------------------------------
                         required time                          5.930    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_3/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.259ns (5.598%)  route 4.367ns (94.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.091ns = ( 6.091 - 5.000 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.279     1.279    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X42Y186        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y186        FDPE (Prop_fdpe_C_Q)         0.259     1.538 f  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.367     5.905    nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X57Y150        FDCE                                         f  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.091     6.091    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X57Y150        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_3/C
                         clock pessimism              0.086     6.177    
                         clock uncertainty           -0.035     6.142    
    SLICE_X57Y150        FDCE (Recov_fdce_C_CLR)     -0.212     5.930    nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_3
  -------------------------------------------------------------------
                         required time                          5.930    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_1/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.259ns (5.590%)  route 4.374ns (94.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.091ns = ( 6.091 - 5.000 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.279     1.279    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X42Y186        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y186        FDPE (Prop_fdpe_C_Q)         0.259     1.538 f  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.374     5.912    nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X56Y151        FDCE                                         f  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.091     6.091    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X56Y151        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_1/C
                         clock pessimism              0.086     6.177    
                         clock uncertainty           -0.035     6.142    
    SLICE_X56Y151        FDCE (Recov_fdce_C_CLR)     -0.154     5.988    nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_1
  -------------------------------------------------------------------
                         required time                          5.988    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_2/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.259ns (5.590%)  route 4.374ns (94.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.091ns = ( 6.091 - 5.000 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.279     1.279    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X42Y186        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y186        FDPE (Prop_fdpe_C_Q)         0.259     1.538 f  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.374     5.912    nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X56Y151        FDCE                                         f  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.091     6.091    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X56Y151        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_2/C
                         clock pessimism              0.086     6.177    
                         clock uncertainty           -0.035     6.142    
    SLICE_X56Y151        FDCE (Recov_fdce_C_CLR)     -0.154     5.988    nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_2
  -------------------------------------------------------------------
                         required time                          5.988    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_2/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.259ns (5.686%)  route 4.296ns (94.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.091ns = ( 6.091 - 5.000 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.279     1.279    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X42Y186        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y186        FDPE (Prop_fdpe_C_Q)         0.259     1.538 f  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.296     5.834    nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X59Y152        FDCE                                         f  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.091     6.091    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X59Y152        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_2/C
                         clock pessimism              0.086     6.177    
                         clock uncertainty           -0.035     6.142    
    SLICE_X59Y152        FDCE (Recov_fdce_C_CLR)     -0.212     5.930    nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_2
  -------------------------------------------------------------------
                         required time                          5.930    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_1/PRE
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.259ns (5.686%)  route 4.296ns (94.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.091ns = ( 6.091 - 5.000 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.279     1.279    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X42Y186        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y186        FDPE (Prop_fdpe_C_Q)         0.259     1.538 f  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         4.296     5.834    nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X59Y152        FDPE                                         f  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       1.091     6.091    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X59Y152        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_1/C
                         clock pessimism              0.086     6.177    
                         clock uncertainty           -0.035     6.142    
    SLICE_X59Y152        FDPE (Recov_fdpe_C_PRE)     -0.178     5.964    nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_1
  -------------------------------------------------------------------
                         required time                          5.964    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  0.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 nolabel_line167/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/AT93C46_IIC/SYNC_SK_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.478%)  route 0.153ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.588     0.588    nolabel_line167/CLK_200M
    SLICE_X10Y187        FDPE                                         r  nolabel_line167/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y187        FDPE (Prop_fdpe_C_Q)         0.118     0.706 f  nolabel_line167/SYS_RSTn_reg_inv/Q
                         net (fo=261, routed)         0.153     0.859    nolabel_line167/AT93C46_IIC/AR[0]
    SLICE_X12Y187        FDCE                                         f  nolabel_line167/AT93C46_IIC/SYNC_SK_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.787     0.787    nolabel_line167/AT93C46_IIC/CLK_IN
    SLICE_X12Y187        FDCE                                         r  nolabel_line167/AT93C46_IIC/SYNC_SK_reg[1]/C
                         clock pessimism             -0.168     0.619    
    SLICE_X12Y187        FDCE (Remov_fdce_C_CLR)     -0.050     0.569    nolabel_line167/AT93C46_IIC/SYNC_SK_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 nolabel_line167/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/AT93C46_IIC/SYNC_SK_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.478%)  route 0.153ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.588     0.588    nolabel_line167/CLK_200M
    SLICE_X10Y187        FDPE                                         r  nolabel_line167/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y187        FDPE (Prop_fdpe_C_Q)         0.118     0.706 f  nolabel_line167/SYS_RSTn_reg_inv/Q
                         net (fo=261, routed)         0.153     0.859    nolabel_line167/AT93C46_IIC/AR[0]
    SLICE_X12Y187        FDCE                                         f  nolabel_line167/AT93C46_IIC/SYNC_SK_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.787     0.787    nolabel_line167/AT93C46_IIC/CLK_IN
    SLICE_X12Y187        FDCE                                         r  nolabel_line167/AT93C46_IIC/SYNC_SK_reg[2]/C
                         clock pessimism             -0.168     0.619    
    SLICE_X12Y187        FDCE (Remov_fdce_C_CLR)     -0.050     0.569    nolabel_line167/AT93C46_IIC/SYNC_SK_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 nolabel_line167/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/AT93C46_IIC/SYNC_SK_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.478%)  route 0.153ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.588     0.588    nolabel_line167/CLK_200M
    SLICE_X10Y187        FDPE                                         r  nolabel_line167/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y187        FDPE (Prop_fdpe_C_Q)         0.118     0.706 f  nolabel_line167/SYS_RSTn_reg_inv/Q
                         net (fo=261, routed)         0.153     0.859    nolabel_line167/AT93C46_IIC/AR[0]
    SLICE_X12Y187        FDCE                                         f  nolabel_line167/AT93C46_IIC/SYNC_SK_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.787     0.787    nolabel_line167/AT93C46_IIC/CLK_IN
    SLICE_X12Y187        FDCE                                         r  nolabel_line167/AT93C46_IIC/SYNC_SK_reg[3]/C
                         clock pessimism             -0.168     0.619    
    SLICE_X12Y187        FDCE (Remov_fdce_C_CLR)     -0.050     0.569    nolabel_line167/AT93C46_IIC/SYNC_SK_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.118ns (33.771%)  route 0.231ns (66.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.574     0.574    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X42Y186        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y186        FDPE (Prop_fdpe_C_Q)         0.118     0.692 f  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.231     0.923    nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X43Y182        FDPE                                         f  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.769     0.769    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X43Y182        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/C
                         clock pessimism             -0.185     0.584    
    SLICE_X43Y182        FDPE (Remov_fdpe_C_PRE)     -0.072     0.512    nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 nolabel_line167/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/AT93C46_IIC/CMD_SK_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.118ns (28.201%)  route 0.300ns (71.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.588     0.588    nolabel_line167/CLK_200M
    SLICE_X10Y187        FDPE                                         r  nolabel_line167/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y187        FDPE (Prop_fdpe_C_Q)         0.118     0.706 f  nolabel_line167/SYS_RSTn_reg_inv/Q
                         net (fo=261, routed)         0.300     1.006    nolabel_line167/AT93C46_IIC/AR[0]
    SLICE_X12Y191        FDCE                                         f  nolabel_line167/AT93C46_IIC/CMD_SK_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.790     0.790    nolabel_line167/AT93C46_IIC/CLK_IN
    SLICE_X12Y191        FDCE                                         r  nolabel_line167/AT93C46_IIC/CMD_SK_reg[0]/C
                         clock pessimism             -0.168     0.622    
    SLICE_X12Y191        FDCE (Remov_fdce_C_CLR)     -0.050     0.572    nolabel_line167/AT93C46_IIC/CMD_SK_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 nolabel_line167/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/AT93C46_IIC/CMD_SK_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.118ns (28.201%)  route 0.300ns (71.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.588     0.588    nolabel_line167/CLK_200M
    SLICE_X10Y187        FDPE                                         r  nolabel_line167/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y187        FDPE (Prop_fdpe_C_Q)         0.118     0.706 f  nolabel_line167/SYS_RSTn_reg_inv/Q
                         net (fo=261, routed)         0.300     1.006    nolabel_line167/AT93C46_IIC/AR[0]
    SLICE_X12Y191        FDCE                                         f  nolabel_line167/AT93C46_IIC/CMD_SK_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.790     0.790    nolabel_line167/AT93C46_IIC/CLK_IN
    SLICE_X12Y191        FDCE                                         r  nolabel_line167/AT93C46_IIC/CMD_SK_reg[1]/C
                         clock pessimism             -0.168     0.622    
    SLICE_X12Y191        FDCE (Remov_fdce_C_CLR)     -0.050     0.572    nolabel_line167/AT93C46_IIC/CMD_SK_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 nolabel_line167/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/AT93C46_IIC/DAT_CNT_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.118ns (28.201%)  route 0.300ns (71.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.588     0.588    nolabel_line167/CLK_200M
    SLICE_X10Y187        FDPE                                         r  nolabel_line167/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y187        FDPE (Prop_fdpe_C_Q)         0.118     0.706 f  nolabel_line167/SYS_RSTn_reg_inv/Q
                         net (fo=261, routed)         0.300     1.006    nolabel_line167/AT93C46_IIC/AR[0]
    SLICE_X12Y191        FDCE                                         f  nolabel_line167/AT93C46_IIC/DAT_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.790     0.790    nolabel_line167/AT93C46_IIC/CLK_IN
    SLICE_X12Y191        FDCE                                         r  nolabel_line167/AT93C46_IIC/DAT_CNT_reg[1]/C
                         clock pessimism             -0.168     0.622    
    SLICE_X12Y191        FDCE (Remov_fdce_C_CLR)     -0.050     0.572    nolabel_line167/AT93C46_IIC/DAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 nolabel_line167/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/AT93C46_IIC/DAT_CNT_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.118ns (28.201%)  route 0.300ns (71.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.588     0.588    nolabel_line167/CLK_200M
    SLICE_X10Y187        FDPE                                         r  nolabel_line167/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y187        FDPE (Prop_fdpe_C_Q)         0.118     0.706 f  nolabel_line167/SYS_RSTn_reg_inv/Q
                         net (fo=261, routed)         0.300     1.006    nolabel_line167/AT93C46_IIC/AR[0]
    SLICE_X12Y191        FDCE                                         f  nolabel_line167/AT93C46_IIC/DAT_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.790     0.790    nolabel_line167/AT93C46_IIC/CLK_IN
    SLICE_X12Y191        FDCE                                         r  nolabel_line167/AT93C46_IIC/DAT_CNT_reg[2]/C
                         clock pessimism             -0.168     0.622    
    SLICE_X12Y191        FDCE (Remov_fdce_C_CLR)     -0.050     0.572    nolabel_line167/AT93C46_IIC/DAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 nolabel_line167/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/AT93C46_IIC/DAT_CNT_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.118ns (28.201%)  route 0.300ns (71.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.588     0.588    nolabel_line167/CLK_200M
    SLICE_X10Y187        FDPE                                         r  nolabel_line167/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y187        FDPE (Prop_fdpe_C_Q)         0.118     0.706 f  nolabel_line167/SYS_RSTn_reg_inv/Q
                         net (fo=261, routed)         0.300     1.006    nolabel_line167/AT93C46_IIC/AR[0]
    SLICE_X12Y191        FDCE                                         f  nolabel_line167/AT93C46_IIC/DAT_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.790     0.790    nolabel_line167/AT93C46_IIC/CLK_IN
    SLICE_X12Y191        FDCE                                         r  nolabel_line167/AT93C46_IIC/DAT_CNT_reg[3]/C
                         clock pessimism             -0.168     0.622    
    SLICE_X12Y191        FDCE (Remov_fdce_C_CLR)     -0.050     0.572    nolabel_line167/AT93C46_IIC/DAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3CData_5/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.118ns (29.405%)  route 0.283ns (70.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.574     0.574    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X42Y186        FDPE                                         r  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y186        FDPE (Prop_fdpe_C_Q)         0.118     0.692 f  nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.283     0.975    nolabel_line167/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X42Y180        FDCE                                         f  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3CData_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line167/BUFG0/O
                         net (fo=16671, routed)       0.767     0.767    nolabel_line167/SiTCP/SiTCP/CLK
    SLICE_X42Y180        FDCE                                         r  nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3CData_5/C
                         clock pessimism             -0.185     0.582    
    SLICE_X42Y180        FDCE (Remov_fdce_C_CLR)     -0.050     0.532    nolabel_line167/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3CData_5
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.443    





