Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: Exp10.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Exp10.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Exp10"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Exp10
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/goodies/mux4SSD.vhd" in Library work.
Architecture behavioral of Entity mux4ssd is up to date.
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/goodies/SSD_1dig.vhd" in Library work.
Architecture behavioral of Entity ssd_1dig is up to date.
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf" in Library work.
Entity <m2_1e_mxilinx_exp10> compiled.
Entity <m2_1e_mxilinx_exp10> (Architecture <behavioral>) compiled.
Entity <m8_1e_mxilinx_exp10> compiled.
Entity <m8_1e_mxilinx_exp10> (Architecture <behavioral>) compiled.
Entity <muxlife_muser_exp10> compiled.
Entity <muxlife_muser_exp10> (Architecture <behavioral>) compiled.
Entity <fd4ce_mxilinx_exp10> compiled.
Entity <fd4ce_mxilinx_exp10> (Architecture <behavioral>) compiled.
Entity <memory_muser_exp10> compiled.
Entity <memory_muser_exp10> (Architecture <behavioral>) compiled.
Entity <d3_8e_mxilinx_exp10> compiled.
Entity <d3_8e_mxilinx_exp10> (Architecture <behavioral>) compiled.
Entity <exp10> compiled.
Entity <exp10> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Memory.vhf" in Library work.
Architecture behavioral of Entity fd4ce_mxilinx_memory is up to date.
Architecture behavioral of Entity memory is up to date.
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/MUXLIFE.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_muxlife is up to date.
Architecture behavioral of Entity m8_1e_mxilinx_muxlife is up to date.
Architecture behavioral of Entity muxlife is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Exp10> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D3_8E_MXILINX_Exp10> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Memory_MUSER_Exp10> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUXLIFE_MUSER_Exp10> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4SSD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SSD_1dig> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD4CE_MXILINX_Exp10> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M8_1E_MXILINX_Exp10> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1E_MXILINX_Exp10> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Exp10> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_12_16" for instance <XLXI_12> in unit <Exp10>.
Entity <Exp10> analyzed. Unit <Exp10> generated.

Analyzing Entity <D3_8E_MXILINX_Exp10> in library <work> (Architecture <behavioral>).
Entity <D3_8E_MXILINX_Exp10> analyzed. Unit <D3_8E_MXILINX_Exp10> generated.

Analyzing Entity <Memory_MUSER_Exp10> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_8" for instance <XLXI_1> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_35_9" for instance <XLXI_35> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_36_10" for instance <XLXI_36> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_37_11" for instance <XLXI_37> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_38_12" for instance <XLXI_38> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_39_13" for instance <XLXI_39> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_40_14" for instance <XLXI_40> in unit <Memory_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_41_15" for instance <XLXI_41> in unit <Memory_MUSER_Exp10>.
Entity <Memory_MUSER_Exp10> analyzed. Unit <Memory_MUSER_Exp10> generated.

Analyzing Entity <FD4CE_MXILINX_Exp10> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD4CE_MXILINX_Exp10>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD4CE_MXILINX_Exp10>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD4CE_MXILINX_Exp10>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD4CE_MXILINX_Exp10>.
Entity <FD4CE_MXILINX_Exp10> analyzed. Unit <FD4CE_MXILINX_Exp10> generated.

Analyzing Entity <MUXLIFE_MUSER_Exp10> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_4" for instance <XLXI_1> in unit <MUXLIFE_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_5_5" for instance <XLXI_5> in unit <MUXLIFE_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_9_6" for instance <XLXI_9> in unit <MUXLIFE_MUSER_Exp10>.
    Set user-defined property "HU_SET =  XLXI_10_7" for instance <XLXI_10> in unit <MUXLIFE_MUSER_Exp10>.
Entity <MUXLIFE_MUSER_Exp10> analyzed. Unit <MUXLIFE_MUSER_Exp10> generated.

Analyzing Entity <M8_1E_MXILINX_Exp10> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_M01_3" for instance <I_M01> in unit <M8_1E_MXILINX_Exp10>.
    Set user-defined property "HU_SET =  I_M23_2" for instance <I_M23> in unit <M8_1E_MXILINX_Exp10>.
    Set user-defined property "HU_SET =  I_M45_1" for instance <I_M45> in unit <M8_1E_MXILINX_Exp10>.
    Set user-defined property "HU_SET =  I_M67_0" for instance <I_M67> in unit <M8_1E_MXILINX_Exp10>.
Entity <M8_1E_MXILINX_Exp10> analyzed. Unit <M8_1E_MXILINX_Exp10> generated.

Analyzing Entity <M2_1E_MXILINX_Exp10> in library <work> (Architecture <behavioral>).
Entity <M2_1E_MXILINX_Exp10> analyzed. Unit <M2_1E_MXILINX_Exp10> generated.

Analyzing Entity <mux4SSD> in library <work> (Architecture <behavioral>).
Entity <mux4SSD> analyzed. Unit <mux4SSD> generated.

Analyzing Entity <SSD_1dig> in library <work> (Architecture <behavioral>).
Entity <SSD_1dig> analyzed. Unit <SSD_1dig> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mux4SSD>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/goodies/mux4SSD.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <hexO>.
    Found 1-bit 4-to-1 multiplexer for signal <dpO>.
    Found 1-of-4 decoder for signal <anO>.
    Summary:
	inferred   5 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <mux4SSD> synthesized.


Synthesizing Unit <SSD_1dig>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/goodies/SSD_1dig.vhd".
    Found 16x7-bit ROM for signal <hexD$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <SSD_1dig> synthesized.


Synthesizing Unit <D3_8E_MXILINX_Exp10>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf".
Unit <D3_8E_MXILINX_Exp10> synthesized.


Synthesizing Unit <FD4CE_MXILINX_Exp10>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf".
Unit <FD4CE_MXILINX_Exp10> synthesized.


Synthesizing Unit <M2_1E_MXILINX_Exp10>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf".
Unit <M2_1E_MXILINX_Exp10> synthesized.


Synthesizing Unit <Memory_MUSER_Exp10>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf".
WARNING:Xst:653 - Signal <XLXI_41_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_40_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_39_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_38_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_37_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_36_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_35_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <Memory_MUSER_Exp10> synthesized.


Synthesizing Unit <M8_1E_MXILINX_Exp10>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf".
Unit <M8_1E_MXILINX_Exp10> synthesized.


Synthesizing Unit <MUXLIFE_MUSER_Exp10>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf".
Unit <MUXLIFE_MUSER_Exp10> synthesized.


Synthesizing Unit <Exp10>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp10/Exp10.vhf".
WARNING:Xst:653 - Signal <XLXN_70> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <XLXI_20_hexD_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_20_hexC_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_20_hexB_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <Exp10> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Exp10> ...

Optimizing unit <D3_8E_MXILINX_Exp10> ...

Optimizing unit <FD4CE_MXILINX_Exp10> ...

Optimizing unit <M2_1E_MXILINX_Exp10> ...

Optimizing unit <Memory_MUSER_Exp10> ...

Optimizing unit <M8_1E_MXILINX_Exp10> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Exp10, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Exp10.ngr
Top Level Output File Name         : Exp10
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 77
#      AND3                        : 16
#      AND3B1                      : 16
#      AND4                        : 1
#      AND4B1                      : 3
#      AND4B2                      : 3
#      AND4B3                      : 1
#      GND                         : 1
#      LUT4                        : 7
#      MUXF5_L                     : 8
#      MUXF6                       : 4
#      OR2                         : 16
#      VCC                         : 1
# FlipFlops/Latches                : 32
#      FDCE                        : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 9
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       16  out of    960     1%  
 Number of Slice Flip Flops:             32  out of   1920     1%  
 Number of 4 input LUTs:                  7  out of   1920     0%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of     83    26%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+--------------------------+-------+
Control Signal                     | Buffer(FF name)          | Load  |
-----------------------------------+--------------------------+-------+
anO_0_OBUF(XST_GND:G)              | NONE(XLXI_14/XLXI_1/I_Q0)| 32    |
-----------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 4.329ns
   Maximum output required time after clock: 8.960ns
   Maximum combinational path delay: 10.432ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 160 / 64
-------------------------------------------------------------------------
Offset:              4.329ns (Levels of Logic = 4)
  Source:            Ain<0> (PAD)
  Destination:       XLXI_14/XLXI_1/I_Q0 (FF)
  Destination Clock: CLK rising

  Data Path: Ain<0> to XLXI_14/XLXI_1/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.218   1.265  Ain_0_IBUF (Ain_0_IBUF)
     begin scope: 'XLXI_12'
     AND4:I2->O            4   0.704   0.587  I_36_30 (D7)
     end scope: 'XLXI_12'
     begin scope: 'XLXI_14/XLXI_41'
     FDCE:CE                   0.555          I_Q0
    ----------------------------------------
    Total                      4.329ns (2.477ns logic, 1.852ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 224 / 7
-------------------------------------------------------------------------
Offset:              8.960ns (Levels of Logic = 9)
  Source:            XLXI_14/XLXI_35/I_Q0 (FF)
  Destination:       Data<6> (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_14/XLXI_35/I_Q0 to Data<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.420  I_Q0 (Q0)
     end scope: 'XLXI_14/XLXI_35'
     begin scope: 'XLXI_19/XLXI_1'
     begin scope: 'I_M01'
     AND3:I0->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.321   0.000  I_M03 (M03)
     MUXF6:I0->O           7   0.521   0.883  I_O (O)
     end scope: 'XLXI_19/XLXI_1'
     LUT4:I0->O            1   0.704   0.420  XLXI_23/Mrom_hexD_rom0000111 (Data_5_OBUF)
     OBUF:I->O                 3.272          Data_5_OBUF (Data<5>)
    ----------------------------------------
    Total                      8.960ns (6.817ns logic, 2.143ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 532 / 7
-------------------------------------------------------------------------
Delay:               10.432ns (Levels of Logic = 9)
  Source:            Ain<0> (PAD)
  Destination:       Data<6> (PAD)

  Data Path: Ain<0> to Data<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.218   1.265  Ain_0_IBUF (Ain_0_IBUF)
     begin scope: 'XLXI_19/XLXI_1'
     begin scope: 'I_M67'
     AND3:I2->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M67'
     MUXF5_L:I1->LO        1   0.321   0.000  I_M47 (M47)
     MUXF6:I1->O           7   0.521   0.883  I_O (O)
     end scope: 'XLXI_19/XLXI_1'
     LUT4:I0->O            1   0.704   0.420  XLXI_23/Mrom_hexD_rom0000111 (Data_5_OBUF)
     OBUF:I->O                 3.272          Data_5_OBUF (Data<5>)
    ----------------------------------------
    Total                     10.432ns (7.444ns logic, 2.988ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.58 secs
 
--> 


Total memory usage is 534016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    0 (   0 filtered)

