<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::GPIOD::BSRR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d.html">GPIOD</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html">BSRR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::GPIOD::BSRR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port bit set/reset register.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a62f767f548970769eeb2477e5f74cf25"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a62f767f548970769eeb2477e5f74cf25">BR15</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 31, 1 &gt;</td></tr>
<tr class="memdesc:a62f767f548970769eeb2477e5f74cf25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a62f767f548970769eeb2477e5f74cf25">More...</a><br /></td></tr>
<tr class="separator:a62f767f548970769eeb2477e5f74cf25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bcd2fda36dfa74008c2b891ae38e54b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a3bcd2fda36dfa74008c2b891ae38e54b">BR14</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 30, 1 &gt;</td></tr>
<tr class="memdesc:a3bcd2fda36dfa74008c2b891ae38e54b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a3bcd2fda36dfa74008c2b891ae38e54b">More...</a><br /></td></tr>
<tr class="separator:a3bcd2fda36dfa74008c2b891ae38e54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bdc034815ee13572bf382663c6a83d2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a5bdc034815ee13572bf382663c6a83d2">BR13</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 29, 1 &gt;</td></tr>
<tr class="memdesc:a5bdc034815ee13572bf382663c6a83d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a5bdc034815ee13572bf382663c6a83d2">More...</a><br /></td></tr>
<tr class="separator:a5bdc034815ee13572bf382663c6a83d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153f93de2b43236789a3da3b34da3646"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a153f93de2b43236789a3da3b34da3646">BR12</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 28, 1 &gt;</td></tr>
<tr class="memdesc:a153f93de2b43236789a3da3b34da3646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a153f93de2b43236789a3da3b34da3646">More...</a><br /></td></tr>
<tr class="separator:a153f93de2b43236789a3da3b34da3646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e49f4eb7e54fd9dcd5da059db7336e6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a1e49f4eb7e54fd9dcd5da059db7336e6">BR11</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 27, 1 &gt;</td></tr>
<tr class="memdesc:a1e49f4eb7e54fd9dcd5da059db7336e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a1e49f4eb7e54fd9dcd5da059db7336e6">More...</a><br /></td></tr>
<tr class="separator:a1e49f4eb7e54fd9dcd5da059db7336e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a608193da5412fd1138465a1bf966c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a41a608193da5412fd1138465a1bf966c">BR10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 26, 1 &gt;</td></tr>
<tr class="memdesc:a41a608193da5412fd1138465a1bf966c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a41a608193da5412fd1138465a1bf966c">More...</a><br /></td></tr>
<tr class="separator:a41a608193da5412fd1138465a1bf966c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626ab43c3cb761f1c9c4a80f8cece686"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a626ab43c3cb761f1c9c4a80f8cece686">BR9</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 25, 1 &gt;</td></tr>
<tr class="memdesc:a626ab43c3cb761f1c9c4a80f8cece686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a626ab43c3cb761f1c9c4a80f8cece686">More...</a><br /></td></tr>
<tr class="separator:a626ab43c3cb761f1c9c4a80f8cece686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2754b367facf3aae7a4b325f6b2700f7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a2754b367facf3aae7a4b325f6b2700f7">BR8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 24, 1 &gt;</td></tr>
<tr class="memdesc:a2754b367facf3aae7a4b325f6b2700f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a2754b367facf3aae7a4b325f6b2700f7">More...</a><br /></td></tr>
<tr class="separator:a2754b367facf3aae7a4b325f6b2700f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcb8160e7b82000c762136956a860478"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#afcb8160e7b82000c762136956a860478">BR7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 23, 1 &gt;</td></tr>
<tr class="memdesc:afcb8160e7b82000c762136956a860478"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#afcb8160e7b82000c762136956a860478">More...</a><br /></td></tr>
<tr class="separator:afcb8160e7b82000c762136956a860478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06b0ed3a95da370e87cc639fc537288e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a06b0ed3a95da370e87cc639fc537288e">BR6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 22, 1 &gt;</td></tr>
<tr class="memdesc:a06b0ed3a95da370e87cc639fc537288e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a06b0ed3a95da370e87cc639fc537288e">More...</a><br /></td></tr>
<tr class="separator:a06b0ed3a95da370e87cc639fc537288e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82bbc5ad9662e080a144ffa02ce2dd31"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a82bbc5ad9662e080a144ffa02ce2dd31">BR5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 21, 1 &gt;</td></tr>
<tr class="memdesc:a82bbc5ad9662e080a144ffa02ce2dd31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a82bbc5ad9662e080a144ffa02ce2dd31">More...</a><br /></td></tr>
<tr class="separator:a82bbc5ad9662e080a144ffa02ce2dd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a887ece14663548c1b0b00acf73900f27"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a887ece14663548c1b0b00acf73900f27">BR4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 20, 1 &gt;</td></tr>
<tr class="memdesc:a887ece14663548c1b0b00acf73900f27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a887ece14663548c1b0b00acf73900f27">More...</a><br /></td></tr>
<tr class="separator:a887ece14663548c1b0b00acf73900f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af541c23ef4595519eb0aed4abbee237c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#af541c23ef4595519eb0aed4abbee237c">BR3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 19, 1 &gt;</td></tr>
<tr class="memdesc:af541c23ef4595519eb0aed4abbee237c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#af541c23ef4595519eb0aed4abbee237c">More...</a><br /></td></tr>
<tr class="separator:af541c23ef4595519eb0aed4abbee237c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde05345ffa36e2447b19070946c51e4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#adde05345ffa36e2447b19070946c51e4">BR2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 18, 1 &gt;</td></tr>
<tr class="memdesc:adde05345ffa36e2447b19070946c51e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#adde05345ffa36e2447b19070946c51e4">More...</a><br /></td></tr>
<tr class="separator:adde05345ffa36e2447b19070946c51e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f6141dc2ee87d4ec0cc56a6d662fe2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#aa5f6141dc2ee87d4ec0cc56a6d662fe2">BR1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 17, 1 &gt;</td></tr>
<tr class="memdesc:aa5f6141dc2ee87d4ec0cc56a6d662fe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#aa5f6141dc2ee87d4ec0cc56a6d662fe2">More...</a><br /></td></tr>
<tr class="separator:aa5f6141dc2ee87d4ec0cc56a6d662fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdc071aeadcd978e45d144d03ef84081"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#afdc071aeadcd978e45d144d03ef84081">BR0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 16, 1 &gt;</td></tr>
<tr class="memdesc:afdc071aeadcd978e45d144d03ef84081"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#afdc071aeadcd978e45d144d03ef84081">More...</a><br /></td></tr>
<tr class="separator:afdc071aeadcd978e45d144d03ef84081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0a6d6e795b06deb2f24290b0ec645f4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#ae0a6d6e795b06deb2f24290b0ec645f4">BS15</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 15, 1 &gt;</td></tr>
<tr class="memdesc:ae0a6d6e795b06deb2f24290b0ec645f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ae0a6d6e795b06deb2f24290b0ec645f4">More...</a><br /></td></tr>
<tr class="separator:ae0a6d6e795b06deb2f24290b0ec645f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae83cf4a295ae896d2200555d3b490938"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#ae83cf4a295ae896d2200555d3b490938">BS14</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 14, 1 &gt;</td></tr>
<tr class="memdesc:ae83cf4a295ae896d2200555d3b490938"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ae83cf4a295ae896d2200555d3b490938">More...</a><br /></td></tr>
<tr class="separator:ae83cf4a295ae896d2200555d3b490938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa85f27b3634edc7c5ff1aa9c2c95b9a8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#aa85f27b3634edc7c5ff1aa9c2c95b9a8">BS13</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 13, 1 &gt;</td></tr>
<tr class="memdesc:aa85f27b3634edc7c5ff1aa9c2c95b9a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#aa85f27b3634edc7c5ff1aa9c2c95b9a8">More...</a><br /></td></tr>
<tr class="separator:aa85f27b3634edc7c5ff1aa9c2c95b9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72fd67833a213510a3e2d365dfc6459e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a72fd67833a213510a3e2d365dfc6459e">BS12</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 12, 1 &gt;</td></tr>
<tr class="memdesc:a72fd67833a213510a3e2d365dfc6459e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a72fd67833a213510a3e2d365dfc6459e">More...</a><br /></td></tr>
<tr class="separator:a72fd67833a213510a3e2d365dfc6459e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a390735846d9161555b00425756b973"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a1a390735846d9161555b00425756b973">BS11</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 11, 1 &gt;</td></tr>
<tr class="memdesc:a1a390735846d9161555b00425756b973"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a1a390735846d9161555b00425756b973">More...</a><br /></td></tr>
<tr class="separator:a1a390735846d9161555b00425756b973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2018f9859305a766ef0e73948bfd74"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a7a2018f9859305a766ef0e73948bfd74">BS10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 10, 1 &gt;</td></tr>
<tr class="memdesc:a7a2018f9859305a766ef0e73948bfd74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a7a2018f9859305a766ef0e73948bfd74">More...</a><br /></td></tr>
<tr class="separator:a7a2018f9859305a766ef0e73948bfd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b1c296d6d8cb27c66047572a749ad94"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a7b1c296d6d8cb27c66047572a749ad94">BS9</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 9, 1 &gt;</td></tr>
<tr class="memdesc:a7b1c296d6d8cb27c66047572a749ad94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a7b1c296d6d8cb27c66047572a749ad94">More...</a><br /></td></tr>
<tr class="separator:a7b1c296d6d8cb27c66047572a749ad94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9512b41da4598193ab7855c21ec4bd1d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a9512b41da4598193ab7855c21ec4bd1d">BS8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 8, 1 &gt;</td></tr>
<tr class="memdesc:a9512b41da4598193ab7855c21ec4bd1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a9512b41da4598193ab7855c21ec4bd1d">More...</a><br /></td></tr>
<tr class="separator:a9512b41da4598193ab7855c21ec4bd1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0cfd2127464f143670ac08f06f781f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#ace0cfd2127464f143670ac08f06f781f">BS7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 7, 1 &gt;</td></tr>
<tr class="memdesc:ace0cfd2127464f143670ac08f06f781f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ace0cfd2127464f143670ac08f06f781f">More...</a><br /></td></tr>
<tr class="separator:ace0cfd2127464f143670ac08f06f781f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d351a17ba241b9f5619e545982f468"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a78d351a17ba241b9f5619e545982f468">BS6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 6, 1 &gt;</td></tr>
<tr class="memdesc:a78d351a17ba241b9f5619e545982f468"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a78d351a17ba241b9f5619e545982f468">More...</a><br /></td></tr>
<tr class="separator:a78d351a17ba241b9f5619e545982f468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb51625186a60ccb78fc55e934ed1d2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a9eb51625186a60ccb78fc55e934ed1d2">BS5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 5, 1 &gt;</td></tr>
<tr class="memdesc:a9eb51625186a60ccb78fc55e934ed1d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a9eb51625186a60ccb78fc55e934ed1d2">More...</a><br /></td></tr>
<tr class="separator:a9eb51625186a60ccb78fc55e934ed1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e4b632b20b3f92b0c4fa3244b0b5815"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a0e4b632b20b3f92b0c4fa3244b0b5815">BS4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 4, 1 &gt;</td></tr>
<tr class="memdesc:a0e4b632b20b3f92b0c4fa3244b0b5815"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a0e4b632b20b3f92b0c4fa3244b0b5815">More...</a><br /></td></tr>
<tr class="separator:a0e4b632b20b3f92b0c4fa3244b0b5815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6dea04afeea4230be7703075fdb40a4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#aa6dea04afeea4230be7703075fdb40a4">BS3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 3, 1 &gt;</td></tr>
<tr class="memdesc:aa6dea04afeea4230be7703075fdb40a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#aa6dea04afeea4230be7703075fdb40a4">More...</a><br /></td></tr>
<tr class="separator:aa6dea04afeea4230be7703075fdb40a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01281ce4d332c7bd32ec7128628c2741"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a01281ce4d332c7bd32ec7128628c2741">BS2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 2, 1 &gt;</td></tr>
<tr class="memdesc:a01281ce4d332c7bd32ec7128628c2741"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a01281ce4d332c7bd32ec7128628c2741">More...</a><br /></td></tr>
<tr class="separator:a01281ce4d332c7bd32ec7128628c2741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3309bd531416487660fcef9dba7e48f9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a3309bd531416487660fcef9dba7e48f9">BS1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 1, 1 &gt;</td></tr>
<tr class="memdesc:a3309bd531416487660fcef9dba7e48f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a3309bd531416487660fcef9dba7e48f9">More...</a><br /></td></tr>
<tr class="separator:a3309bd531416487660fcef9dba7e48f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a846fe2e4a99aca18605f5db7f3b87307"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a846fe2e4a99aca18605f5db7f3b87307">BS0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 0, 1 &gt;</td></tr>
<tr class="memdesc:a846fe2e4a99aca18605f5db7f3b87307"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a846fe2e4a99aca18605f5db7f3b87307">More...</a><br /></td></tr>
<tr class="separator:a846fe2e4a99aca18605f5db7f3b87307"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port bit set/reset register. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a62f767f548970769eeb2477e5f74cf25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a62f767f548970769eeb2477e5f74cf25">STM32LIB::reg::GPIOD::BSRR::BR15</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 31, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a3bcd2fda36dfa74008c2b891ae38e54b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a3bcd2fda36dfa74008c2b891ae38e54b">STM32LIB::reg::GPIOD::BSRR::BR14</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 30, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a5bdc034815ee13572bf382663c6a83d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a5bdc034815ee13572bf382663c6a83d2">STM32LIB::reg::GPIOD::BSRR::BR13</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 29, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a153f93de2b43236789a3da3b34da3646"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a153f93de2b43236789a3da3b34da3646">STM32LIB::reg::GPIOD::BSRR::BR12</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 28, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a1e49f4eb7e54fd9dcd5da059db7336e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a1e49f4eb7e54fd9dcd5da059db7336e6">STM32LIB::reg::GPIOD::BSRR::BR11</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 27, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a41a608193da5412fd1138465a1bf966c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a41a608193da5412fd1138465a1bf966c">STM32LIB::reg::GPIOD::BSRR::BR10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 26, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a626ab43c3cb761f1c9c4a80f8cece686"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a626ab43c3cb761f1c9c4a80f8cece686">STM32LIB::reg::GPIOD::BSRR::BR9</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 25, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a2754b367facf3aae7a4b325f6b2700f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a2754b367facf3aae7a4b325f6b2700f7">STM32LIB::reg::GPIOD::BSRR::BR8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 24, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="afcb8160e7b82000c762136956a860478"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#afcb8160e7b82000c762136956a860478">STM32LIB::reg::GPIOD::BSRR::BR7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 23, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a06b0ed3a95da370e87cc639fc537288e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a06b0ed3a95da370e87cc639fc537288e">STM32LIB::reg::GPIOD::BSRR::BR6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 22, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a82bbc5ad9662e080a144ffa02ce2dd31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a82bbc5ad9662e080a144ffa02ce2dd31">STM32LIB::reg::GPIOD::BSRR::BR5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 21, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a887ece14663548c1b0b00acf73900f27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a887ece14663548c1b0b00acf73900f27">STM32LIB::reg::GPIOD::BSRR::BR4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 20, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="af541c23ef4595519eb0aed4abbee237c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#af541c23ef4595519eb0aed4abbee237c">STM32LIB::reg::GPIOD::BSRR::BR3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 19, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="adde05345ffa36e2447b19070946c51e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#adde05345ffa36e2447b19070946c51e4">STM32LIB::reg::GPIOD::BSRR::BR2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 18, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="aa5f6141dc2ee87d4ec0cc56a6d662fe2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#aa5f6141dc2ee87d4ec0cc56a6d662fe2">STM32LIB::reg::GPIOD::BSRR::BR1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 17, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="afdc071aeadcd978e45d144d03ef84081"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#afdc071aeadcd978e45d144d03ef84081">STM32LIB::reg::GPIOD::BSRR::BR0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ae0a6d6e795b06deb2f24290b0ec645f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#ae0a6d6e795b06deb2f24290b0ec645f4">STM32LIB::reg::GPIOD::BSRR::BS15</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ae83cf4a295ae896d2200555d3b490938"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#ae83cf4a295ae896d2200555d3b490938">STM32LIB::reg::GPIOD::BSRR::BS14</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="aa85f27b3634edc7c5ff1aa9c2c95b9a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#aa85f27b3634edc7c5ff1aa9c2c95b9a8">STM32LIB::reg::GPIOD::BSRR::BS13</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a72fd67833a213510a3e2d365dfc6459e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a72fd67833a213510a3e2d365dfc6459e">STM32LIB::reg::GPIOD::BSRR::BS12</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a1a390735846d9161555b00425756b973"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a1a390735846d9161555b00425756b973">STM32LIB::reg::GPIOD::BSRR::BS11</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a7a2018f9859305a766ef0e73948bfd74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a7a2018f9859305a766ef0e73948bfd74">STM32LIB::reg::GPIOD::BSRR::BS10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a7b1c296d6d8cb27c66047572a749ad94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a7b1c296d6d8cb27c66047572a749ad94">STM32LIB::reg::GPIOD::BSRR::BS9</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a9512b41da4598193ab7855c21ec4bd1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a9512b41da4598193ab7855c21ec4bd1d">STM32LIB::reg::GPIOD::BSRR::BS8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ace0cfd2127464f143670ac08f06f781f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#ace0cfd2127464f143670ac08f06f781f">STM32LIB::reg::GPIOD::BSRR::BS7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a78d351a17ba241b9f5619e545982f468"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a78d351a17ba241b9f5619e545982f468">STM32LIB::reg::GPIOD::BSRR::BS6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a9eb51625186a60ccb78fc55e934ed1d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a9eb51625186a60ccb78fc55e934ed1d2">STM32LIB::reg::GPIOD::BSRR::BS5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a0e4b632b20b3f92b0c4fa3244b0b5815"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a0e4b632b20b3f92b0c4fa3244b0b5815">STM32LIB::reg::GPIOD::BSRR::BS4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="aa6dea04afeea4230be7703075fdb40a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#aa6dea04afeea4230be7703075fdb40a4">STM32LIB::reg::GPIOD::BSRR::BS3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a01281ce4d332c7bd32ec7128628c2741"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a01281ce4d332c7bd32ec7128628c2741">STM32LIB::reg::GPIOD::BSRR::BS2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a3309bd531416487660fcef9dba7e48f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a3309bd531416487660fcef9dba7e48f9">STM32LIB::reg::GPIOD::BSRR::BS1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a846fe2e4a99aca18605f5db7f3b87307"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html#a846fe2e4a99aca18605f5db7f3b87307">STM32LIB::reg::GPIOD::BSRR::BS0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000C18, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
