|c4
RESET_N => ~NO_FANOUT~
CLOCK => CLOCK.IN1
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LED[0] <= <GND>
LED[1] <= <GND>
LED[2] <= <GND>
LED[3] <= <GND>
BUZZ <= <VCC>
RX => ~NO_FANOUT~
TX <= <GND>
SCL <= <GND>
SDA <> <UNC>
I2C_SCL <= <GND>
I2C_SDA <> <UNC>
PS2_CLK <= <GND>
PS2_DAT <> <UNC>
IR => ~NO_FANOUT~
VGA_R <= vga:UVGA.r
VGA_G <= vga:UVGA.g
VGA_B <= vga:UVGA.b
VGA_HS <= vga:UVGA.hs
VGA_VS <= vga:UVGA.vs
DIG[0] <= <VCC>
DIG[1] <= <VCC>
DIG[2] <= <VCC>
DIG[3] <= <VCC>
SEG[0] <= <GND>
SEG[1] <= <GND>
SEG[2] <= <GND>
SEG[3] <= <GND>
SEG[4] <= <GND>
SEG[5] <= <GND>
SEG[6] <= <GND>
SEG[7] <= <GND>
LCD_D[0] <> <UNC>
LCD_D[1] <> <UNC>
LCD_D[2] <> <UNC>
LCD_D[3] <> <UNC>
LCD_D[4] <> <UNC>
LCD_D[5] <> <UNC>
LCD_D[6] <> <UNC>
LCD_D[7] <> <UNC>
LCD_E <= <GND>
LCD_RW <= <GND>
LCD_RS <= <GND>
SDRAM_DQ[0] <> <UNC>
SDRAM_DQ[1] <> <UNC>
SDRAM_DQ[2] <> <UNC>
SDRAM_DQ[3] <> <UNC>
SDRAM_DQ[4] <> <UNC>
SDRAM_DQ[5] <> <UNC>
SDRAM_DQ[6] <> <UNC>
SDRAM_DQ[7] <> <UNC>
SDRAM_DQ[8] <> <UNC>
SDRAM_DQ[9] <> <UNC>
SDRAM_DQ[10] <> <UNC>
SDRAM_DQ[11] <> <UNC>
SDRAM_DQ[12] <> <UNC>
SDRAM_DQ[13] <> <UNC>
SDRAM_DQ[14] <> <UNC>
SDRAM_DQ[15] <> <UNC>
SDRAM_A[0] <= <GND>
SDRAM_A[1] <= <GND>
SDRAM_A[2] <= <GND>
SDRAM_A[3] <= <GND>
SDRAM_A[4] <= <GND>
SDRAM_A[5] <= <GND>
SDRAM_A[6] <= <GND>
SDRAM_A[7] <= <GND>
SDRAM_A[8] <= <GND>
SDRAM_A[9] <= <GND>
SDRAM_A[10] <= <GND>
SDRAM_A[11] <= <GND>
SDRAM_B[0] <= <GND>
SDRAM_B[1] <= <GND>
SDRAM_RAS <= <GND>
SDRAM_CAS <= <GND>
SDRAM_WE <= <GND>
SDRAM_L <= <GND>
SDRAM_U <= <GND>
SDRAM_CKE <= <GND>
SDRAM_CLK <= <GND>
SDRAM_CS <= <GND>


|c4|pll:UPLL
areset => areset.IN1
clock => clock.IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|c4|pll:UPLL|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|c4|pll:UPLL|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|c4|vga:UVGA
clock => ax[0]~reg0.CLK
clock => ax[1]~reg0.CLK
clock => ax[2]~reg0.CLK
clock => ax[3]~reg0.CLK
clock => ax[4]~reg0.CLK
clock => ax[5]~reg0.CLK
clock => ax[6]~reg0.CLK
clock => ax[7]~reg0.CLK
clock => ax[8]~reg0.CLK
clock => ax[9]~reg0.CLK
clock => ax[10]~reg0.CLK
clock => ax[11]~reg0.CLK
clock => ax[12]~reg0.CLK
clock => ax[13]~reg0.CLK
clock => ax[14]~reg0.CLK
clock => Y[0].CLK
clock => Y[1].CLK
clock => Y[2].CLK
clock => Y[3].CLK
clock => Y[4].CLK
clock => Y[5].CLK
clock => Y[6].CLK
clock => Y[7].CLK
clock => Y[8].CLK
clock => Y[9].CLK
clock => X[0].CLK
clock => X[1].CLK
clock => X[2].CLK
clock => X[3].CLK
clock => X[4].CLK
clock => X[5].CLK
clock => X[6].CLK
clock => X[7].CLK
clock => X[8].CLK
clock => X[9].CLK
clock => g~reg0.CLK
clock => b~reg0.CLK
clock => r~reg0.CLK
r <= r~reg0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~reg0.DB_MAX_OUTPUT_PORT_TYPE
b <= b~reg0.DB_MAX_OUTPUT_PORT_TYPE
hs <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
vs <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
ax[0] <= ax[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[1] <= ax[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[2] <= ax[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[3] <= ax[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[4] <= ax[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[5] <= ax[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[6] <= ax[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[7] <= ax[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[8] <= ax[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[9] <= ax[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[10] <= ax[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[11] <= ax[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[12] <= ax[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[13] <= ax[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[14] <= ax[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[0] => WideXor0.IN0
dx[1] => WideXor0.IN1
dx[2] => WideXor0.IN2
dx[3] => WideXor0.IN3
dx[4] => WideXor0.IN4
dx[5] => WideXor0.IN5
dx[6] => WideXor0.IN6
dx[7] => WideXor0.IN7


|c4|memory:MEM
clock => clock.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
w => w.IN1
ax[0] => ax[0].IN1
ax[1] => ax[1].IN1
ax[2] => ax[2].IN1
ax[3] => ax[3].IN1
ax[4] => ax[4].IN1
ax[5] => ax[5].IN1
ax[6] => ax[6].IN1
ax[7] => ax[7].IN1
ax[8] => ax[8].IN1
ax[9] => ax[9].IN1
ax[10] => ax[10].IN1
ax[11] => ax[11].IN1
ax[12] => ax[12].IN1
ax[13] => ax[13].IN1
ax[14] => ax[14].IN1
dx[0] => dx[0].IN1
dx[1] => dx[1].IN1
dx[2] => dx[2].IN1
dx[3] => dx[3].IN1
dx[4] => dx[4].IN1
dx[5] => dx[5].IN1
dx[6] => dx[6].IN1
dx[7] => dx[7].IN1
wx => wx.IN1
qx[0] <= altsyncram:altsyncram_component.q_b
qx[1] <= altsyncram:altsyncram_component.q_b
qx[2] <= altsyncram:altsyncram_component.q_b
qx[3] <= altsyncram:altsyncram_component.q_b
qx[4] <= altsyncram:altsyncram_component.q_b
qx[5] <= altsyncram:altsyncram_component.q_b
qx[6] <= altsyncram:altsyncram_component.q_b
qx[7] <= altsyncram:altsyncram_component.q_b


|c4|memory:MEM|altsyncram:altsyncram_component
wren_a => altsyncram_ual2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ual2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ual2:auto_generated.data_a[0]
data_a[1] => altsyncram_ual2:auto_generated.data_a[1]
data_a[2] => altsyncram_ual2:auto_generated.data_a[2]
data_a[3] => altsyncram_ual2:auto_generated.data_a[3]
data_a[4] => altsyncram_ual2:auto_generated.data_a[4]
data_a[5] => altsyncram_ual2:auto_generated.data_a[5]
data_a[6] => altsyncram_ual2:auto_generated.data_a[6]
data_a[7] => altsyncram_ual2:auto_generated.data_a[7]
data_b[0] => altsyncram_ual2:auto_generated.data_b[0]
data_b[1] => altsyncram_ual2:auto_generated.data_b[1]
data_b[2] => altsyncram_ual2:auto_generated.data_b[2]
data_b[3] => altsyncram_ual2:auto_generated.data_b[3]
data_b[4] => altsyncram_ual2:auto_generated.data_b[4]
data_b[5] => altsyncram_ual2:auto_generated.data_b[5]
data_b[6] => altsyncram_ual2:auto_generated.data_b[6]
data_b[7] => altsyncram_ual2:auto_generated.data_b[7]
address_a[0] => altsyncram_ual2:auto_generated.address_a[0]
address_a[1] => altsyncram_ual2:auto_generated.address_a[1]
address_a[2] => altsyncram_ual2:auto_generated.address_a[2]
address_a[3] => altsyncram_ual2:auto_generated.address_a[3]
address_a[4] => altsyncram_ual2:auto_generated.address_a[4]
address_a[5] => altsyncram_ual2:auto_generated.address_a[5]
address_a[6] => altsyncram_ual2:auto_generated.address_a[6]
address_a[7] => altsyncram_ual2:auto_generated.address_a[7]
address_a[8] => altsyncram_ual2:auto_generated.address_a[8]
address_a[9] => altsyncram_ual2:auto_generated.address_a[9]
address_a[10] => altsyncram_ual2:auto_generated.address_a[10]
address_a[11] => altsyncram_ual2:auto_generated.address_a[11]
address_a[12] => altsyncram_ual2:auto_generated.address_a[12]
address_a[13] => altsyncram_ual2:auto_generated.address_a[13]
address_a[14] => altsyncram_ual2:auto_generated.address_a[14]
address_b[0] => altsyncram_ual2:auto_generated.address_b[0]
address_b[1] => altsyncram_ual2:auto_generated.address_b[1]
address_b[2] => altsyncram_ual2:auto_generated.address_b[2]
address_b[3] => altsyncram_ual2:auto_generated.address_b[3]
address_b[4] => altsyncram_ual2:auto_generated.address_b[4]
address_b[5] => altsyncram_ual2:auto_generated.address_b[5]
address_b[6] => altsyncram_ual2:auto_generated.address_b[6]
address_b[7] => altsyncram_ual2:auto_generated.address_b[7]
address_b[8] => altsyncram_ual2:auto_generated.address_b[8]
address_b[9] => altsyncram_ual2:auto_generated.address_b[9]
address_b[10] => altsyncram_ual2:auto_generated.address_b[10]
address_b[11] => altsyncram_ual2:auto_generated.address_b[11]
address_b[12] => altsyncram_ual2:auto_generated.address_b[12]
address_b[13] => altsyncram_ual2:auto_generated.address_b[13]
address_b[14] => altsyncram_ual2:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ual2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ual2:auto_generated.q_a[0]
q_a[1] <= altsyncram_ual2:auto_generated.q_a[1]
q_a[2] <= altsyncram_ual2:auto_generated.q_a[2]
q_a[3] <= altsyncram_ual2:auto_generated.q_a[3]
q_a[4] <= altsyncram_ual2:auto_generated.q_a[4]
q_a[5] <= altsyncram_ual2:auto_generated.q_a[5]
q_a[6] <= altsyncram_ual2:auto_generated.q_a[6]
q_a[7] <= altsyncram_ual2:auto_generated.q_a[7]
q_b[0] <= altsyncram_ual2:auto_generated.q_b[0]
q_b[1] <= altsyncram_ual2:auto_generated.q_b[1]
q_b[2] <= altsyncram_ual2:auto_generated.q_b[2]
q_b[3] <= altsyncram_ual2:auto_generated.q_b[3]
q_b[4] <= altsyncram_ual2:auto_generated.q_b[4]
q_b[5] <= altsyncram_ual2:auto_generated.q_b[5]
q_b[6] <= altsyncram_ual2:auto_generated.q_b[6]
q_b[7] <= altsyncram_ual2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|c4|memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_msa:decode2.data[0]
address_a[13] => decode_f8a:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_msa:decode2.data[1]
address_a[14] => decode_f8a:rden_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_msa:decode3.data[0]
address_b[13] => decode_f8a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_msa:decode3.data[1]
address_b[14] => decode_f8a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => address_reg_b[1].CLK
clock0 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[0] => ram_block1a16.PORTBDATAIN
data_b[0] => ram_block1a24.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a9.PORTBDATAIN
data_b[1] => ram_block1a17.PORTBDATAIN
data_b[1] => ram_block1a25.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a10.PORTBDATAIN
data_b[2] => ram_block1a18.PORTBDATAIN
data_b[2] => ram_block1a26.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a11.PORTBDATAIN
data_b[3] => ram_block1a19.PORTBDATAIN
data_b[3] => ram_block1a27.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a12.PORTBDATAIN
data_b[4] => ram_block1a20.PORTBDATAIN
data_b[4] => ram_block1a28.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a13.PORTBDATAIN
data_b[5] => ram_block1a21.PORTBDATAIN
data_b[5] => ram_block1a29.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a14.PORTBDATAIN
data_b[6] => ram_block1a22.PORTBDATAIN
data_b[6] => ram_block1a30.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a15.PORTBDATAIN
data_b[7] => ram_block1a23.PORTBDATAIN
data_b[7] => ram_block1a31.PORTBDATAIN
q_a[0] <= mux_6nb:mux4.result[0]
q_a[1] <= mux_6nb:mux4.result[1]
q_a[2] <= mux_6nb:mux4.result[2]
q_a[3] <= mux_6nb:mux4.result[3]
q_a[4] <= mux_6nb:mux4.result[4]
q_a[5] <= mux_6nb:mux4.result[5]
q_a[6] <= mux_6nb:mux4.result[6]
q_a[7] <= mux_6nb:mux4.result[7]
q_b[0] <= mux_6nb:mux5.result[0]
q_b[1] <= mux_6nb:mux5.result[1]
q_b[2] <= mux_6nb:mux5.result[2]
q_b[3] <= mux_6nb:mux5.result[3]
q_b[4] <= mux_6nb:mux5.result[4]
q_b[5] <= mux_6nb:mux5.result[5]
q_b[6] <= mux_6nb:mux5.result[6]
q_b[7] <= mux_6nb:mux5.result[7]
wren_a => decode_msa:decode2.enable
wren_b => decode_msa:decode3.enable


|c4|memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|decode_msa:decode2
data[0] => w_anode445w[1].IN0
data[0] => w_anode458w[1].IN1
data[0] => w_anode466w[1].IN0
data[0] => w_anode474w[1].IN1
data[1] => w_anode445w[2].IN0
data[1] => w_anode458w[2].IN0
data[1] => w_anode466w[2].IN1
data[1] => w_anode474w[2].IN1
enable => w_anode445w[1].IN0
enable => w_anode458w[1].IN0
enable => w_anode466w[1].IN0
enable => w_anode474w[1].IN0
eq[0] <= w_anode445w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode458w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode466w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode474w[2].DB_MAX_OUTPUT_PORT_TYPE


|c4|memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|decode_msa:decode3
data[0] => w_anode445w[1].IN0
data[0] => w_anode458w[1].IN1
data[0] => w_anode466w[1].IN0
data[0] => w_anode474w[1].IN1
data[1] => w_anode445w[2].IN0
data[1] => w_anode458w[2].IN0
data[1] => w_anode466w[2].IN1
data[1] => w_anode474w[2].IN1
enable => w_anode445w[1].IN0
enable => w_anode458w[1].IN0
enable => w_anode466w[1].IN0
enable => w_anode474w[1].IN0
eq[0] <= w_anode445w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode458w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode466w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode474w[2].DB_MAX_OUTPUT_PORT_TYPE


|c4|memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|decode_f8a:rden_decode_a
data[0] => w_anode483w[1].IN0
data[0] => w_anode497w[1].IN1
data[0] => w_anode506w[1].IN0
data[0] => w_anode515w[1].IN1
data[1] => w_anode483w[2].IN0
data[1] => w_anode497w[2].IN0
data[1] => w_anode506w[2].IN1
data[1] => w_anode515w[2].IN1
eq[0] <= w_anode483w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode497w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode506w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode515w[2].DB_MAX_OUTPUT_PORT_TYPE


|c4|memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|decode_f8a:rden_decode_b
data[0] => w_anode483w[1].IN0
data[0] => w_anode497w[1].IN1
data[0] => w_anode506w[1].IN0
data[0] => w_anode515w[1].IN1
data[1] => w_anode483w[2].IN0
data[1] => w_anode497w[2].IN0
data[1] => w_anode506w[2].IN1
data[1] => w_anode515w[2].IN1
eq[0] <= w_anode483w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode497w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode506w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode515w[2].DB_MAX_OUTPUT_PORT_TYPE


|c4|memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|mux_6nb:mux4
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|c4|memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|mux_6nb:mux5
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|c4|core:CORE
clock => tmp16[0].CLK
clock => tmp16[1].CLK
clock => tmp16[2].CLK
clock => tmp16[3].CLK
clock => tmp16[4].CLK
clock => tmp16[5].CLK
clock => tmp16[6].CLK
clock => tmp16[7].CLK
clock => tmp16[8].CLK
clock => tmp16[9].CLK
clock => tmp16[10].CLK
clock => tmp16[11].CLK
clock => tmp16[12].CLK
clock => tmp16[13].CLK
clock => tmp16[14].CLK
clock => tmp16[15].CLK
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => port_o[0]~reg0.CLK
clock => port_o[1]~reg0.CLK
clock => port_o[2]~reg0.CLK
clock => port_o[3]~reg0.CLK
clock => port_o[4]~reg0.CLK
clock => port_o[5]~reg0.CLK
clock => port_o[6]~reg0.CLK
clock => port_o[7]~reg0.CLK
clock => port_a[0]~reg0.CLK
clock => port_a[1]~reg0.CLK
clock => port_a[2]~reg0.CLK
clock => port_a[3]~reg0.CLK
clock => port_a[4]~reg0.CLK
clock => port_a[5]~reg0.CLK
clock => port_a[6]~reg0.CLK
clock => port_a[7]~reg0.CLK
clock => port_a[8]~reg0.CLK
clock => port_a[9]~reg0.CLK
clock => port_a[10]~reg0.CLK
clock => port_a[11]~reg0.CLK
clock => port_a[12]~reg0.CLK
clock => port_a[13]~reg0.CLK
clock => port_a[14]~reg0.CLK
clock => port_a[15]~reg0.CLK
clock => imulw.CLK
clock => divb[0].CLK
clock => divb[1].CLK
clock => divb[2].CLK
clock => divb[3].CLK
clock => divb[4].CLK
clock => divb[5].CLK
clock => divb[6].CLK
clock => divb[7].CLK
clock => divb[8].CLK
clock => divb[9].CLK
clock => divb[10].CLK
clock => divb[11].CLK
clock => divb[12].CLK
clock => divb[13].CLK
clock => divb[14].CLK
clock => divb[15].CLK
clock => divb[16].CLK
clock => divb[17].CLK
clock => divb[18].CLK
clock => divb[19].CLK
clock => divb[20].CLK
clock => divb[21].CLK
clock => divb[22].CLK
clock => divb[23].CLK
clock => divb[24].CLK
clock => divb[25].CLK
clock => divb[26].CLK
clock => divb[27].CLK
clock => divb[28].CLK
clock => divb[29].CLK
clock => divb[30].CLK
clock => divb[31].CLK
clock => diva[0].CLK
clock => diva[1].CLK
clock => diva[2].CLK
clock => diva[3].CLK
clock => diva[4].CLK
clock => diva[5].CLK
clock => diva[6].CLK
clock => diva[7].CLK
clock => diva[8].CLK
clock => diva[9].CLK
clock => diva[10].CLK
clock => diva[11].CLK
clock => diva[12].CLK
clock => diva[13].CLK
clock => diva[14].CLK
clock => diva[15].CLK
clock => diva[16].CLK
clock => diva[17].CLK
clock => diva[18].CLK
clock => diva[19].CLK
clock => diva[20].CLK
clock => diva[21].CLK
clock => diva[22].CLK
clock => diva[23].CLK
clock => diva[24].CLK
clock => diva[25].CLK
clock => diva[26].CLK
clock => diva[27].CLK
clock => diva[28].CLK
clock => diva[29].CLK
clock => diva[30].CLK
clock => diva[31].CLK
clock => sign.CLK
clock => divr[0].CLK
clock => divr[1].CLK
clock => divr[2].CLK
clock => divr[3].CLK
clock => divr[4].CLK
clock => divr[5].CLK
clock => divr[6].CLK
clock => divr[7].CLK
clock => divr[8].CLK
clock => divr[9].CLK
clock => divr[10].CLK
clock => divr[11].CLK
clock => divr[12].CLK
clock => divr[13].CLK
clock => divr[14].CLK
clock => divr[15].CLK
clock => divr[16].CLK
clock => divr[17].CLK
clock => divr[18].CLK
clock => divr[19].CLK
clock => divr[20].CLK
clock => divr[21].CLK
clock => divr[22].CLK
clock => divr[23].CLK
clock => divr[24].CLK
clock => divr[25].CLK
clock => divr[26].CLK
clock => divr[27].CLK
clock => divr[28].CLK
clock => divr[29].CLK
clock => divr[30].CLK
clock => op2[0].CLK
clock => op2[1].CLK
clock => op2[2].CLK
clock => op2[3].CLK
clock => op2[4].CLK
clock => op2[5].CLK
clock => op2[6].CLK
clock => op2[7].CLK
clock => op2[8].CLK
clock => op2[9].CLK
clock => op2[10].CLK
clock => op2[11].CLK
clock => op2[12].CLK
clock => op2[13].CLK
clock => op2[14].CLK
clock => op2[15].CLK
clock => op1[0].CLK
clock => op1[1].CLK
clock => op1[2].CLK
clock => op1[3].CLK
clock => op1[4].CLK
clock => op1[5].CLK
clock => op1[6].CLK
clock => op1[7].CLK
clock => op1[8].CLK
clock => op1[9].CLK
clock => op1[10].CLK
clock => op1[11].CLK
clock => op1[12].CLK
clock => op1[13].CLK
clock => op1[14].CLK
clock => op1[15].CLK
clock => opcode[0].CLK
clock => opcode[1].CLK
clock => opcode[2].CLK
clock => opcode[3].CLK
clock => opcode[4].CLK
clock => opcode[5].CLK
clock => opcode[6].CLK
clock => opcode[7].CLK
clock => alu[0].CLK
clock => alu[1].CLK
clock => alu[2].CLK
clock => dir.CLK
clock => size.CLK
clock => trace_ff.CLK
clock => intr[0].CLK
clock => intr[1].CLK
clock => intr[2].CLK
clock => intr[3].CLK
clock => intr[4].CLK
clock => intr[5].CLK
clock => intr[6].CLK
clock => intr[7].CLK
clock => wb[0].CLK
clock => wb[1].CLK
clock => wb[2].CLK
clock => wb[3].CLK
clock => wb[4].CLK
clock => wb[5].CLK
clock => wb[6].CLK
clock => wb[7].CLK
clock => wb[8].CLK
clock => wb[9].CLK
clock => wb[10].CLK
clock => wb[11].CLK
clock => wb[12].CLK
clock => wb[13].CLK
clock => wb[14].CLK
clock => wb[15].CLK
clock => we~reg0.CLK
clock => ea[0].CLK
clock => ea[1].CLK
clock => ea[2].CLK
clock => ea[3].CLK
clock => ea[4].CLK
clock => ea[5].CLK
clock => ea[6].CLK
clock => ea[7].CLK
clock => ea[8].CLK
clock => ea[9].CLK
clock => ea[10].CLK
clock => ea[11].CLK
clock => ea[12].CLK
clock => ea[13].CLK
clock => ea[14].CLK
clock => ea[15].CLK
clock => rep[0].CLK
clock => rep[1].CLK
clock => over.CLK
clock => segment[0].CLK
clock => segment[1].CLK
clock => segment[2].CLK
clock => segment[3].CLK
clock => segment[4].CLK
clock => segment[5].CLK
clock => segment[6].CLK
clock => segment[7].CLK
clock => segment[8].CLK
clock => segment[9].CLK
clock => segment[10].CLK
clock => segment[11].CLK
clock => segment[12].CLK
clock => segment[13].CLK
clock => segment[14].CLK
clock => segment[15].CLK
clock => modrm[0].CLK
clock => modrm[1].CLK
clock => modrm[2].CLK
clock => modrm[3].CLK
clock => modrm[4].CLK
clock => modrm[5].CLK
clock => modrm[6].CLK
clock => modrm[7].CLK
clock => cpen.CLK
clock => cp.CLK
clock => port_w~reg0.CLK
clock => port_r~reg0.CLK
clock => flags[0]~reg0.CLK
clock => flags[1]~reg0.CLK
clock => flags[2]~reg0.CLK
clock => flags[3]~reg0.CLK
clock => flags[4]~reg0.CLK
clock => flags[5]~reg0.CLK
clock => flags[6]~reg0.CLK
clock => flags[7]~reg0.CLK
clock => flags[8]~reg0.CLK
clock => flags[9]~reg0.CLK
clock => flags[10]~reg0.CLK
clock => flags[11]~reg0.CLK
clock => iack.CLK
clock => gs[0]~reg0.CLK
clock => gs[1]~reg0.CLK
clock => gs[2]~reg0.CLK
clock => gs[3]~reg0.CLK
clock => gs[4]~reg0.CLK
clock => gs[5]~reg0.CLK
clock => gs[6]~reg0.CLK
clock => gs[7]~reg0.CLK
clock => gs[8]~reg0.CLK
clock => gs[9]~reg0.CLK
clock => gs[10]~reg0.CLK
clock => gs[11]~reg0.CLK
clock => gs[12]~reg0.CLK
clock => gs[13]~reg0.CLK
clock => gs[14]~reg0.CLK
clock => gs[15]~reg0.CLK
clock => fs[0]~reg0.CLK
clock => fs[1]~reg0.CLK
clock => fs[2]~reg0.CLK
clock => fs[3]~reg0.CLK
clock => fs[4]~reg0.CLK
clock => fs[5]~reg0.CLK
clock => fs[6]~reg0.CLK
clock => fs[7]~reg0.CLK
clock => fs[8]~reg0.CLK
clock => fs[9]~reg0.CLK
clock => fs[10]~reg0.CLK
clock => fs[11]~reg0.CLK
clock => fs[12]~reg0.CLK
clock => fs[13]~reg0.CLK
clock => fs[14]~reg0.CLK
clock => fs[15]~reg0.CLK
clock => ds[0]~reg0.CLK
clock => ds[1]~reg0.CLK
clock => ds[2]~reg0.CLK
clock => ds[3]~reg0.CLK
clock => ds[4]~reg0.CLK
clock => ds[5]~reg0.CLK
clock => ds[6]~reg0.CLK
clock => ds[7]~reg0.CLK
clock => ds[8]~reg0.CLK
clock => ds[9]~reg0.CLK
clock => ds[10]~reg0.CLK
clock => ds[11]~reg0.CLK
clock => ds[12]~reg0.CLK
clock => ds[13]~reg0.CLK
clock => ds[14]~reg0.CLK
clock => ds[15]~reg0.CLK
clock => ss[0]~reg0.CLK
clock => ss[1]~reg0.CLK
clock => ss[2]~reg0.CLK
clock => ss[3]~reg0.CLK
clock => ss[4]~reg0.CLK
clock => ss[5]~reg0.CLK
clock => ss[6]~reg0.CLK
clock => ss[7]~reg0.CLK
clock => ss[8]~reg0.CLK
clock => ss[9]~reg0.CLK
clock => ss[10]~reg0.CLK
clock => ss[11]~reg0.CLK
clock => ss[12]~reg0.CLK
clock => ss[13]~reg0.CLK
clock => ss[14]~reg0.CLK
clock => ss[15]~reg0.CLK
clock => es[0]~reg0.CLK
clock => es[1]~reg0.CLK
clock => es[2]~reg0.CLK
clock => es[3]~reg0.CLK
clock => es[4]~reg0.CLK
clock => es[5]~reg0.CLK
clock => es[6]~reg0.CLK
clock => es[7]~reg0.CLK
clock => es[8]~reg0.CLK
clock => es[9]~reg0.CLK
clock => es[10]~reg0.CLK
clock => es[11]~reg0.CLK
clock => es[12]~reg0.CLK
clock => es[13]~reg0.CLK
clock => es[14]~reg0.CLK
clock => es[15]~reg0.CLK
clock => cs[0]~reg0.CLK
clock => cs[1]~reg0.CLK
clock => cs[2]~reg0.CLK
clock => cs[3]~reg0.CLK
clock => cs[4]~reg0.CLK
clock => cs[5]~reg0.CLK
clock => cs[6]~reg0.CLK
clock => cs[7]~reg0.CLK
clock => cs[8]~reg0.CLK
clock => cs[9]~reg0.CLK
clock => cs[10]~reg0.CLK
clock => cs[11]~reg0.CLK
clock => cs[12]~reg0.CLK
clock => cs[13]~reg0.CLK
clock => cs[14]~reg0.CLK
clock => cs[15]~reg0.CLK
clock => ip[0]~reg0.CLK
clock => ip[1]~reg0.CLK
clock => ip[2]~reg0.CLK
clock => ip[3]~reg0.CLK
clock => ip[4]~reg0.CLK
clock => ip[5]~reg0.CLK
clock => ip[6]~reg0.CLK
clock => ip[7]~reg0.CLK
clock => ip[8]~reg0.CLK
clock => ip[9]~reg0.CLK
clock => ip[10]~reg0.CLK
clock => ip[11]~reg0.CLK
clock => ip[12]~reg0.CLK
clock => ip[13]~reg0.CLK
clock => ip[14]~reg0.CLK
clock => ip[15]~reg0.CLK
clock => di[0]~reg0.CLK
clock => di[1]~reg0.CLK
clock => di[2]~reg0.CLK
clock => di[3]~reg0.CLK
clock => di[4]~reg0.CLK
clock => di[5]~reg0.CLK
clock => di[6]~reg0.CLK
clock => di[7]~reg0.CLK
clock => di[8]~reg0.CLK
clock => di[9]~reg0.CLK
clock => di[10]~reg0.CLK
clock => di[11]~reg0.CLK
clock => di[12]~reg0.CLK
clock => di[13]~reg0.CLK
clock => di[14]~reg0.CLK
clock => di[15]~reg0.CLK
clock => si[0]~reg0.CLK
clock => si[1]~reg0.CLK
clock => si[2]~reg0.CLK
clock => si[3]~reg0.CLK
clock => si[4]~reg0.CLK
clock => si[5]~reg0.CLK
clock => si[6]~reg0.CLK
clock => si[7]~reg0.CLK
clock => si[8]~reg0.CLK
clock => si[9]~reg0.CLK
clock => si[10]~reg0.CLK
clock => si[11]~reg0.CLK
clock => si[12]~reg0.CLK
clock => si[13]~reg0.CLK
clock => si[14]~reg0.CLK
clock => si[15]~reg0.CLK
clock => bp[0]~reg0.CLK
clock => bp[1]~reg0.CLK
clock => bp[2]~reg0.CLK
clock => bp[3]~reg0.CLK
clock => bp[4]~reg0.CLK
clock => bp[5]~reg0.CLK
clock => bp[6]~reg0.CLK
clock => bp[7]~reg0.CLK
clock => bp[8]~reg0.CLK
clock => bp[9]~reg0.CLK
clock => bp[10]~reg0.CLK
clock => bp[11]~reg0.CLK
clock => bp[12]~reg0.CLK
clock => bp[13]~reg0.CLK
clock => bp[14]~reg0.CLK
clock => bp[15]~reg0.CLK
clock => sp[0]~reg0.CLK
clock => sp[1]~reg0.CLK
clock => sp[2]~reg0.CLK
clock => sp[3]~reg0.CLK
clock => sp[4]~reg0.CLK
clock => sp[5]~reg0.CLK
clock => sp[6]~reg0.CLK
clock => sp[7]~reg0.CLK
clock => sp[8]~reg0.CLK
clock => sp[9]~reg0.CLK
clock => sp[10]~reg0.CLK
clock => sp[11]~reg0.CLK
clock => sp[12]~reg0.CLK
clock => sp[13]~reg0.CLK
clock => sp[14]~reg0.CLK
clock => sp[15]~reg0.CLK
clock => dx[0]~reg0.CLK
clock => dx[1]~reg0.CLK
clock => dx[2]~reg0.CLK
clock => dx[3]~reg0.CLK
clock => dx[4]~reg0.CLK
clock => dx[5]~reg0.CLK
clock => dx[6]~reg0.CLK
clock => dx[7]~reg0.CLK
clock => dx[8]~reg0.CLK
clock => dx[9]~reg0.CLK
clock => dx[10]~reg0.CLK
clock => dx[11]~reg0.CLK
clock => dx[12]~reg0.CLK
clock => dx[13]~reg0.CLK
clock => dx[14]~reg0.CLK
clock => dx[15]~reg0.CLK
clock => cx[0]~reg0.CLK
clock => cx[1]~reg0.CLK
clock => cx[2]~reg0.CLK
clock => cx[3]~reg0.CLK
clock => cx[4]~reg0.CLK
clock => cx[5]~reg0.CLK
clock => cx[6]~reg0.CLK
clock => cx[7]~reg0.CLK
clock => cx[8]~reg0.CLK
clock => cx[9]~reg0.CLK
clock => cx[10]~reg0.CLK
clock => cx[11]~reg0.CLK
clock => cx[12]~reg0.CLK
clock => cx[13]~reg0.CLK
clock => cx[14]~reg0.CLK
clock => cx[15]~reg0.CLK
clock => bx[0]~reg0.CLK
clock => bx[1]~reg0.CLK
clock => bx[2]~reg0.CLK
clock => bx[3]~reg0.CLK
clock => bx[4]~reg0.CLK
clock => bx[5]~reg0.CLK
clock => bx[6]~reg0.CLK
clock => bx[7]~reg0.CLK
clock => bx[8]~reg0.CLK
clock => bx[9]~reg0.CLK
clock => bx[10]~reg0.CLK
clock => bx[11]~reg0.CLK
clock => bx[12]~reg0.CLK
clock => bx[13]~reg0.CLK
clock => bx[14]~reg0.CLK
clock => bx[15]~reg0.CLK
clock => ax[0]~reg0.CLK
clock => ax[1]~reg0.CLK
clock => ax[2]~reg0.CLK
clock => ax[3]~reg0.CLK
clock => ax[4]~reg0.CLK
clock => ax[5]~reg0.CLK
clock => ax[6]~reg0.CLK
clock => ax[7]~reg0.CLK
clock => ax[8]~reg0.CLK
clock => ax[9]~reg0.CLK
clock => ax[10]~reg0.CLK
clock => ax[11]~reg0.CLK
clock => ax[12]~reg0.CLK
clock => ax[13]~reg0.CLK
clock => ax[14]~reg0.CLK
clock => ax[15]~reg0.CLK
clock => s2~1.DATAIN
clock => s1~1.DATAIN
clock => fnext~4.DATAIN
clock => fn~10.DATAIN
ce => port_r.OUTPUTSELECT
ce => port_w.OUTPUTSELECT
ce => fn.OUTPUTSELECT
ce => fn.OUTPUTSELECT
ce => fn.OUTPUTSELECT
ce => fn.OUTPUTSELECT
ce => fn.OUTPUTSELECT
ce => fn.OUTPUTSELECT
ce => fn.OUTPUTSELECT
ce => fn.OUTPUTSELECT
ce => fn.OUTPUTSELECT
ce => fn.OUTPUTSELECT
ce => fnext.OUTPUTSELECT
ce => fnext.OUTPUTSELECT
ce => fnext.OUTPUTSELECT
ce => s1.OUTPUTSELECT
ce => s1.OUTPUTSELECT
ce => s1.OUTPUTSELECT
ce => s1.OUTPUTSELECT
ce => s1.OUTPUTSELECT
ce => s1.OUTPUTSELECT
ce => s2.OUTPUTSELECT
ce => s2.OUTPUTSELECT
ce => s2.OUTPUTSELECT
ce => s2.OUTPUTSELECT
ce => s2.OUTPUTSELECT
ce => s2.OUTPUTSELECT
ce => s2.OUTPUTSELECT
ce => s2.OUTPUTSELECT
ce => cp.OUTPUTSELECT
ce => cpen.OUTPUTSELECT
ce => modrm.OUTPUTSELECT
ce => modrm.OUTPUTSELECT
ce => modrm.OUTPUTSELECT
ce => modrm.OUTPUTSELECT
ce => modrm.OUTPUTSELECT
ce => modrm.OUTPUTSELECT
ce => modrm.OUTPUTSELECT
ce => modrm.OUTPUTSELECT
ce => segment.OUTPUTSELECT
ce => segment.OUTPUTSELECT
ce => segment.OUTPUTSELECT
ce => segment.OUTPUTSELECT
ce => segment.OUTPUTSELECT
ce => segment.OUTPUTSELECT
ce => segment.OUTPUTSELECT
ce => segment.OUTPUTSELECT
ce => segment.OUTPUTSELECT
ce => segment.OUTPUTSELECT
ce => segment.OUTPUTSELECT
ce => segment.OUTPUTSELECT
ce => segment.OUTPUTSELECT
ce => segment.OUTPUTSELECT
ce => segment.OUTPUTSELECT
ce => segment.OUTPUTSELECT
ce => over.OUTPUTSELECT
ce => rep.OUTPUTSELECT
ce => rep.OUTPUTSELECT
ce => ea.OUTPUTSELECT
ce => ea.OUTPUTSELECT
ce => ea.OUTPUTSELECT
ce => ea.OUTPUTSELECT
ce => ea.OUTPUTSELECT
ce => ea.OUTPUTSELECT
ce => ea.OUTPUTSELECT
ce => ea.OUTPUTSELECT
ce => ea.OUTPUTSELECT
ce => ea.OUTPUTSELECT
ce => ea.OUTPUTSELECT
ce => ea.OUTPUTSELECT
ce => ea.OUTPUTSELECT
ce => ea.OUTPUTSELECT
ce => ea.OUTPUTSELECT
ce => ea.OUTPUTSELECT
ce => we.OUTPUTSELECT
ce => wb.OUTPUTSELECT
ce => wb.OUTPUTSELECT
ce => wb.OUTPUTSELECT
ce => wb.OUTPUTSELECT
ce => wb.OUTPUTSELECT
ce => wb.OUTPUTSELECT
ce => wb.OUTPUTSELECT
ce => wb.OUTPUTSELECT
ce => wb.OUTPUTSELECT
ce => wb.OUTPUTSELECT
ce => wb.OUTPUTSELECT
ce => wb.OUTPUTSELECT
ce => wb.OUTPUTSELECT
ce => wb.OUTPUTSELECT
ce => wb.OUTPUTSELECT
ce => wb.OUTPUTSELECT
ce => intr.OUTPUTSELECT
ce => intr.OUTPUTSELECT
ce => intr.OUTPUTSELECT
ce => intr.OUTPUTSELECT
ce => intr.OUTPUTSELECT
ce => intr.OUTPUTSELECT
ce => intr.OUTPUTSELECT
ce => intr.OUTPUTSELECT
ce => iack.OUTPUTSELECT
ce => trace_ff.OUTPUTSELECT
ce => ip.OUTPUTSELECT
ce => ip.OUTPUTSELECT
ce => ip.OUTPUTSELECT
ce => ip.OUTPUTSELECT
ce => ip.OUTPUTSELECT
ce => ip.OUTPUTSELECT
ce => ip.OUTPUTSELECT
ce => ip.OUTPUTSELECT
ce => ip.OUTPUTSELECT
ce => ip.OUTPUTSELECT
ce => ip.OUTPUTSELECT
ce => ip.OUTPUTSELECT
ce => ip.OUTPUTSELECT
ce => ip.OUTPUTSELECT
ce => ip.OUTPUTSELECT
ce => ip.OUTPUTSELECT
ce => size.OUTPUTSELECT
ce => dir.OUTPUTSELECT
ce => alu.OUTPUTSELECT
ce => alu.OUTPUTSELECT
ce => alu.OUTPUTSELECT
ce => opcode.OUTPUTSELECT
ce => opcode.OUTPUTSELECT
ce => opcode.OUTPUTSELECT
ce => opcode.OUTPUTSELECT
ce => opcode.OUTPUTSELECT
ce => opcode.OUTPUTSELECT
ce => opcode.OUTPUTSELECT
ce => opcode.OUTPUTSELECT
ce => flags.OUTPUTSELECT
ce => flags.OUTPUTSELECT
ce => flags.OUTPUTSELECT
ce => flags.OUTPUTSELECT
ce => flags.OUTPUTSELECT
ce => flags.OUTPUTSELECT
ce => flags.OUTPUTSELECT
ce => flags.OUTPUTSELECT
ce => flags.OUTPUTSELECT
ce => flags.OUTPUTSELECT
ce => flags.OUTPUTSELECT
ce => flags.OUTPUTSELECT
ce => cx.OUTPUTSELECT
ce => cx.OUTPUTSELECT
ce => cx.OUTPUTSELECT
ce => cx.OUTPUTSELECT
ce => cx.OUTPUTSELECT
ce => cx.OUTPUTSELECT
ce => cx.OUTPUTSELECT
ce => cx.OUTPUTSELECT
ce => cx.OUTPUTSELECT
ce => cx.OUTPUTSELECT
ce => cx.OUTPUTSELECT
ce => cx.OUTPUTSELECT
ce => cx.OUTPUTSELECT
ce => cx.OUTPUTSELECT
ce => cx.OUTPUTSELECT
ce => cx.OUTPUTSELECT
ce => ax.OUTPUTSELECT
ce => ax.OUTPUTSELECT
ce => ax.OUTPUTSELECT
ce => ax.OUTPUTSELECT
ce => ax.OUTPUTSELECT
ce => ax.OUTPUTSELECT
ce => ax.OUTPUTSELECT
ce => ax.OUTPUTSELECT
ce => ax.OUTPUTSELECT
ce => ax.OUTPUTSELECT
ce => ax.OUTPUTSELECT
ce => ax.OUTPUTSELECT
ce => ax.OUTPUTSELECT
ce => ax.OUTPUTSELECT
ce => ax.OUTPUTSELECT
ce => ax.OUTPUTSELECT
ce => op1.OUTPUTSELECT
ce => op1.OUTPUTSELECT
ce => op1.OUTPUTSELECT
ce => op1.OUTPUTSELECT
ce => op1.OUTPUTSELECT
ce => op1.OUTPUTSELECT
ce => op1.OUTPUTSELECT
ce => op1.OUTPUTSELECT
ce => op1.OUTPUTSELECT
ce => op1.OUTPUTSELECT
ce => op1.OUTPUTSELECT
ce => op1.OUTPUTSELECT
ce => op1.OUTPUTSELECT
ce => op1.OUTPUTSELECT
ce => op1.OUTPUTSELECT
ce => op1.OUTPUTSELECT
ce => dx.OUTPUTSELECT
ce => dx.OUTPUTSELECT
ce => dx.OUTPUTSELECT
ce => dx.OUTPUTSELECT
ce => dx.OUTPUTSELECT
ce => dx.OUTPUTSELECT
ce => dx.OUTPUTSELECT
ce => dx.OUTPUTSELECT
ce => dx.OUTPUTSELECT
ce => dx.OUTPUTSELECT
ce => dx.OUTPUTSELECT
ce => dx.OUTPUTSELECT
ce => dx.OUTPUTSELECT
ce => dx.OUTPUTSELECT
ce => dx.OUTPUTSELECT
ce => dx.OUTPUTSELECT
ce => op2.OUTPUTSELECT
ce => op2.OUTPUTSELECT
ce => op2.OUTPUTSELECT
ce => op2.OUTPUTSELECT
ce => op2.OUTPUTSELECT
ce => op2.OUTPUTSELECT
ce => op2.OUTPUTSELECT
ce => op2.OUTPUTSELECT
ce => op2.OUTPUTSELECT
ce => op2.OUTPUTSELECT
ce => op2.OUTPUTSELECT
ce => op2.OUTPUTSELECT
ce => op2.OUTPUTSELECT
ce => op2.OUTPUTSELECT
ce => op2.OUTPUTSELECT
ce => op2.OUTPUTSELECT
ce => cs.OUTPUTSELECT
ce => cs.OUTPUTSELECT
ce => cs.OUTPUTSELECT
ce => cs.OUTPUTSELECT
ce => cs.OUTPUTSELECT
ce => cs.OUTPUTSELECT
ce => cs.OUTPUTSELECT
ce => cs.OUTPUTSELECT
ce => cs.OUTPUTSELECT
ce => cs.OUTPUTSELECT
ce => cs.OUTPUTSELECT
ce => cs.OUTPUTSELECT
ce => cs.OUTPUTSELECT
ce => cs.OUTPUTSELECT
ce => cs.OUTPUTSELECT
ce => cs.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => divr.OUTPUTSELECT
ce => sign.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => diva.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => divb.OUTPUTSELECT
ce => imulw.OUTPUTSELECT
ce => port_a.OUTPUTSELECT
ce => port_a.OUTPUTSELECT
ce => port_a.OUTPUTSELECT
ce => port_a.OUTPUTSELECT
ce => port_a.OUTPUTSELECT
ce => port_a.OUTPUTSELECT
ce => port_a.OUTPUTSELECT
ce => port_a.OUTPUTSELECT
ce => port_a.OUTPUTSELECT
ce => port_a.OUTPUTSELECT
ce => port_a.OUTPUTSELECT
ce => port_a.OUTPUTSELECT
ce => port_a.OUTPUTSELECT
ce => port_a.OUTPUTSELECT
ce => port_a.OUTPUTSELECT
ce => port_a.OUTPUTSELECT
ce => port_o.OUTPUTSELECT
ce => port_o.OUTPUTSELECT
ce => port_o.OUTPUTSELECT
ce => port_o.OUTPUTSELECT
ce => port_o.OUTPUTSELECT
ce => port_o.OUTPUTSELECT
ce => port_o.OUTPUTSELECT
ce => port_o.OUTPUTSELECT
ce => sp.OUTPUTSELECT
ce => sp.OUTPUTSELECT
ce => sp.OUTPUTSELECT
ce => sp.OUTPUTSELECT
ce => sp.OUTPUTSELECT
ce => sp.OUTPUTSELECT
ce => sp.OUTPUTSELECT
ce => sp.OUTPUTSELECT
ce => sp.OUTPUTSELECT
ce => sp.OUTPUTSELECT
ce => sp.OUTPUTSELECT
ce => sp.OUTPUTSELECT
ce => sp.OUTPUTSELECT
ce => sp.OUTPUTSELECT
ce => sp.OUTPUTSELECT
ce => sp.OUTPUTSELECT
ce => ds.OUTPUTSELECT
ce => ds.OUTPUTSELECT
ce => ds.OUTPUTSELECT
ce => ds.OUTPUTSELECT
ce => ds.OUTPUTSELECT
ce => ds.OUTPUTSELECT
ce => ds.OUTPUTSELECT
ce => ds.OUTPUTSELECT
ce => ds.OUTPUTSELECT
ce => ds.OUTPUTSELECT
ce => ds.OUTPUTSELECT
ce => ds.OUTPUTSELECT
ce => ds.OUTPUTSELECT
ce => ds.OUTPUTSELECT
ce => ds.OUTPUTSELECT
ce => ds.OUTPUTSELECT
ce => es.OUTPUTSELECT
ce => es.OUTPUTSELECT
ce => es.OUTPUTSELECT
ce => es.OUTPUTSELECT
ce => es.OUTPUTSELECT
ce => es.OUTPUTSELECT
ce => es.OUTPUTSELECT
ce => es.OUTPUTSELECT
ce => es.OUTPUTSELECT
ce => es.OUTPUTSELECT
ce => es.OUTPUTSELECT
ce => es.OUTPUTSELECT
ce => es.OUTPUTSELECT
ce => es.OUTPUTSELECT
ce => es.OUTPUTSELECT
ce => es.OUTPUTSELECT
ce => di.OUTPUTSELECT
ce => di.OUTPUTSELECT
ce => di.OUTPUTSELECT
ce => di.OUTPUTSELECT
ce => di.OUTPUTSELECT
ce => di.OUTPUTSELECT
ce => di.OUTPUTSELECT
ce => di.OUTPUTSELECT
ce => di.OUTPUTSELECT
ce => di.OUTPUTSELECT
ce => di.OUTPUTSELECT
ce => di.OUTPUTSELECT
ce => di.OUTPUTSELECT
ce => di.OUTPUTSELECT
ce => di.OUTPUTSELECT
ce => di.OUTPUTSELECT
ce => si.OUTPUTSELECT
ce => si.OUTPUTSELECT
ce => si.OUTPUTSELECT
ce => si.OUTPUTSELECT
ce => si.OUTPUTSELECT
ce => si.OUTPUTSELECT
ce => si.OUTPUTSELECT
ce => si.OUTPUTSELECT
ce => si.OUTPUTSELECT
ce => si.OUTPUTSELECT
ce => si.OUTPUTSELECT
ce => si.OUTPUTSELECT
ce => si.OUTPUTSELECT
ce => si.OUTPUTSELECT
ce => si.OUTPUTSELECT
ce => si.OUTPUTSELECT
ce => out.OUTPUTSELECT
ce => out.OUTPUTSELECT
ce => out.OUTPUTSELECT
ce => out.OUTPUTSELECT
ce => out.OUTPUTSELECT
ce => out.OUTPUTSELECT
ce => out.OUTPUTSELECT
ce => out.OUTPUTSELECT
ce => tmp16.OUTPUTSELECT
ce => tmp16.OUTPUTSELECT
ce => tmp16.OUTPUTSELECT
ce => tmp16.OUTPUTSELECT
ce => tmp16.OUTPUTSELECT
ce => tmp16.OUTPUTSELECT
ce => tmp16.OUTPUTSELECT
ce => tmp16.OUTPUTSELECT
ce => tmp16.OUTPUTSELECT
ce => tmp16.OUTPUTSELECT
ce => tmp16.OUTPUTSELECT
ce => tmp16.OUTPUTSELECT
ce => tmp16.OUTPUTSELECT
ce => tmp16.OUTPUTSELECT
ce => tmp16.OUTPUTSELECT
ce => tmp16.OUTPUTSELECT
ce => gs.OUTPUTSELECT
ce => gs.OUTPUTSELECT
ce => gs.OUTPUTSELECT
ce => gs.OUTPUTSELECT
ce => gs.OUTPUTSELECT
ce => gs.OUTPUTSELECT
ce => gs.OUTPUTSELECT
ce => gs.OUTPUTSELECT
ce => gs.OUTPUTSELECT
ce => gs.OUTPUTSELECT
ce => gs.OUTPUTSELECT
ce => gs.OUTPUTSELECT
ce => gs.OUTPUTSELECT
ce => gs.OUTPUTSELECT
ce => gs.OUTPUTSELECT
ce => gs.OUTPUTSELECT
ce => fs.OUTPUTSELECT
ce => fs.OUTPUTSELECT
ce => fs.OUTPUTSELECT
ce => fs.OUTPUTSELECT
ce => fs.OUTPUTSELECT
ce => fs.OUTPUTSELECT
ce => fs.OUTPUTSELECT
ce => fs.OUTPUTSELECT
ce => fs.OUTPUTSELECT
ce => fs.OUTPUTSELECT
ce => fs.OUTPUTSELECT
ce => fs.OUTPUTSELECT
ce => fs.OUTPUTSELECT
ce => fs.OUTPUTSELECT
ce => fs.OUTPUTSELECT
ce => fs.OUTPUTSELECT
ce => ss.OUTPUTSELECT
ce => ss.OUTPUTSELECT
ce => ss.OUTPUTSELECT
ce => ss.OUTPUTSELECT
ce => ss.OUTPUTSELECT
ce => ss.OUTPUTSELECT
ce => ss.OUTPUTSELECT
ce => ss.OUTPUTSELECT
ce => ss.OUTPUTSELECT
ce => ss.OUTPUTSELECT
ce => ss.OUTPUTSELECT
ce => ss.OUTPUTSELECT
ce => ss.OUTPUTSELECT
ce => ss.OUTPUTSELECT
ce => ss.OUTPUTSELECT
ce => ss.OUTPUTSELECT
ce => bx.OUTPUTSELECT
ce => bx.OUTPUTSELECT
ce => bx.OUTPUTSELECT
ce => bx.OUTPUTSELECT
ce => bx.OUTPUTSELECT
ce => bx.OUTPUTSELECT
ce => bx.OUTPUTSELECT
ce => bx.OUTPUTSELECT
ce => bx.OUTPUTSELECT
ce => bx.OUTPUTSELECT
ce => bx.OUTPUTSELECT
ce => bx.OUTPUTSELECT
ce => bx.OUTPUTSELECT
ce => bx.OUTPUTSELECT
ce => bx.OUTPUTSELECT
ce => bx.OUTPUTSELECT
ce => bp.OUTPUTSELECT
ce => bp.OUTPUTSELECT
ce => bp.OUTPUTSELECT
ce => bp.OUTPUTSELECT
ce => bp.OUTPUTSELECT
ce => bp.OUTPUTSELECT
ce => bp.OUTPUTSELECT
ce => bp.OUTPUTSELECT
ce => bp.OUTPUTSELECT
ce => bp.OUTPUTSELECT
ce => bp.OUTPUTSELECT
ce => bp.OUTPUTSELECT
ce => bp.OUTPUTSELECT
ce => bp.OUTPUTSELECT
ce => bp.OUTPUTSELECT
ce => bp.OUTPUTSELECT
reset_n => fn.OUTPUTSELECT
reset_n => fn.OUTPUTSELECT
reset_n => fn.OUTPUTSELECT
reset_n => fn.OUTPUTSELECT
reset_n => fn.OUTPUTSELECT
reset_n => fn.OUTPUTSELECT
reset_n => fn.OUTPUTSELECT
reset_n => fn.OUTPUTSELECT
reset_n => fn.OUTPUTSELECT
reset_n => fn.OUTPUTSELECT
reset_n => ax.OUTPUTSELECT
reset_n => ax.OUTPUTSELECT
reset_n => ax.OUTPUTSELECT
reset_n => ax.OUTPUTSELECT
reset_n => ax.OUTPUTSELECT
reset_n => ax.OUTPUTSELECT
reset_n => ax.OUTPUTSELECT
reset_n => ax.OUTPUTSELECT
reset_n => ax.OUTPUTSELECT
reset_n => ax.OUTPUTSELECT
reset_n => ax.OUTPUTSELECT
reset_n => ax.OUTPUTSELECT
reset_n => ax.OUTPUTSELECT
reset_n => ax.OUTPUTSELECT
reset_n => ax.OUTPUTSELECT
reset_n => ax.OUTPUTSELECT
reset_n => bx.OUTPUTSELECT
reset_n => bx.OUTPUTSELECT
reset_n => bx.OUTPUTSELECT
reset_n => bx.OUTPUTSELECT
reset_n => bx.OUTPUTSELECT
reset_n => bx.OUTPUTSELECT
reset_n => bx.OUTPUTSELECT
reset_n => bx.OUTPUTSELECT
reset_n => bx.OUTPUTSELECT
reset_n => bx.OUTPUTSELECT
reset_n => bx.OUTPUTSELECT
reset_n => bx.OUTPUTSELECT
reset_n => bx.OUTPUTSELECT
reset_n => bx.OUTPUTSELECT
reset_n => bx.OUTPUTSELECT
reset_n => bx.OUTPUTSELECT
reset_n => cx.OUTPUTSELECT
reset_n => cx.OUTPUTSELECT
reset_n => cx.OUTPUTSELECT
reset_n => cx.OUTPUTSELECT
reset_n => cx.OUTPUTSELECT
reset_n => cx.OUTPUTSELECT
reset_n => cx.OUTPUTSELECT
reset_n => cx.OUTPUTSELECT
reset_n => cx.OUTPUTSELECT
reset_n => cx.OUTPUTSELECT
reset_n => cx.OUTPUTSELECT
reset_n => cx.OUTPUTSELECT
reset_n => cx.OUTPUTSELECT
reset_n => cx.OUTPUTSELECT
reset_n => cx.OUTPUTSELECT
reset_n => cx.OUTPUTSELECT
reset_n => dx.OUTPUTSELECT
reset_n => dx.OUTPUTSELECT
reset_n => dx.OUTPUTSELECT
reset_n => dx.OUTPUTSELECT
reset_n => dx.OUTPUTSELECT
reset_n => dx.OUTPUTSELECT
reset_n => dx.OUTPUTSELECT
reset_n => dx.OUTPUTSELECT
reset_n => dx.OUTPUTSELECT
reset_n => dx.OUTPUTSELECT
reset_n => dx.OUTPUTSELECT
reset_n => dx.OUTPUTSELECT
reset_n => dx.OUTPUTSELECT
reset_n => dx.OUTPUTSELECT
reset_n => dx.OUTPUTSELECT
reset_n => dx.OUTPUTSELECT
reset_n => sp.OUTPUTSELECT
reset_n => sp.OUTPUTSELECT
reset_n => sp.OUTPUTSELECT
reset_n => sp.OUTPUTSELECT
reset_n => sp.OUTPUTSELECT
reset_n => sp.OUTPUTSELECT
reset_n => sp.OUTPUTSELECT
reset_n => sp.OUTPUTSELECT
reset_n => sp.OUTPUTSELECT
reset_n => sp.OUTPUTSELECT
reset_n => sp.OUTPUTSELECT
reset_n => sp.OUTPUTSELECT
reset_n => sp.OUTPUTSELECT
reset_n => sp.OUTPUTSELECT
reset_n => sp.OUTPUTSELECT
reset_n => sp.OUTPUTSELECT
reset_n => bp.OUTPUTSELECT
reset_n => bp.OUTPUTSELECT
reset_n => bp.OUTPUTSELECT
reset_n => bp.OUTPUTSELECT
reset_n => bp.OUTPUTSELECT
reset_n => bp.OUTPUTSELECT
reset_n => bp.OUTPUTSELECT
reset_n => bp.OUTPUTSELECT
reset_n => bp.OUTPUTSELECT
reset_n => bp.OUTPUTSELECT
reset_n => bp.OUTPUTSELECT
reset_n => bp.OUTPUTSELECT
reset_n => bp.OUTPUTSELECT
reset_n => bp.OUTPUTSELECT
reset_n => bp.OUTPUTSELECT
reset_n => bp.OUTPUTSELECT
reset_n => si.OUTPUTSELECT
reset_n => si.OUTPUTSELECT
reset_n => si.OUTPUTSELECT
reset_n => si.OUTPUTSELECT
reset_n => si.OUTPUTSELECT
reset_n => si.OUTPUTSELECT
reset_n => si.OUTPUTSELECT
reset_n => si.OUTPUTSELECT
reset_n => si.OUTPUTSELECT
reset_n => si.OUTPUTSELECT
reset_n => si.OUTPUTSELECT
reset_n => si.OUTPUTSELECT
reset_n => si.OUTPUTSELECT
reset_n => si.OUTPUTSELECT
reset_n => si.OUTPUTSELECT
reset_n => si.OUTPUTSELECT
reset_n => di.OUTPUTSELECT
reset_n => di.OUTPUTSELECT
reset_n => di.OUTPUTSELECT
reset_n => di.OUTPUTSELECT
reset_n => di.OUTPUTSELECT
reset_n => di.OUTPUTSELECT
reset_n => di.OUTPUTSELECT
reset_n => di.OUTPUTSELECT
reset_n => di.OUTPUTSELECT
reset_n => di.OUTPUTSELECT
reset_n => di.OUTPUTSELECT
reset_n => di.OUTPUTSELECT
reset_n => di.OUTPUTSELECT
reset_n => di.OUTPUTSELECT
reset_n => di.OUTPUTSELECT
reset_n => di.OUTPUTSELECT
reset_n => ip.OUTPUTSELECT
reset_n => ip.OUTPUTSELECT
reset_n => ip.OUTPUTSELECT
reset_n => ip.OUTPUTSELECT
reset_n => ip.OUTPUTSELECT
reset_n => ip.OUTPUTSELECT
reset_n => ip.OUTPUTSELECT
reset_n => ip.OUTPUTSELECT
reset_n => ip.OUTPUTSELECT
reset_n => ip.OUTPUTSELECT
reset_n => ip.OUTPUTSELECT
reset_n => ip.OUTPUTSELECT
reset_n => ip.OUTPUTSELECT
reset_n => ip.OUTPUTSELECT
reset_n => ip.OUTPUTSELECT
reset_n => ip.OUTPUTSELECT
reset_n => cs.OUTPUTSELECT
reset_n => cs.OUTPUTSELECT
reset_n => cs.OUTPUTSELECT
reset_n => cs.OUTPUTSELECT
reset_n => cs.OUTPUTSELECT
reset_n => cs.OUTPUTSELECT
reset_n => cs.OUTPUTSELECT
reset_n => cs.OUTPUTSELECT
reset_n => cs.OUTPUTSELECT
reset_n => cs.OUTPUTSELECT
reset_n => cs.OUTPUTSELECT
reset_n => cs.OUTPUTSELECT
reset_n => cs.OUTPUTSELECT
reset_n => cs.OUTPUTSELECT
reset_n => cs.OUTPUTSELECT
reset_n => cs.OUTPUTSELECT
reset_n => es.OUTPUTSELECT
reset_n => es.OUTPUTSELECT
reset_n => es.OUTPUTSELECT
reset_n => es.OUTPUTSELECT
reset_n => es.OUTPUTSELECT
reset_n => es.OUTPUTSELECT
reset_n => es.OUTPUTSELECT
reset_n => es.OUTPUTSELECT
reset_n => es.OUTPUTSELECT
reset_n => es.OUTPUTSELECT
reset_n => es.OUTPUTSELECT
reset_n => es.OUTPUTSELECT
reset_n => es.OUTPUTSELECT
reset_n => es.OUTPUTSELECT
reset_n => es.OUTPUTSELECT
reset_n => es.OUTPUTSELECT
reset_n => ss.OUTPUTSELECT
reset_n => ss.OUTPUTSELECT
reset_n => ss.OUTPUTSELECT
reset_n => ss.OUTPUTSELECT
reset_n => ss.OUTPUTSELECT
reset_n => ss.OUTPUTSELECT
reset_n => ss.OUTPUTSELECT
reset_n => ss.OUTPUTSELECT
reset_n => ss.OUTPUTSELECT
reset_n => ss.OUTPUTSELECT
reset_n => ss.OUTPUTSELECT
reset_n => ss.OUTPUTSELECT
reset_n => ss.OUTPUTSELECT
reset_n => ss.OUTPUTSELECT
reset_n => ss.OUTPUTSELECT
reset_n => ss.OUTPUTSELECT
reset_n => ds.OUTPUTSELECT
reset_n => ds.OUTPUTSELECT
reset_n => ds.OUTPUTSELECT
reset_n => ds.OUTPUTSELECT
reset_n => ds.OUTPUTSELECT
reset_n => ds.OUTPUTSELECT
reset_n => ds.OUTPUTSELECT
reset_n => ds.OUTPUTSELECT
reset_n => ds.OUTPUTSELECT
reset_n => ds.OUTPUTSELECT
reset_n => ds.OUTPUTSELECT
reset_n => ds.OUTPUTSELECT
reset_n => ds.OUTPUTSELECT
reset_n => ds.OUTPUTSELECT
reset_n => ds.OUTPUTSELECT
reset_n => ds.OUTPUTSELECT
reset_n => fs.OUTPUTSELECT
reset_n => fs.OUTPUTSELECT
reset_n => fs.OUTPUTSELECT
reset_n => fs.OUTPUTSELECT
reset_n => fs.OUTPUTSELECT
reset_n => fs.OUTPUTSELECT
reset_n => fs.OUTPUTSELECT
reset_n => fs.OUTPUTSELECT
reset_n => fs.OUTPUTSELECT
reset_n => fs.OUTPUTSELECT
reset_n => fs.OUTPUTSELECT
reset_n => fs.OUTPUTSELECT
reset_n => fs.OUTPUTSELECT
reset_n => fs.OUTPUTSELECT
reset_n => fs.OUTPUTSELECT
reset_n => fs.OUTPUTSELECT
reset_n => gs.OUTPUTSELECT
reset_n => gs.OUTPUTSELECT
reset_n => gs.OUTPUTSELECT
reset_n => gs.OUTPUTSELECT
reset_n => gs.OUTPUTSELECT
reset_n => gs.OUTPUTSELECT
reset_n => gs.OUTPUTSELECT
reset_n => gs.OUTPUTSELECT
reset_n => gs.OUTPUTSELECT
reset_n => gs.OUTPUTSELECT
reset_n => gs.OUTPUTSELECT
reset_n => gs.OUTPUTSELECT
reset_n => gs.OUTPUTSELECT
reset_n => gs.OUTPUTSELECT
reset_n => gs.OUTPUTSELECT
reset_n => gs.OUTPUTSELECT
reset_n => iack.OUTPUTSELECT
reset_n => flags.OUTPUTSELECT
reset_n => flags.OUTPUTSELECT
reset_n => flags.OUTPUTSELECT
reset_n => flags.OUTPUTSELECT
reset_n => flags.OUTPUTSELECT
reset_n => flags.OUTPUTSELECT
reset_n => flags.OUTPUTSELECT
reset_n => flags.OUTPUTSELECT
reset_n => flags.OUTPUTSELECT
reset_n => flags.OUTPUTSELECT
reset_n => flags.OUTPUTSELECT
reset_n => flags.OUTPUTSELECT
reset_n => fnext.OUTPUTSELECT
reset_n => fnext.OUTPUTSELECT
reset_n => fnext.OUTPUTSELECT
reset_n => s1.OUTPUTSELECT
reset_n => s1.OUTPUTSELECT
reset_n => s1.OUTPUTSELECT
reset_n => s1.OUTPUTSELECT
reset_n => s1.OUTPUTSELECT
reset_n => s1.OUTPUTSELECT
reset_n => s2.OUTPUTSELECT
reset_n => s2.OUTPUTSELECT
reset_n => s2.OUTPUTSELECT
reset_n => s2.OUTPUTSELECT
reset_n => s2.OUTPUTSELECT
reset_n => s2.OUTPUTSELECT
reset_n => s2.OUTPUTSELECT
reset_n => s2.OUTPUTSELECT
reset_n => op1[5].ENA
reset_n => op1[4].ENA
reset_n => op1[3].ENA
reset_n => op1[2].ENA
reset_n => op1[1].ENA
reset_n => op1[0].ENA
reset_n => op2[15].ENA
reset_n => op2[14].ENA
reset_n => op2[13].ENA
reset_n => op2[12].ENA
reset_n => op2[11].ENA
reset_n => op2[10].ENA
reset_n => op2[9].ENA
reset_n => op2[8].ENA
reset_n => op2[7].ENA
reset_n => op2[6].ENA
reset_n => op2[5].ENA
reset_n => op2[4].ENA
reset_n => op2[3].ENA
reset_n => op2[2].ENA
reset_n => op2[1].ENA
reset_n => op2[0].ENA
reset_n => divr[30].ENA
reset_n => divr[29].ENA
reset_n => divr[28].ENA
reset_n => divr[27].ENA
reset_n => divr[26].ENA
reset_n => divr[25].ENA
reset_n => divr[24].ENA
reset_n => divr[23].ENA
reset_n => divr[22].ENA
reset_n => divr[21].ENA
reset_n => divr[20].ENA
reset_n => divr[19].ENA
reset_n => divr[18].ENA
reset_n => divr[17].ENA
reset_n => divr[16].ENA
reset_n => divr[15].ENA
reset_n => divr[14].ENA
reset_n => divr[13].ENA
reset_n => divr[12].ENA
reset_n => divr[11].ENA
reset_n => divr[10].ENA
reset_n => divr[9].ENA
reset_n => divr[8].ENA
reset_n => divr[7].ENA
reset_n => divr[6].ENA
reset_n => divr[5].ENA
reset_n => divr[4].ENA
reset_n => divr[3].ENA
reset_n => divr[2].ENA
reset_n => divr[1].ENA
reset_n => divr[0].ENA
reset_n => sign.ENA
reset_n => diva[31].ENA
reset_n => diva[30].ENA
reset_n => diva[29].ENA
reset_n => diva[28].ENA
reset_n => diva[27].ENA
reset_n => diva[26].ENA
reset_n => diva[25].ENA
reset_n => diva[24].ENA
reset_n => diva[23].ENA
reset_n => diva[22].ENA
reset_n => diva[21].ENA
reset_n => diva[20].ENA
reset_n => diva[19].ENA
reset_n => diva[18].ENA
reset_n => diva[17].ENA
reset_n => diva[16].ENA
reset_n => diva[15].ENA
reset_n => diva[14].ENA
reset_n => diva[13].ENA
reset_n => diva[12].ENA
reset_n => diva[11].ENA
reset_n => diva[10].ENA
reset_n => diva[9].ENA
reset_n => diva[8].ENA
reset_n => diva[7].ENA
reset_n => diva[6].ENA
reset_n => diva[5].ENA
reset_n => diva[4].ENA
reset_n => diva[3].ENA
reset_n => diva[2].ENA
reset_n => diva[1].ENA
reset_n => diva[0].ENA
reset_n => divb[31].ENA
reset_n => divb[30].ENA
reset_n => divb[29].ENA
reset_n => divb[28].ENA
reset_n => divb[27].ENA
reset_n => divb[26].ENA
reset_n => divb[25].ENA
reset_n => divb[24].ENA
reset_n => divb[23].ENA
reset_n => divb[22].ENA
reset_n => divb[21].ENA
reset_n => divb[20].ENA
reset_n => divb[19].ENA
reset_n => divb[18].ENA
reset_n => divb[17].ENA
reset_n => divb[16].ENA
reset_n => divb[15].ENA
reset_n => divb[14].ENA
reset_n => divb[13].ENA
reset_n => divb[12].ENA
reset_n => divb[11].ENA
reset_n => divb[10].ENA
reset_n => divb[9].ENA
reset_n => divb[8].ENA
reset_n => divb[7].ENA
reset_n => divb[6].ENA
reset_n => divb[5].ENA
reset_n => divb[4].ENA
reset_n => divb[3].ENA
reset_n => divb[2].ENA
reset_n => divb[1].ENA
reset_n => divb[0].ENA
reset_n => imulw.ENA
reset_n => port_a[15]~reg0.ENA
reset_n => port_a[14]~reg0.ENA
reset_n => port_a[13]~reg0.ENA
reset_n => port_a[12]~reg0.ENA
reset_n => port_a[11]~reg0.ENA
reset_n => port_a[10]~reg0.ENA
reset_n => port_a[9]~reg0.ENA
reset_n => port_a[8]~reg0.ENA
reset_n => port_a[7]~reg0.ENA
reset_n => port_a[6]~reg0.ENA
reset_n => port_a[5]~reg0.ENA
reset_n => port_a[4]~reg0.ENA
reset_n => port_a[3]~reg0.ENA
reset_n => port_a[2]~reg0.ENA
reset_n => port_a[1]~reg0.ENA
reset_n => port_a[0]~reg0.ENA
reset_n => port_o[7]~reg0.ENA
reset_n => port_o[6]~reg0.ENA
reset_n => port_o[5]~reg0.ENA
reset_n => port_o[4]~reg0.ENA
reset_n => port_o[3]~reg0.ENA
reset_n => port_o[2]~reg0.ENA
reset_n => port_o[1]~reg0.ENA
reset_n => port_o[0]~reg0.ENA
reset_n => out[7]~reg0.ENA
reset_n => out[6]~reg0.ENA
reset_n => out[5]~reg0.ENA
reset_n => out[4]~reg0.ENA
reset_n => out[3]~reg0.ENA
reset_n => out[2]~reg0.ENA
reset_n => out[1]~reg0.ENA
reset_n => out[0]~reg0.ENA
reset_n => tmp16[15].ENA
reset_n => tmp16[14].ENA
reset_n => tmp16[13].ENA
reset_n => tmp16[12].ENA
reset_n => tmp16[11].ENA
reset_n => tmp16[10].ENA
reset_n => tmp16[9].ENA
reset_n => tmp16[8].ENA
reset_n => tmp16[7].ENA
reset_n => tmp16[6].ENA
reset_n => tmp16[5].ENA
reset_n => tmp16[4].ENA
reset_n => tmp16[3].ENA
reset_n => tmp16[2].ENA
reset_n => tmp16[1].ENA
reset_n => tmp16[0].ENA
reset_n => op1[6].ENA
reset_n => op1[7].ENA
reset_n => op1[8].ENA
reset_n => op1[9].ENA
reset_n => op1[10].ENA
reset_n => op1[11].ENA
reset_n => op1[12].ENA
reset_n => op1[13].ENA
reset_n => op1[14].ENA
reset_n => op1[15].ENA
reset_n => opcode[0].ENA
reset_n => opcode[1].ENA
reset_n => opcode[2].ENA
reset_n => opcode[3].ENA
reset_n => opcode[4].ENA
reset_n => opcode[5].ENA
reset_n => opcode[6].ENA
reset_n => opcode[7].ENA
reset_n => alu[0].ENA
reset_n => alu[1].ENA
reset_n => alu[2].ENA
reset_n => dir.ENA
reset_n => size.ENA
reset_n => trace_ff.ENA
reset_n => intr[0].ENA
reset_n => intr[1].ENA
reset_n => intr[2].ENA
reset_n => intr[3].ENA
reset_n => intr[4].ENA
reset_n => intr[5].ENA
reset_n => intr[6].ENA
reset_n => intr[7].ENA
reset_n => wb[0].ENA
reset_n => wb[1].ENA
reset_n => wb[2].ENA
reset_n => wb[3].ENA
reset_n => wb[4].ENA
reset_n => wb[5].ENA
reset_n => wb[6].ENA
reset_n => wb[7].ENA
reset_n => wb[8].ENA
reset_n => wb[9].ENA
reset_n => wb[10].ENA
reset_n => wb[11].ENA
reset_n => wb[12].ENA
reset_n => wb[13].ENA
reset_n => wb[14].ENA
reset_n => wb[15].ENA
reset_n => we~reg0.ENA
reset_n => ea[0].ENA
reset_n => ea[1].ENA
reset_n => ea[2].ENA
reset_n => ea[3].ENA
reset_n => ea[4].ENA
reset_n => ea[5].ENA
reset_n => ea[6].ENA
reset_n => ea[7].ENA
reset_n => ea[8].ENA
reset_n => ea[9].ENA
reset_n => ea[10].ENA
reset_n => ea[11].ENA
reset_n => ea[12].ENA
reset_n => ea[13].ENA
reset_n => ea[14].ENA
reset_n => ea[15].ENA
reset_n => rep[0].ENA
reset_n => rep[1].ENA
reset_n => over.ENA
reset_n => segment[0].ENA
reset_n => segment[1].ENA
reset_n => segment[2].ENA
reset_n => segment[3].ENA
reset_n => segment[4].ENA
reset_n => segment[5].ENA
reset_n => segment[6].ENA
reset_n => segment[7].ENA
reset_n => segment[8].ENA
reset_n => segment[9].ENA
reset_n => segment[10].ENA
reset_n => segment[11].ENA
reset_n => segment[12].ENA
reset_n => segment[13].ENA
reset_n => segment[14].ENA
reset_n => segment[15].ENA
reset_n => modrm[0].ENA
reset_n => modrm[1].ENA
reset_n => modrm[2].ENA
reset_n => modrm[3].ENA
reset_n => modrm[4].ENA
reset_n => modrm[5].ENA
reset_n => modrm[6].ENA
reset_n => modrm[7].ENA
reset_n => cpen.ENA
reset_n => cp.ENA
reset_n => port_w~reg0.ENA
reset_n => port_r~reg0.ENA
cfg_ip0 => cs.DATAB
cfg_ip0 => cs.DATAB
cfg_ip0 => cs.DATAB
cfg_ip0 => cs.DATAB
cfg_ip0 => ip.DATAB
cfg_ip0 => ip.DATAB
cfg_ip0 => ip.DATAB
cfg_ip0 => ip.DATAB
cfg_ip0 => ip.DATAB
cfg_ip0 => ip.DATAB
cfg_ip0 => ip.DATAB
cfg_ip0 => ip.DATAB
cfg_ip0 => ip.DATAB
cfg_ip0 => ip.DATAB
cfg_ip0 => ip.DATAB
address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[16] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[18] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[19] <= address.DB_MAX_OUTPUT_PORT_TYPE
in[0] => always0.IN1
in[0] => always0.IN1
in[0] => Selector5.IN4
in[0] => Selector6.IN4
in[0] => Selector7.IN5
in[0] => rep.DATAB
in[0] => Decoder0.IN7
in[0] => size.DATAA
in[0] => modrm.DATAB
in[0] => always0.DATAA
in[0] => always0.DATAB
in[0] => Mux33.IN7
in[0] => Mux34.IN7
in[0] => Mux35.IN7
in[0] => Mux36.IN7
in[0] => Mux37.IN7
in[0] => Mux38.IN7
in[0] => Mux39.IN7
in[0] => Mux40.IN7
in[0] => Mux41.IN7
in[0] => Mux42.IN7
in[0] => Mux43.IN7
in[0] => Mux44.IN7
in[0] => Mux45.IN7
in[0] => Mux46.IN7
in[0] => Mux47.IN7
in[0] => Mux48.IN7
in[0] => Add17.IN16
in[0] => Add18.IN8
in[0] => op2.DATAB
in[0] => op1.DATAA
in[0] => op2.DATAB
in[0] => op1.DATAA
in[0] => modrm.DATAB
in[0] => Selector215.IN2
in[0] => wb.DATAB
in[0] => Selector266.IN2
in[0] => Selector274.IN3
in[0] => Selector307.IN3
in[0] => Selector315.IN3
in[0] => ax.DATAB
in[0] => ax.DATAB
in[0] => Add20.IN26
in[0] => Selector435.IN2
in[0] => ea.DATAB
in[0] => op1.DATAB
in[0] => cs.DATAB
in[0] => Add21.IN8
in[0] => Add22.IN8
in[0] => op2.DATAB
in[0] => op1.DATAB
in[0] => op2.DATAB
in[0] => ds.DATAB
in[0] => es.DATAA
in[0] => Selector518.IN1
in[0] => Selector530.IN2
in[0] => op2.DATAA
in[0] => port_a.DATAA
in[0] => Selector617.IN2
in[0] => op2.DATAB
in[0] => Selector681.IN1
in[0] => wb.DATAB
in[0] => cs.DATAB
in[0] => ax.DATAB
in[0] => ax.DATAB
in[0] => wb.DATAB
in[0] => Selector782.IN2
in[0] => Selector860.IN2
in[0] => op1.DATAB
in[0] => Selector868.IN2
in[0] => op2.DATAB
in[0] => Selector879.IN2
in[0] => Selector1035.IN4
in[0] => Selector1051.IN12
in[0] => ip.DATAB
in[0] => ip.DATAB
in[0] => cs.DATAB
in[0] => cs.DATAB
in[0] => wb.DATAB
in[0] => wb.DATAB
in[0] => opcode.DATAB
in[0] => Add16.IN16
in[0] => Add19.IN34
in[0] => Mult1.IN33
in[0] => op2.DATAA
in[0] => Equal0.IN31
in[0] => Equal1.IN0
in[0] => Equal2.IN31
in[0] => Equal3.IN1
in[0] => Equal4.IN31
in[0] => Equal5.IN1
in[0] => Equal6.IN31
in[0] => Mult1.IN0
in[1] => Mux0.IN2
in[1] => always0.IN1
in[1] => Selector4.IN5
in[1] => rep.DATAB
in[1] => Decoder0.IN6
in[1] => modrm.DATAB
in[1] => always0.DATAA
in[1] => always0.DATAB
in[1] => Mux33.IN6
in[1] => Mux34.IN6
in[1] => Mux35.IN6
in[1] => Mux36.IN6
in[1] => Mux37.IN6
in[1] => Mux38.IN6
in[1] => Mux39.IN6
in[1] => Mux40.IN6
in[1] => Mux41.IN6
in[1] => Mux42.IN6
in[1] => Mux43.IN6
in[1] => Mux44.IN6
in[1] => Mux45.IN6
in[1] => Mux46.IN6
in[1] => Mux47.IN6
in[1] => Mux48.IN6
in[1] => Add17.IN15
in[1] => Add18.IN7
in[1] => op2.DATAB
in[1] => op1.DATAA
in[1] => op2.DATAB
in[1] => op1.DATAA
in[1] => modrm.DATAB
in[1] => Selector214.IN2
in[1] => wb.DATAB
in[1] => Selector265.IN2
in[1] => Selector273.IN3
in[1] => Selector306.IN3
in[1] => Selector314.IN3
in[1] => ax.DATAB
in[1] => ax.DATAB
in[1] => Add20.IN25
in[1] => Selector434.IN2
in[1] => ea.DATAB
in[1] => op1.DATAB
in[1] => cs.DATAB
in[1] => Add21.IN7
in[1] => Add22.IN7
in[1] => op2.DATAB
in[1] => op1.DATAB
in[1] => op2.DATAB
in[1] => ds.DATAB
in[1] => es.DATAA
in[1] => Selector517.IN1
in[1] => Selector529.IN2
in[1] => op2.DATAA
in[1] => port_a.DATAA
in[1] => Selector616.IN2
in[1] => op2.DATAB
in[1] => Selector680.IN1
in[1] => wb.DATAB
in[1] => cs.DATAB
in[1] => ax.DATAB
in[1] => ax.DATAB
in[1] => wb.DATAB
in[1] => Selector781.IN2
in[1] => Selector859.IN2
in[1] => op1.DATAB
in[1] => Selector867.IN2
in[1] => op2.DATAB
in[1] => Selector878.IN2
in[1] => Selector1034.IN4
in[1] => Selector1050.IN12
in[1] => ip.DATAB
in[1] => ip.DATAB
in[1] => cs.DATAB
in[1] => cs.DATAB
in[1] => wb.DATAB
in[1] => wb.DATAB
in[1] => opcode.DATAB
in[1] => Add16.IN15
in[1] => Add19.IN33
in[1] => op2.DATAA
in[1] => Equal0.IN30
in[1] => Equal1.IN31
in[1] => Equal2.IN0
in[1] => Equal3.IN0
in[1] => Equal4.IN30
in[1] => Equal5.IN31
in[1] => Equal6.IN1
in[2] => Mux0.IN1
in[2] => Decoder0.IN5
in[2] => modrm.DATAB
in[2] => always0.DATAA
in[2] => always0.DATAB
in[2] => Mux33.IN5
in[2] => Mux34.IN5
in[2] => Mux35.IN5
in[2] => Mux36.IN5
in[2] => Mux37.IN5
in[2] => Mux38.IN5
in[2] => Mux39.IN5
in[2] => Mux40.IN5
in[2] => Mux41.IN5
in[2] => Mux42.IN5
in[2] => Mux43.IN5
in[2] => Mux44.IN5
in[2] => Mux45.IN5
in[2] => Mux46.IN5
in[2] => Mux47.IN5
in[2] => Mux48.IN5
in[2] => Add17.IN14
in[2] => Add18.IN6
in[2] => op2.DATAB
in[2] => op1.DATAA
in[2] => op2.DATAB
in[2] => op1.DATAA
in[2] => modrm.DATAB
in[2] => Selector213.IN2
in[2] => wb.DATAB
in[2] => Selector264.IN2
in[2] => Selector272.IN3
in[2] => Selector305.IN3
in[2] => Selector313.IN3
in[2] => ax.DATAB
in[2] => ax.DATAB
in[2] => Add20.IN24
in[2] => Selector433.IN2
in[2] => ea.DATAB
in[2] => op1.DATAB
in[2] => cs.DATAB
in[2] => Add21.IN6
in[2] => Add22.IN6
in[2] => op2.DATAB
in[2] => op1.DATAB
in[2] => op2.DATAB
in[2] => ds.DATAB
in[2] => es.DATAA
in[2] => Selector516.IN1
in[2] => Selector528.IN2
in[2] => op2.DATAA
in[2] => port_a.DATAA
in[2] => Selector615.IN2
in[2] => op2.DATAB
in[2] => Selector679.IN1
in[2] => wb.DATAB
in[2] => cs.DATAB
in[2] => ax.DATAB
in[2] => ax.DATAB
in[2] => wb.DATAB
in[2] => Selector780.IN2
in[2] => Selector858.IN2
in[2] => op1.DATAB
in[2] => Selector866.IN2
in[2] => op2.DATAB
in[2] => Selector877.IN2
in[2] => Selector1033.IN4
in[2] => Selector1049.IN12
in[2] => ip.DATAB
in[2] => ip.DATAB
in[2] => cs.DATAB
in[2] => cs.DATAB
in[2] => wb.DATAB
in[2] => wb.DATAB
in[2] => opcode.DATAB
in[2] => Add16.IN14
in[2] => Add19.IN32
in[2] => op2.DATAA
in[2] => Equal0.IN29
in[2] => Equal1.IN30
in[2] => Equal2.IN30
in[2] => Equal3.IN31
in[2] => Equal4.IN0
in[2] => Equal5.IN0
in[2] => Equal6.IN0
in[3] => Mux0.IN0
in[3] => Decoder0.IN4
in[3] => Selector61.IN6
in[3] => always0.DATAB
in[3] => always0.DATAA
in[3] => Add17.IN13
in[3] => Add18.IN5
in[3] => op2.DATAB
in[3] => op1.DATAA
in[3] => op2.DATAB
in[3] => op1.DATAA
in[3] => modrm.DATAB
in[3] => Selector212.IN2
in[3] => wb.DATAB
in[3] => Selector263.IN2
in[3] => Selector271.IN3
in[3] => Selector304.IN3
in[3] => Selector312.IN3
in[3] => ax.DATAB
in[3] => ax.DATAB
in[3] => Add20.IN23
in[3] => Selector432.IN2
in[3] => ea.DATAB
in[3] => op1.DATAB
in[3] => cs.DATAB
in[3] => Add21.IN5
in[3] => Add22.IN5
in[3] => op2.DATAB
in[3] => op1.DATAB
in[3] => op2.DATAB
in[3] => ds.DATAB
in[3] => es.DATAA
in[3] => Selector515.IN1
in[3] => Selector527.IN2
in[3] => op2.DATAA
in[3] => port_a.DATAA
in[3] => Selector614.IN2
in[3] => op2.DATAB
in[3] => Selector678.IN1
in[3] => wb.DATAB
in[3] => cs.DATAB
in[3] => ax.DATAB
in[3] => ax.DATAB
in[3] => wb.DATAB
in[3] => Selector779.IN2
in[3] => Selector857.IN2
in[3] => op1.DATAB
in[3] => Selector865.IN2
in[3] => op2.DATAB
in[3] => Selector876.IN2
in[3] => Selector1032.IN4
in[3] => Selector1048.IN12
in[3] => ip.DATAB
in[3] => ip.DATAB
in[3] => cs.DATAB
in[3] => cs.DATAB
in[3] => wb.DATAB
in[3] => wb.DATAB
in[3] => opcode.DATAB
in[3] => Add16.IN13
in[3] => Add19.IN31
in[3] => Selector60.IN5
in[3] => Selector61.IN7
in[3] => op2.DATAA
in[4] => Decoder0.IN3
in[4] => alu.DATAA
in[4] => always0.DATAB
in[4] => always0.DATAA
in[4] => Add17.IN12
in[4] => Add18.IN4
in[4] => op2.DATAB
in[4] => op1.DATAA
in[4] => op2.DATAB
in[4] => op1.DATAA
in[4] => modrm.DATAB
in[4] => Selector211.IN2
in[4] => wb.DATAB
in[4] => Selector262.IN2
in[4] => Selector270.IN3
in[4] => Selector303.IN3
in[4] => Selector311.IN3
in[4] => ax.DATAB
in[4] => ax.DATAB
in[4] => Add20.IN22
in[4] => Selector431.IN2
in[4] => ea.DATAB
in[4] => op1.DATAB
in[4] => cs.DATAB
in[4] => Add21.IN4
in[4] => Add22.IN4
in[4] => op2.DATAB
in[4] => op1.DATAB
in[4] => op2.DATAB
in[4] => ds.DATAB
in[4] => es.DATAA
in[4] => Selector514.IN1
in[4] => Selector526.IN2
in[4] => port_a.DATAA
in[4] => Selector613.IN2
in[4] => op2.DATAB
in[4] => Selector677.IN1
in[4] => wb.DATAB
in[4] => cs.DATAB
in[4] => ax.DATAB
in[4] => ax.DATAB
in[4] => wb.DATAB
in[4] => Selector778.IN2
in[4] => Selector856.IN2
in[4] => op1.DATAB
in[4] => Selector864.IN2
in[4] => op2.DATAB
in[4] => Selector875.IN2
in[4] => Selector1031.IN4
in[4] => Selector1047.IN12
in[4] => ip.DATAB
in[4] => ip.DATAB
in[4] => cs.DATAB
in[4] => cs.DATAB
in[4] => wb.DATAB
in[4] => wb.DATAB
in[4] => opcode.DATAB
in[4] => Add16.IN12
in[4] => Add19.IN30
in[4] => op2.DATAA
in[5] => Decoder0.IN2
in[5] => Selector60.IN4
in[5] => always0.DATAB
in[5] => always0.DATAA
in[5] => Add17.IN11
in[5] => Add18.IN3
in[5] => op2.DATAB
in[5] => op1.DATAA
in[5] => op2.DATAB
in[5] => op1.DATAA
in[5] => modrm.DATAB
in[5] => Selector210.IN2
in[5] => wb.DATAB
in[5] => Selector261.IN2
in[5] => Selector269.IN3
in[5] => Selector302.IN3
in[5] => Selector310.IN3
in[5] => ax.DATAB
in[5] => ax.DATAB
in[5] => Add20.IN21
in[5] => Selector430.IN2
in[5] => ea.DATAB
in[5] => op1.DATAB
in[5] => cs.DATAB
in[5] => Add21.IN3
in[5] => Add22.IN3
in[5] => op2.DATAB
in[5] => op1.DATAB
in[5] => op2.DATAB
in[5] => ds.DATAB
in[5] => es.DATAA
in[5] => Selector513.IN1
in[5] => Selector525.IN2
in[5] => port_a.DATAA
in[5] => Selector612.IN2
in[5] => op2.DATAB
in[5] => Selector676.IN1
in[5] => wb.DATAB
in[5] => cs.DATAB
in[5] => ax.DATAB
in[5] => ax.DATAB
in[5] => wb.DATAB
in[5] => Selector777.IN2
in[5] => Selector855.IN2
in[5] => op1.DATAB
in[5] => Selector863.IN2
in[5] => op2.DATAB
in[5] => Selector874.IN2
in[5] => Selector1030.IN4
in[5] => Selector1046.IN12
in[5] => ip.DATAB
in[5] => ip.DATAB
in[5] => cs.DATAB
in[5] => cs.DATAB
in[5] => wb.DATAB
in[5] => wb.DATAB
in[5] => opcode.DATAB
in[5] => Add16.IN11
in[5] => Add19.IN29
in[5] => op2.DATAA
in[6] => Decoder0.IN1
in[6] => Add17.IN10
in[6] => Add18.IN2
in[6] => op2.DATAB
in[6] => op1.DATAA
in[6] => op2.DATAB
in[6] => op1.DATAA
in[6] => modrm.DATAB
in[6] => Selector209.IN2
in[6] => wb.DATAB
in[6] => Selector260.IN2
in[6] => Selector268.IN3
in[6] => Selector301.IN3
in[6] => Selector309.IN3
in[6] => ax.DATAB
in[6] => ax.DATAB
in[6] => Add20.IN20
in[6] => Selector429.IN2
in[6] => ea.DATAB
in[6] => op1.DATAB
in[6] => cs.DATAB
in[6] => Add21.IN2
in[6] => Add22.IN2
in[6] => op2.DATAB
in[6] => op1.DATAB
in[6] => op2.DATAB
in[6] => ds.DATAB
in[6] => es.DATAA
in[6] => Selector512.IN1
in[6] => Selector524.IN2
in[6] => port_a.DATAA
in[6] => Selector611.IN2
in[6] => op2.DATAB
in[6] => Selector675.IN1
in[6] => wb.DATAB
in[6] => cs.DATAB
in[6] => ax.DATAB
in[6] => ax.DATAB
in[6] => wb.DATAB
in[6] => Selector776.IN2
in[6] => Selector854.IN2
in[6] => op1.DATAB
in[6] => Selector862.IN2
in[6] => op2.DATAB
in[6] => Selector873.IN2
in[6] => Selector1029.IN4
in[6] => Selector1045.IN12
in[6] => ip.DATAB
in[6] => ip.DATAB
in[6] => cs.DATAB
in[6] => cs.DATAB
in[6] => wb.DATAB
in[6] => wb.DATAB
in[6] => opcode.DATAB
in[6] => Add16.IN10
in[6] => Add19.IN28
in[6] => op2.DATAA
in[6] => Equal10.IN1
in[7] => always0.IN1
in[7] => Decoder0.IN0
in[7] => Add17.IN9
in[7] => Add18.IN1
in[7] => op2.DATAB
in[7] => op1.DATAA
in[7] => op2.DATAB
in[7] => op1.DATAA
in[7] => modrm.DATAB
in[7] => Selector208.IN2
in[7] => wb.DATAB
in[7] => Selector259.IN2
in[7] => Selector267.IN3
in[7] => Selector300.IN3
in[7] => Selector308.IN3
in[7] => ax.DATAB
in[7] => ax.DATAB
in[7] => Add20.IN19
in[7] => Selector428.IN2
in[7] => ea.DATAB
in[7] => op1.DATAB
in[7] => cs.DATAB
in[7] => Add21.IN1
in[7] => Add22.IN1
in[7] => op2.DATAB
in[7] => op1.DATAB
in[7] => op2.DATAB
in[7] => ds.DATAB
in[7] => es.DATAA
in[7] => Selector511.IN1
in[7] => Selector523.IN1
in[7] => port_a.DATAA
in[7] => Selector610.IN2
in[7] => op2.DATAB
in[7] => Selector674.IN1
in[7] => wb.DATAB
in[7] => cs.DATAB
in[7] => ax.DATAB
in[7] => ax.DATAB
in[7] => wb.DATAB
in[7] => Selector775.IN2
in[7] => Selector853.IN2
in[7] => op1.DATAB
in[7] => Selector861.IN2
in[7] => op2.DATAB
in[7] => Selector872.IN2
in[7] => Selector1028.IN4
in[7] => Selector1044.IN12
in[7] => ip.DATAB
in[7] => ip.DATAB
in[7] => cs.DATAB
in[7] => cs.DATAB
in[7] => wb.DATAB
in[7] => wb.DATAB
in[7] => opcode.DATAB
in[7] => Add16.IN1
in[7] => op2.DATAB
in[7] => Add19.IN19
in[7] => Add16.IN2
in[7] => Add19.IN20
in[7] => Selector524.IN1
in[7] => Add16.IN3
in[7] => Add19.IN21
in[7] => Selector525.IN1
in[7] => Add16.IN4
in[7] => Add19.IN22
in[7] => Selector526.IN1
in[7] => Add16.IN5
in[7] => Add19.IN23
in[7] => Selector527.IN1
in[7] => Add16.IN6
in[7] => Add19.IN24
in[7] => Selector528.IN1
in[7] => Add16.IN7
in[7] => Add19.IN25
in[7] => Selector529.IN1
in[7] => Add16.IN8
in[7] => Add19.IN26
in[7] => Selector530.IN1
in[7] => Add16.IN9
in[7] => Add19.IN27
in[7] => op2.DATAA
in[7] => always0.IN1
in[7] => Equal10.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we <= we~reg0.DB_MAX_OUTPUT_PORT_TYPE
m0 <= m0.DB_MAX_OUTPUT_PORT_TYPE
port_a[0] <= port_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_a[1] <= port_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_a[2] <= port_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_a[3] <= port_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_a[4] <= port_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_a[5] <= port_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_a[6] <= port_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_a[7] <= port_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_a[8] <= port_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_a[9] <= port_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_a[10] <= port_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_a[11] <= port_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_a[12] <= port_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_a[13] <= port_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_a[14] <= port_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_a[15] <= port_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_w <= port_w~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_r <= port_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_i[0] => ax.DATAB
port_i[0] => ax.DATAA
port_i[1] => ax.DATAB
port_i[1] => ax.DATAA
port_i[2] => ax.DATAB
port_i[2] => ax.DATAA
port_i[3] => ax.DATAB
port_i[3] => ax.DATAA
port_i[4] => ax.DATAB
port_i[4] => ax.DATAA
port_i[5] => ax.DATAB
port_i[5] => ax.DATAA
port_i[6] => ax.DATAB
port_i[6] => ax.DATAA
port_i[7] => ax.DATAB
port_i[7] => ax.DATAA
port_o[0] <= port_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_o[1] <= port_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_o[2] <= port_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_o[3] <= port_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_o[4] <= port_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_o[5] <= port_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_o[6] <= port_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_o[7] <= port_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[0] <= ax[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[1] <= ax[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[2] <= ax[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[3] <= ax[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[4] <= ax[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[5] <= ax[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[6] <= ax[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[7] <= ax[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[8] <= ax[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[9] <= ax[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[10] <= ax[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[11] <= ax[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[12] <= ax[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[13] <= ax[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[14] <= ax[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ax[15] <= ax[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[0] <= bx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[1] <= bx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[2] <= bx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[3] <= bx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[4] <= bx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[5] <= bx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[6] <= bx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[7] <= bx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[8] <= bx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[9] <= bx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[10] <= bx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[11] <= bx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[12] <= bx[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[13] <= bx[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[14] <= bx[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bx[15] <= bx[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[0] <= cx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[1] <= cx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[2] <= cx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[3] <= cx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[4] <= cx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[5] <= cx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[6] <= cx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[7] <= cx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[8] <= cx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[9] <= cx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[10] <= cx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[11] <= cx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[12] <= cx[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[13] <= cx[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[14] <= cx[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cx[15] <= cx[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[0] <= dx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[1] <= dx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[2] <= dx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[3] <= dx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[4] <= dx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[5] <= dx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[6] <= dx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[7] <= dx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[8] <= dx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[9] <= dx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[10] <= dx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[11] <= dx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[12] <= dx[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[13] <= dx[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[14] <= dx[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[15] <= dx[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[0] <= sp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[1] <= sp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[2] <= sp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[3] <= sp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[4] <= sp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[5] <= sp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[6] <= sp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[7] <= sp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[8] <= sp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[9] <= sp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[10] <= sp[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[11] <= sp[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[12] <= sp[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[13] <= sp[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[14] <= sp[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp[15] <= sp[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bp[0] <= bp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bp[1] <= bp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bp[2] <= bp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bp[3] <= bp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bp[4] <= bp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bp[5] <= bp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bp[6] <= bp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bp[7] <= bp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bp[8] <= bp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bp[9] <= bp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bp[10] <= bp[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bp[11] <= bp[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bp[12] <= bp[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bp[13] <= bp[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bp[14] <= bp[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bp[15] <= bp[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
si[0] <= si[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
si[1] <= si[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
si[2] <= si[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
si[3] <= si[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
si[4] <= si[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
si[5] <= si[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
si[6] <= si[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
si[7] <= si[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
si[8] <= si[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
si[9] <= si[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
si[10] <= si[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
si[11] <= si[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
si[12] <= si[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
si[13] <= si[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
si[14] <= si[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
si[15] <= si[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
di[0] <= di[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
di[1] <= di[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
di[2] <= di[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
di[3] <= di[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
di[4] <= di[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
di[5] <= di[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
di[6] <= di[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
di[7] <= di[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
di[8] <= di[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
di[9] <= di[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
di[10] <= di[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
di[11] <= di[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
di[12] <= di[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
di[13] <= di[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
di[14] <= di[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
di[15] <= di[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
es[0] <= es[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
es[1] <= es[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
es[2] <= es[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
es[3] <= es[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
es[4] <= es[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
es[5] <= es[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
es[6] <= es[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
es[7] <= es[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
es[8] <= es[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
es[9] <= es[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
es[10] <= es[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
es[11] <= es[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
es[12] <= es[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
es[13] <= es[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
es[14] <= es[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
es[15] <= es[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[0] <= cs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[1] <= cs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[2] <= cs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[3] <= cs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[4] <= cs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[5] <= cs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[6] <= cs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[7] <= cs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[8] <= cs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[9] <= cs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[10] <= cs[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[11] <= cs[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[12] <= cs[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[13] <= cs[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[14] <= cs[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[15] <= cs[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss[0] <= ss[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss[1] <= ss[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss[2] <= ss[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss[3] <= ss[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss[4] <= ss[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss[5] <= ss[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss[6] <= ss[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss[7] <= ss[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss[8] <= ss[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss[9] <= ss[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss[10] <= ss[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss[11] <= ss[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss[12] <= ss[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss[13] <= ss[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss[14] <= ss[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss[15] <= ss[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds[0] <= ds[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds[1] <= ds[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds[2] <= ds[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds[3] <= ds[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds[4] <= ds[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds[5] <= ds[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds[6] <= ds[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds[7] <= ds[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds[8] <= ds[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds[9] <= ds[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds[10] <= ds[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds[11] <= ds[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds[12] <= ds[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds[13] <= ds[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds[14] <= ds[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ds[15] <= ds[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fs[0] <= fs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fs[1] <= fs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fs[2] <= fs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fs[3] <= fs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fs[4] <= fs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fs[5] <= fs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fs[6] <= fs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fs[7] <= fs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fs[8] <= fs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fs[9] <= fs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fs[10] <= fs[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fs[11] <= fs[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fs[12] <= fs[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fs[13] <= fs[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fs[14] <= fs[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fs[15] <= fs[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gs[0] <= gs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gs[1] <= gs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gs[2] <= gs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gs[3] <= gs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gs[4] <= gs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gs[5] <= gs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gs[6] <= gs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gs[7] <= gs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gs[8] <= gs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gs[9] <= gs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gs[10] <= gs[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gs[11] <= gs[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gs[12] <= gs[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gs[13] <= gs[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gs[14] <= gs[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gs[15] <= gs[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[0] <= ip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[1] <= ip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[2] <= ip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[3] <= ip[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[4] <= ip[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[5] <= ip[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[6] <= ip[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[7] <= ip[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[8] <= ip[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[9] <= ip[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[10] <= ip[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[11] <= ip[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[12] <= ip[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[13] <= ip[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[14] <= ip[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ip[15] <= ip[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flags[0] <= flags[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flags[1] <= flags[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flags[2] <= flags[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flags[3] <= flags[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flags[4] <= flags[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flags[5] <= flags[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flags[6] <= flags[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flags[7] <= flags[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flags[8] <= flags[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flags[9] <= flags[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flags[10] <= flags[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flags[11] <= flags[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq => always0.IN1
irq => iack.DATAB
irq_in[0] => intr.DATAB
irq_in[1] => intr.DATAB
irq_in[2] => intr.DATAB
irq_in[3] => intr.DATAB
irq_in[4] => intr.DATAB
irq_in[5] => intr.DATAB
irq_in[6] => intr.DATAB
irq_in[7] => intr.DATAB


