##
# CURRENT CORE CONFIGURATION
# Select the core configuration loaded into FPGA chip
##
CUR_CORE ?= arcem
ONCHIP_IP_LIST ?= designware/uart
