# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do {D:/RTL_FPGA/VHDL/aula27_ULA4bits/sim3/sim3.mdo}
# Loading project sim3
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:24:43 on May 13,2025
# vcom -reportprogress 300 -work work D:/RTL_FPGA/VHDL/aula27_ULA4bits/ula_4bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA_4bits
# -- Compiling architecture behavioral of ULA_4bits
# ** Warning: D:/RTL_FPGA/VHDL/aula27_ULA4bits/ula_4bits.vhd(68): (vcom-1275) Arguments of overloaded "or" operator are not the same length (5 vs. 4).
# ** Warning: D:/RTL_FPGA/VHDL/aula27_ULA4bits/ula_4bits.vhd(73): (vcom-1275) Arguments of overloaded "and" operator are not the same length (5 vs. 4).
# ** Warning: D:/RTL_FPGA/VHDL/aula27_ULA4bits/ula_4bits.vhd(74): (vcom-1275) Arguments of overloaded "or" operator are not the same length (5 vs. 4).
# ** Warning: D:/RTL_FPGA/VHDL/aula27_ULA4bits/ula_4bits.vhd(79): (vcom-1275) Arguments of overloaded "or" operator are not the same length (5 vs. 4).
# ** Warning: D:/RTL_FPGA/VHDL/aula27_ULA4bits/ula_4bits.vhd(80): (vcom-1275) Arguments of overloaded "or" operator are not the same length (5 vs. 4).
# End time: 22:24:43 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:24:43 on May 13,2025
# vcom -reportprogress 300 -work work D:/RTL_FPGA/VHDL/aula27_ULA4bits/ULA_4bits_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA_4bits_tb
# -- Compiling architecture behavior of ULA_4bits_tb
# End time: 22:24:43 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -L work -L pmi_work -L ovi_ecp5u ULA_4bits_tb 
# Start time: 22:24:43 on May 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ula_4bits_tb(behavior)#1
# Loading work.ula_4bits(behavioral)#1
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: (vsim-3424) STD_LOGIC_1164."or":Arguments of overloaded "or" operator are not the same length
#    Time: 200 ns  Iteration: 1  Instance: /ula_4bits_tb/UUT
# Compile of ula_4bits.vhd was successful with warnings.
# Compile of ULA_4bits_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ula_4bits_tb(behavior)#1
# Loading work.ula_4bits(behavioral)#1
run
run
run
# Causality operation skipped due to absence of debug database file
# End time: 22:31:16 on May 13,2025, Elapsed time: 0:06:33
# Errors: 0, Warnings: 2
