
Final_Orthosynx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e974  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d84  0800eb48  0800eb48  0000fb48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f8cc  0800f8cc  000111e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f8cc  0800f8cc  000108cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f8d4  0800f8d4  000111e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f8d4  0800f8d4  000108d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f8d8  0800f8d8  000108d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800f8dc  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000050c  200001e0  0800fabc  000111e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006ec  0800fabc  000116ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b1fc  00000000  00000000  00011210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a11  00000000  00000000  0002c40c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b78  00000000  00000000  0002ee20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001650  00000000  00000000  00030998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026d15  00000000  00000000  00031fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f0a5  00000000  00000000  00058cfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1272  00000000  00000000  00077da2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00169014  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009148  00000000  00000000  00169058  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001721a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800eb2c 	.word	0x0800eb2c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800eb2c 	.word	0x0800eb2c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <bno055_init>:
 *  make sure your changes will not
 *  affect the reference value of the parameter
 *  (Better case don't change the reference value of the parameter)
 */
BNO055_RETURN_FUNCTION_TYPE bno055_init(struct bno055_t *bno055)
{
 8001060:	b590      	push	{r4, r7, lr}
 8001062:	b085      	sub	sp, #20
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8001068:	23ff      	movs	r3, #255	@ 0xff
 800106a:	73fb      	strb	r3, [r7, #15]
    u8 data_u8 = BNO055_INIT_VALUE;
 800106c:	2300      	movs	r3, #0
 800106e:	73bb      	strb	r3, [r7, #14]
    u8 bno055_page_zero_u8 = BNO055_PAGE_ZERO;
 8001070:	2300      	movs	r3, #0
 8001072:	737b      	strb	r3, [r7, #13]

    /* Array holding the Software revision id
     */
    u8 a_SW_ID_u8[BNO055_REV_ID_SIZE] = { BNO055_INIT_VALUE, BNO055_INIT_VALUE };
 8001074:	2300      	movs	r3, #0
 8001076:	813b      	strh	r3, [r7, #8]

    /* stuct parameters are assign to bno055*/
    p_bno055 = bno055;
 8001078:	4a58      	ldr	r2, [pc, #352]	@ (80011dc <bno055_init+0x17c>)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6013      	str	r3, [r2, #0]

    /* Write the default page as zero*/
    com_rslt = p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 800107e:	4b57      	ldr	r3, [pc, #348]	@ (80011dc <bno055_init+0x17c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	68dc      	ldr	r4, [r3, #12]
 8001084:	4b55      	ldr	r3, [pc, #340]	@ (80011dc <bno055_init+0x17c>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	7a58      	ldrb	r0, [r3, #9]
 800108a:	f107 020d 	add.w	r2, r7, #13
 800108e:	2301      	movs	r3, #1
 8001090:	2107      	movs	r1, #7
 8001092:	47a0      	blx	r4
 8001094:	4603      	mov	r3, r0
 8001096:	73fb      	strb	r3, [r7, #15]
                                               &bno055_page_zero_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);

    /* Read the chip id of the sensor from page
     * zero 0x00 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8001098:	4b50      	ldr	r3, [pc, #320]	@ (80011dc <bno055_init+0x17c>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	691c      	ldr	r4, [r3, #16]
 800109e:	4b4f      	ldr	r3, [pc, #316]	@ (80011dc <bno055_init+0x17c>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	7a58      	ldrb	r0, [r3, #9]
 80010a4:	f107 020e 	add.w	r2, r7, #14
 80010a8:	2301      	movs	r3, #1
 80010aa:	2100      	movs	r1, #0
 80010ac:	47a0      	blx	r4
 80010ae:	4603      	mov	r3, r0
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
 80010b4:	4413      	add	r3, r2
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	73fb      	strb	r3, [r7, #15]
                                               BNO055_CHIP_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->chip_id = data_u8;
 80010ba:	4b48      	ldr	r3, [pc, #288]	@ (80011dc <bno055_init+0x17c>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	7bba      	ldrb	r2, [r7, #14]
 80010c0:	701a      	strb	r2, [r3, #0]

    /* Read the accel revision id from page
     * zero 0x01 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80010c2:	4b46      	ldr	r3, [pc, #280]	@ (80011dc <bno055_init+0x17c>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	691c      	ldr	r4, [r3, #16]
 80010c8:	4b44      	ldr	r3, [pc, #272]	@ (80011dc <bno055_init+0x17c>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	7a58      	ldrb	r0, [r3, #9]
 80010ce:	f107 020e 	add.w	r2, r7, #14
 80010d2:	2301      	movs	r3, #1
 80010d4:	2101      	movs	r1, #1
 80010d6:	47a0      	blx	r4
 80010d8:	4603      	mov	r3, r0
 80010da:	b2da      	uxtb	r2, r3
 80010dc:	7bfb      	ldrb	r3, [r7, #15]
 80010de:	4413      	add	r3, r2
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	73fb      	strb	r3, [r7, #15]
                                               BNO055_ACCEL_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->accel_rev_id = data_u8;
 80010e4:	4b3d      	ldr	r3, [pc, #244]	@ (80011dc <bno055_init+0x17c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	7bba      	ldrb	r2, [r7, #14]
 80010ea:	715a      	strb	r2, [r3, #5]

    /* Read the mag revision id from page
     * zero 0x02 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80010ec:	4b3b      	ldr	r3, [pc, #236]	@ (80011dc <bno055_init+0x17c>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	691c      	ldr	r4, [r3, #16]
 80010f2:	4b3a      	ldr	r3, [pc, #232]	@ (80011dc <bno055_init+0x17c>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	7a58      	ldrb	r0, [r3, #9]
 80010f8:	f107 020e 	add.w	r2, r7, #14
 80010fc:	2301      	movs	r3, #1
 80010fe:	2102      	movs	r1, #2
 8001100:	47a0      	blx	r4
 8001102:	4603      	mov	r3, r0
 8001104:	b2da      	uxtb	r2, r3
 8001106:	7bfb      	ldrb	r3, [r7, #15]
 8001108:	4413      	add	r3, r2
 800110a:	b2db      	uxtb	r3, r3
 800110c:	73fb      	strb	r3, [r7, #15]
                                               BNO055_MAG_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->mag_rev_id = data_u8;
 800110e:	4b33      	ldr	r3, [pc, #204]	@ (80011dc <bno055_init+0x17c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	7bba      	ldrb	r2, [r7, #14]
 8001114:	719a      	strb	r2, [r3, #6]

    /* Read the gyro revision id from page
     * zero 0x02 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8001116:	4b31      	ldr	r3, [pc, #196]	@ (80011dc <bno055_init+0x17c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	691c      	ldr	r4, [r3, #16]
 800111c:	4b2f      	ldr	r3, [pc, #188]	@ (80011dc <bno055_init+0x17c>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	7a58      	ldrb	r0, [r3, #9]
 8001122:	f107 020e 	add.w	r2, r7, #14
 8001126:	2301      	movs	r3, #1
 8001128:	2103      	movs	r1, #3
 800112a:	47a0      	blx	r4
 800112c:	4603      	mov	r3, r0
 800112e:	b2da      	uxtb	r2, r3
 8001130:	7bfb      	ldrb	r3, [r7, #15]
 8001132:	4413      	add	r3, r2
 8001134:	b2db      	uxtb	r3, r3
 8001136:	73fb      	strb	r3, [r7, #15]
                                               BNO055_GYRO_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->gyro_rev_id = data_u8;
 8001138:	4b28      	ldr	r3, [pc, #160]	@ (80011dc <bno055_init+0x17c>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	7bba      	ldrb	r2, [r7, #14]
 800113e:	71da      	strb	r2, [r3, #7]

    /* Read the boot loader revision from page
     * zero 0x06 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8001140:	4b26      	ldr	r3, [pc, #152]	@ (80011dc <bno055_init+0x17c>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	691c      	ldr	r4, [r3, #16]
 8001146:	4b25      	ldr	r3, [pc, #148]	@ (80011dc <bno055_init+0x17c>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	7a58      	ldrb	r0, [r3, #9]
 800114c:	f107 020e 	add.w	r2, r7, #14
 8001150:	2301      	movs	r3, #1
 8001152:	2106      	movs	r1, #6
 8001154:	47a0      	blx	r4
 8001156:	4603      	mov	r3, r0
 8001158:	b2da      	uxtb	r2, r3
 800115a:	7bfb      	ldrb	r3, [r7, #15]
 800115c:	4413      	add	r3, r2
 800115e:	b2db      	uxtb	r3, r3
 8001160:	73fb      	strb	r3, [r7, #15]
                                               BNO055_BL_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->bl_rev_id = data_u8;
 8001162:	4b1e      	ldr	r3, [pc, #120]	@ (80011dc <bno055_init+0x17c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	7bba      	ldrb	r2, [r7, #14]
 8001168:	721a      	strb	r2, [r3, #8]

    /* Read the software revision id from page
     * zero 0x04 and 0x05 register( 2 bytes of data)*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 800116a:	4b1c      	ldr	r3, [pc, #112]	@ (80011dc <bno055_init+0x17c>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	691c      	ldr	r4, [r3, #16]
 8001170:	4b1a      	ldr	r3, [pc, #104]	@ (80011dc <bno055_init+0x17c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	7a58      	ldrb	r0, [r3, #9]
 8001176:	f107 0208 	add.w	r2, r7, #8
 800117a:	2302      	movs	r3, #2
 800117c:	2104      	movs	r1, #4
 800117e:	47a0      	blx	r4
 8001180:	4603      	mov	r3, r0
 8001182:	b2da      	uxtb	r2, r3
 8001184:	7bfb      	ldrb	r3, [r7, #15]
 8001186:	4413      	add	r3, r2
 8001188:	b2db      	uxtb	r3, r3
 800118a:	73fb      	strb	r3, [r7, #15]
                                               BNO055_SW_REV_ID_LSB_REG,
                                               a_SW_ID_u8,
                                               BNO055_LSB_MSB_READ_LENGTH);
    a_SW_ID_u8[BNO055_SW_ID_LSB] = BNO055_GET_BITSLICE(a_SW_ID_u8[BNO055_SW_ID_LSB], BNO055_SW_REV_ID_LSB);
 800118c:	7a3b      	ldrb	r3, [r7, #8]
 800118e:	723b      	strb	r3, [r7, #8]
    p_bno055->sw_rev_id =
        (u16)((((u32)((u8)a_SW_ID_u8[BNO055_SW_ID_MSB])) << BNO055_SHIFT_EIGHT_BITS) | (a_SW_ID_u8[BNO055_SW_ID_LSB]));
 8001190:	7a7b      	ldrb	r3, [r7, #9]
 8001192:	021b      	lsls	r3, r3, #8
 8001194:	b29a      	uxth	r2, r3
 8001196:	7a3b      	ldrb	r3, [r7, #8]
 8001198:	4619      	mov	r1, r3
    p_bno055->sw_rev_id =
 800119a:	4b10      	ldr	r3, [pc, #64]	@ (80011dc <bno055_init+0x17c>)
 800119c:	681b      	ldr	r3, [r3, #0]
        (u16)((((u32)((u8)a_SW_ID_u8[BNO055_SW_ID_MSB])) << BNO055_SHIFT_EIGHT_BITS) | (a_SW_ID_u8[BNO055_SW_ID_LSB]));
 800119e:	430a      	orrs	r2, r1
 80011a0:	b292      	uxth	r2, r2
    p_bno055->sw_rev_id =
 80011a2:	805a      	strh	r2, [r3, #2]

    /* Read the page id from the register 0x07*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80011a4:	4b0d      	ldr	r3, [pc, #52]	@ (80011dc <bno055_init+0x17c>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	691c      	ldr	r4, [r3, #16]
 80011aa:	4b0c      	ldr	r3, [pc, #48]	@ (80011dc <bno055_init+0x17c>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	7a58      	ldrb	r0, [r3, #9]
 80011b0:	f107 020e 	add.w	r2, r7, #14
 80011b4:	2301      	movs	r3, #1
 80011b6:	2107      	movs	r1, #7
 80011b8:	47a0      	blx	r4
 80011ba:	4603      	mov	r3, r0
 80011bc:	b2da      	uxtb	r2, r3
 80011be:	7bfb      	ldrb	r3, [r7, #15]
 80011c0:	4413      	add	r3, r2
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	73fb      	strb	r3, [r7, #15]
                                               BNO055_PAGE_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->page_id = data_u8;
 80011c6:	4b05      	ldr	r3, [pc, #20]	@ (80011dc <bno055_init+0x17c>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	7bba      	ldrb	r2, [r7, #14]
 80011cc:	711a      	strb	r2, [r3, #4]

    return com_rslt;
 80011ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3714      	adds	r7, #20
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd90      	pop	{r4, r7, pc}
 80011da:	bf00      	nop
 80011dc:	200001fc 	.word	0x200001fc

080011e0 <__io_putchar>:
	#ifdef __GNUC__
	#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
	#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
	#endif
	PUTCHAR_PROTOTYPE {
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
	  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80011e8:	1d39      	adds	r1, r7, #4
 80011ea:	f04f 33ff 	mov.w	r3, #4294967295
 80011ee:	2201      	movs	r2, #1
 80011f0:	4803      	ldr	r0, [pc, #12]	@ (8001200 <__io_putchar+0x20>)
 80011f2:	f007 ff45 	bl	8009080 <HAL_UART_Transmit>
	  return ch;
 80011f6:	687b      	ldr	r3, [r7, #4]
	}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000440 	.word	0x20000440

08001204 <BNO055_Delay>:

	void BNO055_Delay(u32 ms)
	{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
		HAL_Delay(ms);
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	f002 fab5 	bl	800377c <HAL_Delay>
		//REFRESH_WATCHDOG();
	}
 8001212:	bf00      	nop
 8001214:	3708      	adds	r7, #8
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
	...

0800121c <main>:
	/**
	  * @brief  The application entry point.
	  * @retval int
	  */
	int main(void)
	{
 800121c:	b5b0      	push	{r4, r5, r7, lr}
 800121e:	ed2d 8b02 	vpush	{d8}
 8001222:	b08e      	sub	sp, #56	@ 0x38
 8001224:	af00      	add	r7, sp, #0
	  /* USER CODE BEGIN 1 */
	  /* USER CODE END 1 */
		  /* MCU Configuration--------------------------------------------------------*/
		  HAL_Init();
 8001226:	f002 fa37 	bl	8003698 <HAL_Init>
		  SystemClock_Config();
 800122a:	f000 fa51 	bl	80016d0 <SystemClock_Config>
		  MX_GPIO_Init();
 800122e:	f000 fc13 	bl	8001a58 <MX_GPIO_Init>
		  MX_USART2_UART_Init();
 8001232:	f000 fbb7 	bl	80019a4 <MX_USART2_UART_Init>
		  MX_DMA_Init();
 8001236:	f000 fbdf 	bl	80019f8 <MX_DMA_Init>
		  MX_I2C1_Init();
 800123a:	f000 fb09 	bl	8001850 <MX_I2C1_Init>
		  MX_I2C2_Init();
 800123e:	f000 fb35 	bl	80018ac <MX_I2C2_Init>
		  // Configure I2C noise filtering
			  HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE);
 8001242:	2100      	movs	r1, #0
 8001244:	48a2      	ldr	r0, [pc, #648]	@ (80014d0 <main+0x2b4>)
 8001246:	f006 fb90 	bl	800796a <HAL_I2CEx_ConfigAnalogFilter>
			  HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 3);
 800124a:	2103      	movs	r1, #3
 800124c:	48a0      	ldr	r0, [pc, #640]	@ (80014d0 <main+0x2b4>)
 800124e:	f006 fbc8 	bl	80079e2 <HAL_I2CEx_ConfigDigitalFilter>
			  HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE);
 8001252:	2100      	movs	r1, #0
 8001254:	489f      	ldr	r0, [pc, #636]	@ (80014d4 <main+0x2b8>)
 8001256:	f006 fb88 	bl	800796a <HAL_I2CEx_ConfigAnalogFilter>
			  HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 3);
 800125a:	2103      	movs	r1, #3
 800125c:	489d      	ldr	r0, [pc, #628]	@ (80014d4 <main+0x2b8>)
 800125e:	f006 fbc0 	bl	80079e2 <HAL_I2CEx_ConfigDigitalFilter>
		  MX_TIM3_Init();
 8001262:	f000 fb51 	bl	8001908 <MX_TIM3_Init>
		  MX_ADC1_Init();
 8001266:	f000 faa1 	bl	80017ac <MX_ADC1_Init>

		 // MX_WWDG_Init();

	  /* USER CODE BEGIN 2 */
	  // Configure interrupt priorities
	  HAL_NVIC_SetPriority(I2C1_EV_IRQn, 1, 0); // I2C1 Event
 800126a:	2200      	movs	r2, #0
 800126c:	2101      	movs	r1, #1
 800126e:	201f      	movs	r0, #31
 8001270:	f002 ff93 	bl	800419a <HAL_NVIC_SetPriority>
	  HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0); // I2C1 Error (highest priority)
 8001274:	2200      	movs	r2, #0
 8001276:	2100      	movs	r1, #0
 8001278:	2020      	movs	r0, #32
 800127a:	f002 ff8e 	bl	800419a <HAL_NVIC_SetPriority>
	  HAL_NVIC_SetPriority(I2C2_EV_IRQn, 1, 0); // I2C2 Event
 800127e:	2200      	movs	r2, #0
 8001280:	2101      	movs	r1, #1
 8001282:	2021      	movs	r0, #33	@ 0x21
 8001284:	f002 ff89 	bl	800419a <HAL_NVIC_SetPriority>
	  HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0); // I2C2 Error (highest priority)
 8001288:	2200      	movs	r2, #0
 800128a:	2100      	movs	r1, #0
 800128c:	2022      	movs	r0, #34	@ 0x22
 800128e:	f002 ff84 	bl	800419a <HAL_NVIC_SetPriority>
	  HAL_NVIC_SetPriority(USART2_IRQn, 1, 0); // USART2 global interrupt
 8001292:	2200      	movs	r2, #0
 8001294:	2101      	movs	r1, #1
 8001296:	2026      	movs	r0, #38	@ 0x26
 8001298:	f002 ff7f 	bl	800419a <HAL_NVIC_SetPriority>
	  HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0); // Timer3 (lower priority)
 800129c:	2200      	movs	r2, #0
 800129e:	2102      	movs	r1, #2
 80012a0:	201d      	movs	r0, #29
 80012a2:	f002 ff7a 	bl	800419a <HAL_NVIC_SetPriority>
	  HAL_NVIC_SetPriority(WWDG_IRQn, 0, 0); // Watchdog (highest priority)
 80012a6:	2200      	movs	r2, #0
 80012a8:	2100      	movs	r1, #0
 80012aa:	2000      	movs	r0, #0
 80012ac:	f002 ff75 	bl	800419a <HAL_NVIC_SetPriority>
	  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0); // User Button
 80012b0:	2200      	movs	r2, #0
 80012b2:	2102      	movs	r1, #2
 80012b4:	2028      	movs	r0, #40	@ 0x28
 80012b6:	f002 ff70 	bl	800419a <HAL_NVIC_SetPriority>
	  // Configure DMA interrupt priorities
	  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0); // I2C2_RX
 80012ba:	2200      	movs	r2, #0
 80012bc:	2100      	movs	r1, #0
 80012be:	200d      	movs	r0, #13
 80012c0:	f002 ff6b 	bl	800419a <HAL_NVIC_SetPriority>
	  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0); // I2C2_TX
 80012c4:	2200      	movs	r2, #0
 80012c6:	2100      	movs	r1, #0
 80012c8:	202f      	movs	r0, #47	@ 0x2f
 80012ca:	f002 ff66 	bl	800419a <HAL_NVIC_SetPriority>
	  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0); // USART2_TX
 80012ce:	2200      	movs	r2, #0
 80012d0:	2100      	movs	r1, #0
 80012d2:	2011      	movs	r0, #17
 80012d4:	f002 ff61 	bl	800419a <HAL_NVIC_SetPriority>

	  // Configure printf buffering
	  setbuf(stdout, NULL); // Disable buffering for immediate output
 80012d8:	4b7f      	ldr	r3, [pc, #508]	@ (80014d8 <main+0x2bc>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	689b      	ldr	r3, [r3, #8]
 80012de:	2100      	movs	r1, #0
 80012e0:	4618      	mov	r0, r3
 80012e2:	f009 fe2b 	bl	800af3c <setbuf>
	  // Initialize Debug LED to OFF
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80012e6:	2200      	movs	r2, #0
 80012e8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80012ec:	487b      	ldr	r0, [pc, #492]	@ (80014dc <main+0x2c0>)
 80012ee:	f003 fca9 	bl	8004c44 <HAL_GPIO_WritePin>
	  // Print startup message
	  printf("\r\n=== Prosthetic Knee Controller (BNO055 IMUPLUS) ===\r\n");
 80012f2:	487b      	ldr	r0, [pc, #492]	@ (80014e0 <main+0x2c4>)
 80012f4:	f009 fe1a 	bl	800af2c <puts>
	  printf("System Clock: %lu Hz\r\n", HAL_RCC_GetSysClockFreq());
 80012f8:	f006 fccc 	bl	8007c94 <HAL_RCC_GetSysClockFreq>
 80012fc:	4603      	mov	r3, r0
 80012fe:	4619      	mov	r1, r3
 8001300:	4878      	ldr	r0, [pc, #480]	@ (80014e4 <main+0x2c8>)
 8001302:	f009 fdab 	bl	800ae5c <iprintf>
	  printf("Build: %s %s\r\n", __DATE__, __TIME__);
 8001306:	4a78      	ldr	r2, [pc, #480]	@ (80014e8 <main+0x2cc>)
 8001308:	4978      	ldr	r1, [pc, #480]	@ (80014ec <main+0x2d0>)
 800130a:	4879      	ldr	r0, [pc, #484]	@ (80014f0 <main+0x2d4>)
 800130c:	f009 fda6 	bl	800ae5c <iprintf>

	  // Initialize IMU data structures
	  memset(&thigh_imu, 0, sizeof(IMU_Data_t));
 8001310:	2218      	movs	r2, #24
 8001312:	2100      	movs	r1, #0
 8001314:	4877      	ldr	r0, [pc, #476]	@ (80014f4 <main+0x2d8>)
 8001316:	f009 ffc7 	bl	800b2a8 <memset>
	  memset(&shank_imu, 0, sizeof(IMU_Data_t));
 800131a:	2218      	movs	r2, #24
 800131c:	2100      	movs	r1, #0
 800131e:	4876      	ldr	r0, [pc, #472]	@ (80014f8 <main+0x2dc>)
 8001320:	f009 ffc2 	bl	800b2a8 <memset>

	  // LED startup sequence
	  printf("Starting initialization sequence...\r\n");
 8001324:	4875      	ldr	r0, [pc, #468]	@ (80014fc <main+0x2e0>)
 8001326:	f009 fe01 	bl	800af2c <puts>
	  for(int i = 0; i < 3; i++)
 800132a:	2300      	movs	r3, #0
 800132c:	637b      	str	r3, [r7, #52]	@ 0x34
 800132e:	e009      	b.n	8001344 <main+0x128>
	  {
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001330:	2120      	movs	r1, #32
 8001332:	4873      	ldr	r0, [pc, #460]	@ (8001500 <main+0x2e4>)
 8001334:	f003 fc9f 	bl	8004c76 <HAL_GPIO_TogglePin>
		HAL_Delay(200);
 8001338:	20c8      	movs	r0, #200	@ 0xc8
 800133a:	f002 fa1f 	bl	800377c <HAL_Delay>
	  for(int i = 0; i < 3; i++)
 800133e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001340:	3301      	adds	r3, #1
 8001342:	637b      	str	r3, [r7, #52]	@ 0x34
 8001344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001346:	2b02      	cmp	r3, #2
 8001348:	ddf2      	ble.n	8001330 <main+0x114>
	//	REFRESH_WATCHDOG();
	  }
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800134a:	2200      	movs	r2, #0
 800134c:	2120      	movs	r1, #32
 800134e:	486c      	ldr	r0, [pc, #432]	@ (8001500 <main+0x2e4>)
 8001350:	f003 fc78 	bl	8004c44 <HAL_GPIO_WritePin>

	  // Wait for IMU power-up (BNO055 requires ~650ms)
	  printf("Waiting for IMU power-up...\r\n");
 8001354:	486b      	ldr	r0, [pc, #428]	@ (8001504 <main+0x2e8>)
 8001356:	f009 fde9 	bl	800af2c <puts>
	  BNO055_Delay(800);
 800135a:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800135e:	f7ff ff51 	bl	8001204 <BNO055_Delay>

	  // Scan I2C bus and assign addresses
	  I2C_Scan_And_Assign();
 8001362:	f000 fd55 	bl	8001e10 <I2C_Scan_And_Assign>

	  // Initialize both sensors
	  BNO055_Init_Dual();
 8001366:	f001 f833 	bl	80023d0 <BNO055_Init_Dual>

	  // Start calibration process
	  printf("\r\nStarting calibration process...\r\n");
 800136a:	4867      	ldr	r0, [pc, #412]	@ (8001508 <main+0x2ec>)
 800136c:	f009 fdde 	bl	800af2c <puts>
	  printf("Keep the prosthetic stationary during calibration!\r\n");
 8001370:	4866      	ldr	r0, [pc, #408]	@ (800150c <main+0x2f0>)
 8001372:	f009 fddb 	bl	800af2c <puts>

	  uint32_t calibration_start = HAL_GetTick();
 8001376:	f002 f9f5 	bl	8003764 <HAL_GetTick>
 800137a:	62f8      	str	r0, [r7, #44]	@ 0x2c
	  uint32_t last_status_print = 0;
 800137c:	2300      	movs	r3, #0
 800137e:	633b      	str	r3, [r7, #48]	@ 0x30

	  while (!calibration_complete && (HAL_GetTick() - calibration_start < CALIBRATION_TIMEOUT_MS))
 8001380:	e07b      	b.n	800147a <main+0x25e>
	  {
		Read_Dual_Calibration();
 8001382:	f001 f8e1 	bl	8002548 <Read_Dual_Calibration>

		// raw register dump for debugging
		uint8_t thigh_raw, shank_raw;
		BNO055_I2C_bus_read(thigh_sensor.dev_addr, BNO055_CALIB_STAT_ADDR, &thigh_raw, 1);
 8001386:	4b62      	ldr	r3, [pc, #392]	@ (8001510 <main+0x2f4>)
 8001388:	7a58      	ldrb	r0, [r3, #9]
 800138a:	f107 0223 	add.w	r2, r7, #35	@ 0x23
 800138e:	2301      	movs	r3, #1
 8001390:	2135      	movs	r1, #53	@ 0x35
 8001392:	f000 fcc3 	bl	8001d1c <BNO055_I2C_bus_read>
		BNO055_I2C_bus_read(shank_sensor.dev_addr, BNO055_CALIB_STAT_ADDR, &shank_raw, 1);
 8001396:	4b5f      	ldr	r3, [pc, #380]	@ (8001514 <main+0x2f8>)
 8001398:	7a58      	ldrb	r0, [r3, #9]
 800139a:	f107 0222 	add.w	r2, r7, #34	@ 0x22
 800139e:	2301      	movs	r3, #1
 80013a0:	2135      	movs	r1, #53	@ 0x35
 80013a2:	f000 fcbb 	bl	8001d1c <BNO055_I2C_bus_read>
		printf("Raw Calib Regs: Thigh=0x%02X, Shank=0x%02X\r\n", thigh_raw, shank_raw);
 80013a6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80013aa:	4619      	mov	r1, r3
 80013ac:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80013b0:	461a      	mov	r2, r3
 80013b2:	4859      	ldr	r0, [pc, #356]	@ (8001518 <main+0x2fc>)
 80013b4:	f009 fd52 	bl	800ae5c <iprintf>

		// Print status every second
		if (HAL_GetTick() - last_status_print >= CALIB_PRINT_MS)
 80013b8:	f002 f9d4 	bl	8003764 <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80013c6:	d304      	bcc.n	80013d2 <main+0x1b6>
		{
		  print_calibration_status();
 80013c8:	f001 f8f6 	bl	80025b8 <print_calibration_status>
		  last_status_print = HAL_GetTick();
 80013cc:	f002 f9ca 	bl	8003764 <HAL_GetTick>
 80013d0:	6338      	str	r0, [r7, #48]	@ 0x30
		}

		if (!calibration_complete) {
 80013d2:	4b52      	ldr	r3, [pc, #328]	@ (800151c <main+0x300>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	f083 0301 	eor.w	r3, r3, #1
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d004      	beq.n	80013ea <main+0x1ce>
		    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);  // Amber LED blink
 80013e0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013e4:	483d      	ldr	r0, [pc, #244]	@ (80014dc <main+0x2c0>)
 80013e6:	f003 fc46 	bl	8004c76 <HAL_GPIO_TogglePin>
		}

		// Check if both sensors are calibrated
		if (is_sensor_calibrated(thigh_imu.calib_status) &&
 80013ea:	484d      	ldr	r0, [pc, #308]	@ (8001520 <main+0x304>)
 80013ec:	f001 f892 	bl	8002514 <is_sensor_calibrated>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d03e      	beq.n	8001474 <main+0x258>
			is_sensor_calibrated(shank_imu.calib_status))
 80013f6:	484b      	ldr	r0, [pc, #300]	@ (8001524 <main+0x308>)
 80013f8:	f001 f88c 	bl	8002514 <is_sensor_calibrated>
 80013fc:	4603      	mov	r3, r0
		if (is_sensor_calibrated(thigh_imu.calib_status) &&
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d038      	beq.n	8001474 <main+0x258>
		{
		  calibration_complete = true;
 8001402:	4b46      	ldr	r3, [pc, #280]	@ (800151c <main+0x300>)
 8001404:	2201      	movs	r2, #1
 8001406:	701a      	strb	r2, [r3, #0]
		  // Switch to CONFIG mode to ensure calibration is applied
		  uint8_t config_mode = BNO055_OPERATION_MODE_CONFIG;
 8001408:	2300      	movs	r3, #0
 800140a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
		  BNO055_I2C_bus_write(thigh_sensor.dev_addr, BNO055_OPR_MODE_ADDR, &config_mode, 1);
 800140e:	4b40      	ldr	r3, [pc, #256]	@ (8001510 <main+0x2f4>)
 8001410:	7a58      	ldrb	r0, [r3, #9]
 8001412:	f107 0221 	add.w	r2, r7, #33	@ 0x21
 8001416:	2301      	movs	r3, #1
 8001418:	213d      	movs	r1, #61	@ 0x3d
 800141a:	f000 fcbb 	bl	8001d94 <BNO055_I2C_bus_write>
		  BNO055_I2C_bus_write(shank_sensor.dev_addr, BNO055_OPR_MODE_ADDR, &config_mode, 1);
 800141e:	4b3d      	ldr	r3, [pc, #244]	@ (8001514 <main+0x2f8>)
 8001420:	7a58      	ldrb	r0, [r3, #9]
 8001422:	f107 0221 	add.w	r2, r7, #33	@ 0x21
 8001426:	2301      	movs	r3, #1
 8001428:	213d      	movs	r1, #61	@ 0x3d
 800142a:	f000 fcb3 	bl	8001d94 <BNO055_I2C_bus_write>
		  BNO055_Delay(25);
 800142e:	2019      	movs	r0, #25
 8001430:	f7ff fee8 	bl	8001204 <BNO055_Delay>
		  // Switch back to IMUPLUS mode
		  uint8_t imuplus_mode = IMUPLUS_MODE;
 8001434:	2308      	movs	r3, #8
 8001436:	f887 3020 	strb.w	r3, [r7, #32]
		  BNO055_I2C_bus_write(thigh_sensor.dev_addr, BNO055_OPR_MODE_ADDR, &imuplus_mode, 1);
 800143a:	4b35      	ldr	r3, [pc, #212]	@ (8001510 <main+0x2f4>)
 800143c:	7a58      	ldrb	r0, [r3, #9]
 800143e:	f107 0220 	add.w	r2, r7, #32
 8001442:	2301      	movs	r3, #1
 8001444:	213d      	movs	r1, #61	@ 0x3d
 8001446:	f000 fca5 	bl	8001d94 <BNO055_I2C_bus_write>
		  BNO055_I2C_bus_write(shank_sensor.dev_addr, BNO055_OPR_MODE_ADDR, &imuplus_mode, 1);
 800144a:	4b32      	ldr	r3, [pc, #200]	@ (8001514 <main+0x2f8>)
 800144c:	7a58      	ldrb	r0, [r3, #9]
 800144e:	f107 0220 	add.w	r2, r7, #32
 8001452:	2301      	movs	r3, #1
 8001454:	213d      	movs	r1, #61	@ 0x3d
 8001456:	f000 fc9d 	bl	8001d94 <BNO055_I2C_bus_write>
		  BNO055_Delay(20);
 800145a:	2014      	movs	r0, #20
 800145c:	f7ff fed2 	bl	8001204 <BNO055_Delay>

		  printf("\r\n*** CALIBRATION COMPLETE! ***\r\n");
 8001460:	4831      	ldr	r0, [pc, #196]	@ (8001528 <main+0x30c>)
 8001462:	f009 fd63 	bl	800af2c <puts>
		  HAL_Delay(100);
 8001466:	2064      	movs	r0, #100	@ 0x64
 8001468:	f002 f988 	bl	800377c <HAL_Delay>
		  system_status = SENSOR_OK;
 800146c:	4b2f      	ldr	r3, [pc, #188]	@ (800152c <main+0x310>)
 800146e:	2200      	movs	r2, #0
 8001470:	701a      	strb	r2, [r3, #0]

		  break;
 8001472:	e013      	b.n	800149c <main+0x280>
		}

		BNO055_Delay(100);
 8001474:	2064      	movs	r0, #100	@ 0x64
 8001476:	f7ff fec5 	bl	8001204 <BNO055_Delay>
	  while (!calibration_complete && (HAL_GetTick() - calibration_start < CALIBRATION_TIMEOUT_MS))
 800147a:	4b28      	ldr	r3, [pc, #160]	@ (800151c <main+0x300>)
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	f083 0301 	eor.w	r3, r3, #1
 8001482:	b2db      	uxtb	r3, r3
 8001484:	2b00      	cmp	r3, #0
 8001486:	d009      	beq.n	800149c <main+0x280>
 8001488:	f002 f96c 	bl	8003764 <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	f247 522f 	movw	r2, #29999	@ 0x752f
 8001496:	4293      	cmp	r3, r2
 8001498:	f67f af73 	bls.w	8001382 <main+0x166>
	//	REFRESH_WATCHDOG();
	  }

	  if (!calibration_complete)
 800149c:	4b1f      	ldr	r3, [pc, #124]	@ (800151c <main+0x300>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	f083 0301 	eor.w	r3, r3, #1
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d048      	beq.n	800153c <main+0x320>
	  {
	      printf("\r\nWARNING: Calibration timeout! Proceeding with partial calibration.\r\n");
 80014aa:	4821      	ldr	r0, [pc, #132]	@ (8001530 <main+0x314>)
 80014ac:	f009 fd3e 	bl	800af2c <puts>
	      system_status = SENSOR_NOT_CALIBRATED;
 80014b0:	4b1e      	ldr	r3, [pc, #120]	@ (800152c <main+0x310>)
 80014b2:	2202      	movs	r2, #2
 80014b4:	701a      	strb	r2, [r3, #0]

	      // SAFETY: Only lock if calibration failed
	      gait_state.is_locked = true;
 80014b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001534 <main+0x318>)
 80014b8:	2201      	movs	r2, #1
 80014ba:	725a      	strb	r2, [r3, #9]
	      HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET); // Red LED
 80014bc:	2201      	movs	r2, #1
 80014be:	2120      	movs	r1, #32
 80014c0:	480f      	ldr	r0, [pc, #60]	@ (8001500 <main+0x2e4>)
 80014c2:	f003 fbbf 	bl	8004c44 <HAL_GPIO_WritePin>
	      printf("SAFETY LOCK: Calibration timeout!\r\n");
 80014c6:	481c      	ldr	r0, [pc, #112]	@ (8001538 <main+0x31c>)
 80014c8:	f009 fd30 	bl	800af2c <puts>
 80014cc:	e039      	b.n	8001542 <main+0x326>
 80014ce:	bf00      	nop
 80014d0:	20000248 	.word	0x20000248
 80014d4:	2000029c 	.word	0x2000029c
 80014d8:	20000024 	.word	0x20000024
 80014dc:	40020400 	.word	0x40020400
 80014e0:	0800eb48 	.word	0x0800eb48
 80014e4:	0800eb80 	.word	0x0800eb80
 80014e8:	0800eb98 	.word	0x0800eb98
 80014ec:	0800eba4 	.word	0x0800eba4
 80014f0:	0800ebb0 	.word	0x0800ebb0
 80014f4:	20000518 	.word	0x20000518
 80014f8:	20000530 	.word	0x20000530
 80014fc:	0800ebc0 	.word	0x0800ebc0
 8001500:	40020000 	.word	0x40020000
 8001504:	0800ebe8 	.word	0x0800ebe8
 8001508:	0800ec08 	.word	0x0800ec08
 800150c:	0800ec2c 	.word	0x0800ec2c
 8001510:	200004e8 	.word	0x200004e8
 8001514:	20000500 	.word	0x20000500
 8001518:	0800ec60 	.word	0x0800ec60
 800151c:	20000559 	.word	0x20000559
 8001520:	2000052c 	.word	0x2000052c
 8001524:	20000544 	.word	0x20000544
 8001528:	0800ec90 	.word	0x0800ec90
 800152c:	20000000 	.word	0x20000000
 8001530:	0800ecb4 	.word	0x0800ecb4
 8001534:	2000055c 	.word	0x2000055c
 8001538:	0800ecfc 	.word	0x0800ecfc
	  }
	  else
	  {
	      // Only reach here if calibration succeeded
	      gait_state.is_locked = false; // Ensure unlocked on success
 800153c:	4b53      	ldr	r3, [pc, #332]	@ (800168c <main+0x470>)
 800153e:	2200      	movs	r2, #0
 8001540:	725a      	strb	r2, [r3, #9]
	  }

	  // Start timer for 100Hz updates
	  __HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);  // Clear pending interrupts
 8001542:	4b53      	ldr	r3, [pc, #332]	@ (8001690 <main+0x474>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f06f 0201 	mvn.w	r2, #1
 800154a:	611a      	str	r2, [r3, #16]
	  HAL_TIM_Base_Start_IT(&htim3);
 800154c:	4850      	ldr	r0, [pc, #320]	@ (8001690 <main+0x474>)
 800154e:	f007 f927 	bl	80087a0 <HAL_TIM_Base_Start_IT>
	  HAL_TIM_Base_Start(&htim3);
 8001552:	484f      	ldr	r0, [pc, #316]	@ (8001690 <main+0x474>)
 8001554:	f007 f8bc 	bl	80086d0 <HAL_TIM_Base_Start>
	  HAL_NVIC_EnableIRQ(TIM3_IRQn);  // Enable TIM3 interrupt
 8001558:	201d      	movs	r0, #29
 800155a:	f002 fe3a 	bl	80041d2 <HAL_NVIC_EnableIRQ>
	  last_orientation_update = HAL_GetTick();
 800155e:	f002 f901 	bl	8003764 <HAL_GetTick>
 8001562:	4603      	mov	r3, r0
 8001564:	4a4b      	ldr	r2, [pc, #300]	@ (8001694 <main+0x478>)
 8001566:	6013      	str	r3, [r2, #0]

	  printf("\r\nStarting orientation tracking at 100Hz...\r\n");
 8001568:	484b      	ldr	r0, [pc, #300]	@ (8001698 <main+0x47c>)
 800156a:	f009 fcdf 	bl	800af2c <puts>
	  printf("Format: Knee_Angle() | Angular_Velocity(/s)\r\n");
 800156e:	484b      	ldr	r0, [pc, #300]	@ (800169c <main+0x480>)
 8001570:	f009 fcdc 	bl	800af2c <puts>
	  printf("----------------------------------------\r\n");
 8001574:	484a      	ldr	r0, [pc, #296]	@ (80016a0 <main+0x484>)
 8001576:	f009 fcd9 	bl	800af2c <puts>
	  /* USER CODE END 2 */

	  /* USER CODE BEGIN WHILE */
	  while (1)
	  {
		  HAL_GPIO_WritePin(PUL_Port, PUL_Pin, GPIO_PIN_SET);
 800157a:	2201      	movs	r2, #1
 800157c:	2101      	movs	r1, #1
 800157e:	4849      	ldr	r0, [pc, #292]	@ (80016a4 <main+0x488>)
 8001580:	f003 fb60 	bl	8004c44 <HAL_GPIO_WritePin>
		        delay_us(10);
 8001584:	200a      	movs	r0, #10
 8001586:	f001 fc5b 	bl	8002e40 <delay_us>
		        HAL_GPIO_WritePin(PUL_Port, PUL_Pin, GPIO_PIN_RESET);
 800158a:	2200      	movs	r2, #0
 800158c:	2101      	movs	r1, #1
 800158e:	4845      	ldr	r0, [pc, #276]	@ (80016a4 <main+0x488>)
 8001590:	f003 fb58 	bl	8004c44 <HAL_GPIO_WritePin>
		        delay_us(10);
 8001594:	200a      	movs	r0, #10
 8001596:	f001 fc53 	bl	8002e40 <delay_us>
		        uint16_t adc_val = Read_ADC_CurrentRaw();
 800159a:	f000 fae5 	bl	8001b68 <Read_ADC_CurrentRaw>
 800159e:	4603      	mov	r3, r0
 80015a0:	857b      	strh	r3, [r7, #42]	@ 0x2a
		  		  float motor_current = Convert_ADC_To_Current(adc_val);
 80015a2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80015a4:	4618      	mov	r0, r3
 80015a6:	f000 faf9 	bl	8001b9c <Convert_ADC_To_Current>
 80015aa:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
		  		  {
		  		     // Motor_Disable();
		  		  }

		  	    // Process sensor data when timer flag is set (100Hz)
		  		  if (timer_flag) {
 80015ae:	4b3e      	ldr	r3, [pc, #248]	@ (80016a8 <main+0x48c>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d0e0      	beq.n	800157a <main+0x35e>
		  		      timer_flag = false;
 80015b8:	4b3b      	ldr	r3, [pc, #236]	@ (80016a8 <main+0x48c>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	701a      	strb	r2, [r3, #0]
		  		      Read_Dual_Orientation();
 80015be:	f001 f8d9 	bl	8002774 <Read_Dual_Orientation>
		  		      calculate_knee_kinematics();
 80015c2:	f001 f97f 	bl	80028c4 <calculate_knee_kinematics>

		  		      // Gait phase detection
		  		      gait_state.previous_phase = gait_state.current_phase;
 80015c6:	4b31      	ldr	r3, [pc, #196]	@ (800168c <main+0x470>)
 80015c8:	781a      	ldrb	r2, [r3, #0]
 80015ca:	4b30      	ldr	r3, [pc, #192]	@ (800168c <main+0x470>)
 80015cc:	705a      	strb	r2, [r3, #1]
		  		      gait_state.current_phase = detect_gait_phase(
 80015ce:	4b37      	ldr	r3, [pc, #220]	@ (80016ac <main+0x490>)
 80015d0:	ed93 8a00 	vldr	s16, [r3]
 80015d4:	4b36      	ldr	r3, [pc, #216]	@ (80016b0 <main+0x494>)
 80015d6:	edd3 8a00 	vldr	s17, [r3]
 80015da:	f002 f8c3 	bl	8003764 <HAL_GetTick>
 80015de:	4603      	mov	r3, r0
 80015e0:	4618      	mov	r0, r3
 80015e2:	eef0 0a68 	vmov.f32	s1, s17
 80015e6:	eeb0 0a48 	vmov.f32	s0, s16
 80015ea:	f000 fc79 	bl	8001ee0 <detect_gait_phase>
 80015ee:	4603      	mov	r3, r0
 80015f0:	461a      	mov	r2, r3
 80015f2:	4b26      	ldr	r3, [pc, #152]	@ (800168c <main+0x470>)
 80015f4:	701a      	strb	r2, [r3, #0]
		  		          knee_angle,
		  		          filtered_velocity,
		  		          HAL_GetTick()
		  		      );
		  		      if (!gait_state.is_locked)
 80015f6:	4b25      	ldr	r3, [pc, #148]	@ (800168c <main+0x470>)
 80015f8:	7a5b      	ldrb	r3, [r3, #9]
 80015fa:	f083 0301 	eor.w	r3, r3, #1
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	2b00      	cmp	r3, #0
 8001602:	d004      	beq.n	800160e <main+0x3f2>
		  		              handle_motor_for_gait_phase(gait_state.current_phase);
 8001604:	4b21      	ldr	r3, [pc, #132]	@ (800168c <main+0x470>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	4618      	mov	r0, r3
 800160a:	f000 fafd 	bl	8001c08 <handle_motor_for_gait_phase>


		      // Handle recalibration request
		      if (gait_state.needs_recalibration) {
 800160e:	4b1f      	ldr	r3, [pc, #124]	@ (800168c <main+0x470>)
 8001610:	7a1b      	ldrb	r3, [r3, #8]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d00c      	beq.n	8001630 <main+0x414>
		          printf("Initiating IMU recalibration...\r\n");
 8001616:	4827      	ldr	r0, [pc, #156]	@ (80016b4 <main+0x498>)
 8001618:	f009 fc88 	bl	800af2c <puts>
		          BNO055_Init_Dual();  // Reinitialize sensors
 800161c:	f000 fed8 	bl	80023d0 <BNO055_Init_Dual>
		          Read_Dual_Calibration();
 8001620:	f000 ff92 	bl	8002548 <Read_Dual_Calibration>
		          gait_state.needs_recalibration = false;
 8001624:	4b19      	ldr	r3, [pc, #100]	@ (800168c <main+0x470>)
 8001626:	2200      	movs	r2, #0
 8001628:	721a      	strb	r2, [r3, #8]
		          printf("Recalibration complete\r\n");
 800162a:	4823      	ldr	r0, [pc, #140]	@ (80016b8 <main+0x49c>)
 800162c:	f009 fc7e 	bl	800af2c <puts>
		      }

		      // System health monitoring (every 5s)
		      static uint32_t last_health_check = 0;
		      if (HAL_GetTick() - last_health_check >= HEALTH_CHECK_MS) {
 8001630:	f002 f898 	bl	8003764 <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	4b21      	ldr	r3, [pc, #132]	@ (80016bc <main+0x4a0>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001640:	4293      	cmp	r3, r2
 8001642:	d99a      	bls.n	800157a <main+0x35e>
		          system_health_check();
 8001644:	f001 fab0 	bl	8002ba8 <system_health_check>
		          last_health_check = HAL_GetTick();
 8001648:	f002 f88c 	bl	8003764 <HAL_GetTick>
 800164c:	4603      	mov	r3, r0
 800164e:	4a1b      	ldr	r2, [pc, #108]	@ (80016bc <main+0x4a0>)
 8001650:	6013      	str	r3, [r2, #0]

		          // Print gait state
		          const char* phase_names[] = {
 8001652:	4b1b      	ldr	r3, [pc, #108]	@ (80016c0 <main+0x4a4>)
 8001654:	463c      	mov	r4, r7
 8001656:	461d      	mov	r5, r3
 8001658:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800165a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800165c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001660:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		              "UNKNOWN", "HEEL_STRIKE", "TOE_OFF", "PEAK_SWING_FLEX",
		              "TERMINAL_SWING", "SWING", "STALE_DATA", "STABLE_RECAL"
		          };
		          printf("Gait Phase: %s | Locked: %s\r\n",
		                 phase_names[gait_state.current_phase],
 8001664:	4b09      	ldr	r3, [pc, #36]	@ (800168c <main+0x470>)
 8001666:	781b      	ldrb	r3, [r3, #0]
		          printf("Gait Phase: %s | Locked: %s\r\n",
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	3338      	adds	r3, #56	@ 0x38
 800166c:	443b      	add	r3, r7
 800166e:	f853 1c38 	ldr.w	r1, [r3, #-56]
		                 gait_state.is_locked ? "YES" : "NO");
 8001672:	4b06      	ldr	r3, [pc, #24]	@ (800168c <main+0x470>)
 8001674:	7a5b      	ldrb	r3, [r3, #9]
		          printf("Gait Phase: %s | Locked: %s\r\n",
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <main+0x462>
 800167a:	4b12      	ldr	r3, [pc, #72]	@ (80016c4 <main+0x4a8>)
 800167c:	e000      	b.n	8001680 <main+0x464>
 800167e:	4b12      	ldr	r3, [pc, #72]	@ (80016c8 <main+0x4ac>)
 8001680:	461a      	mov	r2, r3
 8001682:	4812      	ldr	r0, [pc, #72]	@ (80016cc <main+0x4b0>)
 8001684:	f009 fbea 	bl	800ae5c <iprintf>
	  {
 8001688:	e777      	b.n	800157a <main+0x35e>
 800168a:	bf00      	nop
 800168c:	2000055c 	.word	0x2000055c
 8001690:	200003f8 	.word	0x200003f8
 8001694:	2000054c 	.word	0x2000054c
 8001698:	0800ed20 	.word	0x0800ed20
 800169c:	0800ed50 	.word	0x0800ed50
 80016a0:	0800ed84 	.word	0x0800ed84
 80016a4:	40020000 	.word	0x40020000
 80016a8:	20000550 	.word	0x20000550
 80016ac:	20000548 	.word	0x20000548
 80016b0:	20000554 	.word	0x20000554
 80016b4:	0800edb0 	.word	0x0800edb0
 80016b8:	0800edd4 	.word	0x0800edd4
 80016bc:	20000574 	.word	0x20000574
 80016c0:	0800ee74 	.word	0x0800ee74
 80016c4:	0800edec 	.word	0x0800edec
 80016c8:	0800edf0 	.word	0x0800edf0
 80016cc:	0800edf4 	.word	0x0800edf4

080016d0 <SystemClock_Config>:
	/**
	  * @brief System Clock Configuration
	  * @retval None
	  */
	void SystemClock_Config(void)
	{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b094      	sub	sp, #80	@ 0x50
 80016d4:	af00      	add	r7, sp, #0
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016d6:	f107 031c 	add.w	r3, r7, #28
 80016da:	2234      	movs	r2, #52	@ 0x34
 80016dc:	2100      	movs	r1, #0
 80016de:	4618      	mov	r0, r3
 80016e0:	f009 fde2 	bl	800b2a8 <memset>
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016e4:	f107 0308 	add.w	r3, r7, #8
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	60da      	str	r2, [r3, #12]
 80016f2:	611a      	str	r2, [r3, #16]

	  /** Configure the main internal regulator output voltage
	  */
	  __HAL_RCC_PWR_CLK_ENABLE();
 80016f4:	2300      	movs	r3, #0
 80016f6:	607b      	str	r3, [r7, #4]
 80016f8:	4b2a      	ldr	r3, [pc, #168]	@ (80017a4 <SystemClock_Config+0xd4>)
 80016fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fc:	4a29      	ldr	r2, [pc, #164]	@ (80017a4 <SystemClock_Config+0xd4>)
 80016fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001702:	6413      	str	r3, [r2, #64]	@ 0x40
 8001704:	4b27      	ldr	r3, [pc, #156]	@ (80017a4 <SystemClock_Config+0xd4>)
 8001706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001708:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800170c:	607b      	str	r3, [r7, #4]
 800170e:	687b      	ldr	r3, [r7, #4]
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001710:	2300      	movs	r3, #0
 8001712:	603b      	str	r3, [r7, #0]
 8001714:	4b24      	ldr	r3, [pc, #144]	@ (80017a8 <SystemClock_Config+0xd8>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800171c:	4a22      	ldr	r2, [pc, #136]	@ (80017a8 <SystemClock_Config+0xd8>)
 800171e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001722:	6013      	str	r3, [r2, #0]
 8001724:	4b20      	ldr	r3, [pc, #128]	@ (80017a8 <SystemClock_Config+0xd8>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800172c:	603b      	str	r3, [r7, #0]
 800172e:	683b      	ldr	r3, [r7, #0]

	  /** Initializes the RCC Oscillators according to the specified parameters
	  * in the RCC_OscInitTypeDef structure.
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001730:	2302      	movs	r3, #2
 8001732:	61fb      	str	r3, [r7, #28]
	  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001734:	2301      	movs	r3, #1
 8001736:	62bb      	str	r3, [r7, #40]	@ 0x28
	  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001738:	2310      	movs	r3, #16
 800173a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800173c:	2302      	movs	r3, #2
 800173e:	637b      	str	r3, [r7, #52]	@ 0x34
	  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001740:	2300      	movs	r3, #0
 8001742:	63bb      	str	r3, [r7, #56]	@ 0x38
	  RCC_OscInitStruct.PLL.PLLM = 16;
 8001744:	2310      	movs	r3, #16
 8001746:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  RCC_OscInitStruct.PLL.PLLN = 336;
 8001748:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800174c:	643b      	str	r3, [r7, #64]	@ 0x40
	  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800174e:	2304      	movs	r3, #4
 8001750:	647b      	str	r3, [r7, #68]	@ 0x44
	  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001752:	2302      	movs	r3, #2
 8001754:	64bb      	str	r3, [r7, #72]	@ 0x48
	  RCC_OscInitStruct.PLL.PLLR = 2;
 8001756:	2302      	movs	r3, #2
 8001758:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800175a:	f107 031c 	add.w	r3, r7, #28
 800175e:	4618      	mov	r0, r3
 8001760:	f006 fcc8 	bl	80080f4 <HAL_RCC_OscConfig>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <SystemClock_Config+0x9e>
	  {
	    Error_Handler();
 800176a:	f001 fb8f 	bl	8002e8c <Error_Handler>
	  }

	  /** Initializes the CPU, AHB and APB buses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800176e:	230f      	movs	r3, #15
 8001770:	60bb      	str	r3, [r7, #8]
	                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001772:	2302      	movs	r3, #2
 8001774:	60fb      	str	r3, [r7, #12]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001776:	2300      	movs	r3, #0
 8001778:	613b      	str	r3, [r7, #16]
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800177a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800177e:	617b      	str	r3, [r7, #20]
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001780:	2300      	movs	r3, #0
 8001782:	61bb      	str	r3, [r7, #24]

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001784:	f107 0308 	add.w	r3, r7, #8
 8001788:	2102      	movs	r1, #2
 800178a:	4618      	mov	r0, r3
 800178c:	f006 f968 	bl	8007a60 <HAL_RCC_ClockConfig>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <SystemClock_Config+0xca>
	  {
	    Error_Handler();
 8001796:	f001 fb79 	bl	8002e8c <Error_Handler>
	  }
	}
 800179a:	bf00      	nop
 800179c:	3750      	adds	r7, #80	@ 0x50
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	40023800 	.word	0x40023800
 80017a8:	40007000 	.word	0x40007000

080017ac <MX_ADC1_Init>:
	  * @brief ADC1 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_ADC1_Init(void)
	{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN ADC1_Init 0 */

	  /* USER CODE END ADC1_Init 0 */

	  ADC_ChannelConfTypeDef sConfig = {0};
 80017b2:	463b      	mov	r3, r7
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	605a      	str	r2, [r3, #4]
 80017ba:	609a      	str	r2, [r3, #8]
 80017bc:	60da      	str	r2, [r3, #12]

	  /* USER CODE END ADC1_Init 1 */

	  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	  */
	  hadc1.Instance = ADC1;
 80017be:	4b21      	ldr	r3, [pc, #132]	@ (8001844 <MX_ADC1_Init+0x98>)
 80017c0:	4a21      	ldr	r2, [pc, #132]	@ (8001848 <MX_ADC1_Init+0x9c>)
 80017c2:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80017c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001844 <MX_ADC1_Init+0x98>)
 80017c6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80017ca:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80017cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001844 <MX_ADC1_Init+0x98>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	609a      	str	r2, [r3, #8]
	  hadc1.Init.ScanConvMode = DISABLE;
 80017d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001844 <MX_ADC1_Init+0x98>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	611a      	str	r2, [r3, #16]
	  hadc1.Init.ContinuousConvMode = DISABLE;
 80017d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001844 <MX_ADC1_Init+0x98>)
 80017da:	2200      	movs	r2, #0
 80017dc:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017de:	4b19      	ldr	r3, [pc, #100]	@ (8001844 <MX_ADC1_Init+0x98>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	f883 2020 	strb.w	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017e6:	4b17      	ldr	r3, [pc, #92]	@ (8001844 <MX_ADC1_Init+0x98>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	62da      	str	r2, [r3, #44]	@ 0x2c
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017ec:	4b15      	ldr	r3, [pc, #84]	@ (8001844 <MX_ADC1_Init+0x98>)
 80017ee:	4a17      	ldr	r2, [pc, #92]	@ (800184c <MX_ADC1_Init+0xa0>)
 80017f0:	629a      	str	r2, [r3, #40]	@ 0x28
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017f2:	4b14      	ldr	r3, [pc, #80]	@ (8001844 <MX_ADC1_Init+0x98>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	60da      	str	r2, [r3, #12]
	  hadc1.Init.NbrOfConversion = 1;
 80017f8:	4b12      	ldr	r3, [pc, #72]	@ (8001844 <MX_ADC1_Init+0x98>)
 80017fa:	2201      	movs	r2, #1
 80017fc:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DMAContinuousRequests = DISABLE;
 80017fe:	4b11      	ldr	r3, [pc, #68]	@ (8001844 <MX_ADC1_Init+0x98>)
 8001800:	2200      	movs	r2, #0
 8001802:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001806:	4b0f      	ldr	r3, [pc, #60]	@ (8001844 <MX_ADC1_Init+0x98>)
 8001808:	2201      	movs	r2, #1
 800180a:	615a      	str	r2, [r3, #20]
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800180c:	480d      	ldr	r0, [pc, #52]	@ (8001844 <MX_ADC1_Init+0x98>)
 800180e:	f001 ffd9 	bl	80037c4 <HAL_ADC_Init>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <MX_ADC1_Init+0x70>
	  {
	    Error_Handler();
 8001818:	f001 fb38 	bl	8002e8c <Error_Handler>
	  }

	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_6;
 800181c:	2306      	movs	r3, #6
 800181e:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 8001820:	2301      	movs	r3, #1
 8001822:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001824:	2300      	movs	r3, #0
 8001826:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001828:	463b      	mov	r3, r7
 800182a:	4619      	mov	r1, r3
 800182c:	4805      	ldr	r0, [pc, #20]	@ (8001844 <MX_ADC1_Init+0x98>)
 800182e:	f002 f9ab 	bl	8003b88 <HAL_ADC_ConfigChannel>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_ADC1_Init+0x90>
	  {
	    Error_Handler();
 8001838:	f001 fb28 	bl	8002e8c <Error_Handler>
	  }
	  /* USER CODE BEGIN ADC1_Init 2 */

	  /* USER CODE END ADC1_Init 2 */

	}
 800183c:	bf00      	nop
 800183e:	3710      	adds	r7, #16
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	20000200 	.word	0x20000200
 8001848:	40012000 	.word	0x40012000
 800184c:	0f000001 	.word	0x0f000001

08001850 <MX_I2C1_Init>:
	  * @brief I2C1 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_I2C1_Init(void)
	{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
	  /* USER CODE END I2C1_Init 0 */

	  /* USER CODE BEGIN I2C1_Init 1 */

	  /* USER CODE END I2C1_Init 1 */
	  hi2c1.Instance = I2C1;
 8001854:	4b12      	ldr	r3, [pc, #72]	@ (80018a0 <MX_I2C1_Init+0x50>)
 8001856:	4a13      	ldr	r2, [pc, #76]	@ (80018a4 <MX_I2C1_Init+0x54>)
 8001858:	601a      	str	r2, [r3, #0]
	  hi2c1.Init.ClockSpeed = 100000;
 800185a:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <MX_I2C1_Init+0x50>)
 800185c:	4a12      	ldr	r2, [pc, #72]	@ (80018a8 <MX_I2C1_Init+0x58>)
 800185e:	605a      	str	r2, [r3, #4]
	  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001860:	4b0f      	ldr	r3, [pc, #60]	@ (80018a0 <MX_I2C1_Init+0x50>)
 8001862:	2200      	movs	r2, #0
 8001864:	609a      	str	r2, [r3, #8]
	  hi2c1.Init.OwnAddress1 = 0;
 8001866:	4b0e      	ldr	r3, [pc, #56]	@ (80018a0 <MX_I2C1_Init+0x50>)
 8001868:	2200      	movs	r2, #0
 800186a:	60da      	str	r2, [r3, #12]
	  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800186c:	4b0c      	ldr	r3, [pc, #48]	@ (80018a0 <MX_I2C1_Init+0x50>)
 800186e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001872:	611a      	str	r2, [r3, #16]
	  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001874:	4b0a      	ldr	r3, [pc, #40]	@ (80018a0 <MX_I2C1_Init+0x50>)
 8001876:	2200      	movs	r2, #0
 8001878:	615a      	str	r2, [r3, #20]
	  hi2c1.Init.OwnAddress2 = 0;
 800187a:	4b09      	ldr	r3, [pc, #36]	@ (80018a0 <MX_I2C1_Init+0x50>)
 800187c:	2200      	movs	r2, #0
 800187e:	619a      	str	r2, [r3, #24]
	  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001880:	4b07      	ldr	r3, [pc, #28]	@ (80018a0 <MX_I2C1_Init+0x50>)
 8001882:	2200      	movs	r2, #0
 8001884:	61da      	str	r2, [r3, #28]
	  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001886:	4b06      	ldr	r3, [pc, #24]	@ (80018a0 <MX_I2C1_Init+0x50>)
 8001888:	2200      	movs	r2, #0
 800188a:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800188c:	4804      	ldr	r0, [pc, #16]	@ (80018a0 <MX_I2C1_Init+0x50>)
 800188e:	f003 fa0d 	bl	8004cac <HAL_I2C_Init>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <MX_I2C1_Init+0x4c>
	  {
	    Error_Handler();
 8001898:	f001 faf8 	bl	8002e8c <Error_Handler>
	  }
	  /* USER CODE BEGIN I2C1_Init 2 */

	  /* USER CODE END I2C1_Init 2 */

	}
 800189c:	bf00      	nop
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	20000248 	.word	0x20000248
 80018a4:	40005400 	.word	0x40005400
 80018a8:	000186a0 	.word	0x000186a0

080018ac <MX_I2C2_Init>:
	  * @brief I2C2 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_I2C2_Init(void)
	{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
	  /* USER CODE END I2C2_Init 0 */

	  /* USER CODE BEGIN I2C2_Init 1 */

	  /* USER CODE END I2C2_Init 1 */
	  hi2c2.Instance = I2C2;
 80018b0:	4b12      	ldr	r3, [pc, #72]	@ (80018fc <MX_I2C2_Init+0x50>)
 80018b2:	4a13      	ldr	r2, [pc, #76]	@ (8001900 <MX_I2C2_Init+0x54>)
 80018b4:	601a      	str	r2, [r3, #0]
	  hi2c2.Init.ClockSpeed = 100000;
 80018b6:	4b11      	ldr	r3, [pc, #68]	@ (80018fc <MX_I2C2_Init+0x50>)
 80018b8:	4a12      	ldr	r2, [pc, #72]	@ (8001904 <MX_I2C2_Init+0x58>)
 80018ba:	605a      	str	r2, [r3, #4]
	  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018bc:	4b0f      	ldr	r3, [pc, #60]	@ (80018fc <MX_I2C2_Init+0x50>)
 80018be:	2200      	movs	r2, #0
 80018c0:	609a      	str	r2, [r3, #8]
	  hi2c2.Init.OwnAddress1 = 0;
 80018c2:	4b0e      	ldr	r3, [pc, #56]	@ (80018fc <MX_I2C2_Init+0x50>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	60da      	str	r2, [r3, #12]
	  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018c8:	4b0c      	ldr	r3, [pc, #48]	@ (80018fc <MX_I2C2_Init+0x50>)
 80018ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80018ce:	611a      	str	r2, [r3, #16]
	  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018d0:	4b0a      	ldr	r3, [pc, #40]	@ (80018fc <MX_I2C2_Init+0x50>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	615a      	str	r2, [r3, #20]
	  hi2c2.Init.OwnAddress2 = 0;
 80018d6:	4b09      	ldr	r3, [pc, #36]	@ (80018fc <MX_I2C2_Init+0x50>)
 80018d8:	2200      	movs	r2, #0
 80018da:	619a      	str	r2, [r3, #24]
	  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018dc:	4b07      	ldr	r3, [pc, #28]	@ (80018fc <MX_I2C2_Init+0x50>)
 80018de:	2200      	movs	r2, #0
 80018e0:	61da      	str	r2, [r3, #28]
	  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018e2:	4b06      	ldr	r3, [pc, #24]	@ (80018fc <MX_I2C2_Init+0x50>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80018e8:	4804      	ldr	r0, [pc, #16]	@ (80018fc <MX_I2C2_Init+0x50>)
 80018ea:	f003 f9df 	bl	8004cac <HAL_I2C_Init>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <MX_I2C2_Init+0x4c>
	  {
	    Error_Handler();
 80018f4:	f001 faca 	bl	8002e8c <Error_Handler>
	  }
	  /* USER CODE BEGIN I2C2_Init 2 */

	  /* USER CODE END I2C2_Init 2 */

	}
 80018f8:	bf00      	nop
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	2000029c 	.word	0x2000029c
 8001900:	40005800 	.word	0x40005800
 8001904:	000186a0 	.word	0x000186a0

08001908 <MX_TIM3_Init>:
	  * @brief TIM3 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM3_Init(void)
	{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM3_Init 0 */

	  /* USER CODE END TIM3_Init 0 */

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800190e:	f107 0308 	add.w	r3, r7, #8
 8001912:	2200      	movs	r2, #0
 8001914:	601a      	str	r2, [r3, #0]
 8001916:	605a      	str	r2, [r3, #4]
 8001918:	609a      	str	r2, [r3, #8]
 800191a:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800191c:	463b      	mov	r3, r7
 800191e:	2200      	movs	r2, #0
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	605a      	str	r2, [r3, #4]

	  /* USER CODE BEGIN TIM3_Init 1 */

	  /* USER CODE END TIM3_Init 1 */
	  htim3.Instance = TIM3;
 8001924:	4b1d      	ldr	r3, [pc, #116]	@ (800199c <MX_TIM3_Init+0x94>)
 8001926:	4a1e      	ldr	r2, [pc, #120]	@ (80019a0 <MX_TIM3_Init+0x98>)
 8001928:	601a      	str	r2, [r3, #0]
	  htim3.Init.Prescaler = 8399;
 800192a:	4b1c      	ldr	r3, [pc, #112]	@ (800199c <MX_TIM3_Init+0x94>)
 800192c:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001930:	605a      	str	r2, [r3, #4]
	  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001932:	4b1a      	ldr	r3, [pc, #104]	@ (800199c <MX_TIM3_Init+0x94>)
 8001934:	2200      	movs	r2, #0
 8001936:	609a      	str	r2, [r3, #8]
	  htim3.Init.Period = 99;
 8001938:	4b18      	ldr	r3, [pc, #96]	@ (800199c <MX_TIM3_Init+0x94>)
 800193a:	2263      	movs	r2, #99	@ 0x63
 800193c:	60da      	str	r2, [r3, #12]
	  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800193e:	4b17      	ldr	r3, [pc, #92]	@ (800199c <MX_TIM3_Init+0x94>)
 8001940:	2200      	movs	r2, #0
 8001942:	611a      	str	r2, [r3, #16]
	  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001944:	4b15      	ldr	r3, [pc, #84]	@ (800199c <MX_TIM3_Init+0x94>)
 8001946:	2200      	movs	r2, #0
 8001948:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800194a:	4814      	ldr	r0, [pc, #80]	@ (800199c <MX_TIM3_Init+0x94>)
 800194c:	f006 fe70 	bl	8008630 <HAL_TIM_Base_Init>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <MX_TIM3_Init+0x52>
	  {
	    Error_Handler();
 8001956:	f001 fa99 	bl	8002e8c <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800195a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800195e:	60bb      	str	r3, [r7, #8]
	  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001960:	f107 0308 	add.w	r3, r7, #8
 8001964:	4619      	mov	r1, r3
 8001966:	480d      	ldr	r0, [pc, #52]	@ (800199c <MX_TIM3_Init+0x94>)
 8001968:	f007 f87a 	bl	8008a60 <HAL_TIM_ConfigClockSource>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <MX_TIM3_Init+0x6e>
	  {
	    Error_Handler();
 8001972:	f001 fa8b 	bl	8002e8c <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001976:	2300      	movs	r3, #0
 8001978:	603b      	str	r3, [r7, #0]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800197a:	2300      	movs	r3, #0
 800197c:	607b      	str	r3, [r7, #4]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800197e:	463b      	mov	r3, r7
 8001980:	4619      	mov	r1, r3
 8001982:	4806      	ldr	r0, [pc, #24]	@ (800199c <MX_TIM3_Init+0x94>)
 8001984:	f007 fa9c 	bl	8008ec0 <HAL_TIMEx_MasterConfigSynchronization>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <MX_TIM3_Init+0x8a>
	  {
	    Error_Handler();
 800198e:	f001 fa7d 	bl	8002e8c <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM3_Init 2 */

	  /* USER CODE END TIM3_Init 2 */

	}
 8001992:	bf00      	nop
 8001994:	3718      	adds	r7, #24
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	200003f8 	.word	0x200003f8
 80019a0:	40000400 	.word	0x40000400

080019a4 <MX_USART2_UART_Init>:
	  * @brief USART2 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_USART2_UART_Init(void)
	{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
	  /* USER CODE END USART2_Init 0 */

	  /* USER CODE BEGIN USART2_Init 1 */

	  /* USER CODE END USART2_Init 1 */
	  huart2.Instance = USART2;
 80019a8:	4b11      	ldr	r3, [pc, #68]	@ (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019aa:	4a12      	ldr	r2, [pc, #72]	@ (80019f4 <MX_USART2_UART_Init+0x50>)
 80019ac:	601a      	str	r2, [r3, #0]
	  huart2.Init.BaudRate = 115200;
 80019ae:	4b10      	ldr	r3, [pc, #64]	@ (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019b4:	605a      	str	r2, [r3, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019b6:	4b0e      	ldr	r3, [pc, #56]	@ (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	609a      	str	r2, [r3, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 80019bc:	4b0c      	ldr	r3, [pc, #48]	@ (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019be:	2200      	movs	r2, #0
 80019c0:	60da      	str	r2, [r3, #12]
	  huart2.Init.Parity = UART_PARITY_NONE;
 80019c2:	4b0b      	ldr	r3, [pc, #44]	@ (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	611a      	str	r2, [r3, #16]
	  huart2.Init.Mode = UART_MODE_TX_RX;
 80019c8:	4b09      	ldr	r3, [pc, #36]	@ (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019ca:	220c      	movs	r2, #12
 80019cc:	615a      	str	r2, [r3, #20]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ce:	4b08      	ldr	r3, [pc, #32]	@ (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	619a      	str	r2, [r3, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 80019d4:	4b06      	ldr	r3, [pc, #24]	@ (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019d6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80019da:	61da      	str	r2, [r3, #28]
	  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019dc:	4804      	ldr	r0, [pc, #16]	@ (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019de:	f007 faff 	bl	8008fe0 <HAL_UART_Init>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <MX_USART2_UART_Init+0x48>
	  {
	    Error_Handler();
 80019e8:	f001 fa50 	bl	8002e8c <Error_Handler>
	  }
	  /* USER CODE BEGIN USART2_Init 2 */

	  /* USER CODE END USART2_Init 2 */

	}
 80019ec:	bf00      	nop
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	20000440 	.word	0x20000440
 80019f4:	40004400 	.word	0x40004400

080019f8 <MX_DMA_Init>:

	/**
	  * Enable DMA controller clock
	  */
	static void MX_DMA_Init(void)
	{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0

	  /* DMA controller clock enable */
	  __HAL_RCC_DMA1_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	607b      	str	r3, [r7, #4]
 8001a02:	4b14      	ldr	r3, [pc, #80]	@ (8001a54 <MX_DMA_Init+0x5c>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a06:	4a13      	ldr	r2, [pc, #76]	@ (8001a54 <MX_DMA_Init+0x5c>)
 8001a08:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a0e:	4b11      	ldr	r3, [pc, #68]	@ (8001a54 <MX_DMA_Init+0x5c>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a16:	607b      	str	r3, [r7, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]

	  /* DMA interrupt init */
	  /* DMA1_Stream2_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	200d      	movs	r0, #13
 8001a20:	f002 fbbb 	bl	800419a <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001a24:	200d      	movs	r0, #13
 8001a26:	f002 fbd4 	bl	80041d2 <HAL_NVIC_EnableIRQ>
	  /* DMA1_Stream6_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	2011      	movs	r0, #17
 8001a30:	f002 fbb3 	bl	800419a <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001a34:	2011      	movs	r0, #17
 8001a36:	f002 fbcc 	bl	80041d2 <HAL_NVIC_EnableIRQ>
	  /* DMA1_Stream7_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	202f      	movs	r0, #47	@ 0x2f
 8001a40:	f002 fbab 	bl	800419a <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001a44:	202f      	movs	r0, #47	@ 0x2f
 8001a46:	f002 fbc4 	bl	80041d2 <HAL_NVIC_EnableIRQ>

	}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40023800 	.word	0x40023800

08001a58 <MX_GPIO_Init>:
	  * @brief GPIO Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_GPIO_Init(void)
	{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b08a      	sub	sp, #40	@ 0x28
 8001a5c:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a5e:	f107 0314 	add.w	r3, r7, #20
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
 8001a68:	609a      	str	r2, [r3, #8]
 8001a6a:	60da      	str	r2, [r3, #12]
 8001a6c:	611a      	str	r2, [r3, #16]
	  /* USER CODE BEGIN MX_GPIO_Init_1 */

	  /* USER CODE END MX_GPIO_Init_1 */

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	613b      	str	r3, [r7, #16]
 8001a72:	4b39      	ldr	r3, [pc, #228]	@ (8001b58 <MX_GPIO_Init+0x100>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	4a38      	ldr	r2, [pc, #224]	@ (8001b58 <MX_GPIO_Init+0x100>)
 8001a78:	f043 0304 	orr.w	r3, r3, #4
 8001a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a7e:	4b36      	ldr	r3, [pc, #216]	@ (8001b58 <MX_GPIO_Init+0x100>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a82:	f003 0304 	and.w	r3, r3, #4
 8001a86:	613b      	str	r3, [r7, #16]
 8001a88:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60fb      	str	r3, [r7, #12]
 8001a8e:	4b32      	ldr	r3, [pc, #200]	@ (8001b58 <MX_GPIO_Init+0x100>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	4a31      	ldr	r2, [pc, #196]	@ (8001b58 <MX_GPIO_Init+0x100>)
 8001a94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a9a:	4b2f      	ldr	r3, [pc, #188]	@ (8001b58 <MX_GPIO_Init+0x100>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001aa2:	60fb      	str	r3, [r7, #12]
 8001aa4:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60bb      	str	r3, [r7, #8]
 8001aaa:	4b2b      	ldr	r3, [pc, #172]	@ (8001b58 <MX_GPIO_Init+0x100>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aae:	4a2a      	ldr	r2, [pc, #168]	@ (8001b58 <MX_GPIO_Init+0x100>)
 8001ab0:	f043 0301 	orr.w	r3, r3, #1
 8001ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab6:	4b28      	ldr	r3, [pc, #160]	@ (8001b58 <MX_GPIO_Init+0x100>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	60bb      	str	r3, [r7, #8]
 8001ac0:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	607b      	str	r3, [r7, #4]
 8001ac6:	4b24      	ldr	r3, [pc, #144]	@ (8001b58 <MX_GPIO_Init+0x100>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	4a23      	ldr	r2, [pc, #140]	@ (8001b58 <MX_GPIO_Init+0x100>)
 8001acc:	f043 0302 	orr.w	r3, r3, #2
 8001ad0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ad2:	4b21      	ldr	r3, [pc, #132]	@ (8001b58 <MX_GPIO_Init+0x100>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad6:	f003 0302 	and.w	r3, r3, #2
 8001ada:	607b      	str	r3, [r7, #4]
 8001adc:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin Output Level */
	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|LD2_Pin
 8001ade:	2200      	movs	r2, #0
 8001ae0:	f240 1133 	movw	r1, #307	@ 0x133
 8001ae4:	481d      	ldr	r0, [pc, #116]	@ (8001b5c <MX_GPIO_Init+0x104>)
 8001ae6:	f003 f8ad 	bl	8004c44 <HAL_GPIO_WritePin>
	                            |MOTOR_STEP_Pin, GPIO_PIN_RESET);

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOB, MOTOR_DIR_Pin|MOTOR_ENG_Pin|DEBUG_LED_Pin, GPIO_PIN_RESET);
 8001aea:	2200      	movs	r2, #0
 8001aec:	f244 0103 	movw	r1, #16387	@ 0x4003
 8001af0:	481b      	ldr	r0, [pc, #108]	@ (8001b60 <MX_GPIO_Init+0x108>)
 8001af2:	f003 f8a7 	bl	8004c44 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin : B1_Pin */
	  GPIO_InitStruct.Pin = B1_Pin;
 8001af6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001afa:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001afc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001b00:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b02:	2300      	movs	r3, #0
 8001b04:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b06:	f107 0314 	add.w	r3, r7, #20
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	4815      	ldr	r0, [pc, #84]	@ (8001b64 <MX_GPIO_Init+0x10c>)
 8001b0e:	f002 ff05 	bl	800491c <HAL_GPIO_Init>

	  /*Configure GPIO pins : PA0 PA1 PA4 LD2_Pin
	                             MOTOR_STEP_Pin */
	    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|LD2_Pin
 8001b12:	f240 1333 	movw	r3, #307	@ 0x133
 8001b16:	617b      	str	r3, [r7, #20]
	                            |MOTOR_STEP_Pin;
	    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b20:	2300      	movs	r3, #0
 8001b22:	623b      	str	r3, [r7, #32]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	4619      	mov	r1, r3
 8001b2a:	480c      	ldr	r0, [pc, #48]	@ (8001b5c <MX_GPIO_Init+0x104>)
 8001b2c:	f002 fef6 	bl	800491c <HAL_GPIO_Init>

	  /*Configure GPIO pins : MOTOR_DIR_Pin MOTOR_ENG_Pin DEBUG_LED_Pin */
	  GPIO_InitStruct.Pin = MOTOR_DIR_Pin|MOTOR_ENG_Pin|DEBUG_LED_Pin;
 8001b30:	f244 0303 	movw	r3, #16387	@ 0x4003
 8001b34:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b36:	2301      	movs	r3, #1
 8001b38:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b42:	f107 0314 	add.w	r3, r7, #20
 8001b46:	4619      	mov	r1, r3
 8001b48:	4805      	ldr	r0, [pc, #20]	@ (8001b60 <MX_GPIO_Init+0x108>)
 8001b4a:	f002 fee7 	bl	800491c <HAL_GPIO_Init>

	  /* USER CODE BEGIN MX_GPIO_Init_2 */

	  /* USER CODE END MX_GPIO_Init_2 */
	}
 8001b4e:	bf00      	nop
 8001b50:	3728      	adds	r7, #40	@ 0x28
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	40020000 	.word	0x40020000
 8001b60:	40020400 	.word	0x40020400
 8001b64:	40020800 	.word	0x40020800

08001b68 <Read_ADC_CurrentRaw>:
	/* USER CODE BEGIN 4 */

	extern ADC_HandleTypeDef hadc1;

	uint16_t Read_ADC_CurrentRaw(void)
	{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
	    HAL_ADC_Start(&hadc1);
 8001b6e:	480a      	ldr	r0, [pc, #40]	@ (8001b98 <Read_ADC_CurrentRaw+0x30>)
 8001b70:	f001 fe6c 	bl	800384c <HAL_ADC_Start>
	    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001b74:	f04f 31ff 	mov.w	r1, #4294967295
 8001b78:	4807      	ldr	r0, [pc, #28]	@ (8001b98 <Read_ADC_CurrentRaw+0x30>)
 8001b7a:	f001 ff6c 	bl	8003a56 <HAL_ADC_PollForConversion>
	    uint16_t raw = HAL_ADC_GetValue(&hadc1);
 8001b7e:	4806      	ldr	r0, [pc, #24]	@ (8001b98 <Read_ADC_CurrentRaw+0x30>)
 8001b80:	f001 fff4 	bl	8003b6c <HAL_ADC_GetValue>
 8001b84:	4603      	mov	r3, r0
 8001b86:	80fb      	strh	r3, [r7, #6]
	    HAL_ADC_Stop(&hadc1);
 8001b88:	4803      	ldr	r0, [pc, #12]	@ (8001b98 <Read_ADC_CurrentRaw+0x30>)
 8001b8a:	f001 ff31 	bl	80039f0 <HAL_ADC_Stop>
	    return raw;
 8001b8e:	88fb      	ldrh	r3, [r7, #6]
	}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3708      	adds	r7, #8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20000200 	.word	0x20000200

08001b9c <Convert_ADC_To_Current>:
	float Convert_ADC_To_Current(uint16_t adc_value)
	{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b087      	sub	sp, #28
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	80fb      	strh	r3, [r7, #6]
	    float voltage = (adc_value / 4095.0f) * 3.3f;  // Convert to voltage
 8001ba6:	88fb      	ldrh	r3, [r7, #6]
 8001ba8:	ee07 3a90 	vmov	s15, r3
 8001bac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bb0:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001bf8 <Convert_ADC_To_Current+0x5c>
 8001bb4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bb8:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001bfc <Convert_ADC_To_Current+0x60>
 8001bbc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bc0:	edc7 7a05 	vstr	s15, [r7, #20]
	    float zero_current_voltage = 3.3f / 2.0f;      // 0A point is mid-voltage
 8001bc4:	4b0e      	ldr	r3, [pc, #56]	@ (8001c00 <Convert_ADC_To_Current+0x64>)
 8001bc6:	613b      	str	r3, [r7, #16]
	    float sensitivity = 0.185f;                    // ACS712 5A version: 185mV/A
 8001bc8:	4b0e      	ldr	r3, [pc, #56]	@ (8001c04 <Convert_ADC_To_Current+0x68>)
 8001bca:	60fb      	str	r3, [r7, #12]

	    float current = (voltage - zero_current_voltage) / sensitivity;
 8001bcc:	ed97 7a05 	vldr	s14, [r7, #20]
 8001bd0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bd4:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001bd8:	ed97 7a03 	vldr	s14, [r7, #12]
 8001bdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001be0:	edc7 7a02 	vstr	s15, [r7, #8]

	    return current;
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	ee07 3a90 	vmov	s15, r3
	}
 8001bea:	eeb0 0a67 	vmov.f32	s0, s15
 8001bee:	371c      	adds	r7, #28
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	457ff000 	.word	0x457ff000
 8001bfc:	40533333 	.word	0x40533333
 8001c00:	3fd33333 	.word	0x3fd33333
 8001c04:	3e3d70a4 	.word	0x3e3d70a4

08001c08 <handle_motor_for_gait_phase>:


		void handle_motor_for_gait_phase(GaitPhase phase)
		{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	4603      	mov	r3, r0
 8001c10:	71fb      	strb	r3, [r7, #7]
		    static uint8_t last_phase = GAIT_PHASE_UNKNOWN;
		    static uint8_t stale_data_lock_engaged = 0;
		    static uint32_t last_recal_time = 0;

		    if (phase == last_phase && motor_running)
 8001c12:	4b3e      	ldr	r3, [pc, #248]	@ (8001d0c <handle_motor_for_gait_phase+0x104>)
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	79fa      	ldrb	r2, [r7, #7]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d104      	bne.n	8001c26 <handle_motor_for_gait_phase+0x1e>
 8001c1c:	4b3c      	ldr	r3, [pc, #240]	@ (8001d10 <handle_motor_for_gait_phase+0x108>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d16d      	bne.n	8001d02 <handle_motor_for_gait_phase+0xfa>
		        return;  // Dont restart motor for same phase if already active

		    switch (phase)
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	2b07      	cmp	r3, #7
 8001c2a:	d85b      	bhi.n	8001ce4 <handle_motor_for_gait_phase+0xdc>
 8001c2c:	a201      	add	r2, pc, #4	@ (adr r2, 8001c34 <handle_motor_for_gait_phase+0x2c>)
 8001c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c32:	bf00      	nop
 8001c34:	08001ce5 	.word	0x08001ce5
 8001c38:	08001c55 	.word	0x08001c55
 8001c3c:	08001c69 	.word	0x08001c69
 8001c40:	08001ce5 	.word	0x08001ce5
 8001c44:	08001c7d 	.word	0x08001c7d
 8001c48:	08001ce5 	.word	0x08001ce5
 8001c4c:	08001c91 	.word	0x08001c91
 8001c50:	08001cb3 	.word	0x08001cb3
		        case GAIT_PHASE_UNKNOWN:
		            // Do nothing
		            break;

		        case GAIT_PHASE_HEEL_STRIKE:
		            Motor_Direction_CW();
 8001c54:	f001 f882 	bl	8002d5c <Motor_Direction_CW>
		            Motor_ContinousStep(500, 500, 0);  // 500us delay, 500ms  1 rev
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001c5e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001c62:	f001 f897 	bl	8002d94 <Motor_ContinousStep>
		            break;
 8001c66:	e042      	b.n	8001cee <handle_motor_for_gait_phase+0xe6>

		        case GAIT_PHASE_TOE_OFF:
		            Motor_Direction_CCW();
 8001c68:	f001 f886 	bl	8002d78 <Motor_Direction_CCW>
		            Motor_ContinousStep(500, 500, 1);  // 500us delay, 500ms  1 rev
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001c72:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001c76:	f001 f88d 	bl	8002d94 <Motor_ContinousStep>
		            break;
 8001c7a:	e038      	b.n	8001cee <handle_motor_for_gait_phase+0xe6>
		        case GAIT_PHASE_PEAK_SWING_FLEXION:
		            // Hold position: do not send any step commands
		            break;

		        case GAIT_PHASE_TERMINAL_SWING:
		            Motor_Direction_CW();
 8001c7c:	f001 f86e 	bl	8002d5c <Motor_Direction_CW>
		            Motor_ContinousStep(1500, 400, 0);  // slower CW tighten
 8001c80:	2200      	movs	r2, #0
 8001c82:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8001c86:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001c8a:	f001 f883 	bl	8002d94 <Motor_ContinousStep>
		            break;
 8001c8e:	e02e      	b.n	8001cee <handle_motor_for_gait_phase+0xe6>

		        case GAIT_PHASE_STALE_DATA:
		            if (!stale_data_lock_engaged)
 8001c90:	4b20      	ldr	r3, [pc, #128]	@ (8001d14 <handle_motor_for_gait_phase+0x10c>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d127      	bne.n	8001ce8 <handle_motor_for_gait_phase+0xe0>
		            {
		                Motor_Direction_CW();
 8001c98:	f001 f860 	bl	8002d5c <Motor_Direction_CW>
		                Motor_ContinousStep(500, 500, 0);  // immediate full lock
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001ca2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001ca6:	f001 f875 	bl	8002d94 <Motor_ContinousStep>
		                stale_data_lock_engaged = 1;
 8001caa:	4b1a      	ldr	r3, [pc, #104]	@ (8001d14 <handle_motor_for_gait_phase+0x10c>)
 8001cac:	2201      	movs	r2, #1
 8001cae:	701a      	strb	r2, [r3, #0]
		            }
		            break;
 8001cb0:	e01a      	b.n	8001ce8 <handle_motor_for_gait_phase+0xe0>

		        case GAIT_PHASE_STABLE_RECAL:
		            if (HAL_GetTick() - last_recal_time > 3000)  // only every 3s
 8001cb2:	f001 fd57 	bl	8003764 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	4b17      	ldr	r3, [pc, #92]	@ (8001d18 <handle_motor_for_gait_phase+0x110>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d912      	bls.n	8001cec <handle_motor_for_gait_phase+0xe4>
		            {
		                Motor_Direction_CW();
 8001cc6:	f001 f849 	bl	8002d5c <Motor_Direction_CW>
		                Motor_ContinousStep(2000, 3000, 0);  // gradual over 3 seconds
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8001cd0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001cd4:	f001 f85e 	bl	8002d94 <Motor_ContinousStep>
		                last_recal_time = HAL_GetTick();
 8001cd8:	f001 fd44 	bl	8003764 <HAL_GetTick>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	4a0e      	ldr	r2, [pc, #56]	@ (8001d18 <handle_motor_for_gait_phase+0x110>)
 8001ce0:	6013      	str	r3, [r2, #0]
		            }
		            break;
 8001ce2:	e003      	b.n	8001cec <handle_motor_for_gait_phase+0xe4>

		        default:
		            break;
 8001ce4:	bf00      	nop
 8001ce6:	e002      	b.n	8001cee <handle_motor_for_gait_phase+0xe6>
		            break;
 8001ce8:	bf00      	nop
 8001cea:	e000      	b.n	8001cee <handle_motor_for_gait_phase+0xe6>
		            break;
 8001cec:	bf00      	nop
		    }

		    if (phase != GAIT_PHASE_STALE_DATA)
 8001cee:	79fb      	ldrb	r3, [r7, #7]
 8001cf0:	2b06      	cmp	r3, #6
 8001cf2:	d002      	beq.n	8001cfa <handle_motor_for_gait_phase+0xf2>
		        stale_data_lock_engaged = 0;  // Reset flag once we exit stale phase
 8001cf4:	4b07      	ldr	r3, [pc, #28]	@ (8001d14 <handle_motor_for_gait_phase+0x10c>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	701a      	strb	r2, [r3, #0]

		    last_phase = phase;
 8001cfa:	4a04      	ldr	r2, [pc, #16]	@ (8001d0c <handle_motor_for_gait_phase+0x104>)
 8001cfc:	79fb      	ldrb	r3, [r7, #7]
 8001cfe:	7013      	strb	r3, [r2, #0]
 8001d00:	e000      	b.n	8001d04 <handle_motor_for_gait_phase+0xfc>
		        return;  // Dont restart motor for same phase if already active
 8001d02:	bf00      	nop
		}
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	20000578 	.word	0x20000578
 8001d10:	20000570 	.word	0x20000570
 8001d14:	20000579 	.word	0x20000579
 8001d18:	2000057c 	.word	0x2000057c

08001d1c <BNO055_I2C_bus_read>:
	}



	s8 BNO055_I2C_bus_read(u8 dev, u8 reg, u8 *data, u8 len)
	{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b088      	sub	sp, #32
 8001d20:	af04      	add	r7, sp, #16
 8001d22:	603a      	str	r2, [r7, #0]
 8001d24:	461a      	mov	r2, r3
 8001d26:	4603      	mov	r3, r0
 8001d28:	71fb      	strb	r3, [r7, #7]
 8001d2a:	460b      	mov	r3, r1
 8001d2c:	71bb      	strb	r3, [r7, #6]
 8001d2e:	4613      	mov	r3, r2
 8001d30:	717b      	strb	r3, [r7, #5]

	  for (int retry = 0; retry < MAX_I2C_RETRIES; retry++)
 8001d32:	2300      	movs	r3, #0
 8001d34:	60fb      	str	r3, [r7, #12]
 8001d36:	e021      	b.n	8001d7c <BNO055_I2C_bus_read+0x60>
	  {
		HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c2, dev << 1, reg,
 8001d38:	79fb      	ldrb	r3, [r7, #7]
 8001d3a:	b29b      	uxth	r3, r3
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	b299      	uxth	r1, r3
 8001d40:	79bb      	ldrb	r3, [r7, #6]
 8001d42:	b29a      	uxth	r2, r3
 8001d44:	797b      	ldrb	r3, [r7, #5]
 8001d46:	b29b      	uxth	r3, r3
 8001d48:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d4c:	9002      	str	r0, [sp, #8]
 8001d4e:	9301      	str	r3, [sp, #4]
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	9300      	str	r3, [sp, #0]
 8001d54:	2301      	movs	r3, #1
 8001d56:	480e      	ldr	r0, [pc, #56]	@ (8001d90 <BNO055_I2C_bus_read+0x74>)
 8001d58:	f003 f9fc 	bl	8005154 <HAL_I2C_Mem_Read>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	72fb      	strb	r3, [r7, #11]
													I2C_MEMADD_SIZE_8BIT, data, len, I2C_TIMEOUT_MS);
		if (status == HAL_OK)
 8001d60:	7afb      	ldrb	r3, [r7, #11]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d101      	bne.n	8001d6a <BNO055_I2C_bus_read+0x4e>
		    {

		      return BNO055_SUCCESS;
 8001d66:	2300      	movs	r3, #0
 8001d68:	e00d      	b.n	8001d86 <BNO055_I2C_bus_read+0x6a>
		    }

		if (retry < MAX_I2C_RETRIES - 1)
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2b03      	cmp	r3, #3
 8001d6e:	dc02      	bgt.n	8001d76 <BNO055_I2C_bus_read+0x5a>
		  HAL_Delay(1); // Short delay before retry
 8001d70:	2001      	movs	r0, #1
 8001d72:	f001 fd03 	bl	800377c <HAL_Delay>
	  for (int retry = 0; retry < MAX_I2C_RETRIES; retry++)
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	60fb      	str	r3, [r7, #12]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	2b04      	cmp	r3, #4
 8001d80:	ddda      	ble.n	8001d38 <BNO055_I2C_bus_read+0x1c>
	  }

	  return BNO055_ERROR;
 8001d82:	f04f 33ff 	mov.w	r3, #4294967295
	}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3710      	adds	r7, #16
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	2000029c 	.word	0x2000029c

08001d94 <BNO055_I2C_bus_write>:



	s8 BNO055_I2C_bus_write(u8 dev, u8 reg, u8 *data, u8 len)
	{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b088      	sub	sp, #32
 8001d98:	af04      	add	r7, sp, #16
 8001d9a:	603a      	str	r2, [r7, #0]
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	4603      	mov	r3, r0
 8001da0:	71fb      	strb	r3, [r7, #7]
 8001da2:	460b      	mov	r3, r1
 8001da4:	71bb      	strb	r3, [r7, #6]
 8001da6:	4613      	mov	r3, r2
 8001da8:	717b      	strb	r3, [r7, #5]
	  for (int retry = 0; retry < MAX_I2C_RETRIES; retry++)
 8001daa:	2300      	movs	r3, #0
 8001dac:	60fb      	str	r3, [r7, #12]
 8001dae:	e024      	b.n	8001dfa <BNO055_I2C_bus_write+0x66>
	  {
		HAL_StatusTypeDef status = HAL_I2C_Mem_Write(&hi2c2, dev << 1, reg,
 8001db0:	79fb      	ldrb	r3, [r7, #7]
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	b299      	uxth	r1, r3
 8001db8:	79bb      	ldrb	r3, [r7, #6]
 8001dba:	b29a      	uxth	r2, r3
 8001dbc:	797b      	ldrb	r3, [r7, #5]
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001dc4:	9002      	str	r0, [sp, #8]
 8001dc6:	9301      	str	r3, [sp, #4]
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	2301      	movs	r3, #1
 8001dce:	480f      	ldr	r0, [pc, #60]	@ (8001e0c <BNO055_I2C_bus_write+0x78>)
 8001dd0:	f003 f8c6 	bl	8004f60 <HAL_I2C_Mem_Write>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	72fb      	strb	r3, [r7, #11]
													 I2C_MEMADD_SIZE_8BIT, data, len, I2C_TIMEOUT_MS);
		if (status == HAL_OK)
 8001dd8:	7afb      	ldrb	r3, [r7, #11]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d104      	bne.n	8001de8 <BNO055_I2C_bus_write+0x54>
		    {
		      HAL_Delay(1); // Small delay after write as per BNO055 datasheet
 8001dde:	2001      	movs	r0, #1
 8001de0:	f001 fccc 	bl	800377c <HAL_Delay>
		      return BNO055_SUCCESS;
 8001de4:	2300      	movs	r3, #0
 8001de6:	e00d      	b.n	8001e04 <BNO055_I2C_bus_write+0x70>
		    }

		if (retry < MAX_I2C_RETRIES - 1)
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2b03      	cmp	r3, #3
 8001dec:	dc02      	bgt.n	8001df4 <BNO055_I2C_bus_write+0x60>
		  HAL_Delay(1); // Short delay before retry
 8001dee:	2001      	movs	r0, #1
 8001df0:	f001 fcc4 	bl	800377c <HAL_Delay>
	  for (int retry = 0; retry < MAX_I2C_RETRIES; retry++)
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	3301      	adds	r3, #1
 8001df8:	60fb      	str	r3, [r7, #12]
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2b04      	cmp	r3, #4
 8001dfe:	ddd7      	ble.n	8001db0 <BNO055_I2C_bus_write+0x1c>
	  }
	  return BNO055_ERROR;
 8001e00:	f04f 33ff 	mov.w	r3, #4294967295
	}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3710      	adds	r7, #16
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	2000029c 	.word	0x2000029c

08001e10 <I2C_Scan_And_Assign>:

	// ==== INITIALIZATION FUNCTIONS ====
	void I2C_Scan_And_Assign(void)
	{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
	  sensors_found = 0;  // Reset sensor count before scanning
 8001e14:	4b28      	ldr	r3, [pc, #160]	@ (8001eb8 <I2C_Scan_And_Assign+0xa8>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	701a      	strb	r2, [r3, #0]
	  printf("Using fixed I2C addresses...\r\n");
 8001e1a:	4828      	ldr	r0, [pc, #160]	@ (8001ebc <I2C_Scan_And_Assign+0xac>)
 8001e1c:	f009 f886 	bl	800af2c <puts>

	  // Use fixed addresses
	  thigh_sensor.dev_addr = THIGH_SENSOR_ADDR; // 0x28
 8001e20:	4b27      	ldr	r3, [pc, #156]	@ (8001ec0 <I2C_Scan_And_Assign+0xb0>)
 8001e22:	2228      	movs	r2, #40	@ 0x28
 8001e24:	725a      	strb	r2, [r3, #9]
	  shank_sensor.dev_addr = SHANK_SENSOR_ADDR; // 0x29
 8001e26:	4b27      	ldr	r3, [pc, #156]	@ (8001ec4 <I2C_Scan_And_Assign+0xb4>)
 8001e28:	2229      	movs	r2, #41	@ 0x29
 8001e2a:	725a      	strb	r2, [r3, #9]

	  // Verify devices are present
	  if (HAL_I2C_IsDeviceReady(&hi2c2, thigh_sensor.dev_addr << 1, 3, SENSOR_TIMEOUT_MS ) == HAL_OK)
 8001e2c:	4b24      	ldr	r3, [pc, #144]	@ (8001ec0 <I2C_Scan_And_Assign+0xb0>)
 8001e2e:	7a5b      	ldrb	r3, [r3, #9]
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	b299      	uxth	r1, r3
 8001e34:	2364      	movs	r3, #100	@ 0x64
 8001e36:	2203      	movs	r2, #3
 8001e38:	4823      	ldr	r0, [pc, #140]	@ (8001ec8 <I2C_Scan_And_Assign+0xb8>)
 8001e3a:	f003 fbbd 	bl	80055b8 <HAL_I2C_IsDeviceReady>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d10c      	bne.n	8001e5e <I2C_Scan_And_Assign+0x4e>
	  {
	    printf(" Thigh sensor found at 0x%02X\r\n", thigh_sensor.dev_addr);
 8001e44:	4b1e      	ldr	r3, [pc, #120]	@ (8001ec0 <I2C_Scan_And_Assign+0xb0>)
 8001e46:	7a5b      	ldrb	r3, [r3, #9]
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4820      	ldr	r0, [pc, #128]	@ (8001ecc <I2C_Scan_And_Assign+0xbc>)
 8001e4c:	f009 f806 	bl	800ae5c <iprintf>
	    sensors_found++;
 8001e50:	4b19      	ldr	r3, [pc, #100]	@ (8001eb8 <I2C_Scan_And_Assign+0xa8>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	3301      	adds	r3, #1
 8001e56:	b2da      	uxtb	r2, r3
 8001e58:	4b17      	ldr	r3, [pc, #92]	@ (8001eb8 <I2C_Scan_And_Assign+0xa8>)
 8001e5a:	701a      	strb	r2, [r3, #0]
 8001e5c:	e005      	b.n	8001e6a <I2C_Scan_And_Assign+0x5a>
	  }
	  else
	  {
	    printf(" Thigh sensor not responding at 0x%02X\r\n", thigh_sensor.dev_addr);
 8001e5e:	4b18      	ldr	r3, [pc, #96]	@ (8001ec0 <I2C_Scan_And_Assign+0xb0>)
 8001e60:	7a5b      	ldrb	r3, [r3, #9]
 8001e62:	4619      	mov	r1, r3
 8001e64:	481a      	ldr	r0, [pc, #104]	@ (8001ed0 <I2C_Scan_And_Assign+0xc0>)
 8001e66:	f008 fff9 	bl	800ae5c <iprintf>
	  }

	  if (HAL_I2C_IsDeviceReady(&hi2c2, shank_sensor.dev_addr << 1, 3, SENSOR_TIMEOUT_MS ) == HAL_OK)
 8001e6a:	4b16      	ldr	r3, [pc, #88]	@ (8001ec4 <I2C_Scan_And_Assign+0xb4>)
 8001e6c:	7a5b      	ldrb	r3, [r3, #9]
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	b299      	uxth	r1, r3
 8001e72:	2364      	movs	r3, #100	@ 0x64
 8001e74:	2203      	movs	r2, #3
 8001e76:	4814      	ldr	r0, [pc, #80]	@ (8001ec8 <I2C_Scan_And_Assign+0xb8>)
 8001e78:	f003 fb9e 	bl	80055b8 <HAL_I2C_IsDeviceReady>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d10c      	bne.n	8001e9c <I2C_Scan_And_Assign+0x8c>
	  {
	    printf(" Shank sensor found at 0x%02X\r\n", shank_sensor.dev_addr);
 8001e82:	4b10      	ldr	r3, [pc, #64]	@ (8001ec4 <I2C_Scan_And_Assign+0xb4>)
 8001e84:	7a5b      	ldrb	r3, [r3, #9]
 8001e86:	4619      	mov	r1, r3
 8001e88:	4812      	ldr	r0, [pc, #72]	@ (8001ed4 <I2C_Scan_And_Assign+0xc4>)
 8001e8a:	f008 ffe7 	bl	800ae5c <iprintf>
	    sensors_found++;
 8001e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb8 <I2C_Scan_And_Assign+0xa8>)
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	3301      	adds	r3, #1
 8001e94:	b2da      	uxtb	r2, r3
 8001e96:	4b08      	ldr	r3, [pc, #32]	@ (8001eb8 <I2C_Scan_And_Assign+0xa8>)
 8001e98:	701a      	strb	r2, [r3, #0]
 8001e9a:	e005      	b.n	8001ea8 <I2C_Scan_And_Assign+0x98>
	  }
	  else
	  {
	    printf(" Shank sensor not responding at 0x%02X\r\n", shank_sensor.dev_addr);
 8001e9c:	4b09      	ldr	r3, [pc, #36]	@ (8001ec4 <I2C_Scan_And_Assign+0xb4>)
 8001e9e:	7a5b      	ldrb	r3, [r3, #9]
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	480d      	ldr	r0, [pc, #52]	@ (8001ed8 <I2C_Scan_And_Assign+0xc8>)
 8001ea4:	f008 ffda 	bl	800ae5c <iprintf>
	  }

	  printf("Found %d/2 sensors\r\n", sensors_found);
 8001ea8:	4b03      	ldr	r3, [pc, #12]	@ (8001eb8 <I2C_Scan_And_Assign+0xa8>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	4619      	mov	r1, r3
 8001eae:	480b      	ldr	r0, [pc, #44]	@ (8001edc <I2C_Scan_And_Assign+0xcc>)
 8001eb0:	f008 ffd4 	bl	800ae5c <iprintf>
	}
 8001eb4:	bf00      	nop
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	20000558 	.word	0x20000558
 8001ebc:	0800ee94 	.word	0x0800ee94
 8001ec0:	200004e8 	.word	0x200004e8
 8001ec4:	20000500 	.word	0x20000500
 8001ec8:	2000029c 	.word	0x2000029c
 8001ecc:	0800eeb4 	.word	0x0800eeb4
 8001ed0:	0800eed8 	.word	0x0800eed8
 8001ed4:	0800ef04 	.word	0x0800ef04
 8001ed8:	0800ef28 	.word	0x0800ef28
 8001edc:	0800ef54 	.word	0x0800ef54

08001ee0 <detect_gait_phase>:

	GaitPhase detect_gait_phase(float angle, float velocity, uint32_t current_time) {
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	ed87 0a03 	vstr	s0, [r7, #12]
 8001eea:	edc7 0a02 	vstr	s1, [r7, #8]
 8001eee:	6078      	str	r0, [r7, #4]

		if (gait_state.needs_recalibration &&
 8001ef0:	4b96      	ldr	r3, [pc, #600]	@ (800214c <detect_gait_phase+0x26c>)
 8001ef2:	7a1b      	ldrb	r3, [r3, #8]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d006      	beq.n	8001f06 <detect_gait_phase+0x26>
		    gait_state.current_phase != GAIT_PHASE_STABLE_RECAL)
 8001ef8:	4b94      	ldr	r3, [pc, #592]	@ (800214c <detect_gait_phase+0x26c>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
		if (gait_state.needs_recalibration &&
 8001efc:	2b07      	cmp	r3, #7
 8001efe:	d002      	beq.n	8001f06 <detect_gait_phase+0x26>
		{
		    gait_state.needs_recalibration = false;
 8001f00:	4b92      	ldr	r3, [pc, #584]	@ (800214c <detect_gait_phase+0x26c>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	721a      	strb	r2, [r3, #8]
		}

		// Check if we should remain in current phase (hysteresis and min duration)
	    if ((current_time - gait_state.phase_entry_time) < PHASE_MIN_DURATION_MS) {
 8001f06:	4b91      	ldr	r3, [pc, #580]	@ (800214c <detect_gait_phase+0x26c>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	2232      	movs	r2, #50	@ 0x32
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d202      	bcs.n	8001f1a <detect_gait_phase+0x3a>
	        return gait_state.current_phase;
 8001f14:	4b8d      	ldr	r3, [pc, #564]	@ (800214c <detect_gait_phase+0x26c>)
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	e18d      	b.n	8002236 <detect_gait_phase+0x356>
	    }

		// Check for stale data (100ms timeout)

	    if (current_time - last_orientation_update > SENSOR_TIMEOUT_MS) {
 8001f1a:	4b8d      	ldr	r3, [pc, #564]	@ (8002150 <detect_gait_phase+0x270>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	2b64      	cmp	r3, #100	@ 0x64
 8001f24:	d905      	bls.n	8001f32 <detect_gait_phase+0x52>
	        gait_state.current_phase = GAIT_PHASE_STALE_DATA;
 8001f26:	4b89      	ldr	r3, [pc, #548]	@ (800214c <detect_gait_phase+0x26c>)
 8001f28:	2206      	movs	r2, #6
 8001f2a:	701a      	strb	r2, [r3, #0]
	        return gait_state.current_phase;
 8001f2c:	4b87      	ldr	r3, [pc, #540]	@ (800214c <detect_gait_phase+0x26c>)
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	e181      	b.n	8002236 <detect_gait_phase+0x356>
	    }


	    // Heel Strike Detection
	    if (angle >= 0 && angle <= HS_ENTER_ANGLE_MAX &&
 8001f32:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f3e:	db2a      	blt.n	8001f96 <detect_gait_phase+0xb6>
 8001f40:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f44:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001f48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f50:	d821      	bhi.n	8001f96 <detect_gait_phase+0xb6>
	        fabsf(velocity) <= HS_ENTER_VEL_MAX)
 8001f52:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f56:	eef0 7ae7 	vabs.f32	s15, s15
	    if (angle >= 0 && angle <= HS_ENTER_ANGLE_MAX &&
 8001f5a:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8002154 <detect_gait_phase+0x274>
 8001f5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f66:	d816      	bhi.n	8001f96 <detect_gait_phase+0xb6>
	    {
	        if (gait_state.current_phase != GAIT_PHASE_HEEL_STRIKE) {
 8001f68:	4b78      	ldr	r3, [pc, #480]	@ (800214c <detect_gait_phase+0x26c>)
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d00f      	beq.n	8001f90 <detect_gait_phase+0xb0>
	            gait_state.previous_phase = gait_state.current_phase;
 8001f70:	4b76      	ldr	r3, [pc, #472]	@ (800214c <detect_gait_phase+0x26c>)
 8001f72:	781a      	ldrb	r2, [r3, #0]
 8001f74:	4b75      	ldr	r3, [pc, #468]	@ (800214c <detect_gait_phase+0x26c>)
 8001f76:	705a      	strb	r2, [r3, #1]
	            gait_state.current_phase = GAIT_PHASE_HEEL_STRIKE;
 8001f78:	4b74      	ldr	r3, [pc, #464]	@ (800214c <detect_gait_phase+0x26c>)
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	701a      	strb	r2, [r3, #0]
	            gait_state.phase_entry_time = current_time;
 8001f7e:	4a73      	ldr	r2, [pc, #460]	@ (800214c <detect_gait_phase+0x26c>)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6053      	str	r3, [r2, #4]
	            gait_state.is_locked = true;
 8001f84:	4b71      	ldr	r3, [pc, #452]	@ (800214c <detect_gait_phase+0x26c>)
 8001f86:	2201      	movs	r2, #1
 8001f88:	725a      	strb	r2, [r3, #9]
	            printf("HEEL STRIKE DETECTED - LOCKING SCREW\r\n");
 8001f8a:	4873      	ldr	r0, [pc, #460]	@ (8002158 <detect_gait_phase+0x278>)
 8001f8c:	f008 ffce 	bl	800af2c <puts>
	        }
	        return gait_state.current_phase;
 8001f90:	4b6e      	ldr	r3, [pc, #440]	@ (800214c <detect_gait_phase+0x26c>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	e14f      	b.n	8002236 <detect_gait_phase+0x356>
	    }

	    // Heel Strike Exit Hysteresis
	    if (gait_state.current_phase == GAIT_PHASE_HEEL_STRIKE &&
 8001f96:	4b6d      	ldr	r3, [pc, #436]	@ (800214c <detect_gait_phase+0x26c>)
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d11d      	bne.n	8001fda <detect_gait_phase+0xfa>
 8001f9e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001fa2:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8001fa6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fae:	dc0a      	bgt.n	8001fc6 <detect_gait_phase+0xe6>
	        (angle > 8 || fabsf(velocity) > 120)) {
 8001fb0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fb4:	eef0 7ae7 	vabs.f32	s15, s15
 8001fb8:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800215c <detect_gait_phase+0x27c>
 8001fbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fc4:	dd09      	ble.n	8001fda <detect_gait_phase+0xfa>
	        gait_state.previous_phase = gait_state.current_phase;
 8001fc6:	4b61      	ldr	r3, [pc, #388]	@ (800214c <detect_gait_phase+0x26c>)
 8001fc8:	781a      	ldrb	r2, [r3, #0]
 8001fca:	4b60      	ldr	r3, [pc, #384]	@ (800214c <detect_gait_phase+0x26c>)
 8001fcc:	705a      	strb	r2, [r3, #1]
	        gait_state.current_phase = GAIT_PHASE_SWING;
 8001fce:	4b5f      	ldr	r3, [pc, #380]	@ (800214c <detect_gait_phase+0x26c>)
 8001fd0:	2205      	movs	r2, #5
 8001fd2:	701a      	strb	r2, [r3, #0]
	        gait_state.phase_entry_time = current_time;
 8001fd4:	4a5d      	ldr	r2, [pc, #372]	@ (800214c <detect_gait_phase+0x26c>)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6053      	str	r3, [r2, #4]
	    }

	    // Toe-Off Detection
	    if (angle > 15 && velocity > 100) {
 8001fda:	edd7 7a03 	vldr	s15, [r7, #12]
 8001fde:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8001fe2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fea:	dd1f      	ble.n	800202c <detect_gait_phase+0x14c>
 8001fec:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ff0:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8002154 <detect_gait_phase+0x274>
 8001ff4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ffc:	dd16      	ble.n	800202c <detect_gait_phase+0x14c>
	        if (gait_state.current_phase != GAIT_PHASE_TOE_OFF) {
 8001ffe:	4b53      	ldr	r3, [pc, #332]	@ (800214c <detect_gait_phase+0x26c>)
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	2b02      	cmp	r3, #2
 8002004:	d00f      	beq.n	8002026 <detect_gait_phase+0x146>
	            gait_state.previous_phase = gait_state.current_phase;
 8002006:	4b51      	ldr	r3, [pc, #324]	@ (800214c <detect_gait_phase+0x26c>)
 8002008:	781a      	ldrb	r2, [r3, #0]
 800200a:	4b50      	ldr	r3, [pc, #320]	@ (800214c <detect_gait_phase+0x26c>)
 800200c:	705a      	strb	r2, [r3, #1]
	            gait_state.current_phase = GAIT_PHASE_TOE_OFF;
 800200e:	4b4f      	ldr	r3, [pc, #316]	@ (800214c <detect_gait_phase+0x26c>)
 8002010:	2202      	movs	r2, #2
 8002012:	701a      	strb	r2, [r3, #0]
	            gait_state.phase_entry_time = current_time;
 8002014:	4a4d      	ldr	r2, [pc, #308]	@ (800214c <detect_gait_phase+0x26c>)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6053      	str	r3, [r2, #4]
	            gait_state.is_locked = false;
 800201a:	4b4c      	ldr	r3, [pc, #304]	@ (800214c <detect_gait_phase+0x26c>)
 800201c:	2200      	movs	r2, #0
 800201e:	725a      	strb	r2, [r3, #9]
	            printf("TOE-OFF DETECTED - UNLOCKING SCREW\r\n");
 8002020:	484f      	ldr	r0, [pc, #316]	@ (8002160 <detect_gait_phase+0x280>)
 8002022:	f008 ff83 	bl	800af2c <puts>
	        }
	        return gait_state.current_phase;
 8002026:	4b49      	ldr	r3, [pc, #292]	@ (800214c <detect_gait_phase+0x26c>)
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	e104      	b.n	8002236 <detect_gait_phase+0x356>
	    }

	    // Toe-Off Exit Hysteresis
	    if (gait_state.current_phase == GAIT_PHASE_TOE_OFF &&
 800202c:	4b47      	ldr	r3, [pc, #284]	@ (800214c <detect_gait_phase+0x26c>)
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	2b02      	cmp	r3, #2
 8002032:	d11b      	bne.n	800206c <detect_gait_phase+0x18c>
 8002034:	edd7 7a03 	vldr	s15, [r7, #12]
 8002038:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800203c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002044:	d408      	bmi.n	8002058 <detect_gait_phase+0x178>
	        (angle < 12 || velocity < 80)) {
 8002046:	edd7 7a02 	vldr	s15, [r7, #8]
 800204a:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8002164 <detect_gait_phase+0x284>
 800204e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002056:	d509      	bpl.n	800206c <detect_gait_phase+0x18c>
	        gait_state.previous_phase = gait_state.current_phase;
 8002058:	4b3c      	ldr	r3, [pc, #240]	@ (800214c <detect_gait_phase+0x26c>)
 800205a:	781a      	ldrb	r2, [r3, #0]
 800205c:	4b3b      	ldr	r3, [pc, #236]	@ (800214c <detect_gait_phase+0x26c>)
 800205e:	705a      	strb	r2, [r3, #1]
	        gait_state.current_phase = GAIT_PHASE_SWING;
 8002060:	4b3a      	ldr	r3, [pc, #232]	@ (800214c <detect_gait_phase+0x26c>)
 8002062:	2205      	movs	r2, #5
 8002064:	701a      	strb	r2, [r3, #0]
	        gait_state.phase_entry_time = current_time;
 8002066:	4a39      	ldr	r2, [pc, #228]	@ (800214c <detect_gait_phase+0x26c>)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6053      	str	r3, [r2, #4]
	    }

	    // Peak Swing Flexion Detection
	    if (angle >= 60 && fabsf(velocity) < 50) {
 800206c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002070:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8002168 <detect_gait_phase+0x288>
 8002074:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800207c:	db1e      	blt.n	80020bc <detect_gait_phase+0x1dc>
 800207e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002082:	eef0 7ae7 	vabs.f32	s15, s15
 8002086:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 800216c <detect_gait_phase+0x28c>
 800208a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800208e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002092:	d513      	bpl.n	80020bc <detect_gait_phase+0x1dc>
	        if (gait_state.current_phase != GAIT_PHASE_PEAK_SWING_FLEXION) {
 8002094:	4b2d      	ldr	r3, [pc, #180]	@ (800214c <detect_gait_phase+0x26c>)
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	2b03      	cmp	r3, #3
 800209a:	d00c      	beq.n	80020b6 <detect_gait_phase+0x1d6>
	            gait_state.previous_phase = gait_state.current_phase;
 800209c:	4b2b      	ldr	r3, [pc, #172]	@ (800214c <detect_gait_phase+0x26c>)
 800209e:	781a      	ldrb	r2, [r3, #0]
 80020a0:	4b2a      	ldr	r3, [pc, #168]	@ (800214c <detect_gait_phase+0x26c>)
 80020a2:	705a      	strb	r2, [r3, #1]
	            gait_state.current_phase = GAIT_PHASE_PEAK_SWING_FLEXION;
 80020a4:	4b29      	ldr	r3, [pc, #164]	@ (800214c <detect_gait_phase+0x26c>)
 80020a6:	2203      	movs	r2, #3
 80020a8:	701a      	strb	r2, [r3, #0]
	            gait_state.phase_entry_time = current_time;
 80020aa:	4a28      	ldr	r2, [pc, #160]	@ (800214c <detect_gait_phase+0x26c>)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6053      	str	r3, [r2, #4]
	            printf("PEAK SWING FLEXION DETECTED\r\n");
 80020b0:	482f      	ldr	r0, [pc, #188]	@ (8002170 <detect_gait_phase+0x290>)
 80020b2:	f008 ff3b 	bl	800af2c <puts>
	        }
	        return gait_state.current_phase;
 80020b6:	4b25      	ldr	r3, [pc, #148]	@ (800214c <detect_gait_phase+0x26c>)
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	e0bc      	b.n	8002236 <detect_gait_phase+0x356>
	    }

	    // Peak Swing Exit Hysteresis
	    if (gait_state.current_phase == GAIT_PHASE_PEAK_SWING_FLEXION &&
 80020bc:	4b23      	ldr	r3, [pc, #140]	@ (800214c <detect_gait_phase+0x26c>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	2b03      	cmp	r3, #3
 80020c2:	d11d      	bne.n	8002100 <detect_gait_phase+0x220>
 80020c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80020c8:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002174 <detect_gait_phase+0x294>
 80020cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d4:	d40a      	bmi.n	80020ec <detect_gait_phase+0x20c>
	        (angle < 55 || fabsf(velocity) > 60)) {
 80020d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80020da:	eef0 7ae7 	vabs.f32	s15, s15
 80020de:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002168 <detect_gait_phase+0x288>
 80020e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ea:	dd09      	ble.n	8002100 <detect_gait_phase+0x220>
	        gait_state.previous_phase = gait_state.current_phase;
 80020ec:	4b17      	ldr	r3, [pc, #92]	@ (800214c <detect_gait_phase+0x26c>)
 80020ee:	781a      	ldrb	r2, [r3, #0]
 80020f0:	4b16      	ldr	r3, [pc, #88]	@ (800214c <detect_gait_phase+0x26c>)
 80020f2:	705a      	strb	r2, [r3, #1]
	        gait_state.current_phase = GAIT_PHASE_SWING;
 80020f4:	4b15      	ldr	r3, [pc, #84]	@ (800214c <detect_gait_phase+0x26c>)
 80020f6:	2205      	movs	r2, #5
 80020f8:	701a      	strb	r2, [r3, #0]
	        gait_state.phase_entry_time = current_time;
 80020fa:	4a14      	ldr	r2, [pc, #80]	@ (800214c <detect_gait_phase+0x26c>)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6053      	str	r3, [r2, #4]
	    }

	    // Terminal Swing Detection
	    if (angle <= 10 && velocity < -30) {
 8002100:	edd7 7a03 	vldr	s15, [r7, #12]
 8002104:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002108:	eef4 7ac7 	vcmpe.f32	s15, s14
 800210c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002110:	d834      	bhi.n	800217c <detect_gait_phase+0x29c>
 8002112:	edd7 7a02 	vldr	s15, [r7, #8]
 8002116:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 800211a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800211e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002122:	d52b      	bpl.n	800217c <detect_gait_phase+0x29c>
	        if (gait_state.current_phase != GAIT_PHASE_TERMINAL_SWING) {
 8002124:	4b09      	ldr	r3, [pc, #36]	@ (800214c <detect_gait_phase+0x26c>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	2b04      	cmp	r3, #4
 800212a:	d00c      	beq.n	8002146 <detect_gait_phase+0x266>
	            gait_state.previous_phase = gait_state.current_phase;
 800212c:	4b07      	ldr	r3, [pc, #28]	@ (800214c <detect_gait_phase+0x26c>)
 800212e:	781a      	ldrb	r2, [r3, #0]
 8002130:	4b06      	ldr	r3, [pc, #24]	@ (800214c <detect_gait_phase+0x26c>)
 8002132:	705a      	strb	r2, [r3, #1]
	            gait_state.current_phase = GAIT_PHASE_TERMINAL_SWING;
 8002134:	4b05      	ldr	r3, [pc, #20]	@ (800214c <detect_gait_phase+0x26c>)
 8002136:	2204      	movs	r2, #4
 8002138:	701a      	strb	r2, [r3, #0]
	            gait_state.phase_entry_time = current_time;
 800213a:	4a04      	ldr	r2, [pc, #16]	@ (800214c <detect_gait_phase+0x26c>)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6053      	str	r3, [r2, #4]
	            printf("TERMINAL SWING DETECTED - GRADUAL TIGHTENING\r\n");
 8002140:	480d      	ldr	r0, [pc, #52]	@ (8002178 <detect_gait_phase+0x298>)
 8002142:	f008 fef3 	bl	800af2c <puts>
	        }
	        return gait_state.current_phase;
 8002146:	4b01      	ldr	r3, [pc, #4]	@ (800214c <detect_gait_phase+0x26c>)
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	e074      	b.n	8002236 <detect_gait_phase+0x356>
 800214c:	2000055c 	.word	0x2000055c
 8002150:	2000054c 	.word	0x2000054c
 8002154:	42c80000 	.word	0x42c80000
 8002158:	0800ef6c 	.word	0x0800ef6c
 800215c:	42f00000 	.word	0x42f00000
 8002160:	0800ef94 	.word	0x0800ef94
 8002164:	42a00000 	.word	0x42a00000
 8002168:	42700000 	.word	0x42700000
 800216c:	42480000 	.word	0x42480000
 8002170:	0800efb8 	.word	0x0800efb8
 8002174:	425c0000 	.word	0x425c0000
 8002178:	0800efd8 	.word	0x0800efd8
	    }

	    // Terminal swing exit condition:
	    if (gait_state.current_phase == GAIT_PHASE_TERMINAL_SWING &&
 800217c:	4b30      	ldr	r3, [pc, #192]	@ (8002240 <detect_gait_phase+0x360>)
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	2b04      	cmp	r3, #4
 8002182:	d117      	bne.n	80021b4 <detect_gait_phase+0x2d4>
 8002184:	edd7 7a03 	vldr	s15, [r7, #12]
 8002188:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 800218c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002194:	dc08      	bgt.n	80021a8 <detect_gait_phase+0x2c8>
	        (angle > TS_EXIT_ANGLE_MIN || velocity > TS_EXIT_VEL_MIN))
 8002196:	edd7 7a02 	vldr	s15, [r7, #8]
 800219a:	eeba 7a0e 	vmov.f32	s14, #174	@ 0xc1700000 -15.0
 800219e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021a6:	dd05      	ble.n	80021b4 <detect_gait_phase+0x2d4>
	    {
	        gait_state.current_phase = GAIT_PHASE_SWING;
 80021a8:	4b25      	ldr	r3, [pc, #148]	@ (8002240 <detect_gait_phase+0x360>)
 80021aa:	2205      	movs	r2, #5
 80021ac:	701a      	strb	r2, [r3, #0]
	        gait_state.phase_entry_time = current_time;
 80021ae:	4a24      	ldr	r2, [pc, #144]	@ (8002240 <detect_gait_phase+0x360>)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6053      	str	r3, [r2, #4]
	    }


	    // Stable Recalibration Check
	    if (fabsf(velocity) <= RECAL_VEL_MAX &&
 80021b4:	edd7 7a02 	vldr	s15, [r7, #8]
 80021b8:	eef0 7ae7 	vabs.f32	s15, s15
 80021bc:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80021c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021c8:	d825      	bhi.n	8002216 <detect_gait_phase+0x336>
 80021ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80021ce:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80021d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021da:	d81c      	bhi.n	8002216 <detect_gait_phase+0x336>
	        angle <= RECAL_ANGLE_MAX &&
	        current_time - last_orientation_update < SENSOR_TIMEOUT_MS)  // Data fresh
 80021dc:	4b19      	ldr	r3, [pc, #100]	@ (8002244 <detect_gait_phase+0x364>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	1ad3      	subs	r3, r2, r3
	        angle <= RECAL_ANGLE_MAX &&
 80021e4:	2b63      	cmp	r3, #99	@ 0x63
 80021e6:	d816      	bhi.n	8002216 <detect_gait_phase+0x336>
	    {
	        if (gait_state.current_phase != GAIT_PHASE_STABLE_RECAL) {
 80021e8:	4b15      	ldr	r3, [pc, #84]	@ (8002240 <detect_gait_phase+0x360>)
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	2b07      	cmp	r3, #7
 80021ee:	d00f      	beq.n	8002210 <detect_gait_phase+0x330>
	            gait_state.previous_phase = gait_state.current_phase;
 80021f0:	4b13      	ldr	r3, [pc, #76]	@ (8002240 <detect_gait_phase+0x360>)
 80021f2:	781a      	ldrb	r2, [r3, #0]
 80021f4:	4b12      	ldr	r3, [pc, #72]	@ (8002240 <detect_gait_phase+0x360>)
 80021f6:	705a      	strb	r2, [r3, #1]
	            gait_state.current_phase = GAIT_PHASE_STABLE_RECAL;
 80021f8:	4b11      	ldr	r3, [pc, #68]	@ (8002240 <detect_gait_phase+0x360>)
 80021fa:	2207      	movs	r2, #7
 80021fc:	701a      	strb	r2, [r3, #0]
	            gait_state.phase_entry_time = current_time;
 80021fe:	4a10      	ldr	r2, [pc, #64]	@ (8002240 <detect_gait_phase+0x360>)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6053      	str	r3, [r2, #4]
	            gait_state.needs_recalibration = true;
 8002204:	4b0e      	ldr	r3, [pc, #56]	@ (8002240 <detect_gait_phase+0x360>)
 8002206:	2201      	movs	r2, #1
 8002208:	721a      	strb	r2, [r3, #8]
	            printf("STABLE POSITION - RECALIBRATION RECOMMENDED\r\n");
 800220a:	480f      	ldr	r0, [pc, #60]	@ (8002248 <detect_gait_phase+0x368>)
 800220c:	f008 fe8e 	bl	800af2c <puts>
	        }
	        return gait_state.current_phase;
 8002210:	4b0b      	ldr	r3, [pc, #44]	@ (8002240 <detect_gait_phase+0x360>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	e00f      	b.n	8002236 <detect_gait_phase+0x356>
	    }

	    // Default to swing phase
	    if (gait_state.current_phase != GAIT_PHASE_SWING) {
 8002216:	4b0a      	ldr	r3, [pc, #40]	@ (8002240 <detect_gait_phase+0x360>)
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	2b05      	cmp	r3, #5
 800221c:	d009      	beq.n	8002232 <detect_gait_phase+0x352>
	        gait_state.previous_phase = gait_state.current_phase;
 800221e:	4b08      	ldr	r3, [pc, #32]	@ (8002240 <detect_gait_phase+0x360>)
 8002220:	781a      	ldrb	r2, [r3, #0]
 8002222:	4b07      	ldr	r3, [pc, #28]	@ (8002240 <detect_gait_phase+0x360>)
 8002224:	705a      	strb	r2, [r3, #1]
	        gait_state.current_phase = GAIT_PHASE_SWING;
 8002226:	4b06      	ldr	r3, [pc, #24]	@ (8002240 <detect_gait_phase+0x360>)
 8002228:	2205      	movs	r2, #5
 800222a:	701a      	strb	r2, [r3, #0]
	        gait_state.phase_entry_time = current_time;
 800222c:	4a04      	ldr	r2, [pc, #16]	@ (8002240 <detect_gait_phase+0x360>)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6053      	str	r3, [r2, #4]
	    }

	    return gait_state.current_phase;
 8002232:	4b03      	ldr	r3, [pc, #12]	@ (8002240 <detect_gait_phase+0x360>)
 8002234:	781b      	ldrb	r3, [r3, #0]
	}
 8002236:	4618      	mov	r0, r3
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	2000055c 	.word	0x2000055c
 8002244:	2000054c 	.word	0x2000054c
 8002248:	0800f008 	.word	0x0800f008

0800224c <BNO055_Init_Sensor>:

	SensorStatus BNO055_Init_Sensor(struct bno055_t *sensor, const char* name) {
 800224c:	b580      	push	{r7, lr}
 800224e:	b086      	sub	sp, #24
 8002250:	af02      	add	r7, sp, #8
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
	    // Setup sensor structure
	    sensor->bus_read = BNO055_I2C_bus_read;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a50      	ldr	r2, [pc, #320]	@ (800239c <BNO055_Init_Sensor+0x150>)
 800225a:	611a      	str	r2, [r3, #16]
	    sensor->bus_write = BNO055_I2C_bus_write;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4a50      	ldr	r2, [pc, #320]	@ (80023a0 <BNO055_Init_Sensor+0x154>)
 8002260:	60da      	str	r2, [r3, #12]
	    sensor->delay_msec = BNO055_Delay;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a4f      	ldr	r2, [pc, #316]	@ (80023a4 <BNO055_Init_Sensor+0x158>)
 8002266:	615a      	str	r2, [r3, #20]

	    // Initialize sensor
	    if (bno055_init(sensor) != BNO055_SUCCESS) {
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	f7fe fef9 	bl	8001060 <bno055_init>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d005      	beq.n	8002280 <BNO055_Init_Sensor+0x34>
	        printf("ERROR: %s sensor init failed!\r\n", name);
 8002274:	6839      	ldr	r1, [r7, #0]
 8002276:	484c      	ldr	r0, [pc, #304]	@ (80023a8 <BNO055_Init_Sensor+0x15c>)
 8002278:	f008 fdf0 	bl	800ae5c <iprintf>
	        return SENSOR_INIT_ERROR;
 800227c:	2303      	movs	r3, #3
 800227e:	e089      	b.n	8002394 <BNO055_Init_Sensor+0x148>
	    }

	    // Perform self-test
	 	    u8 selftest_result;
	 	    if (BNO055_I2C_bus_read(sensor->dev_addr,
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	7a58      	ldrb	r0, [r3, #9]
 8002284:	f107 020b 	add.w	r2, r7, #11
 8002288:	2301      	movs	r3, #1
 800228a:	2136      	movs	r1, #54	@ 0x36
 800228c:	f7ff fd46 	bl	8001d1c <BNO055_I2C_bus_read>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d005      	beq.n	80022a2 <BNO055_Init_Sensor+0x56>
	 	                            BNO055_SELFTEST_RESULT_ADDR,
	 	                            &selftest_result, 1) != BNO055_SUCCESS) {
	 	        printf("ERROR: %s self-test read failed!\r\n", name);
 8002296:	6839      	ldr	r1, [r7, #0]
 8002298:	4844      	ldr	r0, [pc, #272]	@ (80023ac <BNO055_Init_Sensor+0x160>)
 800229a:	f008 fddf 	bl	800ae5c <iprintf>
	 	        return SENSOR_INIT_ERROR;
 800229e:	2303      	movs	r3, #3
 80022a0:	e078      	b.n	8002394 <BNO055_Init_Sensor+0x148>
	 	    }

	    // Set to IMUPLUS mode (IMU)
	    uint8_t mode = IMUPLUS_MODE;
 80022a2:	2308      	movs	r3, #8
 80022a4:	72bb      	strb	r3, [r7, #10]
	    if (BNO055_I2C_bus_write(sensor->dev_addr,
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	7a58      	ldrb	r0, [r3, #9]
 80022aa:	f107 020a 	add.w	r2, r7, #10
 80022ae:	2301      	movs	r3, #1
 80022b0:	213d      	movs	r1, #61	@ 0x3d
 80022b2:	f7ff fd6f 	bl	8001d94 <BNO055_I2C_bus_write>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d005      	beq.n	80022c8 <BNO055_Init_Sensor+0x7c>
	                             BNO055_OPR_MODE_ADDR,
	                             &mode, 1) != BNO055_SUCCESS){
	        printf("ERROR: %s failed to set IMUPLUS mode!\r\n", name);
 80022bc:	6839      	ldr	r1, [r7, #0]
 80022be:	483c      	ldr	r0, [pc, #240]	@ (80023b0 <BNO055_Init_Sensor+0x164>)
 80022c0:	f008 fdcc 	bl	800ae5c <iprintf>
	        return SENSOR_INIT_ERROR;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e065      	b.n	8002394 <BNO055_Init_Sensor+0x148>
	    }

	    // Wait for mode change
	    BNO055_Delay(100);
 80022c8:	2064      	movs	r0, #100	@ 0x64
 80022ca:	f7fe ff9b 	bl	8001204 <BNO055_Delay>



	    // Axis remapping configuration
	    uint8_t remap_config = 0x21;  // Default P0 configuration
 80022ce:	2321      	movs	r3, #33	@ 0x21
 80022d0:	727b      	strb	r3, [r7, #9]
	    uint8_t remap_sign = 0x00;    // All axes positive
 80022d2:	2300      	movs	r3, #0
 80022d4:	723b      	strb	r3, [r7, #8]

	    // Write configuration
	    if (BNO055_I2C_bus_write(sensor->dev_addr,
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	7a58      	ldrb	r0, [r3, #9]
 80022da:	f107 0209 	add.w	r2, r7, #9
 80022de:	2301      	movs	r3, #1
 80022e0:	2141      	movs	r1, #65	@ 0x41
 80022e2:	f7ff fd57 	bl	8001d94 <BNO055_I2C_bus_write>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d005      	beq.n	80022f8 <BNO055_Init_Sensor+0xac>
	                            BNO055_AXIS_MAP_CONFIG_ADDR,
	                            &remap_config, 1) != BNO055_SUCCESS) {
	        printf("ERROR: %s axis config failed!\r\n", name);
 80022ec:	6839      	ldr	r1, [r7, #0]
 80022ee:	4831      	ldr	r0, [pc, #196]	@ (80023b4 <BNO055_Init_Sensor+0x168>)
 80022f0:	f008 fdb4 	bl	800ae5c <iprintf>
	        return SENSOR_INIT_ERROR;
 80022f4:	2303      	movs	r3, #3
 80022f6:	e04d      	b.n	8002394 <BNO055_Init_Sensor+0x148>
	    }

	    // Write sign configuration
	    if (BNO055_I2C_bus_write(sensor->dev_addr,
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	7a58      	ldrb	r0, [r3, #9]
 80022fc:	f107 0208 	add.w	r2, r7, #8
 8002300:	2301      	movs	r3, #1
 8002302:	2142      	movs	r1, #66	@ 0x42
 8002304:	f7ff fd46 	bl	8001d94 <BNO055_I2C_bus_write>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d005      	beq.n	800231a <BNO055_Init_Sensor+0xce>
	                            BNO055_AXIS_MAP_SIGN_ADDR,
	                            &remap_sign, 1) != BNO055_SUCCESS) {
	        printf("ERROR: %s axis sign config failed!\r\n", name);
 800230e:	6839      	ldr	r1, [r7, #0]
 8002310:	4829      	ldr	r0, [pc, #164]	@ (80023b8 <BNO055_Init_Sensor+0x16c>)
 8002312:	f008 fda3 	bl	800ae5c <iprintf>
	        return SENSOR_INIT_ERROR;
 8002316:	2303      	movs	r3, #3
 8002318:	e03c      	b.n	8002394 <BNO055_Init_Sensor+0x148>
	    }


	    // Check self-test results (1 = passed, 0 = failed)
	    u8 mcu_pass = (selftest_result >> 0) & 0x01;
 800231a:	7afb      	ldrb	r3, [r7, #11]
 800231c:	f003 0301 	and.w	r3, r3, #1
 8002320:	73fb      	strb	r3, [r7, #15]
	    u8 gyro_pass = (selftest_result >> 1) & 0x01;
 8002322:	7afb      	ldrb	r3, [r7, #11]
 8002324:	085b      	lsrs	r3, r3, #1
 8002326:	b2db      	uxtb	r3, r3
 8002328:	f003 0301 	and.w	r3, r3, #1
 800232c:	73bb      	strb	r3, [r7, #14]
	    u8 accel_pass = (selftest_result >> 2) & 0x01;
 800232e:	7afb      	ldrb	r3, [r7, #11]
 8002330:	089b      	lsrs	r3, r3, #2
 8002332:	b2db      	uxtb	r3, r3
 8002334:	f003 0301 	and.w	r3, r3, #1
 8002338:	737b      	strb	r3, [r7, #13]
	    u8 mag_pass = (selftest_result >> 3) & 0x01;
 800233a:	7afb      	ldrb	r3, [r7, #11]
 800233c:	08db      	lsrs	r3, r3, #3
 800233e:	b2db      	uxtb	r3, r3
 8002340:	f003 0301 	and.w	r3, r3, #1
 8002344:	733b      	strb	r3, [r7, #12]

	    if (!(mcu_pass && gyro_pass && accel_pass)) {
 8002346:	7bfb      	ldrb	r3, [r7, #15]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d005      	beq.n	8002358 <BNO055_Init_Sensor+0x10c>
 800234c:	7bbb      	ldrb	r3, [r7, #14]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d002      	beq.n	8002358 <BNO055_Init_Sensor+0x10c>
 8002352:	7b7b      	ldrb	r3, [r7, #13]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d118      	bne.n	800238a <BNO055_Init_Sensor+0x13e>
	        printf("ERROR: %s self-test failed! MCU:%d GYRO:%d ACC:%d MAG:%d\r\n",
 8002358:	7bf9      	ldrb	r1, [r7, #15]
 800235a:	7bb8      	ldrb	r0, [r7, #14]
 800235c:	7b7b      	ldrb	r3, [r7, #13]
 800235e:	7b3a      	ldrb	r2, [r7, #12]
 8002360:	9201      	str	r2, [sp, #4]
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	4603      	mov	r3, r0
 8002366:	460a      	mov	r2, r1
 8002368:	6839      	ldr	r1, [r7, #0]
 800236a:	4814      	ldr	r0, [pc, #80]	@ (80023bc <BNO055_Init_Sensor+0x170>)
 800236c:	f008 fd76 	bl	800ae5c <iprintf>
	               name, mcu_pass, gyro_pass, accel_pass, mag_pass);

	        // Lock knee and activate red LED
	        gait_state.is_locked = true;
 8002370:	4b13      	ldr	r3, [pc, #76]	@ (80023c0 <BNO055_Init_Sensor+0x174>)
 8002372:	2201      	movs	r2, #1
 8002374:	725a      	strb	r2, [r3, #9]
	        HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8002376:	2201      	movs	r2, #1
 8002378:	2120      	movs	r1, #32
 800237a:	4812      	ldr	r0, [pc, #72]	@ (80023c4 <BNO055_Init_Sensor+0x178>)
 800237c:	f002 fc62 	bl	8004c44 <HAL_GPIO_WritePin>
	        printf("CRITICAL ERROR - SYSTEM HALTED!\r\n");
 8002380:	4811      	ldr	r0, [pc, #68]	@ (80023c8 <BNO055_Init_Sensor+0x17c>)
 8002382:	f008 fdd3 	bl	800af2c <puts>
	        while(1);
 8002386:	bf00      	nop
 8002388:	e7fd      	b.n	8002386 <BNO055_Init_Sensor+0x13a>
	    }

	    printf("%s sensor initialized in IMUPLUS mode\r\n", name);
 800238a:	6839      	ldr	r1, [r7, #0]
 800238c:	480f      	ldr	r0, [pc, #60]	@ (80023cc <BNO055_Init_Sensor+0x180>)
 800238e:	f008 fd65 	bl	800ae5c <iprintf>
	    return SENSOR_OK;
 8002392:	2300      	movs	r3, #0
	}
 8002394:	4618      	mov	r0, r3
 8002396:	3710      	adds	r7, #16
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	08001d1d 	.word	0x08001d1d
 80023a0:	08001d95 	.word	0x08001d95
 80023a4:	08001205 	.word	0x08001205
 80023a8:	0800f038 	.word	0x0800f038
 80023ac:	0800f058 	.word	0x0800f058
 80023b0:	0800f07c 	.word	0x0800f07c
 80023b4:	0800f0a4 	.word	0x0800f0a4
 80023b8:	0800f0c4 	.word	0x0800f0c4
 80023bc:	0800f0ec 	.word	0x0800f0ec
 80023c0:	2000055c 	.word	0x2000055c
 80023c4:	40020000 	.word	0x40020000
 80023c8:	0800f128 	.word	0x0800f128
 80023cc:	0800f14c 	.word	0x0800f14c

080023d0 <BNO055_Init_Dual>:
	void BNO055_Init_Dual(void)
	{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
	  printf("\r\nInitializing BNO055 sensors...\r\n");
 80023d6:	4825      	ldr	r0, [pc, #148]	@ (800246c <BNO055_Init_Dual+0x9c>)
 80023d8:	f008 fda8 	bl	800af2c <puts>
	  // Exit early if insufficient sensors detected
	  if (sensors_found < 2)
 80023dc:	4b24      	ldr	r3, [pc, #144]	@ (8002470 <BNO055_Init_Dual+0xa0>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d809      	bhi.n	80023f8 <BNO055_Init_Dual+0x28>
	  {
	    printf("ERROR: Only %d/2 sensors detected! Cannot proceed with initialization.\r\n", sensors_found);
 80023e4:	4b22      	ldr	r3, [pc, #136]	@ (8002470 <BNO055_Init_Dual+0xa0>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	4619      	mov	r1, r3
 80023ea:	4822      	ldr	r0, [pc, #136]	@ (8002474 <BNO055_Init_Dual+0xa4>)
 80023ec:	f008 fd36 	bl	800ae5c <iprintf>
	    system_status = SENSOR_INIT_ERROR;
 80023f0:	4b21      	ldr	r3, [pc, #132]	@ (8002478 <BNO055_Init_Dual+0xa8>)
 80023f2:	2203      	movs	r2, #3
 80023f4:	701a      	strb	r2, [r3, #0]
	    return;
 80023f6:	e036      	b.n	8002466 <BNO055_Init_Dual+0x96>
	  }
	  // Initialize thigh sensor
	  SensorStatus thigh_init = BNO055_Init_Sensor(&thigh_sensor, "Thigh");
 80023f8:	4920      	ldr	r1, [pc, #128]	@ (800247c <BNO055_Init_Dual+0xac>)
 80023fa:	4821      	ldr	r0, [pc, #132]	@ (8002480 <BNO055_Init_Dual+0xb0>)
 80023fc:	f7ff ff26 	bl	800224c <BNO055_Init_Sensor>
 8002400:	4603      	mov	r3, r0
 8002402:	71fb      	strb	r3, [r7, #7]
	  if (thigh_init == SENSOR_OK)
 8002404:	79fb      	ldrb	r3, [r7, #7]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d106      	bne.n	8002418 <BNO055_Init_Dual+0x48>
	  {
		thigh_imu.initialized = true;
 800240a:	4b1e      	ldr	r3, [pc, #120]	@ (8002484 <BNO055_Init_Dual+0xb4>)
 800240c:	2201      	movs	r2, #1
 800240e:	701a      	strb	r2, [r3, #0]
		printf(" Thigh sensor ready\r\n");
 8002410:	481d      	ldr	r0, [pc, #116]	@ (8002488 <BNO055_Init_Dual+0xb8>)
 8002412:	f008 fd8b 	bl	800af2c <puts>
 8002416:	e003      	b.n	8002420 <BNO055_Init_Dual+0x50>
	  }
	  else
	  {
		handle_sensor_error("Thigh", "initialization failed");
 8002418:	491c      	ldr	r1, [pc, #112]	@ (800248c <BNO055_Init_Dual+0xbc>)
 800241a:	4818      	ldr	r0, [pc, #96]	@ (800247c <BNO055_Init_Dual+0xac>)
 800241c:	f000 fb78 	bl	8002b10 <handle_sensor_error>
	  }

	  // Initialize shank sensor
	  SensorStatus shank_init = BNO055_Init_Sensor(&shank_sensor, "Shank");
 8002420:	491b      	ldr	r1, [pc, #108]	@ (8002490 <BNO055_Init_Dual+0xc0>)
 8002422:	481c      	ldr	r0, [pc, #112]	@ (8002494 <BNO055_Init_Dual+0xc4>)
 8002424:	f7ff ff12 	bl	800224c <BNO055_Init_Sensor>
 8002428:	4603      	mov	r3, r0
 800242a:	71bb      	strb	r3, [r7, #6]
	  if (shank_init == SENSOR_OK)
 800242c:	79bb      	ldrb	r3, [r7, #6]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d106      	bne.n	8002440 <BNO055_Init_Dual+0x70>
	  {
		shank_imu.initialized = true;
 8002432:	4b19      	ldr	r3, [pc, #100]	@ (8002498 <BNO055_Init_Dual+0xc8>)
 8002434:	2201      	movs	r2, #1
 8002436:	701a      	strb	r2, [r3, #0]
		printf(" Shank sensor ready\r\n");
 8002438:	4818      	ldr	r0, [pc, #96]	@ (800249c <BNO055_Init_Dual+0xcc>)
 800243a:	f008 fd77 	bl	800af2c <puts>
 800243e:	e003      	b.n	8002448 <BNO055_Init_Dual+0x78>
	  }
	  else
	  {
		handle_sensor_error("Shank", "initialization failed");
 8002440:	4912      	ldr	r1, [pc, #72]	@ (800248c <BNO055_Init_Dual+0xbc>)
 8002442:	4813      	ldr	r0, [pc, #76]	@ (8002490 <BNO055_Init_Dual+0xc0>)
 8002444:	f000 fb64 	bl	8002b10 <handle_sensor_error>
	  }

	  if (thigh_imu.initialized && shank_imu.initialized)
 8002448:	4b0e      	ldr	r3, [pc, #56]	@ (8002484 <BNO055_Init_Dual+0xb4>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d007      	beq.n	8002460 <BNO055_Init_Dual+0x90>
 8002450:	4b11      	ldr	r3, [pc, #68]	@ (8002498 <BNO055_Init_Dual+0xc8>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d003      	beq.n	8002460 <BNO055_Init_Dual+0x90>
	  {
		printf("Both sensors initialized successfully!\r\n");
 8002458:	4811      	ldr	r0, [pc, #68]	@ (80024a0 <BNO055_Init_Dual+0xd0>)
 800245a:	f008 fd67 	bl	800af2c <puts>
 800245e:	e002      	b.n	8002466 <BNO055_Init_Dual+0x96>
	  }
	  else
	  {
		printf("WARNING: One or more sensors failed to initialize!\r\n");
 8002460:	4810      	ldr	r0, [pc, #64]	@ (80024a4 <BNO055_Init_Dual+0xd4>)
 8002462:	f008 fd63 	bl	800af2c <puts>
	  }
	}
 8002466:	3708      	adds	r7, #8
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	0800f174 	.word	0x0800f174
 8002470:	20000558 	.word	0x20000558
 8002474:	0800f198 	.word	0x0800f198
 8002478:	20000000 	.word	0x20000000
 800247c:	0800f1e4 	.word	0x0800f1e4
 8002480:	200004e8 	.word	0x200004e8
 8002484:	20000518 	.word	0x20000518
 8002488:	0800f1ec 	.word	0x0800f1ec
 800248c:	0800f204 	.word	0x0800f204
 8002490:	0800f21c 	.word	0x0800f21c
 8002494:	20000500 	.word	0x20000500
 8002498:	20000530 	.word	0x20000530
 800249c:	0800f224 	.word	0x0800f224
 80024a0:	0800f23c 	.word	0x0800f23c
 80024a4:	0800f264 	.word	0x0800f264

080024a8 <read_calibration_status>:

	// ==== CALIBRATION FUNCTIONS ====
	s8 read_calibration_status(u8 dev, u8 *calib_array)
	{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	6039      	str	r1, [r7, #0]
 80024b2:	71fb      	strb	r3, [r7, #7]
	  uint8_t calib_status_reg;
	  if (BNO055_I2C_bus_read(dev, BNO055_CALIB_STAT_ADDR, &calib_status_reg, 1) != BNO055_SUCCESS)
 80024b4:	f107 020f 	add.w	r2, r7, #15
 80024b8:	79f8      	ldrb	r0, [r7, #7]
 80024ba:	2301      	movs	r3, #1
 80024bc:	2135      	movs	r1, #53	@ 0x35
 80024be:	f7ff fc2d 	bl	8001d1c <BNO055_I2C_bus_read>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d002      	beq.n	80024ce <read_calibration_status+0x26>
	  {
	    return BNO055_ERROR;
 80024c8:	f04f 33ff 	mov.w	r3, #4294967295
 80024cc:	e01e      	b.n	800250c <read_calibration_status+0x64>
	  }

	  // Extract calibration statuses (ignore magnetometer)
	  calib_array[0] = (calib_status_reg >> 6) & 0x03; // System
 80024ce:	7bfb      	ldrb	r3, [r7, #15]
 80024d0:	099b      	lsrs	r3, r3, #6
 80024d2:	b2da      	uxtb	r2, r3
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	701a      	strb	r2, [r3, #0]
	  calib_array[1] = (calib_status_reg >> 4) & 0x03; // Gyroscope
 80024d8:	7bfb      	ldrb	r3, [r7, #15]
 80024da:	091b      	lsrs	r3, r3, #4
 80024dc:	b2da      	uxtb	r2, r3
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	3301      	adds	r3, #1
 80024e2:	f002 0203 	and.w	r2, r2, #3
 80024e6:	b2d2      	uxtb	r2, r2
 80024e8:	701a      	strb	r2, [r3, #0]
	  calib_array[2] = (calib_status_reg >> 2) & 0x03; // Accelerometer
 80024ea:	7bfb      	ldrb	r3, [r7, #15]
 80024ec:	089b      	lsrs	r3, r3, #2
 80024ee:	b2da      	uxtb	r2, r3
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	3302      	adds	r3, #2
 80024f4:	f002 0203 	and.w	r2, r2, #3
 80024f8:	b2d2      	uxtb	r2, r2
 80024fa:	701a      	strb	r2, [r3, #0]
	  calib_array[3] = (calib_status_reg >> 0) & 0x03; // Magnetometer
 80024fc:	7bfa      	ldrb	r2, [r7, #15]
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	3303      	adds	r3, #3
 8002502:	f002 0203 	and.w	r2, r2, #3
 8002506:	b2d2      	uxtb	r2, r2
 8002508:	701a      	strb	r2, [r3, #0]

	  // Note: Magnetometer status ignored for prosthetic application

	  return BNO055_SUCCESS;
 800250a:	2300      	movs	r3, #0
	}
 800250c:	4618      	mov	r0, r3
 800250e:	3710      	adds	r7, #16
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <is_sensor_calibrated>:

	bool is_sensor_calibrated(uint8_t *calib_status)
	{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
	  // For prosthetic knee application, prioritize gyro and accel calibration
	  return (calib_status[1] >= GYRO_CALIB_THRESHOLD &&
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	3301      	adds	r3, #1
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d906      	bls.n	8002534 <is_sensor_calibrated+0x20>
			  calib_status[2] >= ACCEL_CALIB_THRESHOLD);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	3302      	adds	r3, #2
 800252a:	781b      	ldrb	r3, [r3, #0]
	  return (calib_status[1] >= GYRO_CALIB_THRESHOLD &&
 800252c:	2b01      	cmp	r3, #1
 800252e:	d901      	bls.n	8002534 <is_sensor_calibrated+0x20>
 8002530:	2301      	movs	r3, #1
 8002532:	e000      	b.n	8002536 <is_sensor_calibrated+0x22>
 8002534:	2300      	movs	r3, #0
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	b2db      	uxtb	r3, r3
	}
 800253c:	4618      	mov	r0, r3
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <Read_Dual_Calibration>:

	void Read_Dual_Calibration(void)
	{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
	  if (thigh_imu.initialized)
 800254c:	4b14      	ldr	r3, [pc, #80]	@ (80025a0 <Read_Dual_Calibration+0x58>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d00f      	beq.n	8002574 <Read_Dual_Calibration+0x2c>
	  {
		if (read_calibration_status(thigh_sensor.dev_addr, thigh_imu.calib_status) == BNO055_SUCCESS)
 8002554:	4b13      	ldr	r3, [pc, #76]	@ (80025a4 <Read_Dual_Calibration+0x5c>)
 8002556:	7a5b      	ldrb	r3, [r3, #9]
 8002558:	4913      	ldr	r1, [pc, #76]	@ (80025a8 <Read_Dual_Calibration+0x60>)
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff ffa4 	bl	80024a8 <read_calibration_status>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d106      	bne.n	8002574 <Read_Dual_Calibration+0x2c>
		{
		  thigh_imu.calibrated = is_sensor_calibrated(thigh_imu.calib_status);
 8002566:	4810      	ldr	r0, [pc, #64]	@ (80025a8 <Read_Dual_Calibration+0x60>)
 8002568:	f7ff ffd4 	bl	8002514 <is_sensor_calibrated>
 800256c:	4603      	mov	r3, r0
 800256e:	461a      	mov	r2, r3
 8002570:	4b0b      	ldr	r3, [pc, #44]	@ (80025a0 <Read_Dual_Calibration+0x58>)
 8002572:	705a      	strb	r2, [r3, #1]
		}
	  }

	  if (shank_imu.initialized)
 8002574:	4b0d      	ldr	r3, [pc, #52]	@ (80025ac <Read_Dual_Calibration+0x64>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d00f      	beq.n	800259c <Read_Dual_Calibration+0x54>
	  {
		if (read_calibration_status(shank_sensor.dev_addr, shank_imu.calib_status) == BNO055_SUCCESS)
 800257c:	4b0c      	ldr	r3, [pc, #48]	@ (80025b0 <Read_Dual_Calibration+0x68>)
 800257e:	7a5b      	ldrb	r3, [r3, #9]
 8002580:	490c      	ldr	r1, [pc, #48]	@ (80025b4 <Read_Dual_Calibration+0x6c>)
 8002582:	4618      	mov	r0, r3
 8002584:	f7ff ff90 	bl	80024a8 <read_calibration_status>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d106      	bne.n	800259c <Read_Dual_Calibration+0x54>
		{
		  shank_imu.calibrated = is_sensor_calibrated(shank_imu.calib_status);
 800258e:	4809      	ldr	r0, [pc, #36]	@ (80025b4 <Read_Dual_Calibration+0x6c>)
 8002590:	f7ff ffc0 	bl	8002514 <is_sensor_calibrated>
 8002594:	4603      	mov	r3, r0
 8002596:	461a      	mov	r2, r3
 8002598:	4b04      	ldr	r3, [pc, #16]	@ (80025ac <Read_Dual_Calibration+0x64>)
 800259a:	705a      	strb	r2, [r3, #1]
		}
	  }
	}
 800259c:	bf00      	nop
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	20000518 	.word	0x20000518
 80025a4:	200004e8 	.word	0x200004e8
 80025a8:	2000052c 	.word	0x2000052c
 80025ac:	20000530 	.word	0x20000530
 80025b0:	20000500 	.word	0x20000500
 80025b4:	20000544 	.word	0x20000544

080025b8 <print_calibration_status>:

	void print_calibration_status(void)
	{
 80025b8:	b590      	push	{r4, r7, lr}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af02      	add	r7, sp, #8
	    printf("Calibration Status (Sys|Gyr|Acc|Mag):\r\n");
 80025be:	481d      	ldr	r0, [pc, #116]	@ (8002634 <print_calibration_status+0x7c>)
 80025c0:	f008 fcb4 	bl	800af2c <puts>
	    printf("  Thigh - %d|%d|%d|%d %s\r\n",
	           thigh_imu.calib_status[0], thigh_imu.calib_status[1],
 80025c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002638 <print_calibration_status+0x80>)
 80025c6:	7d1b      	ldrb	r3, [r3, #20]
	    printf("  Thigh - %d|%d|%d|%d %s\r\n",
 80025c8:	4619      	mov	r1, r3
	           thigh_imu.calib_status[0], thigh_imu.calib_status[1],
 80025ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002638 <print_calibration_status+0x80>)
 80025cc:	7d5b      	ldrb	r3, [r3, #21]
	    printf("  Thigh - %d|%d|%d|%d %s\r\n",
 80025ce:	4618      	mov	r0, r3
	           thigh_imu.calib_status[2], thigh_imu.calib_status[3],
 80025d0:	4b19      	ldr	r3, [pc, #100]	@ (8002638 <print_calibration_status+0x80>)
 80025d2:	7d9b      	ldrb	r3, [r3, #22]
	    printf("  Thigh - %d|%d|%d|%d %s\r\n",
 80025d4:	461c      	mov	r4, r3
	           thigh_imu.calib_status[2], thigh_imu.calib_status[3],
 80025d6:	4b18      	ldr	r3, [pc, #96]	@ (8002638 <print_calibration_status+0x80>)
 80025d8:	7ddb      	ldrb	r3, [r3, #23]
	    printf("  Thigh - %d|%d|%d|%d %s\r\n",
 80025da:	461a      	mov	r2, r3
	           thigh_imu.calibrated ? "[OK]" : "[PENDING]");
 80025dc:	4b16      	ldr	r3, [pc, #88]	@ (8002638 <print_calibration_status+0x80>)
 80025de:	785b      	ldrb	r3, [r3, #1]
	    printf("  Thigh - %d|%d|%d|%d %s\r\n",
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <print_calibration_status+0x30>
 80025e4:	4b15      	ldr	r3, [pc, #84]	@ (800263c <print_calibration_status+0x84>)
 80025e6:	e000      	b.n	80025ea <print_calibration_status+0x32>
 80025e8:	4b15      	ldr	r3, [pc, #84]	@ (8002640 <print_calibration_status+0x88>)
 80025ea:	9301      	str	r3, [sp, #4]
 80025ec:	9200      	str	r2, [sp, #0]
 80025ee:	4623      	mov	r3, r4
 80025f0:	4602      	mov	r2, r0
 80025f2:	4814      	ldr	r0, [pc, #80]	@ (8002644 <print_calibration_status+0x8c>)
 80025f4:	f008 fc32 	bl	800ae5c <iprintf>

	    printf("  Shank - %d|%d|%d|%d %s\r\n",
	           shank_imu.calib_status[0], shank_imu.calib_status[1],
 80025f8:	4b13      	ldr	r3, [pc, #76]	@ (8002648 <print_calibration_status+0x90>)
 80025fa:	7d1b      	ldrb	r3, [r3, #20]
	    printf("  Shank - %d|%d|%d|%d %s\r\n",
 80025fc:	4619      	mov	r1, r3
	           shank_imu.calib_status[0], shank_imu.calib_status[1],
 80025fe:	4b12      	ldr	r3, [pc, #72]	@ (8002648 <print_calibration_status+0x90>)
 8002600:	7d5b      	ldrb	r3, [r3, #21]
	    printf("  Shank - %d|%d|%d|%d %s\r\n",
 8002602:	4618      	mov	r0, r3
	           shank_imu.calib_status[2], shank_imu.calib_status[3],
 8002604:	4b10      	ldr	r3, [pc, #64]	@ (8002648 <print_calibration_status+0x90>)
 8002606:	7d9b      	ldrb	r3, [r3, #22]
	    printf("  Shank - %d|%d|%d|%d %s\r\n",
 8002608:	461c      	mov	r4, r3
	           shank_imu.calib_status[2], shank_imu.calib_status[3],
 800260a:	4b0f      	ldr	r3, [pc, #60]	@ (8002648 <print_calibration_status+0x90>)
 800260c:	7ddb      	ldrb	r3, [r3, #23]
	    printf("  Shank - %d|%d|%d|%d %s\r\n",
 800260e:	461a      	mov	r2, r3
	           shank_imu.calibrated ? "[OK]" : "[PENDING]");
 8002610:	4b0d      	ldr	r3, [pc, #52]	@ (8002648 <print_calibration_status+0x90>)
 8002612:	785b      	ldrb	r3, [r3, #1]
	    printf("  Shank - %d|%d|%d|%d %s\r\n",
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <print_calibration_status+0x64>
 8002618:	4b08      	ldr	r3, [pc, #32]	@ (800263c <print_calibration_status+0x84>)
 800261a:	e000      	b.n	800261e <print_calibration_status+0x66>
 800261c:	4b08      	ldr	r3, [pc, #32]	@ (8002640 <print_calibration_status+0x88>)
 800261e:	9301      	str	r3, [sp, #4]
 8002620:	9200      	str	r2, [sp, #0]
 8002622:	4623      	mov	r3, r4
 8002624:	4602      	mov	r2, r0
 8002626:	4809      	ldr	r0, [pc, #36]	@ (800264c <print_calibration_status+0x94>)
 8002628:	f008 fc18 	bl	800ae5c <iprintf>
	}
 800262c:	bf00      	nop
 800262e:	3704      	adds	r7, #4
 8002630:	46bd      	mov	sp, r7
 8002632:	bd90      	pop	{r4, r7, pc}
 8002634:	0800f298 	.word	0x0800f298
 8002638:	20000518 	.word	0x20000518
 800263c:	0800f2c0 	.word	0x0800f2c0
 8002640:	0800f2c8 	.word	0x0800f2c8
 8002644:	0800f2d4 	.word	0x0800f2d4
 8002648:	20000530 	.word	0x20000530
 800264c:	0800f2f0 	.word	0x0800f2f0

08002650 <read_euler_angles_safe>:

	// ==== ORIENTATION AND DATA PROCESSING ====
	s8 read_euler_angles_safe(u8 dev, struct bno055_euler_float_t *euler)
	{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	6039      	str	r1, [r7, #0]
 800265a:	71fb      	strb	r3, [r7, #7]
	  uint8_t euler_data[6];

	  if (BNO055_I2C_bus_read(dev, BNO055_EULER_H_LSB_ADDR, euler_data, 6) != BNO055_SUCCESS)
 800265c:	f107 020c 	add.w	r2, r7, #12
 8002660:	79f8      	ldrb	r0, [r7, #7]
 8002662:	2306      	movs	r3, #6
 8002664:	211a      	movs	r1, #26
 8002666:	f7ff fb59 	bl	8001d1c <BNO055_I2C_bus_read>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d002      	beq.n	8002676 <read_euler_angles_safe+0x26>
	  {
		return BNO055_ERROR;
 8002670:	f04f 33ff 	mov.w	r3, #4294967295
 8002674:	e03f      	b.n	80026f6 <read_euler_angles_safe+0xa6>
	  }

	  // Convert raw data to euler angles (16-bit signed, LSB first)
	  int16_t heading = (int16_t)((euler_data[1] << 8) | euler_data[0]);
 8002676:	7b7b      	ldrb	r3, [r7, #13]
 8002678:	b21b      	sxth	r3, r3
 800267a:	021b      	lsls	r3, r3, #8
 800267c:	b21a      	sxth	r2, r3
 800267e:	7b3b      	ldrb	r3, [r7, #12]
 8002680:	b21b      	sxth	r3, r3
 8002682:	4313      	orrs	r3, r2
 8002684:	82fb      	strh	r3, [r7, #22]
	  int16_t roll    = (int16_t)((euler_data[3] << 8) | euler_data[2]);
 8002686:	7bfb      	ldrb	r3, [r7, #15]
 8002688:	b21b      	sxth	r3, r3
 800268a:	021b      	lsls	r3, r3, #8
 800268c:	b21a      	sxth	r2, r3
 800268e:	7bbb      	ldrb	r3, [r7, #14]
 8002690:	b21b      	sxth	r3, r3
 8002692:	4313      	orrs	r3, r2
 8002694:	82bb      	strh	r3, [r7, #20]
	  int16_t pitch   = (int16_t)((euler_data[5] << 8) | euler_data[4]);
 8002696:	7c7b      	ldrb	r3, [r7, #17]
 8002698:	b21b      	sxth	r3, r3
 800269a:	021b      	lsls	r3, r3, #8
 800269c:	b21a      	sxth	r2, r3
 800269e:	7c3b      	ldrb	r3, [r7, #16]
 80026a0:	b21b      	sxth	r3, r3
 80026a2:	4313      	orrs	r3, r2
 80026a4:	827b      	strh	r3, [r7, #18]

	  // Scale to degrees (1 degree = 16 LSB)
	  euler->h = heading / 16.0f;
 80026a6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80026aa:	ee07 3a90 	vmov	s15, r3
 80026ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026b2:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80026b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	edc3 7a00 	vstr	s15, [r3]
	  euler->r = roll / 16.0f;
 80026c0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80026c4:	ee07 3a90 	vmov	s15, r3
 80026c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026cc:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80026d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	edc3 7a01 	vstr	s15, [r3, #4]
	  euler->p = pitch / 16.0f;
 80026da:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80026de:	ee07 3a90 	vmov	s15, r3
 80026e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026e6:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80026ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	edc3 7a02 	vstr	s15, [r3, #8]

	  return BNO055_SUCCESS;
 80026f4:	2300      	movs	r3, #0
	}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3718      	adds	r7, #24
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
	...

08002700 <normalize_angle>:

	float normalize_angle(float angle) {
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	ed87 0a01 	vstr	s0, [r7, #4]
		angle = fmodf(angle, 360.0f);
 800270a:	eddf 0a18 	vldr	s1, [pc, #96]	@ 800276c <normalize_angle+0x6c>
 800270e:	ed97 0a01 	vldr	s0, [r7, #4]
 8002712:	f00c f913 	bl	800e93c <fmodf>
 8002716:	ed87 0a01 	vstr	s0, [r7, #4]
		if (angle < 0) angle += 360.0f;  // Convert to 0-360 range
 800271a:	edd7 7a01 	vldr	s15, [r7, #4]
 800271e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002726:	d507      	bpl.n	8002738 <normalize_angle+0x38>
 8002728:	edd7 7a01 	vldr	s15, [r7, #4]
 800272c:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800276c <normalize_angle+0x6c>
 8002730:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002734:	edc7 7a01 	vstr	s15, [r7, #4]
		if (angle > 180) angle -= 360.0f;  // Convert to -180 to 180
 8002738:	edd7 7a01 	vldr	s15, [r7, #4]
 800273c:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8002770 <normalize_angle+0x70>
 8002740:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002748:	dd07      	ble.n	800275a <normalize_angle+0x5a>
 800274a:	edd7 7a01 	vldr	s15, [r7, #4]
 800274e:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800276c <normalize_angle+0x6c>
 8002752:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002756:	edc7 7a01 	vstr	s15, [r7, #4]
		return angle;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	ee07 3a90 	vmov	s15, r3
	}
 8002760:	eeb0 0a67 	vmov.f32	s0, s15
 8002764:	3708      	adds	r7, #8
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	43b40000 	.word	0x43b40000
 8002770:	43340000 	.word	0x43340000

08002774 <Read_Dual_Orientation>:

	void Read_Dual_Orientation(void)
	{
 8002774:	b580      	push	{r7, lr}
 8002776:	b088      	sub	sp, #32
 8002778:	af00      	add	r7, sp, #0
	    static uint16_t error_count = 0;  // Error counter local to this function
	    uint32_t current_time = HAL_GetTick();
 800277a:	f000 fff3 	bl	8003764 <HAL_GetTick>
 800277e:	61b8      	str	r0, [r7, #24]
	    bool read_success = true;
 8002780:	2301      	movs	r3, #1
 8002782:	77fb      	strb	r3, [r7, #31]

	    // Read thigh IMU
	    if (thigh_imu.initialized) {
 8002784:	4b42      	ldr	r3, [pc, #264]	@ (8002890 <Read_Dual_Orientation+0x11c>)
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d02a      	beq.n	80027e2 <Read_Dual_Orientation+0x6e>
	        struct bno055_euler_float_t temp_euler;
	        if (read_euler_angles_safe(thigh_sensor.dev_addr, &temp_euler) == BNO055_SUCCESS) {
 800278c:	4b41      	ldr	r3, [pc, #260]	@ (8002894 <Read_Dual_Orientation+0x120>)
 800278e:	7a5b      	ldrb	r3, [r3, #9]
 8002790:	f107 020c 	add.w	r2, r7, #12
 8002794:	4611      	mov	r1, r2
 8002796:	4618      	mov	r0, r3
 8002798:	f7ff ff5a 	bl	8002650 <read_euler_angles_safe>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d119      	bne.n	80027d6 <Read_Dual_Orientation+0x62>
	            if (validate_sensor_data(&temp_euler)) {
 80027a2:	f107 030c 	add.w	r3, r7, #12
 80027a6:	4618      	mov	r0, r3
 80027a8:	f000 fa74 	bl	8002c94 <validate_sensor_data>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d00a      	beq.n	80027c8 <Read_Dual_Orientation+0x54>
	                thigh_imu.euler = temp_euler;
 80027b2:	4b37      	ldr	r3, [pc, #220]	@ (8002890 <Read_Dual_Orientation+0x11c>)
 80027b4:	3308      	adds	r3, #8
 80027b6:	f107 020c 	add.w	r2, r7, #12
 80027ba:	ca07      	ldmia	r2, {r0, r1, r2}
 80027bc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	                thigh_imu.last_read_time = current_time;
 80027c0:	4a33      	ldr	r2, [pc, #204]	@ (8002890 <Read_Dual_Orientation+0x11c>)
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	6053      	str	r3, [r2, #4]
 80027c6:	e00c      	b.n	80027e2 <Read_Dual_Orientation+0x6e>
	            } else {
	                handle_sensor_error("Thigh", "invalid data range");
 80027c8:	4933      	ldr	r1, [pc, #204]	@ (8002898 <Read_Dual_Orientation+0x124>)
 80027ca:	4834      	ldr	r0, [pc, #208]	@ (800289c <Read_Dual_Orientation+0x128>)
 80027cc:	f000 f9a0 	bl	8002b10 <handle_sensor_error>
	                read_success = false;
 80027d0:	2300      	movs	r3, #0
 80027d2:	77fb      	strb	r3, [r7, #31]
 80027d4:	e005      	b.n	80027e2 <Read_Dual_Orientation+0x6e>
	            }
	        } else {
	            handle_sensor_error("Thigh", "orientation read failed");
 80027d6:	4932      	ldr	r1, [pc, #200]	@ (80028a0 <Read_Dual_Orientation+0x12c>)
 80027d8:	4830      	ldr	r0, [pc, #192]	@ (800289c <Read_Dual_Orientation+0x128>)
 80027da:	f000 f999 	bl	8002b10 <handle_sensor_error>
	            read_success = false;
 80027de:	2300      	movs	r3, #0
 80027e0:	77fb      	strb	r3, [r7, #31]
	        }
	    }

	    BNO055_Delay(5);
 80027e2:	2005      	movs	r0, #5
 80027e4:	f7fe fd0e 	bl	8001204 <BNO055_Delay>

	    // Read shank IMU
	    if (shank_imu.initialized && read_success) {  // Only proceed if thigh read was successful
 80027e8:	4b2e      	ldr	r3, [pc, #184]	@ (80028a4 <Read_Dual_Orientation+0x130>)
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d02a      	beq.n	8002846 <Read_Dual_Orientation+0xd2>
 80027f0:	7ffb      	ldrb	r3, [r7, #31]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d027      	beq.n	8002846 <Read_Dual_Orientation+0xd2>
	        struct bno055_euler_float_t temp_euler;
	        if (read_euler_angles_safe(shank_sensor.dev_addr, &temp_euler) == BNO055_SUCCESS) {
 80027f6:	4b2c      	ldr	r3, [pc, #176]	@ (80028a8 <Read_Dual_Orientation+0x134>)
 80027f8:	7a5b      	ldrb	r3, [r3, #9]
 80027fa:	463a      	mov	r2, r7
 80027fc:	4611      	mov	r1, r2
 80027fe:	4618      	mov	r0, r3
 8002800:	f7ff ff26 	bl	8002650 <read_euler_angles_safe>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d117      	bne.n	800283a <Read_Dual_Orientation+0xc6>
	            if (validate_sensor_data(&temp_euler)) {
 800280a:	463b      	mov	r3, r7
 800280c:	4618      	mov	r0, r3
 800280e:	f000 fa41 	bl	8002c94 <validate_sensor_data>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d009      	beq.n	800282c <Read_Dual_Orientation+0xb8>
	                shank_imu.euler = temp_euler;
 8002818:	4b22      	ldr	r3, [pc, #136]	@ (80028a4 <Read_Dual_Orientation+0x130>)
 800281a:	3308      	adds	r3, #8
 800281c:	463a      	mov	r2, r7
 800281e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002820:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	                shank_imu.last_read_time = current_time;
 8002824:	4a1f      	ldr	r2, [pc, #124]	@ (80028a4 <Read_Dual_Orientation+0x130>)
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	6053      	str	r3, [r2, #4]
 800282a:	e00c      	b.n	8002846 <Read_Dual_Orientation+0xd2>
	            } else {
	                handle_sensor_error("Shank", "invalid data range");
 800282c:	491a      	ldr	r1, [pc, #104]	@ (8002898 <Read_Dual_Orientation+0x124>)
 800282e:	481f      	ldr	r0, [pc, #124]	@ (80028ac <Read_Dual_Orientation+0x138>)
 8002830:	f000 f96e 	bl	8002b10 <handle_sensor_error>
	                read_success = false;
 8002834:	2300      	movs	r3, #0
 8002836:	77fb      	strb	r3, [r7, #31]
 8002838:	e005      	b.n	8002846 <Read_Dual_Orientation+0xd2>
	            }
	        } else {
	            handle_sensor_error("Shank", "orientation read failed");
 800283a:	4919      	ldr	r1, [pc, #100]	@ (80028a0 <Read_Dual_Orientation+0x12c>)
 800283c:	481b      	ldr	r0, [pc, #108]	@ (80028ac <Read_Dual_Orientation+0x138>)
 800283e:	f000 f967 	bl	8002b10 <handle_sensor_error>
	            read_success = false;
 8002842:	2300      	movs	r3, #0
 8002844:	77fb      	strb	r3, [r7, #31]
	        }
	    }

	    // Update global timestamp only if both reads were successful
	    if (read_success) {
 8002846:	7ffb      	ldrb	r3, [r7, #31]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d008      	beq.n	800285e <Read_Dual_Orientation+0xea>
	        last_orientation_update = HAL_GetTick();
 800284c:	f000 ff8a 	bl	8003764 <HAL_GetTick>
 8002850:	4603      	mov	r3, r0
 8002852:	4a17      	ldr	r2, [pc, #92]	@ (80028b0 <Read_Dual_Orientation+0x13c>)
 8002854:	6013      	str	r3, [r2, #0]
	        error_count = 0;  // Reset error counter on full success
 8002856:	4b17      	ldr	r3, [pc, #92]	@ (80028b4 <Read_Dual_Orientation+0x140>)
 8002858:	2200      	movs	r2, #0
 800285a:	801a      	strh	r2, [r3, #0]
	            gait_state.is_locked = true;
	            HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
	            // System continues to run but maintains safety lock
	        }
	    }
	}
 800285c:	e014      	b.n	8002888 <Read_Dual_Orientation+0x114>
	        error_count++;  // Increment error counter on any failure
 800285e:	4b15      	ldr	r3, [pc, #84]	@ (80028b4 <Read_Dual_Orientation+0x140>)
 8002860:	881b      	ldrh	r3, [r3, #0]
 8002862:	3301      	adds	r3, #1
 8002864:	b29a      	uxth	r2, r3
 8002866:	4b13      	ldr	r3, [pc, #76]	@ (80028b4 <Read_Dual_Orientation+0x140>)
 8002868:	801a      	strh	r2, [r3, #0]
	        if (error_count > MAX_ERROR_COUNT) {
 800286a:	4b12      	ldr	r3, [pc, #72]	@ (80028b4 <Read_Dual_Orientation+0x140>)
 800286c:	881b      	ldrh	r3, [r3, #0]
 800286e:	2b14      	cmp	r3, #20
 8002870:	d90a      	bls.n	8002888 <Read_Dual_Orientation+0x114>
	            printf("CRITICAL: Too many consecutive errors - LOCKING KNEE!\r\n");
 8002872:	4811      	ldr	r0, [pc, #68]	@ (80028b8 <Read_Dual_Orientation+0x144>)
 8002874:	f008 fb5a 	bl	800af2c <puts>
	            gait_state.is_locked = true;
 8002878:	4b10      	ldr	r3, [pc, #64]	@ (80028bc <Read_Dual_Orientation+0x148>)
 800287a:	2201      	movs	r2, #1
 800287c:	725a      	strb	r2, [r3, #9]
	            HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 800287e:	2201      	movs	r2, #1
 8002880:	2120      	movs	r1, #32
 8002882:	480f      	ldr	r0, [pc, #60]	@ (80028c0 <Read_Dual_Orientation+0x14c>)
 8002884:	f002 f9de 	bl	8004c44 <HAL_GPIO_WritePin>
	}
 8002888:	bf00      	nop
 800288a:	3720      	adds	r7, #32
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	20000518 	.word	0x20000518
 8002894:	200004e8 	.word	0x200004e8
 8002898:	0800f30c 	.word	0x0800f30c
 800289c:	0800f1e4 	.word	0x0800f1e4
 80028a0:	0800f320 	.word	0x0800f320
 80028a4:	20000530 	.word	0x20000530
 80028a8:	20000500 	.word	0x20000500
 80028ac:	0800f21c 	.word	0x0800f21c
 80028b0:	2000054c 	.word	0x2000054c
 80028b4:	20000580 	.word	0x20000580
 80028b8:	0800f338 	.word	0x0800f338
 80028bc:	2000055c 	.word	0x2000055c
 80028c0:	40020000 	.word	0x40020000

080028c4 <calculate_knee_kinematics>:

	void calculate_knee_kinematics(void)
	{
 80028c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028c8:	b08e      	sub	sp, #56	@ 0x38
 80028ca:	af06      	add	r7, sp, #24
	    static bool first_sample = true;
	    static uint32_t last_print_time = 0;
	    static float prev_raw_knee_angle = 0.0f;  // Store previous RAW angle

	    // Only calculate if both sensors have recent data
	    if (!thigh_imu.initialized || !shank_imu.initialized)
 80028cc:	4b7e      	ldr	r3, [pc, #504]	@ (8002ac8 <calculate_knee_kinematics+0x204>)
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	f083 0301 	eor.w	r3, r3, #1
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	f040 80ed 	bne.w	8002ab6 <calculate_knee_kinematics+0x1f2>
 80028dc:	4b7b      	ldr	r3, [pc, #492]	@ (8002acc <calculate_knee_kinematics+0x208>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	f083 0301 	eor.w	r3, r3, #1
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	f040 80e5 	bne.w	8002ab6 <calculate_knee_kinematics+0x1f2>
	        return;

	    uint32_t current_time = HAL_GetTick();
 80028ec:	f000 ff3a 	bl	8003764 <HAL_GetTick>
 80028f0:	6178      	str	r0, [r7, #20]

	    // Check for sensor timeouts
	    if ((current_time - thigh_imu.last_read_time > SENSOR_TIMEOUT_MS) ||
 80028f2:	4b75      	ldr	r3, [pc, #468]	@ (8002ac8 <calculate_knee_kinematics+0x204>)
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	697a      	ldr	r2, [r7, #20]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b64      	cmp	r3, #100	@ 0x64
 80028fc:	f200 80dd 	bhi.w	8002aba <calculate_knee_kinematics+0x1f6>
	        (current_time - shank_imu.last_read_time > SENSOR_TIMEOUT_MS))
 8002900:	4b72      	ldr	r3, [pc, #456]	@ (8002acc <calculate_knee_kinematics+0x208>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	697a      	ldr	r2, [r7, #20]
 8002906:	1ad3      	subs	r3, r2, r3
	    if ((current_time - thigh_imu.last_read_time > SENSOR_TIMEOUT_MS) ||
 8002908:	2b64      	cmp	r3, #100	@ 0x64
 800290a:	f200 80d6 	bhi.w	8002aba <calculate_knee_kinematics+0x1f6>
	    {
	        return; // Skip calculation if data is stale
	    }

	    // Skip first sample to establish timing baseline
	    if (first_sample)
 800290e:	4b70      	ldr	r3, [pc, #448]	@ (8002ad0 <calculate_knee_kinematics+0x20c>)
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d019      	beq.n	800294a <calculate_knee_kinematics+0x86>
	    {
	        prev_update_time = current_time;  // Use current time, not orientation update
 8002916:	4a6f      	ldr	r2, [pc, #444]	@ (8002ad4 <calculate_knee_kinematics+0x210>)
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	6013      	str	r3, [r2, #0]
	        first_sample = false;
 800291c:	4b6c      	ldr	r3, [pc, #432]	@ (8002ad0 <calculate_knee_kinematics+0x20c>)
 800291e:	2200      	movs	r2, #0
 8002920:	701a      	strb	r2, [r3, #0]

	        // Calculate initial raw angle
	        float pitch_diff = thigh_imu.euler.p - shank_imu.euler.p;
 8002922:	4b69      	ldr	r3, [pc, #420]	@ (8002ac8 <calculate_knee_kinematics+0x204>)
 8002924:	ed93 7a04 	vldr	s14, [r3, #16]
 8002928:	4b68      	ldr	r3, [pc, #416]	@ (8002acc <calculate_knee_kinematics+0x208>)
 800292a:	edd3 7a04 	vldr	s15, [r3, #16]
 800292e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002932:	edc7 7a01 	vstr	s15, [r7, #4]
	        prev_raw_knee_angle = normalize_angle(pitch_diff);
 8002936:	ed97 0a01 	vldr	s0, [r7, #4]
 800293a:	f7ff fee1 	bl	8002700 <normalize_angle>
 800293e:	eef0 7a40 	vmov.f32	s15, s0
 8002942:	4b65      	ldr	r3, [pc, #404]	@ (8002ad8 <calculate_knee_kinematics+0x214>)
 8002944:	edc3 7a00 	vstr	s15, [r3]

	        return;
 8002948:	e0ba      	b.n	8002ac0 <calculate_knee_kinematics+0x1fc>
	    }

	    // Calculate time delta in SECONDS
	    float dt = (current_time - prev_update_time) / 1000.0f;
 800294a:	4b62      	ldr	r3, [pc, #392]	@ (8002ad4 <calculate_knee_kinematics+0x210>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	ee07 3a90 	vmov	s15, r3
 8002956:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800295a:	eddf 6a60 	vldr	s13, [pc, #384]	@ 8002adc <calculate_knee_kinematics+0x218>
 800295e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002962:	edc7 7a07 	vstr	s15, [r7, #28]
	    if (dt > 0.1f) dt = 0.1f;
 8002966:	edd7 7a07 	vldr	s15, [r7, #28]
 800296a:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8002ae0 <calculate_knee_kinematics+0x21c>
 800296e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002976:	dd01      	ble.n	800297c <calculate_knee_kinematics+0xb8>
 8002978:	4b5a      	ldr	r3, [pc, #360]	@ (8002ae4 <calculate_knee_kinematics+0x220>)
 800297a:	61fb      	str	r3, [r7, #28]
	    prev_update_time = current_time;  // Update immediately after calculation
 800297c:	4a55      	ldr	r2, [pc, #340]	@ (8002ad4 <calculate_knee_kinematics+0x210>)
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	6013      	str	r3, [r2, #0]

	    // Prevent division by zero and handle very small time steps
	    if (dt <= 0.001f) return;
 8002982:	edd7 7a07 	vldr	s15, [r7, #28]
 8002986:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8002ae8 <calculate_knee_kinematics+0x224>
 800298a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800298e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002992:	f240 8094 	bls.w	8002abe <calculate_knee_kinematics+0x1fa>

	    // Calculate RAW knee angle (signed)
	    float pitch_diff = shank_imu.euler.p - thigh_imu.euler.p;
 8002996:	4b4d      	ldr	r3, [pc, #308]	@ (8002acc <calculate_knee_kinematics+0x208>)
 8002998:	ed93 7a04 	vldr	s14, [r3, #16]
 800299c:	4b4a      	ldr	r3, [pc, #296]	@ (8002ac8 <calculate_knee_kinematics+0x204>)
 800299e:	edd3 7a04 	vldr	s15, [r3, #16]
 80029a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029a6:	edc7 7a04 	vstr	s15, [r7, #16]



	    float raw_knee_angle = normalize_angle(pitch_diff);
 80029aa:	ed97 0a04 	vldr	s0, [r7, #16]
 80029ae:	f7ff fea7 	bl	8002700 <normalize_angle>
 80029b2:	ed87 0a03 	vstr	s0, [r7, #12]


	    // For display only - clamp to 0-160 (preserve raw for calculations)
	    float display_angle = raw_knee_angle;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	61bb      	str	r3, [r7, #24]
	    if (display_angle < 0) display_angle = 0;
 80029ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80029be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80029c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029c6:	d502      	bpl.n	80029ce <calculate_knee_kinematics+0x10a>
 80029c8:	f04f 0300 	mov.w	r3, #0
 80029cc:	61bb      	str	r3, [r7, #24]
	    if (display_angle > 160.0f) display_angle = 160.0f;
 80029ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80029d2:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8002aec <calculate_knee_kinematics+0x228>
 80029d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029de:	dd01      	ble.n	80029e4 <calculate_knee_kinematics+0x120>
 80029e0:	4b43      	ldr	r3, [pc, #268]	@ (8002af0 <calculate_knee_kinematics+0x22c>)
 80029e2:	61bb      	str	r3, [r7, #24]

	    // Calculate angular velocity using RAW angles
	    float raw_velocity = (raw_knee_angle - prev_raw_knee_angle) / dt;
 80029e4:	4b3c      	ldr	r3, [pc, #240]	@ (8002ad8 <calculate_knee_kinematics+0x214>)
 80029e6:	edd3 7a00 	vldr	s15, [r3]
 80029ea:	ed97 7a03 	vldr	s14, [r7, #12]
 80029ee:	ee77 6a67 	vsub.f32	s13, s14, s15
 80029f2:	ed97 7a07 	vldr	s14, [r7, #28]
 80029f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029fa:	edc7 7a02 	vstr	s15, [r7, #8]

	    // Clamp to physiological limits for knee motion
	    raw_velocity = fmaxf(fminf(raw_velocity, 300.0f), -300.0f);
 80029fe:	eddf 0a3d 	vldr	s1, [pc, #244]	@ 8002af4 <calculate_knee_kinematics+0x230>
 8002a02:	ed97 0a02 	vldr	s0, [r7, #8]
 8002a06:	f00b ffd6 	bl	800e9b6 <fminf>
 8002a0a:	eef0 7a40 	vmov.f32	s15, s0
 8002a0e:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 8002af8 <calculate_knee_kinematics+0x234>
 8002a12:	eeb0 0a67 	vmov.f32	s0, s15
 8002a16:	f00b ffb1 	bl	800e97c <fmaxf>
 8002a1a:	ed87 0a02 	vstr	s0, [r7, #8]

	    // Apply low-pass filter
	    filtered_velocity = velocity_filter_alpha * raw_velocity +
 8002a1e:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8002afc <calculate_knee_kinematics+0x238>
 8002a22:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a26:	ee27 7a27 	vmul.f32	s14, s14, s15
	                       (1.0f - velocity_filter_alpha) * filtered_velocity;
 8002a2a:	eddf 7a34 	vldr	s15, [pc, #208]	@ 8002afc <calculate_knee_kinematics+0x238>
 8002a2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a32:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002a36:	4b32      	ldr	r3, [pc, #200]	@ (8002b00 <calculate_knee_kinematics+0x23c>)
 8002a38:	edd3 7a00 	vldr	s15, [r3]
 8002a3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
	    filtered_velocity = velocity_filter_alpha * raw_velocity +
 8002a40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a44:	4b2e      	ldr	r3, [pc, #184]	@ (8002b00 <calculate_knee_kinematics+0x23c>)
 8002a46:	edc3 7a00 	vstr	s15, [r3]

	    // Update previous values
	    prev_raw_knee_angle = raw_knee_angle;
 8002a4a:	4a23      	ldr	r2, [pc, #140]	@ (8002ad8 <calculate_knee_kinematics+0x214>)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6013      	str	r3, [r2, #0]
	    knee_angle = raw_knee_angle;  // Store SIGNED angle for gait detection
 8002a50:	4a2c      	ldr	r2, [pc, #176]	@ (8002b04 <calculate_knee_kinematics+0x240>)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	6013      	str	r3, [r2, #0]

	    // Print results with clamped display angle
	    if (current_time - last_print_time >= KNEE_PRINT_INTERVAL) {
 8002a56:	4b2c      	ldr	r3, [pc, #176]	@ (8002b08 <calculate_knee_kinematics+0x244>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	697a      	ldr	r2, [r7, #20]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002a62:	d32d      	bcc.n	8002ac0 <calculate_knee_kinematics+0x1fc>
	        printf("Knee: %6.1f | Vel: %+7.1f/s | T_p:%6.1f S_p:%6.1f\r\n",
 8002a64:	69b8      	ldr	r0, [r7, #24]
 8002a66:	f7fd fd8f 	bl	8000588 <__aeabi_f2d>
 8002a6a:	4682      	mov	sl, r0
 8002a6c:	468b      	mov	fp, r1
 8002a6e:	4b24      	ldr	r3, [pc, #144]	@ (8002b00 <calculate_knee_kinematics+0x23c>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7fd fd88 	bl	8000588 <__aeabi_f2d>
 8002a78:	4604      	mov	r4, r0
 8002a7a:	460d      	mov	r5, r1
	               display_angle, filtered_velocity,
	               thigh_imu.euler.p, shank_imu.euler.p);
 8002a7c:	4b12      	ldr	r3, [pc, #72]	@ (8002ac8 <calculate_knee_kinematics+0x204>)
 8002a7e:	691b      	ldr	r3, [r3, #16]
	        printf("Knee: %6.1f | Vel: %+7.1f/s | T_p:%6.1f S_p:%6.1f\r\n",
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7fd fd81 	bl	8000588 <__aeabi_f2d>
 8002a86:	4680      	mov	r8, r0
 8002a88:	4689      	mov	r9, r1
	               thigh_imu.euler.p, shank_imu.euler.p);
 8002a8a:	4b10      	ldr	r3, [pc, #64]	@ (8002acc <calculate_knee_kinematics+0x208>)
 8002a8c:	691b      	ldr	r3, [r3, #16]
	        printf("Knee: %6.1f | Vel: %+7.1f/s | T_p:%6.1f S_p:%6.1f\r\n",
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7fd fd7a 	bl	8000588 <__aeabi_f2d>
 8002a94:	4602      	mov	r2, r0
 8002a96:	460b      	mov	r3, r1
 8002a98:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002a9c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002aa0:	e9cd 4500 	strd	r4, r5, [sp]
 8002aa4:	4652      	mov	r2, sl
 8002aa6:	465b      	mov	r3, fp
 8002aa8:	4818      	ldr	r0, [pc, #96]	@ (8002b0c <calculate_knee_kinematics+0x248>)
 8002aaa:	f008 f9d7 	bl	800ae5c <iprintf>
	        last_print_time = current_time;
 8002aae:	4a16      	ldr	r2, [pc, #88]	@ (8002b08 <calculate_knee_kinematics+0x244>)
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	6013      	str	r3, [r2, #0]
 8002ab4:	e004      	b.n	8002ac0 <calculate_knee_kinematics+0x1fc>
	        return;
 8002ab6:	bf00      	nop
 8002ab8:	e002      	b.n	8002ac0 <calculate_knee_kinematics+0x1fc>
	        return; // Skip calculation if data is stale
 8002aba:	bf00      	nop
 8002abc:	e000      	b.n	8002ac0 <calculate_knee_kinematics+0x1fc>
	    if (dt <= 0.001f) return;
 8002abe:	bf00      	nop
	    }
	}
 8002ac0:	3720      	adds	r7, #32
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ac8:	20000518 	.word	0x20000518
 8002acc:	20000530 	.word	0x20000530
 8002ad0:	20000008 	.word	0x20000008
 8002ad4:	20000584 	.word	0x20000584
 8002ad8:	20000588 	.word	0x20000588
 8002adc:	447a0000 	.word	0x447a0000
 8002ae0:	3dcccccd 	.word	0x3dcccccd
 8002ae4:	3dcccccd 	.word	0x3dcccccd
 8002ae8:	3a83126f 	.word	0x3a83126f
 8002aec:	43200000 	.word	0x43200000
 8002af0:	43200000 	.word	0x43200000
 8002af4:	43960000 	.word	0x43960000
 8002af8:	c3960000 	.word	0xc3960000
 8002afc:	3e99999a 	.word	0x3e99999a
 8002b00:	20000554 	.word	0x20000554
 8002b04:	20000548 	.word	0x20000548
 8002b08:	2000058c 	.word	0x2000058c
 8002b0c:	0800f370 	.word	0x0800f370

08002b10 <handle_sensor_error>:

	// ==== UTILITY FUNCTIONS ====
	void handle_sensor_error(const char* sensor_name, const char* error_msg) {
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
	    static uint32_t last_error_time = 0;
	    static uint16_t error_count = 0;
	    uint32_t current_time = HAL_GetTick();
 8002b1a:	f000 fe23 	bl	8003764 <HAL_GetTick>
 8002b1e:	60f8      	str	r0, [r7, #12]

	    // Rate limit errors
	    if (current_time - last_error_time > 1000) {
 8002b20:	4b19      	ldr	r3, [pc, #100]	@ (8002b88 <handle_sensor_error+0x78>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	68fa      	ldr	r2, [r7, #12]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b2c:	d91e      	bls.n	8002b6c <handle_sensor_error+0x5c>
	        printf("ERROR: %s - %s (Count: %d)\r\n", sensor_name, error_msg, ++error_count);
 8002b2e:	4b17      	ldr	r3, [pc, #92]	@ (8002b8c <handle_sensor_error+0x7c>)
 8002b30:	881b      	ldrh	r3, [r3, #0]
 8002b32:	3301      	adds	r3, #1
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	4b15      	ldr	r3, [pc, #84]	@ (8002b8c <handle_sensor_error+0x7c>)
 8002b38:	801a      	strh	r2, [r3, #0]
 8002b3a:	4b14      	ldr	r3, [pc, #80]	@ (8002b8c <handle_sensor_error+0x7c>)
 8002b3c:	881b      	ldrh	r3, [r3, #0]
 8002b3e:	683a      	ldr	r2, [r7, #0]
 8002b40:	6879      	ldr	r1, [r7, #4]
 8002b42:	4813      	ldr	r0, [pc, #76]	@ (8002b90 <handle_sensor_error+0x80>)
 8002b44:	f008 f98a 	bl	800ae5c <iprintf>
	        last_error_time = current_time;
 8002b48:	4a0f      	ldr	r2, [pc, #60]	@ (8002b88 <handle_sensor_error+0x78>)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	6013      	str	r3, [r2, #0]

	        // Emergency shutdown after 20 consecutive errors
	        if (error_count > MAX_ERROR_COUNT) {
 8002b4e:	4b0f      	ldr	r3, [pc, #60]	@ (8002b8c <handle_sensor_error+0x7c>)
 8002b50:	881b      	ldrh	r3, [r3, #0]
 8002b52:	2b14      	cmp	r3, #20
 8002b54:	d90a      	bls.n	8002b6c <handle_sensor_error+0x5c>
	            printf("CRITICAL: Too many errors - LOCKING KNEE!\r\n");
 8002b56:	480f      	ldr	r0, [pc, #60]	@ (8002b94 <handle_sensor_error+0x84>)
 8002b58:	f008 f9e8 	bl	800af2c <puts>
	            gait_state.is_locked = true;
 8002b5c:	4b0e      	ldr	r3, [pc, #56]	@ (8002b98 <handle_sensor_error+0x88>)
 8002b5e:	2201      	movs	r2, #1
 8002b60:	725a      	strb	r2, [r3, #9]
	            HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8002b62:	2201      	movs	r2, #1
 8002b64:	2120      	movs	r1, #32
 8002b66:	480d      	ldr	r0, [pc, #52]	@ (8002b9c <handle_sensor_error+0x8c>)
 8002b68:	f002 f86c 	bl	8004c44 <HAL_GPIO_WritePin>
	            // Don't halt - maintain safety but keep trying
	        }
	    }

	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002b72:	480b      	ldr	r0, [pc, #44]	@ (8002ba0 <handle_sensor_error+0x90>)
 8002b74:	f002 f866 	bl	8004c44 <HAL_GPIO_WritePin>
	    system_status = SENSOR_COMM_ERROR;
 8002b78:	4b0a      	ldr	r3, [pc, #40]	@ (8002ba4 <handle_sensor_error+0x94>)
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	701a      	strb	r2, [r3, #0]
	}
 8002b7e:	bf00      	nop
 8002b80:	3710      	adds	r7, #16
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	20000590 	.word	0x20000590
 8002b8c:	20000594 	.word	0x20000594
 8002b90:	0800f3a8 	.word	0x0800f3a8
 8002b94:	0800f3c8 	.word	0x0800f3c8
 8002b98:	2000055c 	.word	0x2000055c
 8002b9c:	40020000 	.word	0x40020000
 8002ba0:	40020400 	.word	0x40020400
 8002ba4:	20000000 	.word	0x20000000

08002ba8 <system_health_check>:



	void system_health_check(void)
	{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
	  uint32_t current_time = HAL_GetTick();
 8002bae:	f000 fdd9 	bl	8003764 <HAL_GetTick>
 8002bb2:	6038      	str	r0, [r7, #0]
	  bool system_healthy = true;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	71fb      	strb	r3, [r7, #7]

	  // Check if sensors are responding
	  if (thigh_imu.initialized && (current_time - thigh_imu.last_read_time > 1000))
 8002bb8:	4b2b      	ldr	r3, [pc, #172]	@ (8002c68 <system_health_check+0xc0>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d00c      	beq.n	8002bda <system_health_check+0x32>
 8002bc0:	4b29      	ldr	r3, [pc, #164]	@ (8002c68 <system_health_check+0xc0>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	683a      	ldr	r2, [r7, #0]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002bcc:	d905      	bls.n	8002bda <system_health_check+0x32>
	  {
		handle_sensor_error("Thigh", "communication timeout");
 8002bce:	4927      	ldr	r1, [pc, #156]	@ (8002c6c <system_health_check+0xc4>)
 8002bd0:	4827      	ldr	r0, [pc, #156]	@ (8002c70 <system_health_check+0xc8>)
 8002bd2:	f7ff ff9d 	bl	8002b10 <handle_sensor_error>
		system_healthy = false;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	71fb      	strb	r3, [r7, #7]
	  }

	  if (shank_imu.initialized && (current_time - shank_imu.last_read_time > 1000))
 8002bda:	4b26      	ldr	r3, [pc, #152]	@ (8002c74 <system_health_check+0xcc>)
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d00c      	beq.n	8002bfc <system_health_check+0x54>
 8002be2:	4b24      	ldr	r3, [pc, #144]	@ (8002c74 <system_health_check+0xcc>)
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	683a      	ldr	r2, [r7, #0]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002bee:	d905      	bls.n	8002bfc <system_health_check+0x54>
	  {
		handle_sensor_error("Shank", "communication timeout");
 8002bf0:	491e      	ldr	r1, [pc, #120]	@ (8002c6c <system_health_check+0xc4>)
 8002bf2:	4821      	ldr	r0, [pc, #132]	@ (8002c78 <system_health_check+0xd0>)
 8002bf4:	f7ff ff8c 	bl	8002b10 <handle_sensor_error>
		system_healthy = false;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	71fb      	strb	r3, [r7, #7]
	  }

	  // Check calibration drift
	  if (system_status == SENSOR_OK && calibration_complete)
 8002bfc:	4b1f      	ldr	r3, [pc, #124]	@ (8002c7c <system_health_check+0xd4>)
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d11f      	bne.n	8002c44 <system_health_check+0x9c>
 8002c04:	4b1e      	ldr	r3, [pc, #120]	@ (8002c80 <system_health_check+0xd8>)
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d01b      	beq.n	8002c44 <system_health_check+0x9c>
	  {
	    Read_Dual_Calibration();
 8002c0c:	f7ff fc9c 	bl	8002548 <Read_Dual_Calibration>
	    if (!is_sensor_calibrated(thigh_imu.calib_status) ||
 8002c10:	481c      	ldr	r0, [pc, #112]	@ (8002c84 <system_health_check+0xdc>)
 8002c12:	f7ff fc7f 	bl	8002514 <is_sensor_calibrated>
 8002c16:	4603      	mov	r3, r0
 8002c18:	f083 0301 	eor.w	r3, r3, #1
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d108      	bne.n	8002c34 <system_health_check+0x8c>
	        !is_sensor_calibrated(shank_imu.calib_status))
 8002c22:	4819      	ldr	r0, [pc, #100]	@ (8002c88 <system_health_check+0xe0>)
 8002c24:	f7ff fc76 	bl	8002514 <is_sensor_calibrated>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	f083 0301 	eor.w	r3, r3, #1
 8002c2e:	b2db      	uxtb	r3, r3
	    if (!is_sensor_calibrated(thigh_imu.calib_status) ||
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d007      	beq.n	8002c44 <system_health_check+0x9c>
	    {
	      printf("WARNING: Sensor recalibration needed!\r\n");
 8002c34:	4815      	ldr	r0, [pc, #84]	@ (8002c8c <system_health_check+0xe4>)
 8002c36:	f008 f979 	bl	800af2c <puts>
	      system_status = SENSOR_NOT_CALIBRATED;
 8002c3a:	4b10      	ldr	r3, [pc, #64]	@ (8002c7c <system_health_check+0xd4>)
 8002c3c:	2202      	movs	r2, #2
 8002c3e:	701a      	strb	r2, [r3, #0]
	      system_healthy = false;
 8002c40:	2300      	movs	r3, #0
 8002c42:	71fb      	strb	r3, [r7, #7]
	    }
	  }
	  // Update system status LED
	  if (system_healthy && system_status == SENSOR_OK)
 8002c44:	79fb      	ldrb	r3, [r7, #7]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d009      	beq.n	8002c5e <system_health_check+0xb6>
 8002c4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002c7c <system_health_check+0xd4>)
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d105      	bne.n	8002c5e <system_health_check+0xb6>
	  {
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // Turn off debug LED
 8002c52:	2200      	movs	r2, #0
 8002c54:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002c58:	480d      	ldr	r0, [pc, #52]	@ (8002c90 <system_health_check+0xe8>)
 8002c5a:	f001 fff3 	bl	8004c44 <HAL_GPIO_WritePin>
	  }
	}
 8002c5e:	bf00      	nop
 8002c60:	3708      	adds	r7, #8
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	20000518 	.word	0x20000518
 8002c6c:	0800f3f4 	.word	0x0800f3f4
 8002c70:	0800f1e4 	.word	0x0800f1e4
 8002c74:	20000530 	.word	0x20000530
 8002c78:	0800f21c 	.word	0x0800f21c
 8002c7c:	20000000 	.word	0x20000000
 8002c80:	20000559 	.word	0x20000559
 8002c84:	2000052c 	.word	0x2000052c
 8002c88:	20000544 	.word	0x20000544
 8002c8c:	0800f40c 	.word	0x0800f40c
 8002c90:	40020400 	.word	0x40020400

08002c94 <validate_sensor_data>:

	// ==== DATA VALIDATION ====
	bool validate_sensor_data(struct bno055_euler_float_t *euler) {
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
	    // Allow 200 to accommodate brief glitches
	    return !isnan(euler->h) && !isnan(euler->p) && !isnan(euler->r) &&
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	edd3 7a00 	vldr	s15, [r3]
	           fabsf(euler->h) <= 200.0f &&
	           fabsf(euler->r) <= 200.0f &&
 8002ca2:	eef4 7a67 	vcmp.f32	s15, s15
 8002ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002caa:	d635      	bvs.n	8002d18 <validate_sensor_data+0x84>
	    return !isnan(euler->h) && !isnan(euler->p) && !isnan(euler->r) &&
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	edd3 7a02 	vldr	s15, [r3, #8]
 8002cb2:	eef4 7a67 	vcmp.f32	s15, s15
 8002cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cba:	d62d      	bvs.n	8002d18 <validate_sensor_data+0x84>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	edd3 7a01 	vldr	s15, [r3, #4]
 8002cc2:	eef4 7a67 	vcmp.f32	s15, s15
 8002cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cca:	d625      	bvs.n	8002d18 <validate_sensor_data+0x84>
	           fabsf(euler->h) <= 200.0f &&
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	edd3 7a00 	vldr	s15, [r3]
 8002cd2:	eef0 7ae7 	vabs.f32	s15, s15
	    return !isnan(euler->h) && !isnan(euler->p) && !isnan(euler->r) &&
 8002cd6:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8002d2c <validate_sensor_data+0x98>
 8002cda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ce2:	d819      	bhi.n	8002d18 <validate_sensor_data+0x84>
	           fabsf(euler->r) <= 200.0f &&
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	edd3 7a01 	vldr	s15, [r3, #4]
 8002cea:	eef0 7ae7 	vabs.f32	s15, s15
	           fabsf(euler->h) <= 200.0f &&
 8002cee:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002d2c <validate_sensor_data+0x98>
 8002cf2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cfa:	d80d      	bhi.n	8002d18 <validate_sensor_data+0x84>
	           fabsf(euler->p) <= 200.0f;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	edd3 7a02 	vldr	s15, [r3, #8]
 8002d02:	eef0 7ae7 	vabs.f32	s15, s15
	           fabsf(euler->r) <= 200.0f &&
 8002d06:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002d2c <validate_sensor_data+0x98>
 8002d0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d12:	d801      	bhi.n	8002d18 <validate_sensor_data+0x84>
 8002d14:	2301      	movs	r3, #1
 8002d16:	e000      	b.n	8002d1a <validate_sensor_data+0x86>
 8002d18:	2300      	movs	r3, #0
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	b2db      	uxtb	r3, r3
	}
 8002d20:	4618      	mov	r0, r3
 8002d22:	370c      	adds	r7, #12
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr
 8002d2c:	43480000 	.word	0x43480000

08002d30 <HAL_TIM_PeriodElapsedCallback>:
		printf("Button pressed - Debug LED toggled\r\n");
	  }
	}

	void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
		{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
		    if (htim->Instance == TIM3)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a05      	ldr	r2, [pc, #20]	@ (8002d54 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d102      	bne.n	8002d48 <HAL_TIM_PeriodElapsedCallback+0x18>
		    {
		        timer_flag = true;  // Trigger 100Hz IMU loop
 8002d42:	4b05      	ldr	r3, [pc, #20]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002d44:	2201      	movs	r2, #1
 8002d46:	701a      	strb	r2, [r3, #0]
		        {
		            HAL_TIM_Base_Stop_IT(&htim2);
		            motor_running = 0;
		        }
		    }*/
		}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr
 8002d54:	40000400 	.word	0x40000400
 8002d58:	20000550 	.word	0x20000550

08002d5c <Motor_Direction_CW>:
		{
		    HAL_GPIO_WritePin(ENA_Port, ENA_Pin, GPIO_PIN_SET); // Enable driver

		}
		void Motor_Direction_CW(void)
		{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
		    HAL_GPIO_WritePin(DIR_Port, DIR_Pin, GPIO_PIN_RESET); // Enable driver
 8002d60:	2200      	movs	r2, #0
 8002d62:	2102      	movs	r1, #2
 8002d64:	4803      	ldr	r0, [pc, #12]	@ (8002d74 <Motor_Direction_CW+0x18>)
 8002d66:	f001 ff6d 	bl	8004c44 <HAL_GPIO_WritePin>
		    delay_us(5);
 8002d6a:	2005      	movs	r0, #5
 8002d6c:	f000 f868 	bl	8002e40 <delay_us>

		}
 8002d70:	bf00      	nop
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	40020000 	.word	0x40020000

08002d78 <Motor_Direction_CCW>:

		    delay_us(5); // optional: give the driver time to register the change
		}

		void Motor_Direction_CCW(void)
		{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
		    HAL_GPIO_WritePin(DIR_Port, DIR_Pin, GPIO_PIN_SET); // Enable driver
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	2102      	movs	r1, #2
 8002d80:	4803      	ldr	r0, [pc, #12]	@ (8002d90 <Motor_Direction_CCW+0x18>)
 8002d82:	f001 ff5f 	bl	8004c44 <HAL_GPIO_WritePin>
		    delay_us(5);
 8002d86:	2005      	movs	r0, #5
 8002d88:	f000 f85a 	bl	8002e40 <delay_us>


		}
 8002d8c:	bf00      	nop
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40020000 	.word	0x40020000

08002d94 <Motor_ContinousStep>:
		    HAL_TIM_Base_Start_IT(&htim2);
		}


		void Motor_ContinousStep(uint32_t speed_us, uint32_t duration_ms, uint8_t direction) // 0 = CW, 1 = CCW
		{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	71fb      	strb	r3, [r7, #7]
		    if (motor_running) return;
 8002da2:	4b20      	ldr	r3, [pc, #128]	@ (8002e24 <Motor_ContinousStep+0x90>)
 8002da4:	781b      	ldrb	r3, [r3, #0]
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d137      	bne.n	8002e1c <Motor_ContinousStep+0x88>

		    // Set direction pin
		    if (direction == 0)
 8002dac:	79fb      	ldrb	r3, [r7, #7]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d105      	bne.n	8002dbe <Motor_ContinousStep+0x2a>
		        HAL_GPIO_WritePin(DIR_Port, DIR_Pin, GPIO_PIN_RESET); // CW
 8002db2:	2200      	movs	r2, #0
 8002db4:	2102      	movs	r1, #2
 8002db6:	481c      	ldr	r0, [pc, #112]	@ (8002e28 <Motor_ContinousStep+0x94>)
 8002db8:	f001 ff44 	bl	8004c44 <HAL_GPIO_WritePin>
 8002dbc:	e004      	b.n	8002dc8 <Motor_ContinousStep+0x34>
		    else
		        HAL_GPIO_WritePin(DIR_Port, DIR_Pin, GPIO_PIN_SET);   // CCW
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	2102      	movs	r1, #2
 8002dc2:	4819      	ldr	r0, [pc, #100]	@ (8002e28 <Motor_ContinousStep+0x94>)
 8002dc4:	f001 ff3e 	bl	8004c44 <HAL_GPIO_WritePin>

		    delay_us(5); // Allow time for direction to latch
 8002dc8:	2005      	movs	r0, #5
 8002dca:	f000 f839 	bl	8002e40 <delay_us>

		    step_interval_us = speed_us;
 8002dce:	4a17      	ldr	r2, [pc, #92]	@ (8002e2c <Motor_ContinousStep+0x98>)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6013      	str	r3, [r2, #0]

		    steps_needed =duration_ms;//(duration_ms * 1000UL) / (step_interval_us * 2);
 8002dd4:	4a16      	ldr	r2, [pc, #88]	@ (8002e30 <Motor_ContinousStep+0x9c>)
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	6013      	str	r3, [r2, #0]
		    step_count = 0;
 8002dda:	4b16      	ldr	r3, [pc, #88]	@ (8002e34 <Motor_ContinousStep+0xa0>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	601a      	str	r2, [r3, #0]
		    motor_running = 1;
 8002de0:	4b10      	ldr	r3, [pc, #64]	@ (8002e24 <Motor_ContinousStep+0x90>)
 8002de2:	2201      	movs	r2, #1
 8002de4:	701a      	strb	r2, [r3, #0]

		    __HAL_TIM_SET_AUTORELOAD(&htim2, step_interval_us - 1);
 8002de6:	4b11      	ldr	r3, [pc, #68]	@ (8002e2c <Motor_ContinousStep+0x98>)
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	4b13      	ldr	r3, [pc, #76]	@ (8002e38 <Motor_ContinousStep+0xa4>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	3a01      	subs	r2, #1
 8002df0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002df2:	4b0e      	ldr	r3, [pc, #56]	@ (8002e2c <Motor_ContinousStep+0x98>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	3b01      	subs	r3, #1
 8002df8:	4a0f      	ldr	r2, [pc, #60]	@ (8002e38 <Motor_ContinousStep+0xa4>)
 8002dfa:	60d3      	str	r3, [r2, #12]
		    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8002dfc:	4b0e      	ldr	r3, [pc, #56]	@ (8002e38 <Motor_ContinousStep+0xa4>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2200      	movs	r2, #0
 8002e02:	625a      	str	r2, [r3, #36]	@ 0x24
		    HAL_TIM_Base_Start_IT(&htim2);
 8002e04:	480c      	ldr	r0, [pc, #48]	@ (8002e38 <Motor_ContinousStep+0xa4>)
 8002e06:	f005 fccb 	bl	80087a0 <HAL_TIM_Base_Start_IT>

		    //  Immediate first step HIGH:
		    HAL_GPIO_WritePin(PUL_Port, PUL_Pin, GPIO_PIN_SET);
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	2101      	movs	r1, #1
 8002e0e:	4806      	ldr	r0, [pc, #24]	@ (8002e28 <Motor_ContinousStep+0x94>)
 8002e10:	f001 ff18 	bl	8004c44 <HAL_GPIO_WritePin>
		    state = 1;  // Force state=1 so it LOWs next time
 8002e14:	4b09      	ldr	r3, [pc, #36]	@ (8002e3c <Motor_ContinousStep+0xa8>)
 8002e16:	2201      	movs	r2, #1
 8002e18:	701a      	strb	r2, [r3, #0]
 8002e1a:	e000      	b.n	8002e1e <Motor_ContinousStep+0x8a>
		    if (motor_running) return;
 8002e1c:	bf00      	nop
		}
 8002e1e:	3710      	adds	r7, #16
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	20000570 	.word	0x20000570
 8002e28:	40020000 	.word	0x40020000
 8002e2c:	20000004 	.word	0x20000004
 8002e30:	2000056c 	.word	0x2000056c
 8002e34:	20000568 	.word	0x20000568
 8002e38:	200003b0 	.word	0x200003b0
 8002e3c:	20000571 	.word	0x20000571

08002e40 <delay_us>:
		    DWT->CYCCNT = 0;
		    // Enable the cycle counter
		    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
		}

		void delay_us(uint32_t us) {
 8002e40:	b480      	push	{r7}
 8002e42:	b085      	sub	sp, #20
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
		    uint32_t clk_cycle_start = DWT->CYCCNT;
 8002e48:	4b0d      	ldr	r3, [pc, #52]	@ (8002e80 <delay_us+0x40>)
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	60fb      	str	r3, [r7, #12]
		    // Convert microseconds to clock cycles
		    us *= (SystemCoreClock / 1000000);
 8002e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8002e84 <delay_us+0x44>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a0d      	ldr	r2, [pc, #52]	@ (8002e88 <delay_us+0x48>)
 8002e54:	fba2 2303 	umull	r2, r3, r2, r3
 8002e58:	0c9a      	lsrs	r2, r3, #18
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	fb02 f303 	mul.w	r3, r2, r3
 8002e60:	607b      	str	r3, [r7, #4]
		    while ((DWT->CYCCNT - clk_cycle_start) < us);
 8002e62:	bf00      	nop
 8002e64:	4b06      	ldr	r3, [pc, #24]	@ (8002e80 <delay_us+0x40>)
 8002e66:	685a      	ldr	r2, [r3, #4]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d8f8      	bhi.n	8002e64 <delay_us+0x24>
		}
 8002e72:	bf00      	nop
 8002e74:	bf00      	nop
 8002e76:	3714      	adds	r7, #20
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr
 8002e80:	e0001000 	.word	0xe0001000
 8002e84:	2000000c 	.word	0x2000000c
 8002e88:	431bde83 	.word	0x431bde83

08002e8c <Error_Handler>:
	/**
	  * @brief  This function is executed in case of error occurrence.
	  * @retval None
	  */
	void Error_Handler(void)
	{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e90:	b672      	cpsid	i
}
 8002e92:	bf00      	nop
	  /* USER CODE BEGIN Error_Handler_Debug */
	  /* User can add his own implementation to report the HAL error return state */
	  __disable_irq();
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // Turn on debug LED
 8002e94:	2201      	movs	r2, #1
 8002e96:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002e9a:	4808      	ldr	r0, [pc, #32]	@ (8002ebc <Error_Handler+0x30>)
 8002e9c:	f001 fed2 	bl	8004c44 <HAL_GPIO_WritePin>
	  printf("FATAL ERROR: System halted!\r\n");
 8002ea0:	4807      	ldr	r0, [pc, #28]	@ (8002ec0 <Error_Handler+0x34>)
 8002ea2:	f008 f843 	bl	800af2c <puts>
	  while (1)
	  {
		// Blink debug LED rapidly to indicate error
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8002ea6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002eaa:	4804      	ldr	r0, [pc, #16]	@ (8002ebc <Error_Handler+0x30>)
 8002eac:	f001 fee3 	bl	8004c76 <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 8002eb0:	2064      	movs	r0, #100	@ 0x64
 8002eb2:	f000 fc63 	bl	800377c <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8002eb6:	bf00      	nop
 8002eb8:	e7f5      	b.n	8002ea6 <Error_Handler+0x1a>
 8002eba:	bf00      	nop
 8002ebc:	40020400 	.word	0x40020400
 8002ec0:	0800f458 	.word	0x0800f458

08002ec4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	607b      	str	r3, [r7, #4]
 8002ece:	4b10      	ldr	r3, [pc, #64]	@ (8002f10 <HAL_MspInit+0x4c>)
 8002ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed2:	4a0f      	ldr	r2, [pc, #60]	@ (8002f10 <HAL_MspInit+0x4c>)
 8002ed4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ed8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002eda:	4b0d      	ldr	r3, [pc, #52]	@ (8002f10 <HAL_MspInit+0x4c>)
 8002edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ede:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ee2:	607b      	str	r3, [r7, #4]
 8002ee4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	603b      	str	r3, [r7, #0]
 8002eea:	4b09      	ldr	r3, [pc, #36]	@ (8002f10 <HAL_MspInit+0x4c>)
 8002eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eee:	4a08      	ldr	r2, [pc, #32]	@ (8002f10 <HAL_MspInit+0x4c>)
 8002ef0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ef4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ef6:	4b06      	ldr	r3, [pc, #24]	@ (8002f10 <HAL_MspInit+0x4c>)
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002efe:	603b      	str	r3, [r7, #0]
 8002f00:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002f02:	2007      	movs	r0, #7
 8002f04:	f001 f93e 	bl	8004184 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f08:	bf00      	nop
 8002f0a:	3708      	adds	r7, #8
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	40023800 	.word	0x40023800

08002f14 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b08a      	sub	sp, #40	@ 0x28
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f1c:	f107 0314 	add.w	r3, r7, #20
 8002f20:	2200      	movs	r2, #0
 8002f22:	601a      	str	r2, [r3, #0]
 8002f24:	605a      	str	r2, [r3, #4]
 8002f26:	609a      	str	r2, [r3, #8]
 8002f28:	60da      	str	r2, [r3, #12]
 8002f2a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a17      	ldr	r2, [pc, #92]	@ (8002f90 <HAL_ADC_MspInit+0x7c>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d127      	bne.n	8002f86 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002f36:	2300      	movs	r3, #0
 8002f38:	613b      	str	r3, [r7, #16]
 8002f3a:	4b16      	ldr	r3, [pc, #88]	@ (8002f94 <HAL_ADC_MspInit+0x80>)
 8002f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3e:	4a15      	ldr	r2, [pc, #84]	@ (8002f94 <HAL_ADC_MspInit+0x80>)
 8002f40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f44:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f46:	4b13      	ldr	r3, [pc, #76]	@ (8002f94 <HAL_ADC_MspInit+0x80>)
 8002f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f4e:	613b      	str	r3, [r7, #16]
 8002f50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f52:	2300      	movs	r3, #0
 8002f54:	60fb      	str	r3, [r7, #12]
 8002f56:	4b0f      	ldr	r3, [pc, #60]	@ (8002f94 <HAL_ADC_MspInit+0x80>)
 8002f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f5a:	4a0e      	ldr	r2, [pc, #56]	@ (8002f94 <HAL_ADC_MspInit+0x80>)
 8002f5c:	f043 0301 	orr.w	r3, r3, #1
 8002f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f62:	4b0c      	ldr	r3, [pc, #48]	@ (8002f94 <HAL_ADC_MspInit+0x80>)
 8002f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f66:	f003 0301 	and.w	r3, r3, #1
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002f6e:	2340      	movs	r3, #64	@ 0x40
 8002f70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f72:	2303      	movs	r3, #3
 8002f74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f76:	2300      	movs	r3, #0
 8002f78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f7a:	f107 0314 	add.w	r3, r7, #20
 8002f7e:	4619      	mov	r1, r3
 8002f80:	4805      	ldr	r0, [pc, #20]	@ (8002f98 <HAL_ADC_MspInit+0x84>)
 8002f82:	f001 fccb 	bl	800491c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002f86:	bf00      	nop
 8002f88:	3728      	adds	r7, #40	@ 0x28
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	40012000 	.word	0x40012000
 8002f94:	40023800 	.word	0x40023800
 8002f98:	40020000 	.word	0x40020000

08002f9c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b08c      	sub	sp, #48	@ 0x30
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fa4:	f107 031c 	add.w	r3, r7, #28
 8002fa8:	2200      	movs	r2, #0
 8002faa:	601a      	str	r2, [r3, #0]
 8002fac:	605a      	str	r2, [r3, #4]
 8002fae:	609a      	str	r2, [r3, #8]
 8002fb0:	60da      	str	r2, [r3, #12]
 8002fb2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a80      	ldr	r2, [pc, #512]	@ (80031bc <HAL_I2C_MspInit+0x220>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d13c      	bne.n	8003038 <HAL_I2C_MspInit+0x9c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	61bb      	str	r3, [r7, #24]
 8002fc2:	4b7f      	ldr	r3, [pc, #508]	@ (80031c0 <HAL_I2C_MspInit+0x224>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc6:	4a7e      	ldr	r2, [pc, #504]	@ (80031c0 <HAL_I2C_MspInit+0x224>)
 8002fc8:	f043 0302 	orr.w	r3, r3, #2
 8002fcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fce:	4b7c      	ldr	r3, [pc, #496]	@ (80031c0 <HAL_I2C_MspInit+0x224>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	61bb      	str	r3, [r7, #24]
 8002fd8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002fda:	23c0      	movs	r3, #192	@ 0xc0
 8002fdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002fde:	2312      	movs	r3, #18
 8002fe0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002fea:	2304      	movs	r3, #4
 8002fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fee:	f107 031c 	add.w	r3, r7, #28
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	4873      	ldr	r0, [pc, #460]	@ (80031c4 <HAL_I2C_MspInit+0x228>)
 8002ff6:	f001 fc91 	bl	800491c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	617b      	str	r3, [r7, #20]
 8002ffe:	4b70      	ldr	r3, [pc, #448]	@ (80031c0 <HAL_I2C_MspInit+0x224>)
 8003000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003002:	4a6f      	ldr	r2, [pc, #444]	@ (80031c0 <HAL_I2C_MspInit+0x224>)
 8003004:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003008:	6413      	str	r3, [r2, #64]	@ 0x40
 800300a:	4b6d      	ldr	r3, [pc, #436]	@ (80031c0 <HAL_I2C_MspInit+0x224>)
 800300c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003012:	617b      	str	r3, [r7, #20]
 8003014:	697b      	ldr	r3, [r7, #20]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003016:	2200      	movs	r2, #0
 8003018:	2100      	movs	r1, #0
 800301a:	201f      	movs	r0, #31
 800301c:	f001 f8bd 	bl	800419a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003020:	201f      	movs	r0, #31
 8003022:	f001 f8d6 	bl	80041d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8003026:	2200      	movs	r2, #0
 8003028:	2100      	movs	r1, #0
 800302a:	2020      	movs	r0, #32
 800302c:	f001 f8b5 	bl	800419a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003030:	2020      	movs	r0, #32
 8003032:	f001 f8ce 	bl	80041d2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003036:	e0bd      	b.n	80031b4 <HAL_I2C_MspInit+0x218>
  else if(hi2c->Instance==I2C2)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a62      	ldr	r2, [pc, #392]	@ (80031c8 <HAL_I2C_MspInit+0x22c>)
 800303e:	4293      	cmp	r3, r2
 8003040:	f040 80b8 	bne.w	80031b4 <HAL_I2C_MspInit+0x218>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003044:	2300      	movs	r3, #0
 8003046:	613b      	str	r3, [r7, #16]
 8003048:	4b5d      	ldr	r3, [pc, #372]	@ (80031c0 <HAL_I2C_MspInit+0x224>)
 800304a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800304c:	4a5c      	ldr	r2, [pc, #368]	@ (80031c0 <HAL_I2C_MspInit+0x224>)
 800304e:	f043 0302 	orr.w	r3, r3, #2
 8003052:	6313      	str	r3, [r2, #48]	@ 0x30
 8003054:	4b5a      	ldr	r3, [pc, #360]	@ (80031c0 <HAL_I2C_MspInit+0x224>)
 8003056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003058:	f003 0302 	and.w	r3, r3, #2
 800305c:	613b      	str	r3, [r7, #16]
 800305e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003060:	2300      	movs	r3, #0
 8003062:	60fb      	str	r3, [r7, #12]
 8003064:	4b56      	ldr	r3, [pc, #344]	@ (80031c0 <HAL_I2C_MspInit+0x224>)
 8003066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003068:	4a55      	ldr	r2, [pc, #340]	@ (80031c0 <HAL_I2C_MspInit+0x224>)
 800306a:	f043 0304 	orr.w	r3, r3, #4
 800306e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003070:	4b53      	ldr	r3, [pc, #332]	@ (80031c0 <HAL_I2C_MspInit+0x224>)
 8003072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003074:	f003 0304 	and.w	r3, r3, #4
 8003078:	60fb      	str	r3, [r7, #12]
 800307a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800307c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003080:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003082:	2312      	movs	r3, #18
 8003084:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003086:	2300      	movs	r3, #0
 8003088:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800308a:	2303      	movs	r3, #3
 800308c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800308e:	2304      	movs	r3, #4
 8003090:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003092:	f107 031c 	add.w	r3, r7, #28
 8003096:	4619      	mov	r1, r3
 8003098:	484a      	ldr	r0, [pc, #296]	@ (80031c4 <HAL_I2C_MspInit+0x228>)
 800309a:	f001 fc3f 	bl	800491c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800309e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80030a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80030a4:	2312      	movs	r3, #18
 80030a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a8:	2300      	movs	r3, #0
 80030aa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030ac:	2303      	movs	r3, #3
 80030ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80030b0:	2304      	movs	r3, #4
 80030b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030b4:	f107 031c 	add.w	r3, r7, #28
 80030b8:	4619      	mov	r1, r3
 80030ba:	4844      	ldr	r0, [pc, #272]	@ (80031cc <HAL_I2C_MspInit+0x230>)
 80030bc:	f001 fc2e 	bl	800491c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80030c0:	2300      	movs	r3, #0
 80030c2:	60bb      	str	r3, [r7, #8]
 80030c4:	4b3e      	ldr	r3, [pc, #248]	@ (80031c0 <HAL_I2C_MspInit+0x224>)
 80030c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c8:	4a3d      	ldr	r2, [pc, #244]	@ (80031c0 <HAL_I2C_MspInit+0x224>)
 80030ca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80030ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80030d0:	4b3b      	ldr	r3, [pc, #236]	@ (80031c0 <HAL_I2C_MspInit+0x224>)
 80030d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030d8:	60bb      	str	r3, [r7, #8]
 80030da:	68bb      	ldr	r3, [r7, #8]
    hdma_i2c2_rx.Instance = DMA1_Stream2;
 80030dc:	4b3c      	ldr	r3, [pc, #240]	@ (80031d0 <HAL_I2C_MspInit+0x234>)
 80030de:	4a3d      	ldr	r2, [pc, #244]	@ (80031d4 <HAL_I2C_MspInit+0x238>)
 80030e0:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 80030e2:	4b3b      	ldr	r3, [pc, #236]	@ (80031d0 <HAL_I2C_MspInit+0x234>)
 80030e4:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80030e8:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80030ea:	4b39      	ldr	r3, [pc, #228]	@ (80031d0 <HAL_I2C_MspInit+0x234>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80030f0:	4b37      	ldr	r3, [pc, #220]	@ (80031d0 <HAL_I2C_MspInit+0x234>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80030f6:	4b36      	ldr	r3, [pc, #216]	@ (80031d0 <HAL_I2C_MspInit+0x234>)
 80030f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80030fc:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80030fe:	4b34      	ldr	r3, [pc, #208]	@ (80031d0 <HAL_I2C_MspInit+0x234>)
 8003100:	2200      	movs	r2, #0
 8003102:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003104:	4b32      	ldr	r3, [pc, #200]	@ (80031d0 <HAL_I2C_MspInit+0x234>)
 8003106:	2200      	movs	r2, #0
 8003108:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 800310a:	4b31      	ldr	r3, [pc, #196]	@ (80031d0 <HAL_I2C_MspInit+0x234>)
 800310c:	2200      	movs	r2, #0
 800310e:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003110:	4b2f      	ldr	r3, [pc, #188]	@ (80031d0 <HAL_I2C_MspInit+0x234>)
 8003112:	2200      	movs	r2, #0
 8003114:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003116:	4b2e      	ldr	r3, [pc, #184]	@ (80031d0 <HAL_I2C_MspInit+0x234>)
 8003118:	2200      	movs	r2, #0
 800311a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 800311c:	482c      	ldr	r0, [pc, #176]	@ (80031d0 <HAL_I2C_MspInit+0x234>)
 800311e:	f001 f873 	bl	8004208 <HAL_DMA_Init>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d001      	beq.n	800312c <HAL_I2C_MspInit+0x190>
      Error_Handler();
 8003128:	f7ff feb0 	bl	8002e8c <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a28      	ldr	r2, [pc, #160]	@ (80031d0 <HAL_I2C_MspInit+0x234>)
 8003130:	639a      	str	r2, [r3, #56]	@ 0x38
 8003132:	4a27      	ldr	r2, [pc, #156]	@ (80031d0 <HAL_I2C_MspInit+0x234>)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_i2c2_tx.Instance = DMA1_Stream7;
 8003138:	4b27      	ldr	r3, [pc, #156]	@ (80031d8 <HAL_I2C_MspInit+0x23c>)
 800313a:	4a28      	ldr	r2, [pc, #160]	@ (80031dc <HAL_I2C_MspInit+0x240>)
 800313c:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Channel = DMA_CHANNEL_7;
 800313e:	4b26      	ldr	r3, [pc, #152]	@ (80031d8 <HAL_I2C_MspInit+0x23c>)
 8003140:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8003144:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003146:	4b24      	ldr	r3, [pc, #144]	@ (80031d8 <HAL_I2C_MspInit+0x23c>)
 8003148:	2240      	movs	r2, #64	@ 0x40
 800314a:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800314c:	4b22      	ldr	r3, [pc, #136]	@ (80031d8 <HAL_I2C_MspInit+0x23c>)
 800314e:	2200      	movs	r2, #0
 8003150:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003152:	4b21      	ldr	r3, [pc, #132]	@ (80031d8 <HAL_I2C_MspInit+0x23c>)
 8003154:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003158:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800315a:	4b1f      	ldr	r3, [pc, #124]	@ (80031d8 <HAL_I2C_MspInit+0x23c>)
 800315c:	2200      	movs	r2, #0
 800315e:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003160:	4b1d      	ldr	r3, [pc, #116]	@ (80031d8 <HAL_I2C_MspInit+0x23c>)
 8003162:	2200      	movs	r2, #0
 8003164:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 8003166:	4b1c      	ldr	r3, [pc, #112]	@ (80031d8 <HAL_I2C_MspInit+0x23c>)
 8003168:	2200      	movs	r2, #0
 800316a:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800316c:	4b1a      	ldr	r3, [pc, #104]	@ (80031d8 <HAL_I2C_MspInit+0x23c>)
 800316e:	2200      	movs	r2, #0
 8003170:	621a      	str	r2, [r3, #32]
    hdma_i2c2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003172:	4b19      	ldr	r3, [pc, #100]	@ (80031d8 <HAL_I2C_MspInit+0x23c>)
 8003174:	2200      	movs	r2, #0
 8003176:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8003178:	4817      	ldr	r0, [pc, #92]	@ (80031d8 <HAL_I2C_MspInit+0x23c>)
 800317a:	f001 f845 	bl	8004208 <HAL_DMA_Init>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d001      	beq.n	8003188 <HAL_I2C_MspInit+0x1ec>
      Error_Handler();
 8003184:	f7ff fe82 	bl	8002e8c <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	4a13      	ldr	r2, [pc, #76]	@ (80031d8 <HAL_I2C_MspInit+0x23c>)
 800318c:	635a      	str	r2, [r3, #52]	@ 0x34
 800318e:	4a12      	ldr	r2, [pc, #72]	@ (80031d8 <HAL_I2C_MspInit+0x23c>)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8003194:	2200      	movs	r2, #0
 8003196:	2100      	movs	r1, #0
 8003198:	2021      	movs	r0, #33	@ 0x21
 800319a:	f000 fffe 	bl	800419a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800319e:	2021      	movs	r0, #33	@ 0x21
 80031a0:	f001 f817 	bl	80041d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 80031a4:	2200      	movs	r2, #0
 80031a6:	2100      	movs	r1, #0
 80031a8:	2022      	movs	r0, #34	@ 0x22
 80031aa:	f000 fff6 	bl	800419a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 80031ae:	2022      	movs	r0, #34	@ 0x22
 80031b0:	f001 f80f 	bl	80041d2 <HAL_NVIC_EnableIRQ>
}
 80031b4:	bf00      	nop
 80031b6:	3730      	adds	r7, #48	@ 0x30
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	40005400 	.word	0x40005400
 80031c0:	40023800 	.word	0x40023800
 80031c4:	40020400 	.word	0x40020400
 80031c8:	40005800 	.word	0x40005800
 80031cc:	40020800 	.word	0x40020800
 80031d0:	200002f0 	.word	0x200002f0
 80031d4:	40026040 	.word	0x40026040
 80031d8:	20000350 	.word	0x20000350
 80031dc:	400260b8 	.word	0x400260b8

080031e0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031f0:	d116      	bne.n	8003220 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80031f2:	2300      	movs	r3, #0
 80031f4:	60fb      	str	r3, [r7, #12]
 80031f6:	4b1a      	ldr	r3, [pc, #104]	@ (8003260 <HAL_TIM_Base_MspInit+0x80>)
 80031f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fa:	4a19      	ldr	r2, [pc, #100]	@ (8003260 <HAL_TIM_Base_MspInit+0x80>)
 80031fc:	f043 0301 	orr.w	r3, r3, #1
 8003200:	6413      	str	r3, [r2, #64]	@ 0x40
 8003202:	4b17      	ldr	r3, [pc, #92]	@ (8003260 <HAL_TIM_Base_MspInit+0x80>)
 8003204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003206:	f003 0301 	and.w	r3, r3, #1
 800320a:	60fb      	str	r3, [r7, #12]
 800320c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800320e:	2200      	movs	r2, #0
 8003210:	2100      	movs	r1, #0
 8003212:	201c      	movs	r0, #28
 8003214:	f000 ffc1 	bl	800419a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003218:	201c      	movs	r0, #28
 800321a:	f000 ffda 	bl	80041d2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800321e:	e01a      	b.n	8003256 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a0f      	ldr	r2, [pc, #60]	@ (8003264 <HAL_TIM_Base_MspInit+0x84>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d115      	bne.n	8003256 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800322a:	2300      	movs	r3, #0
 800322c:	60bb      	str	r3, [r7, #8]
 800322e:	4b0c      	ldr	r3, [pc, #48]	@ (8003260 <HAL_TIM_Base_MspInit+0x80>)
 8003230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003232:	4a0b      	ldr	r2, [pc, #44]	@ (8003260 <HAL_TIM_Base_MspInit+0x80>)
 8003234:	f043 0302 	orr.w	r3, r3, #2
 8003238:	6413      	str	r3, [r2, #64]	@ 0x40
 800323a:	4b09      	ldr	r3, [pc, #36]	@ (8003260 <HAL_TIM_Base_MspInit+0x80>)
 800323c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323e:	f003 0302 	and.w	r3, r3, #2
 8003242:	60bb      	str	r3, [r7, #8]
 8003244:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003246:	2200      	movs	r2, #0
 8003248:	2100      	movs	r1, #0
 800324a:	201d      	movs	r0, #29
 800324c:	f000 ffa5 	bl	800419a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003250:	201d      	movs	r0, #29
 8003252:	f000 ffbe 	bl	80041d2 <HAL_NVIC_EnableIRQ>
}
 8003256:	bf00      	nop
 8003258:	3710      	adds	r7, #16
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	40023800 	.word	0x40023800
 8003264:	40000400 	.word	0x40000400

08003268 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b08a      	sub	sp, #40	@ 0x28
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003270:	f107 0314 	add.w	r3, r7, #20
 8003274:	2200      	movs	r2, #0
 8003276:	601a      	str	r2, [r3, #0]
 8003278:	605a      	str	r2, [r3, #4]
 800327a:	609a      	str	r2, [r3, #8]
 800327c:	60da      	str	r2, [r3, #12]
 800327e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a34      	ldr	r2, [pc, #208]	@ (8003358 <HAL_UART_MspInit+0xf0>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d161      	bne.n	800334e <HAL_UART_MspInit+0xe6>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800328a:	2300      	movs	r3, #0
 800328c:	613b      	str	r3, [r7, #16]
 800328e:	4b33      	ldr	r3, [pc, #204]	@ (800335c <HAL_UART_MspInit+0xf4>)
 8003290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003292:	4a32      	ldr	r2, [pc, #200]	@ (800335c <HAL_UART_MspInit+0xf4>)
 8003294:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003298:	6413      	str	r3, [r2, #64]	@ 0x40
 800329a:	4b30      	ldr	r3, [pc, #192]	@ (800335c <HAL_UART_MspInit+0xf4>)
 800329c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032a2:	613b      	str	r3, [r7, #16]
 80032a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032a6:	2300      	movs	r3, #0
 80032a8:	60fb      	str	r3, [r7, #12]
 80032aa:	4b2c      	ldr	r3, [pc, #176]	@ (800335c <HAL_UART_MspInit+0xf4>)
 80032ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ae:	4a2b      	ldr	r2, [pc, #172]	@ (800335c <HAL_UART_MspInit+0xf4>)
 80032b0:	f043 0301 	orr.w	r3, r3, #1
 80032b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80032b6:	4b29      	ldr	r3, [pc, #164]	@ (800335c <HAL_UART_MspInit+0xf4>)
 80032b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ba:	f003 0301 	and.w	r3, r3, #1
 80032be:	60fb      	str	r3, [r7, #12]
 80032c0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80032c2:	230c      	movs	r3, #12
 80032c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032c6:	2302      	movs	r3, #2
 80032c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ca:	2300      	movs	r3, #0
 80032cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ce:	2303      	movs	r3, #3
 80032d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80032d2:	2307      	movs	r3, #7
 80032d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032d6:	f107 0314 	add.w	r3, r7, #20
 80032da:	4619      	mov	r1, r3
 80032dc:	4820      	ldr	r0, [pc, #128]	@ (8003360 <HAL_UART_MspInit+0xf8>)
 80032de:	f001 fb1d 	bl	800491c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80032e2:	4b20      	ldr	r3, [pc, #128]	@ (8003364 <HAL_UART_MspInit+0xfc>)
 80032e4:	4a20      	ldr	r2, [pc, #128]	@ (8003368 <HAL_UART_MspInit+0x100>)
 80032e6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80032e8:	4b1e      	ldr	r3, [pc, #120]	@ (8003364 <HAL_UART_MspInit+0xfc>)
 80032ea:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80032ee:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80032f0:	4b1c      	ldr	r3, [pc, #112]	@ (8003364 <HAL_UART_MspInit+0xfc>)
 80032f2:	2240      	movs	r2, #64	@ 0x40
 80032f4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80032f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003364 <HAL_UART_MspInit+0xfc>)
 80032f8:	2200      	movs	r2, #0
 80032fa:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80032fc:	4b19      	ldr	r3, [pc, #100]	@ (8003364 <HAL_UART_MspInit+0xfc>)
 80032fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003302:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003304:	4b17      	ldr	r3, [pc, #92]	@ (8003364 <HAL_UART_MspInit+0xfc>)
 8003306:	2200      	movs	r2, #0
 8003308:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800330a:	4b16      	ldr	r3, [pc, #88]	@ (8003364 <HAL_UART_MspInit+0xfc>)
 800330c:	2200      	movs	r2, #0
 800330e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003310:	4b14      	ldr	r3, [pc, #80]	@ (8003364 <HAL_UART_MspInit+0xfc>)
 8003312:	2200      	movs	r2, #0
 8003314:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003316:	4b13      	ldr	r3, [pc, #76]	@ (8003364 <HAL_UART_MspInit+0xfc>)
 8003318:	2200      	movs	r2, #0
 800331a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800331c:	4b11      	ldr	r3, [pc, #68]	@ (8003364 <HAL_UART_MspInit+0xfc>)
 800331e:	2200      	movs	r2, #0
 8003320:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003322:	4810      	ldr	r0, [pc, #64]	@ (8003364 <HAL_UART_MspInit+0xfc>)
 8003324:	f000 ff70 	bl	8004208 <HAL_DMA_Init>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d001      	beq.n	8003332 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800332e:	f7ff fdad 	bl	8002e8c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a0b      	ldr	r2, [pc, #44]	@ (8003364 <HAL_UART_MspInit+0xfc>)
 8003336:	639a      	str	r2, [r3, #56]	@ 0x38
 8003338:	4a0a      	ldr	r2, [pc, #40]	@ (8003364 <HAL_UART_MspInit+0xfc>)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800333e:	2200      	movs	r2, #0
 8003340:	2100      	movs	r1, #0
 8003342:	2026      	movs	r0, #38	@ 0x26
 8003344:	f000 ff29 	bl	800419a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003348:	2026      	movs	r0, #38	@ 0x26
 800334a:	f000 ff42 	bl	80041d2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800334e:	bf00      	nop
 8003350:	3728      	adds	r7, #40	@ 0x28
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	40004400 	.word	0x40004400
 800335c:	40023800 	.word	0x40023800
 8003360:	40020000 	.word	0x40020000
 8003364:	20000488 	.word	0x20000488
 8003368:	400260a0 	.word	0x400260a0

0800336c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800336c:	b480      	push	{r7}
 800336e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003370:	bf00      	nop
 8003372:	e7fd      	b.n	8003370 <NMI_Handler+0x4>

08003374 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003378:	bf00      	nop
 800337a:	e7fd      	b.n	8003378 <HardFault_Handler+0x4>

0800337c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003380:	bf00      	nop
 8003382:	e7fd      	b.n	8003380 <MemManage_Handler+0x4>

08003384 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003388:	bf00      	nop
 800338a:	e7fd      	b.n	8003388 <BusFault_Handler+0x4>

0800338c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800338c:	b480      	push	{r7}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003390:	bf00      	nop
 8003392:	e7fd      	b.n	8003390 <UsageFault_Handler+0x4>

08003394 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003398:	bf00      	nop
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr

080033a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033a2:	b480      	push	{r7}
 80033a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033a6:	bf00      	nop
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033b4:	bf00      	nop
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr

080033be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033be:	b580      	push	{r7, lr}
 80033c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033c2:	f000 f9bb 	bl	800373c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033c6:	bf00      	nop
 80033c8:	bd80      	pop	{r7, pc}
	...

080033cc <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 80033d0:	4802      	ldr	r0, [pc, #8]	@ (80033dc <DMA1_Stream2_IRQHandler+0x10>)
 80033d2:	f001 f859 	bl	8004488 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80033d6:	bf00      	nop
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	200002f0 	.word	0x200002f0

080033e0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80033e4:	4802      	ldr	r0, [pc, #8]	@ (80033f0 <DMA1_Stream6_IRQHandler+0x10>)
 80033e6:	f001 f84f 	bl	8004488 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80033ea:	bf00      	nop
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	20000488 	.word	0x20000488

080033f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80033f8:	4802      	ldr	r0, [pc, #8]	@ (8003404 <TIM2_IRQHandler+0x10>)
 80033fa:	f005 fa41 	bl	8008880 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80033fe:	bf00      	nop
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	200003b0 	.word	0x200003b0

08003408 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800340c:	4802      	ldr	r0, [pc, #8]	@ (8003418 <TIM3_IRQHandler+0x10>)
 800340e:	f005 fa37 	bl	8008880 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003412:	bf00      	nop
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	200003f8 	.word	0x200003f8

0800341c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003420:	4802      	ldr	r0, [pc, #8]	@ (800342c <I2C1_EV_IRQHandler+0x10>)
 8003422:	f002 f9f7 	bl	8005814 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003426:	bf00      	nop
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	20000248 	.word	0x20000248

08003430 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003434:	4802      	ldr	r0, [pc, #8]	@ (8003440 <I2C1_ER_IRQHandler+0x10>)
 8003436:	f002 fb5e 	bl	8005af6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800343a:	bf00      	nop
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	20000248 	.word	0x20000248

08003444 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003448:	4802      	ldr	r0, [pc, #8]	@ (8003454 <I2C2_EV_IRQHandler+0x10>)
 800344a:	f002 f9e3 	bl	8005814 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 800344e:	bf00      	nop
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	2000029c 	.word	0x2000029c

08003458 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 800345c:	4802      	ldr	r0, [pc, #8]	@ (8003468 <I2C2_ER_IRQHandler+0x10>)
 800345e:	f002 fb4a 	bl	8005af6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8003462:	bf00      	nop
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	2000029c 	.word	0x2000029c

0800346c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003470:	4802      	ldr	r0, [pc, #8]	@ (800347c <USART2_IRQHandler+0x10>)
 8003472:	f005 fe91 	bl	8009198 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003476:	bf00      	nop
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	20000440 	.word	0x20000440

08003480 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8003484:	4802      	ldr	r0, [pc, #8]	@ (8003490 <DMA1_Stream7_IRQHandler+0x10>)
 8003486:	f000 ffff 	bl	8004488 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 800348a:	bf00      	nop
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	20000350 	.word	0x20000350

08003494 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
  return 1;
 8003498:	2301      	movs	r3, #1
}
 800349a:	4618      	mov	r0, r3
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr

080034a4 <_kill>:

int _kill(int pid, int sig)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80034ae:	f007 ff4d 	bl	800b34c <__errno>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2216      	movs	r2, #22
 80034b6:	601a      	str	r2, [r3, #0]
  return -1;
 80034b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3708      	adds	r7, #8
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <_exit>:

void _exit (int status)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80034cc:	f04f 31ff 	mov.w	r1, #4294967295
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f7ff ffe7 	bl	80034a4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80034d6:	bf00      	nop
 80034d8:	e7fd      	b.n	80034d6 <_exit+0x12>

080034da <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80034da:	b580      	push	{r7, lr}
 80034dc:	b086      	sub	sp, #24
 80034de:	af00      	add	r7, sp, #0
 80034e0:	60f8      	str	r0, [r7, #12]
 80034e2:	60b9      	str	r1, [r7, #8]
 80034e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034e6:	2300      	movs	r3, #0
 80034e8:	617b      	str	r3, [r7, #20]
 80034ea:	e00a      	b.n	8003502 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80034ec:	f3af 8000 	nop.w
 80034f0:	4601      	mov	r1, r0
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	1c5a      	adds	r2, r3, #1
 80034f6:	60ba      	str	r2, [r7, #8]
 80034f8:	b2ca      	uxtb	r2, r1
 80034fa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	3301      	adds	r3, #1
 8003500:	617b      	str	r3, [r7, #20]
 8003502:	697a      	ldr	r2, [r7, #20]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	429a      	cmp	r2, r3
 8003508:	dbf0      	blt.n	80034ec <_read+0x12>
  }

  return len;
 800350a:	687b      	ldr	r3, [r7, #4]
}
 800350c:	4618      	mov	r0, r3
 800350e:	3718      	adds	r7, #24
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b086      	sub	sp, #24
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003520:	2300      	movs	r3, #0
 8003522:	617b      	str	r3, [r7, #20]
 8003524:	e009      	b.n	800353a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	1c5a      	adds	r2, r3, #1
 800352a:	60ba      	str	r2, [r7, #8]
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	4618      	mov	r0, r3
 8003530:	f7fd fe56 	bl	80011e0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	3301      	adds	r3, #1
 8003538:	617b      	str	r3, [r7, #20]
 800353a:	697a      	ldr	r2, [r7, #20]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	429a      	cmp	r2, r3
 8003540:	dbf1      	blt.n	8003526 <_write+0x12>
  }
  return len;
 8003542:	687b      	ldr	r3, [r7, #4]
}
 8003544:	4618      	mov	r0, r3
 8003546:	3718      	adds	r7, #24
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}

0800354c <_close>:

int _close(int file)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003554:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003558:	4618      	mov	r0, r3
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr

08003564 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003574:	605a      	str	r2, [r3, #4]
  return 0;
 8003576:	2300      	movs	r3, #0
}
 8003578:	4618      	mov	r0, r3
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr

08003584 <_isatty>:

int _isatty(int file)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800358c:	2301      	movs	r3, #1
}
 800358e:	4618      	mov	r0, r3
 8003590:	370c      	adds	r7, #12
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr

0800359a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800359a:	b480      	push	{r7}
 800359c:	b085      	sub	sp, #20
 800359e:	af00      	add	r7, sp, #0
 80035a0:	60f8      	str	r0, [r7, #12]
 80035a2:	60b9      	str	r1, [r7, #8]
 80035a4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80035a6:	2300      	movs	r3, #0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3714      	adds	r7, #20
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80035bc:	4a14      	ldr	r2, [pc, #80]	@ (8003610 <_sbrk+0x5c>)
 80035be:	4b15      	ldr	r3, [pc, #84]	@ (8003614 <_sbrk+0x60>)
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80035c8:	4b13      	ldr	r3, [pc, #76]	@ (8003618 <_sbrk+0x64>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d102      	bne.n	80035d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80035d0:	4b11      	ldr	r3, [pc, #68]	@ (8003618 <_sbrk+0x64>)
 80035d2:	4a12      	ldr	r2, [pc, #72]	@ (800361c <_sbrk+0x68>)
 80035d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80035d6:	4b10      	ldr	r3, [pc, #64]	@ (8003618 <_sbrk+0x64>)
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4413      	add	r3, r2
 80035de:	693a      	ldr	r2, [r7, #16]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d207      	bcs.n	80035f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80035e4:	f007 feb2 	bl	800b34c <__errno>
 80035e8:	4603      	mov	r3, r0
 80035ea:	220c      	movs	r2, #12
 80035ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80035ee:	f04f 33ff 	mov.w	r3, #4294967295
 80035f2:	e009      	b.n	8003608 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80035f4:	4b08      	ldr	r3, [pc, #32]	@ (8003618 <_sbrk+0x64>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80035fa:	4b07      	ldr	r3, [pc, #28]	@ (8003618 <_sbrk+0x64>)
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4413      	add	r3, r2
 8003602:	4a05      	ldr	r2, [pc, #20]	@ (8003618 <_sbrk+0x64>)
 8003604:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003606:	68fb      	ldr	r3, [r7, #12]
}
 8003608:	4618      	mov	r0, r3
 800360a:	3718      	adds	r7, #24
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	20020000 	.word	0x20020000
 8003614:	00000400 	.word	0x00000400
 8003618:	20000598 	.word	0x20000598
 800361c:	200006f0 	.word	0x200006f0

08003620 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003620:	b480      	push	{r7}
 8003622:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003624:	4b06      	ldr	r3, [pc, #24]	@ (8003640 <SystemInit+0x20>)
 8003626:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800362a:	4a05      	ldr	r2, [pc, #20]	@ (8003640 <SystemInit+0x20>)
 800362c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003630:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003634:	bf00      	nop
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	e000ed00 	.word	0xe000ed00

08003644 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003644:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800367c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003648:	f7ff ffea 	bl	8003620 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800364c:	480c      	ldr	r0, [pc, #48]	@ (8003680 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800364e:	490d      	ldr	r1, [pc, #52]	@ (8003684 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003650:	4a0d      	ldr	r2, [pc, #52]	@ (8003688 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003652:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003654:	e002      	b.n	800365c <LoopCopyDataInit>

08003656 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003656:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003658:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800365a:	3304      	adds	r3, #4

0800365c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800365c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800365e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003660:	d3f9      	bcc.n	8003656 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003662:	4a0a      	ldr	r2, [pc, #40]	@ (800368c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003664:	4c0a      	ldr	r4, [pc, #40]	@ (8003690 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003666:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003668:	e001      	b.n	800366e <LoopFillZerobss>

0800366a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800366a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800366c:	3204      	adds	r2, #4

0800366e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800366e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003670:	d3fb      	bcc.n	800366a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003672:	f007 fe71 	bl	800b358 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003676:	f7fd fdd1 	bl	800121c <main>
  bx  lr    
 800367a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800367c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003680:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003684:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8003688:	0800f8dc 	.word	0x0800f8dc
  ldr r2, =_sbss
 800368c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003690:	200006ec 	.word	0x200006ec

08003694 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003694:	e7fe      	b.n	8003694 <ADC_IRQHandler>
	...

08003698 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800369c:	4b0e      	ldr	r3, [pc, #56]	@ (80036d8 <HAL_Init+0x40>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a0d      	ldr	r2, [pc, #52]	@ (80036d8 <HAL_Init+0x40>)
 80036a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80036a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80036a8:	4b0b      	ldr	r3, [pc, #44]	@ (80036d8 <HAL_Init+0x40>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a0a      	ldr	r2, [pc, #40]	@ (80036d8 <HAL_Init+0x40>)
 80036ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80036b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036b4:	4b08      	ldr	r3, [pc, #32]	@ (80036d8 <HAL_Init+0x40>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a07      	ldr	r2, [pc, #28]	@ (80036d8 <HAL_Init+0x40>)
 80036ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036c0:	2003      	movs	r0, #3
 80036c2:	f000 fd5f 	bl	8004184 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80036c6:	2000      	movs	r0, #0
 80036c8:	f000 f808 	bl	80036dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80036cc:	f7ff fbfa 	bl	8002ec4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80036d0:	2300      	movs	r3, #0
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	40023c00 	.word	0x40023c00

080036dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80036e4:	4b12      	ldr	r3, [pc, #72]	@ (8003730 <HAL_InitTick+0x54>)
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	4b12      	ldr	r3, [pc, #72]	@ (8003734 <HAL_InitTick+0x58>)
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	4619      	mov	r1, r3
 80036ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80036f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80036f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80036fa:	4618      	mov	r0, r3
 80036fc:	f000 fd77 	bl	80041ee <HAL_SYSTICK_Config>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d001      	beq.n	800370a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e00e      	b.n	8003728 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2b0f      	cmp	r3, #15
 800370e:	d80a      	bhi.n	8003726 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003710:	2200      	movs	r2, #0
 8003712:	6879      	ldr	r1, [r7, #4]
 8003714:	f04f 30ff 	mov.w	r0, #4294967295
 8003718:	f000 fd3f 	bl	800419a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800371c:	4a06      	ldr	r2, [pc, #24]	@ (8003738 <HAL_InitTick+0x5c>)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003722:	2300      	movs	r3, #0
 8003724:	e000      	b.n	8003728 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
}
 8003728:	4618      	mov	r0, r3
 800372a:	3708      	adds	r7, #8
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}
 8003730:	2000000c 	.word	0x2000000c
 8003734:	20000014 	.word	0x20000014
 8003738:	20000010 	.word	0x20000010

0800373c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003740:	4b06      	ldr	r3, [pc, #24]	@ (800375c <HAL_IncTick+0x20>)
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	461a      	mov	r2, r3
 8003746:	4b06      	ldr	r3, [pc, #24]	@ (8003760 <HAL_IncTick+0x24>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4413      	add	r3, r2
 800374c:	4a04      	ldr	r2, [pc, #16]	@ (8003760 <HAL_IncTick+0x24>)
 800374e:	6013      	str	r3, [r2, #0]
}
 8003750:	bf00      	nop
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
 800375a:	bf00      	nop
 800375c:	20000014 	.word	0x20000014
 8003760:	2000059c 	.word	0x2000059c

08003764 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003764:	b480      	push	{r7}
 8003766:	af00      	add	r7, sp, #0
  return uwTick;
 8003768:	4b03      	ldr	r3, [pc, #12]	@ (8003778 <HAL_GetTick+0x14>)
 800376a:	681b      	ldr	r3, [r3, #0]
}
 800376c:	4618      	mov	r0, r3
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop
 8003778:	2000059c 	.word	0x2000059c

0800377c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b084      	sub	sp, #16
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003784:	f7ff ffee 	bl	8003764 <HAL_GetTick>
 8003788:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003794:	d005      	beq.n	80037a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003796:	4b0a      	ldr	r3, [pc, #40]	@ (80037c0 <HAL_Delay+0x44>)
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	461a      	mov	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	4413      	add	r3, r2
 80037a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80037a2:	bf00      	nop
 80037a4:	f7ff ffde 	bl	8003764 <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	68fa      	ldr	r2, [r7, #12]
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d8f7      	bhi.n	80037a4 <HAL_Delay+0x28>
  {
  }
}
 80037b4:	bf00      	nop
 80037b6:	bf00      	nop
 80037b8:	3710      	adds	r7, #16
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	20000014 	.word	0x20000014

080037c4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037cc:	2300      	movs	r3, #0
 80037ce:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d101      	bne.n	80037da <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e033      	b.n	8003842 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d109      	bne.n	80037f6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f7ff fb96 	bl	8002f14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fa:	f003 0310 	and.w	r3, r3, #16
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d118      	bne.n	8003834 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003806:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800380a:	f023 0302 	bic.w	r3, r3, #2
 800380e:	f043 0202 	orr.w	r2, r3, #2
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f000 fae8 	bl	8003dec <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003826:	f023 0303 	bic.w	r3, r3, #3
 800382a:	f043 0201 	orr.w	r2, r3, #1
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	641a      	str	r2, [r3, #64]	@ 0x40
 8003832:	e001      	b.n	8003838 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003840:	7bfb      	ldrb	r3, [r7, #15]
}
 8003842:	4618      	mov	r0, r3
 8003844:	3710      	adds	r7, #16
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
	...

0800384c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800384c:	b480      	push	{r7}
 800384e:	b085      	sub	sp, #20
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003854:	2300      	movs	r3, #0
 8003856:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800385e:	2b01      	cmp	r3, #1
 8003860:	d101      	bne.n	8003866 <HAL_ADC_Start+0x1a>
 8003862:	2302      	movs	r3, #2
 8003864:	e0b2      	b.n	80039cc <HAL_ADC_Start+0x180>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2201      	movs	r2, #1
 800386a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	f003 0301 	and.w	r3, r3, #1
 8003878:	2b01      	cmp	r3, #1
 800387a:	d018      	beq.n	80038ae <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f042 0201 	orr.w	r2, r2, #1
 800388a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800388c:	4b52      	ldr	r3, [pc, #328]	@ (80039d8 <HAL_ADC_Start+0x18c>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a52      	ldr	r2, [pc, #328]	@ (80039dc <HAL_ADC_Start+0x190>)
 8003892:	fba2 2303 	umull	r2, r3, r2, r3
 8003896:	0c9a      	lsrs	r2, r3, #18
 8003898:	4613      	mov	r3, r2
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	4413      	add	r3, r2
 800389e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80038a0:	e002      	b.n	80038a8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	3b01      	subs	r3, #1
 80038a6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d1f9      	bne.n	80038a2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f003 0301 	and.w	r3, r3, #1
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d17a      	bne.n	80039b2 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80038c4:	f023 0301 	bic.w	r3, r3, #1
 80038c8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d007      	beq.n	80038ee <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80038e6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038fa:	d106      	bne.n	800390a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003900:	f023 0206 	bic.w	r2, r3, #6
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	645a      	str	r2, [r3, #68]	@ 0x44
 8003908:	e002      	b.n	8003910 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003918:	4b31      	ldr	r3, [pc, #196]	@ (80039e0 <HAL_ADC_Start+0x194>)
 800391a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003924:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	f003 031f 	and.w	r3, r3, #31
 800392e:	2b00      	cmp	r3, #0
 8003930:	d12a      	bne.n	8003988 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a2b      	ldr	r2, [pc, #172]	@ (80039e4 <HAL_ADC_Start+0x198>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d015      	beq.n	8003968 <HAL_ADC_Start+0x11c>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a29      	ldr	r2, [pc, #164]	@ (80039e8 <HAL_ADC_Start+0x19c>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d105      	bne.n	8003952 <HAL_ADC_Start+0x106>
 8003946:	4b26      	ldr	r3, [pc, #152]	@ (80039e0 <HAL_ADC_Start+0x194>)
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	f003 031f 	and.w	r3, r3, #31
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00a      	beq.n	8003968 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a25      	ldr	r2, [pc, #148]	@ (80039ec <HAL_ADC_Start+0x1a0>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d136      	bne.n	80039ca <HAL_ADC_Start+0x17e>
 800395c:	4b20      	ldr	r3, [pc, #128]	@ (80039e0 <HAL_ADC_Start+0x194>)
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f003 0310 	and.w	r3, r3, #16
 8003964:	2b00      	cmp	r3, #0
 8003966:	d130      	bne.n	80039ca <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d129      	bne.n	80039ca <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	689a      	ldr	r2, [r3, #8]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003984:	609a      	str	r2, [r3, #8]
 8003986:	e020      	b.n	80039ca <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a15      	ldr	r2, [pc, #84]	@ (80039e4 <HAL_ADC_Start+0x198>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d11b      	bne.n	80039ca <HAL_ADC_Start+0x17e>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800399c:	2b00      	cmp	r3, #0
 800399e:	d114      	bne.n	80039ca <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	689a      	ldr	r2, [r3, #8]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80039ae:	609a      	str	r2, [r3, #8]
 80039b0:	e00b      	b.n	80039ca <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b6:	f043 0210 	orr.w	r2, r3, #16
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039c2:	f043 0201 	orr.w	r2, r3, #1
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80039ca:	2300      	movs	r3, #0
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3714      	adds	r7, #20
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr
 80039d8:	2000000c 	.word	0x2000000c
 80039dc:	431bde83 	.word	0x431bde83
 80039e0:	40012300 	.word	0x40012300
 80039e4:	40012000 	.word	0x40012000
 80039e8:	40012100 	.word	0x40012100
 80039ec:	40012200 	.word	0x40012200

080039f0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d101      	bne.n	8003a06 <HAL_ADC_Stop+0x16>
 8003a02:	2302      	movs	r3, #2
 8003a04:	e021      	b.n	8003a4a <HAL_ADC_Stop+0x5a>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2201      	movs	r2, #1
 8003a0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	689a      	ldr	r2, [r3, #8]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f022 0201 	bic.w	r2, r2, #1
 8003a1c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f003 0301 	and.w	r3, r3, #1
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d109      	bne.n	8003a40 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a30:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003a34:	f023 0301 	bic.w	r3, r3, #1
 8003a38:	f043 0201 	orr.w	r2, r3, #1
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	370c      	adds	r7, #12
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr

08003a56 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003a56:	b580      	push	{r7, lr}
 8003a58:	b084      	sub	sp, #16
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
 8003a5e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003a60:	2300      	movs	r3, #0
 8003a62:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a72:	d113      	bne.n	8003a9c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003a7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a82:	d10b      	bne.n	8003a9c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a88:	f043 0220 	orr.w	r2, r3, #32
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e063      	b.n	8003b64 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a9c:	f7ff fe62 	bl	8003764 <HAL_GetTick>
 8003aa0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003aa2:	e021      	b.n	8003ae8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aaa:	d01d      	beq.n	8003ae8 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d007      	beq.n	8003ac2 <HAL_ADC_PollForConversion+0x6c>
 8003ab2:	f7ff fe57 	bl	8003764 <HAL_GetTick>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	683a      	ldr	r2, [r7, #0]
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d212      	bcs.n	8003ae8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0302 	and.w	r3, r3, #2
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	d00b      	beq.n	8003ae8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad4:	f043 0204 	orr.w	r2, r3, #4
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e03d      	b.n	8003b64 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d1d6      	bne.n	8003aa4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f06f 0212 	mvn.w	r2, #18
 8003afe:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b04:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d123      	bne.n	8003b62 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d11f      	bne.n	8003b62 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b28:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d006      	beq.n	8003b3e <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d111      	bne.n	8003b62 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b42:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d105      	bne.n	8003b62 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5a:	f043 0201 	orr.w	r2, r3, #1
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3710      	adds	r7, #16
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	370c      	adds	r7, #12
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b84:	4770      	bx	lr
	...

08003b88 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003b92:	2300      	movs	r3, #0
 8003b94:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d101      	bne.n	8003ba4 <HAL_ADC_ConfigChannel+0x1c>
 8003ba0:	2302      	movs	r3, #2
 8003ba2:	e113      	b.n	8003dcc <HAL_ADC_ConfigChannel+0x244>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2b09      	cmp	r3, #9
 8003bb2:	d925      	bls.n	8003c00 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	68d9      	ldr	r1, [r3, #12]
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	461a      	mov	r2, r3
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	005b      	lsls	r3, r3, #1
 8003bc6:	4413      	add	r3, r2
 8003bc8:	3b1e      	subs	r3, #30
 8003bca:	2207      	movs	r2, #7
 8003bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd0:	43da      	mvns	r2, r3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	400a      	ands	r2, r1
 8003bd8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	68d9      	ldr	r1, [r3, #12]
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	689a      	ldr	r2, [r3, #8]
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	4618      	mov	r0, r3
 8003bec:	4603      	mov	r3, r0
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	4403      	add	r3, r0
 8003bf2:	3b1e      	subs	r3, #30
 8003bf4:	409a      	lsls	r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	60da      	str	r2, [r3, #12]
 8003bfe:	e022      	b.n	8003c46 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	6919      	ldr	r1, [r3, #16]
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	4613      	mov	r3, r2
 8003c10:	005b      	lsls	r3, r3, #1
 8003c12:	4413      	add	r3, r2
 8003c14:	2207      	movs	r2, #7
 8003c16:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1a:	43da      	mvns	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	400a      	ands	r2, r1
 8003c22:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	6919      	ldr	r1, [r3, #16]
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	689a      	ldr	r2, [r3, #8]
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	4618      	mov	r0, r3
 8003c36:	4603      	mov	r3, r0
 8003c38:	005b      	lsls	r3, r3, #1
 8003c3a:	4403      	add	r3, r0
 8003c3c:	409a      	lsls	r2, r3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	430a      	orrs	r2, r1
 8003c44:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	2b06      	cmp	r3, #6
 8003c4c:	d824      	bhi.n	8003c98 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	685a      	ldr	r2, [r3, #4]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	4413      	add	r3, r2
 8003c5e:	3b05      	subs	r3, #5
 8003c60:	221f      	movs	r2, #31
 8003c62:	fa02 f303 	lsl.w	r3, r2, r3
 8003c66:	43da      	mvns	r2, r3
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	400a      	ands	r2, r1
 8003c6e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	685a      	ldr	r2, [r3, #4]
 8003c82:	4613      	mov	r3, r2
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	4413      	add	r3, r2
 8003c88:	3b05      	subs	r3, #5
 8003c8a:	fa00 f203 	lsl.w	r2, r0, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	430a      	orrs	r2, r1
 8003c94:	635a      	str	r2, [r3, #52]	@ 0x34
 8003c96:	e04c      	b.n	8003d32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	2b0c      	cmp	r3, #12
 8003c9e:	d824      	bhi.n	8003cea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	685a      	ldr	r2, [r3, #4]
 8003caa:	4613      	mov	r3, r2
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	4413      	add	r3, r2
 8003cb0:	3b23      	subs	r3, #35	@ 0x23
 8003cb2:	221f      	movs	r2, #31
 8003cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb8:	43da      	mvns	r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	400a      	ands	r2, r1
 8003cc0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	4618      	mov	r0, r3
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	685a      	ldr	r2, [r3, #4]
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	4413      	add	r3, r2
 8003cda:	3b23      	subs	r3, #35	@ 0x23
 8003cdc:	fa00 f203 	lsl.w	r2, r0, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	430a      	orrs	r2, r1
 8003ce6:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ce8:	e023      	b.n	8003d32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	685a      	ldr	r2, [r3, #4]
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	4413      	add	r3, r2
 8003cfa:	3b41      	subs	r3, #65	@ 0x41
 8003cfc:	221f      	movs	r2, #31
 8003cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003d02:	43da      	mvns	r2, r3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	400a      	ands	r2, r1
 8003d0a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	4618      	mov	r0, r3
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	685a      	ldr	r2, [r3, #4]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	4413      	add	r3, r2
 8003d24:	3b41      	subs	r3, #65	@ 0x41
 8003d26:	fa00 f203 	lsl.w	r2, r0, r3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	430a      	orrs	r2, r1
 8003d30:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d32:	4b29      	ldr	r3, [pc, #164]	@ (8003dd8 <HAL_ADC_ConfigChannel+0x250>)
 8003d34:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a28      	ldr	r2, [pc, #160]	@ (8003ddc <HAL_ADC_ConfigChannel+0x254>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d10f      	bne.n	8003d60 <HAL_ADC_ConfigChannel+0x1d8>
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2b12      	cmp	r3, #18
 8003d46:	d10b      	bne.n	8003d60 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a1d      	ldr	r2, [pc, #116]	@ (8003ddc <HAL_ADC_ConfigChannel+0x254>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d12b      	bne.n	8003dc2 <HAL_ADC_ConfigChannel+0x23a>
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a1c      	ldr	r2, [pc, #112]	@ (8003de0 <HAL_ADC_ConfigChannel+0x258>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d003      	beq.n	8003d7c <HAL_ADC_ConfigChannel+0x1f4>
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	2b11      	cmp	r3, #17
 8003d7a:	d122      	bne.n	8003dc2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a11      	ldr	r2, [pc, #68]	@ (8003de0 <HAL_ADC_ConfigChannel+0x258>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d111      	bne.n	8003dc2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d9e:	4b11      	ldr	r3, [pc, #68]	@ (8003de4 <HAL_ADC_ConfigChannel+0x25c>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a11      	ldr	r2, [pc, #68]	@ (8003de8 <HAL_ADC_ConfigChannel+0x260>)
 8003da4:	fba2 2303 	umull	r2, r3, r2, r3
 8003da8:	0c9a      	lsrs	r2, r3, #18
 8003daa:	4613      	mov	r3, r2
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	4413      	add	r3, r2
 8003db0:	005b      	lsls	r3, r3, #1
 8003db2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003db4:	e002      	b.n	8003dbc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	3b01      	subs	r3, #1
 8003dba:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d1f9      	bne.n	8003db6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003dca:	2300      	movs	r3, #0
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3714      	adds	r7, #20
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr
 8003dd8:	40012300 	.word	0x40012300
 8003ddc:	40012000 	.word	0x40012000
 8003de0:	10000012 	.word	0x10000012
 8003de4:	2000000c 	.word	0x2000000c
 8003de8:	431bde83 	.word	0x431bde83

08003dec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b085      	sub	sp, #20
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003df4:	4b79      	ldr	r3, [pc, #484]	@ (8003fdc <ADC_Init+0x1f0>)
 8003df6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	685a      	ldr	r2, [r3, #4]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	431a      	orrs	r2, r3
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	685a      	ldr	r2, [r3, #4]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e20:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	6859      	ldr	r1, [r3, #4]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	691b      	ldr	r3, [r3, #16]
 8003e2c:	021a      	lsls	r2, r3, #8
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	430a      	orrs	r2, r1
 8003e34:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	685a      	ldr	r2, [r3, #4]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003e44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	6859      	ldr	r1, [r3, #4]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689a      	ldr	r2, [r3, #8]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	430a      	orrs	r2, r1
 8003e56:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	689a      	ldr	r2, [r3, #8]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	6899      	ldr	r1, [r3, #8]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	68da      	ldr	r2, [r3, #12]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	430a      	orrs	r2, r1
 8003e78:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e7e:	4a58      	ldr	r2, [pc, #352]	@ (8003fe0 <ADC_Init+0x1f4>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d022      	beq.n	8003eca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	689a      	ldr	r2, [r3, #8]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003e92:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	6899      	ldr	r1, [r3, #8]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	430a      	orrs	r2, r1
 8003ea4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	689a      	ldr	r2, [r3, #8]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003eb4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	6899      	ldr	r1, [r3, #8]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	430a      	orrs	r2, r1
 8003ec6:	609a      	str	r2, [r3, #8]
 8003ec8:	e00f      	b.n	8003eea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	689a      	ldr	r2, [r3, #8]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003ed8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	689a      	ldr	r2, [r3, #8]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003ee8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	689a      	ldr	r2, [r3, #8]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f022 0202 	bic.w	r2, r2, #2
 8003ef8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6899      	ldr	r1, [r3, #8]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	7e1b      	ldrb	r3, [r3, #24]
 8003f04:	005a      	lsls	r2, r3, #1
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	430a      	orrs	r2, r1
 8003f0c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d01b      	beq.n	8003f50 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	685a      	ldr	r2, [r3, #4]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f26:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	685a      	ldr	r2, [r3, #4]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003f36:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	6859      	ldr	r1, [r3, #4]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f42:	3b01      	subs	r3, #1
 8003f44:	035a      	lsls	r2, r3, #13
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	605a      	str	r2, [r3, #4]
 8003f4e:	e007      	b.n	8003f60 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	685a      	ldr	r2, [r3, #4]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f5e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003f6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	69db      	ldr	r3, [r3, #28]
 8003f7a:	3b01      	subs	r3, #1
 8003f7c:	051a      	lsls	r2, r3, #20
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	430a      	orrs	r2, r1
 8003f84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	689a      	ldr	r2, [r3, #8]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003f94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	6899      	ldr	r1, [r3, #8]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003fa2:	025a      	lsls	r2, r3, #9
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	430a      	orrs	r2, r1
 8003faa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	689a      	ldr	r2, [r3, #8]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	6899      	ldr	r1, [r3, #8]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	029a      	lsls	r2, r3, #10
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	609a      	str	r2, [r3, #8]
}
 8003fd0:	bf00      	nop
 8003fd2:	3714      	adds	r7, #20
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fda:	4770      	bx	lr
 8003fdc:	40012300 	.word	0x40012300
 8003fe0:	0f000001 	.word	0x0f000001

08003fe4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b085      	sub	sp, #20
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	f003 0307 	and.w	r3, r3, #7
 8003ff2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8004028 <__NVIC_SetPriorityGrouping+0x44>)
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004000:	4013      	ands	r3, r2
 8004002:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800400c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004010:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004014:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004016:	4a04      	ldr	r2, [pc, #16]	@ (8004028 <__NVIC_SetPriorityGrouping+0x44>)
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	60d3      	str	r3, [r2, #12]
}
 800401c:	bf00      	nop
 800401e:	3714      	adds	r7, #20
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr
 8004028:	e000ed00 	.word	0xe000ed00

0800402c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800402c:	b480      	push	{r7}
 800402e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004030:	4b04      	ldr	r3, [pc, #16]	@ (8004044 <__NVIC_GetPriorityGrouping+0x18>)
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	0a1b      	lsrs	r3, r3, #8
 8004036:	f003 0307 	and.w	r3, r3, #7
}
 800403a:	4618      	mov	r0, r3
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr
 8004044:	e000ed00 	.word	0xe000ed00

08004048 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
 800404e:	4603      	mov	r3, r0
 8004050:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004056:	2b00      	cmp	r3, #0
 8004058:	db0b      	blt.n	8004072 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800405a:	79fb      	ldrb	r3, [r7, #7]
 800405c:	f003 021f 	and.w	r2, r3, #31
 8004060:	4907      	ldr	r1, [pc, #28]	@ (8004080 <__NVIC_EnableIRQ+0x38>)
 8004062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004066:	095b      	lsrs	r3, r3, #5
 8004068:	2001      	movs	r0, #1
 800406a:	fa00 f202 	lsl.w	r2, r0, r2
 800406e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004072:	bf00      	nop
 8004074:	370c      	adds	r7, #12
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop
 8004080:	e000e100 	.word	0xe000e100

08004084 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	4603      	mov	r3, r0
 800408c:	6039      	str	r1, [r7, #0]
 800408e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004094:	2b00      	cmp	r3, #0
 8004096:	db0a      	blt.n	80040ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	b2da      	uxtb	r2, r3
 800409c:	490c      	ldr	r1, [pc, #48]	@ (80040d0 <__NVIC_SetPriority+0x4c>)
 800409e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040a2:	0112      	lsls	r2, r2, #4
 80040a4:	b2d2      	uxtb	r2, r2
 80040a6:	440b      	add	r3, r1
 80040a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040ac:	e00a      	b.n	80040c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	b2da      	uxtb	r2, r3
 80040b2:	4908      	ldr	r1, [pc, #32]	@ (80040d4 <__NVIC_SetPriority+0x50>)
 80040b4:	79fb      	ldrb	r3, [r7, #7]
 80040b6:	f003 030f 	and.w	r3, r3, #15
 80040ba:	3b04      	subs	r3, #4
 80040bc:	0112      	lsls	r2, r2, #4
 80040be:	b2d2      	uxtb	r2, r2
 80040c0:	440b      	add	r3, r1
 80040c2:	761a      	strb	r2, [r3, #24]
}
 80040c4:	bf00      	nop
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr
 80040d0:	e000e100 	.word	0xe000e100
 80040d4:	e000ed00 	.word	0xe000ed00

080040d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040d8:	b480      	push	{r7}
 80040da:	b089      	sub	sp, #36	@ 0x24
 80040dc:	af00      	add	r7, sp, #0
 80040de:	60f8      	str	r0, [r7, #12]
 80040e0:	60b9      	str	r1, [r7, #8]
 80040e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f003 0307 	and.w	r3, r3, #7
 80040ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	f1c3 0307 	rsb	r3, r3, #7
 80040f2:	2b04      	cmp	r3, #4
 80040f4:	bf28      	it	cs
 80040f6:	2304      	movcs	r3, #4
 80040f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	3304      	adds	r3, #4
 80040fe:	2b06      	cmp	r3, #6
 8004100:	d902      	bls.n	8004108 <NVIC_EncodePriority+0x30>
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	3b03      	subs	r3, #3
 8004106:	e000      	b.n	800410a <NVIC_EncodePriority+0x32>
 8004108:	2300      	movs	r3, #0
 800410a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800410c:	f04f 32ff 	mov.w	r2, #4294967295
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	fa02 f303 	lsl.w	r3, r2, r3
 8004116:	43da      	mvns	r2, r3
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	401a      	ands	r2, r3
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004120:	f04f 31ff 	mov.w	r1, #4294967295
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	fa01 f303 	lsl.w	r3, r1, r3
 800412a:	43d9      	mvns	r1, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004130:	4313      	orrs	r3, r2
         );
}
 8004132:	4618      	mov	r0, r3
 8004134:	3724      	adds	r7, #36	@ 0x24
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr
	...

08004140 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b082      	sub	sp, #8
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	3b01      	subs	r3, #1
 800414c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004150:	d301      	bcc.n	8004156 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004152:	2301      	movs	r3, #1
 8004154:	e00f      	b.n	8004176 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004156:	4a0a      	ldr	r2, [pc, #40]	@ (8004180 <SysTick_Config+0x40>)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	3b01      	subs	r3, #1
 800415c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800415e:	210f      	movs	r1, #15
 8004160:	f04f 30ff 	mov.w	r0, #4294967295
 8004164:	f7ff ff8e 	bl	8004084 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004168:	4b05      	ldr	r3, [pc, #20]	@ (8004180 <SysTick_Config+0x40>)
 800416a:	2200      	movs	r2, #0
 800416c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800416e:	4b04      	ldr	r3, [pc, #16]	@ (8004180 <SysTick_Config+0x40>)
 8004170:	2207      	movs	r2, #7
 8004172:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004174:	2300      	movs	r3, #0
}
 8004176:	4618      	mov	r0, r3
 8004178:	3708      	adds	r7, #8
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	e000e010 	.word	0xe000e010

08004184 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f7ff ff29 	bl	8003fe4 <__NVIC_SetPriorityGrouping>
}
 8004192:	bf00      	nop
 8004194:	3708      	adds	r7, #8
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800419a:	b580      	push	{r7, lr}
 800419c:	b086      	sub	sp, #24
 800419e:	af00      	add	r7, sp, #0
 80041a0:	4603      	mov	r3, r0
 80041a2:	60b9      	str	r1, [r7, #8]
 80041a4:	607a      	str	r2, [r7, #4]
 80041a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80041a8:	2300      	movs	r3, #0
 80041aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80041ac:	f7ff ff3e 	bl	800402c <__NVIC_GetPriorityGrouping>
 80041b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80041b2:	687a      	ldr	r2, [r7, #4]
 80041b4:	68b9      	ldr	r1, [r7, #8]
 80041b6:	6978      	ldr	r0, [r7, #20]
 80041b8:	f7ff ff8e 	bl	80040d8 <NVIC_EncodePriority>
 80041bc:	4602      	mov	r2, r0
 80041be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041c2:	4611      	mov	r1, r2
 80041c4:	4618      	mov	r0, r3
 80041c6:	f7ff ff5d 	bl	8004084 <__NVIC_SetPriority>
}
 80041ca:	bf00      	nop
 80041cc:	3718      	adds	r7, #24
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}

080041d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041d2:	b580      	push	{r7, lr}
 80041d4:	b082      	sub	sp, #8
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	4603      	mov	r3, r0
 80041da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041e0:	4618      	mov	r0, r3
 80041e2:	f7ff ff31 	bl	8004048 <__NVIC_EnableIRQ>
}
 80041e6:	bf00      	nop
 80041e8:	3708      	adds	r7, #8
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}

080041ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041ee:	b580      	push	{r7, lr}
 80041f0:	b082      	sub	sp, #8
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f7ff ffa2 	bl	8004140 <SysTick_Config>
 80041fc:	4603      	mov	r3, r0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3708      	adds	r7, #8
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
	...

08004208 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b086      	sub	sp, #24
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004210:	2300      	movs	r3, #0
 8004212:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004214:	f7ff faa6 	bl	8003764 <HAL_GetTick>
 8004218:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d101      	bne.n	8004224 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e099      	b.n	8004358 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2202      	movs	r2, #2
 8004228:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f022 0201 	bic.w	r2, r2, #1
 8004242:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004244:	e00f      	b.n	8004266 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004246:	f7ff fa8d 	bl	8003764 <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	2b05      	cmp	r3, #5
 8004252:	d908      	bls.n	8004266 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2220      	movs	r2, #32
 8004258:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2203      	movs	r2, #3
 800425e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004262:	2303      	movs	r3, #3
 8004264:	e078      	b.n	8004358 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	2b00      	cmp	r3, #0
 8004272:	d1e8      	bne.n	8004246 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800427c:	697a      	ldr	r2, [r7, #20]
 800427e:	4b38      	ldr	r3, [pc, #224]	@ (8004360 <HAL_DMA_Init+0x158>)
 8004280:	4013      	ands	r3, r2
 8004282:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	685a      	ldr	r2, [r3, #4]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004292:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	691b      	ldr	r3, [r3, #16]
 8004298:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800429e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a1b      	ldr	r3, [r3, #32]
 80042b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80042b2:	697a      	ldr	r2, [r7, #20]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042bc:	2b04      	cmp	r3, #4
 80042be:	d107      	bne.n	80042d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c8:	4313      	orrs	r3, r2
 80042ca:	697a      	ldr	r2, [r7, #20]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	697a      	ldr	r2, [r7, #20]
 80042d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	695b      	ldr	r3, [r3, #20]
 80042de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	f023 0307 	bic.w	r3, r3, #7
 80042e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ec:	697a      	ldr	r2, [r7, #20]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f6:	2b04      	cmp	r3, #4
 80042f8:	d117      	bne.n	800432a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042fe:	697a      	ldr	r2, [r7, #20]
 8004300:	4313      	orrs	r3, r2
 8004302:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004308:	2b00      	cmp	r3, #0
 800430a:	d00e      	beq.n	800432a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f000 fa89 	bl	8004824 <DMA_CheckFifoParam>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d008      	beq.n	800432a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2240      	movs	r2, #64	@ 0x40
 800431c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2201      	movs	r2, #1
 8004322:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004326:	2301      	movs	r3, #1
 8004328:	e016      	b.n	8004358 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f000 fa40 	bl	80047b8 <DMA_CalcBaseAndBitshift>
 8004338:	4603      	mov	r3, r0
 800433a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004340:	223f      	movs	r2, #63	@ 0x3f
 8004342:	409a      	lsls	r2, r3
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2201      	movs	r2, #1
 8004352:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004356:	2300      	movs	r3, #0
}
 8004358:	4618      	mov	r0, r3
 800435a:	3718      	adds	r7, #24
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}
 8004360:	f010803f 	.word	0xf010803f

08004364 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b084      	sub	sp, #16
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004370:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004372:	f7ff f9f7 	bl	8003764 <HAL_GetTick>
 8004376:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800437e:	b2db      	uxtb	r3, r3
 8004380:	2b02      	cmp	r3, #2
 8004382:	d008      	beq.n	8004396 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2280      	movs	r2, #128	@ 0x80
 8004388:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e052      	b.n	800443c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f022 0216 	bic.w	r2, r2, #22
 80043a4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	695a      	ldr	r2, [r3, #20]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80043b4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d103      	bne.n	80043c6 <HAL_DMA_Abort+0x62>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d007      	beq.n	80043d6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f022 0208 	bic.w	r2, r2, #8
 80043d4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f022 0201 	bic.w	r2, r2, #1
 80043e4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043e6:	e013      	b.n	8004410 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80043e8:	f7ff f9bc 	bl	8003764 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	2b05      	cmp	r3, #5
 80043f4:	d90c      	bls.n	8004410 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2220      	movs	r2, #32
 80043fa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2203      	movs	r2, #3
 8004400:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	e015      	b.n	800443c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0301 	and.w	r3, r3, #1
 800441a:	2b00      	cmp	r3, #0
 800441c:	d1e4      	bne.n	80043e8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004422:	223f      	movs	r2, #63	@ 0x3f
 8004424:	409a      	lsls	r2, r3
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2201      	movs	r2, #1
 800442e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800443a:	2300      	movs	r3, #0
}
 800443c:	4618      	mov	r0, r3
 800443e:	3710      	adds	r7, #16
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004452:	b2db      	uxtb	r3, r3
 8004454:	2b02      	cmp	r3, #2
 8004456:	d004      	beq.n	8004462 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2280      	movs	r2, #128	@ 0x80
 800445c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e00c      	b.n	800447c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2205      	movs	r2, #5
 8004466:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f022 0201 	bic.w	r2, r2, #1
 8004478:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800447a:	2300      	movs	r3, #0
}
 800447c:	4618      	mov	r0, r3
 800447e:	370c      	adds	r7, #12
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr

08004488 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b086      	sub	sp, #24
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004490:	2300      	movs	r3, #0
 8004492:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004494:	4b8e      	ldr	r3, [pc, #568]	@ (80046d0 <HAL_DMA_IRQHandler+0x248>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a8e      	ldr	r2, [pc, #568]	@ (80046d4 <HAL_DMA_IRQHandler+0x24c>)
 800449a:	fba2 2303 	umull	r2, r3, r2, r3
 800449e:	0a9b      	lsrs	r3, r3, #10
 80044a0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044a6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044b2:	2208      	movs	r2, #8
 80044b4:	409a      	lsls	r2, r3
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	4013      	ands	r3, r2
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d01a      	beq.n	80044f4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0304 	and.w	r3, r3, #4
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d013      	beq.n	80044f4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f022 0204 	bic.w	r2, r2, #4
 80044da:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044e0:	2208      	movs	r2, #8
 80044e2:	409a      	lsls	r2, r3
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044ec:	f043 0201 	orr.w	r2, r3, #1
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044f8:	2201      	movs	r2, #1
 80044fa:	409a      	lsls	r2, r3
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	4013      	ands	r3, r2
 8004500:	2b00      	cmp	r3, #0
 8004502:	d012      	beq.n	800452a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	695b      	ldr	r3, [r3, #20]
 800450a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00b      	beq.n	800452a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004516:	2201      	movs	r2, #1
 8004518:	409a      	lsls	r2, r3
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004522:	f043 0202 	orr.w	r2, r3, #2
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800452e:	2204      	movs	r2, #4
 8004530:	409a      	lsls	r2, r3
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	4013      	ands	r3, r2
 8004536:	2b00      	cmp	r3, #0
 8004538:	d012      	beq.n	8004560 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0302 	and.w	r3, r3, #2
 8004544:	2b00      	cmp	r3, #0
 8004546:	d00b      	beq.n	8004560 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800454c:	2204      	movs	r2, #4
 800454e:	409a      	lsls	r2, r3
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004558:	f043 0204 	orr.w	r2, r3, #4
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004564:	2210      	movs	r2, #16
 8004566:	409a      	lsls	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	4013      	ands	r3, r2
 800456c:	2b00      	cmp	r3, #0
 800456e:	d043      	beq.n	80045f8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0308 	and.w	r3, r3, #8
 800457a:	2b00      	cmp	r3, #0
 800457c:	d03c      	beq.n	80045f8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004582:	2210      	movs	r2, #16
 8004584:	409a      	lsls	r2, r3
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004594:	2b00      	cmp	r3, #0
 8004596:	d018      	beq.n	80045ca <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d108      	bne.n	80045b8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d024      	beq.n	80045f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	4798      	blx	r3
 80045b6:	e01f      	b.n	80045f8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d01b      	beq.n	80045f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	4798      	blx	r3
 80045c8:	e016      	b.n	80045f8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d107      	bne.n	80045e8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f022 0208 	bic.w	r2, r2, #8
 80045e6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d003      	beq.n	80045f8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045fc:	2220      	movs	r2, #32
 80045fe:	409a      	lsls	r2, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	4013      	ands	r3, r2
 8004604:	2b00      	cmp	r3, #0
 8004606:	f000 808f 	beq.w	8004728 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0310 	and.w	r3, r3, #16
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 8087 	beq.w	8004728 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800461e:	2220      	movs	r2, #32
 8004620:	409a      	lsls	r2, r3
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800462c:	b2db      	uxtb	r3, r3
 800462e:	2b05      	cmp	r3, #5
 8004630:	d136      	bne.n	80046a0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f022 0216 	bic.w	r2, r2, #22
 8004640:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	695a      	ldr	r2, [r3, #20]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004650:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004656:	2b00      	cmp	r3, #0
 8004658:	d103      	bne.n	8004662 <HAL_DMA_IRQHandler+0x1da>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800465e:	2b00      	cmp	r3, #0
 8004660:	d007      	beq.n	8004672 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f022 0208 	bic.w	r2, r2, #8
 8004670:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004676:	223f      	movs	r2, #63	@ 0x3f
 8004678:	409a      	lsls	r2, r3
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004692:	2b00      	cmp	r3, #0
 8004694:	d07e      	beq.n	8004794 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	4798      	blx	r3
        }
        return;
 800469e:	e079      	b.n	8004794 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d01d      	beq.n	80046ea <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d10d      	bne.n	80046d8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d031      	beq.n	8004728 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	4798      	blx	r3
 80046cc:	e02c      	b.n	8004728 <HAL_DMA_IRQHandler+0x2a0>
 80046ce:	bf00      	nop
 80046d0:	2000000c 	.word	0x2000000c
 80046d4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d023      	beq.n	8004728 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	4798      	blx	r3
 80046e8:	e01e      	b.n	8004728 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d10f      	bne.n	8004718 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f022 0210 	bic.w	r2, r2, #16
 8004706:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800471c:	2b00      	cmp	r3, #0
 800471e:	d003      	beq.n	8004728 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800472c:	2b00      	cmp	r3, #0
 800472e:	d032      	beq.n	8004796 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004734:	f003 0301 	and.w	r3, r3, #1
 8004738:	2b00      	cmp	r3, #0
 800473a:	d022      	beq.n	8004782 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2205      	movs	r2, #5
 8004740:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f022 0201 	bic.w	r2, r2, #1
 8004752:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	3301      	adds	r3, #1
 8004758:	60bb      	str	r3, [r7, #8]
 800475a:	697a      	ldr	r2, [r7, #20]
 800475c:	429a      	cmp	r2, r3
 800475e:	d307      	bcc.n	8004770 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 0301 	and.w	r3, r3, #1
 800476a:	2b00      	cmp	r3, #0
 800476c:	d1f2      	bne.n	8004754 <HAL_DMA_IRQHandler+0x2cc>
 800476e:	e000      	b.n	8004772 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004770:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004786:	2b00      	cmp	r3, #0
 8004788:	d005      	beq.n	8004796 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	4798      	blx	r3
 8004792:	e000      	b.n	8004796 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004794:	bf00      	nop
    }
  }
}
 8004796:	3718      	adds	r7, #24
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80047aa:	b2db      	uxtb	r3, r3
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	370c      	adds	r7, #12
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr

080047b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b085      	sub	sp, #20
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	3b10      	subs	r3, #16
 80047c8:	4a14      	ldr	r2, [pc, #80]	@ (800481c <DMA_CalcBaseAndBitshift+0x64>)
 80047ca:	fba2 2303 	umull	r2, r3, r2, r3
 80047ce:	091b      	lsrs	r3, r3, #4
 80047d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80047d2:	4a13      	ldr	r2, [pc, #76]	@ (8004820 <DMA_CalcBaseAndBitshift+0x68>)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	4413      	add	r3, r2
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	461a      	mov	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2b03      	cmp	r3, #3
 80047e4:	d909      	bls.n	80047fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80047ee:	f023 0303 	bic.w	r3, r3, #3
 80047f2:	1d1a      	adds	r2, r3, #4
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	659a      	str	r2, [r3, #88]	@ 0x58
 80047f8:	e007      	b.n	800480a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004802:	f023 0303 	bic.w	r3, r3, #3
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800480e:	4618      	mov	r0, r3
 8004810:	3714      	adds	r7, #20
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	aaaaaaab 	.word	0xaaaaaaab
 8004820:	0800f490 	.word	0x0800f490

08004824 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004824:	b480      	push	{r7}
 8004826:	b085      	sub	sp, #20
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800482c:	2300      	movs	r3, #0
 800482e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004834:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	699b      	ldr	r3, [r3, #24]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d11f      	bne.n	800487e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	2b03      	cmp	r3, #3
 8004842:	d856      	bhi.n	80048f2 <DMA_CheckFifoParam+0xce>
 8004844:	a201      	add	r2, pc, #4	@ (adr r2, 800484c <DMA_CheckFifoParam+0x28>)
 8004846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800484a:	bf00      	nop
 800484c:	0800485d 	.word	0x0800485d
 8004850:	0800486f 	.word	0x0800486f
 8004854:	0800485d 	.word	0x0800485d
 8004858:	080048f3 	.word	0x080048f3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004860:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004864:	2b00      	cmp	r3, #0
 8004866:	d046      	beq.n	80048f6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800486c:	e043      	b.n	80048f6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004872:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004876:	d140      	bne.n	80048fa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800487c:	e03d      	b.n	80048fa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004886:	d121      	bne.n	80048cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	2b03      	cmp	r3, #3
 800488c:	d837      	bhi.n	80048fe <DMA_CheckFifoParam+0xda>
 800488e:	a201      	add	r2, pc, #4	@ (adr r2, 8004894 <DMA_CheckFifoParam+0x70>)
 8004890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004894:	080048a5 	.word	0x080048a5
 8004898:	080048ab 	.word	0x080048ab
 800489c:	080048a5 	.word	0x080048a5
 80048a0:	080048bd 	.word	0x080048bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	73fb      	strb	r3, [r7, #15]
      break;
 80048a8:	e030      	b.n	800490c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d025      	beq.n	8004902 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048ba:	e022      	b.n	8004902 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80048c4:	d11f      	bne.n	8004906 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80048ca:	e01c      	b.n	8004906 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d903      	bls.n	80048da <DMA_CheckFifoParam+0xb6>
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	2b03      	cmp	r3, #3
 80048d6:	d003      	beq.n	80048e0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80048d8:	e018      	b.n	800490c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	73fb      	strb	r3, [r7, #15]
      break;
 80048de:	e015      	b.n	800490c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d00e      	beq.n	800490a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	73fb      	strb	r3, [r7, #15]
      break;
 80048f0:	e00b      	b.n	800490a <DMA_CheckFifoParam+0xe6>
      break;
 80048f2:	bf00      	nop
 80048f4:	e00a      	b.n	800490c <DMA_CheckFifoParam+0xe8>
      break;
 80048f6:	bf00      	nop
 80048f8:	e008      	b.n	800490c <DMA_CheckFifoParam+0xe8>
      break;
 80048fa:	bf00      	nop
 80048fc:	e006      	b.n	800490c <DMA_CheckFifoParam+0xe8>
      break;
 80048fe:	bf00      	nop
 8004900:	e004      	b.n	800490c <DMA_CheckFifoParam+0xe8>
      break;
 8004902:	bf00      	nop
 8004904:	e002      	b.n	800490c <DMA_CheckFifoParam+0xe8>
      break;   
 8004906:	bf00      	nop
 8004908:	e000      	b.n	800490c <DMA_CheckFifoParam+0xe8>
      break;
 800490a:	bf00      	nop
    }
  } 
  
  return status; 
 800490c:	7bfb      	ldrb	r3, [r7, #15]
}
 800490e:	4618      	mov	r0, r3
 8004910:	3714      	adds	r7, #20
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr
 800491a:	bf00      	nop

0800491c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800491c:	b480      	push	{r7}
 800491e:	b089      	sub	sp, #36	@ 0x24
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004926:	2300      	movs	r3, #0
 8004928:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800492a:	2300      	movs	r3, #0
 800492c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800492e:	2300      	movs	r3, #0
 8004930:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004932:	2300      	movs	r3, #0
 8004934:	61fb      	str	r3, [r7, #28]
 8004936:	e165      	b.n	8004c04 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004938:	2201      	movs	r2, #1
 800493a:	69fb      	ldr	r3, [r7, #28]
 800493c:	fa02 f303 	lsl.w	r3, r2, r3
 8004940:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	697a      	ldr	r2, [r7, #20]
 8004948:	4013      	ands	r3, r2
 800494a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800494c:	693a      	ldr	r2, [r7, #16]
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	429a      	cmp	r2, r3
 8004952:	f040 8154 	bne.w	8004bfe <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f003 0303 	and.w	r3, r3, #3
 800495e:	2b01      	cmp	r3, #1
 8004960:	d005      	beq.n	800496e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800496a:	2b02      	cmp	r3, #2
 800496c:	d130      	bne.n	80049d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	005b      	lsls	r3, r3, #1
 8004978:	2203      	movs	r2, #3
 800497a:	fa02 f303 	lsl.w	r3, r2, r3
 800497e:	43db      	mvns	r3, r3
 8004980:	69ba      	ldr	r2, [r7, #24]
 8004982:	4013      	ands	r3, r2
 8004984:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	68da      	ldr	r2, [r3, #12]
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	005b      	lsls	r3, r3, #1
 800498e:	fa02 f303 	lsl.w	r3, r2, r3
 8004992:	69ba      	ldr	r2, [r7, #24]
 8004994:	4313      	orrs	r3, r2
 8004996:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	69ba      	ldr	r2, [r7, #24]
 800499c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80049a4:	2201      	movs	r2, #1
 80049a6:	69fb      	ldr	r3, [r7, #28]
 80049a8:	fa02 f303 	lsl.w	r3, r2, r3
 80049ac:	43db      	mvns	r3, r3
 80049ae:	69ba      	ldr	r2, [r7, #24]
 80049b0:	4013      	ands	r3, r2
 80049b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	091b      	lsrs	r3, r3, #4
 80049ba:	f003 0201 	and.w	r2, r3, #1
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	fa02 f303 	lsl.w	r3, r2, r3
 80049c4:	69ba      	ldr	r2, [r7, #24]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	69ba      	ldr	r2, [r7, #24]
 80049ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	f003 0303 	and.w	r3, r3, #3
 80049d8:	2b03      	cmp	r3, #3
 80049da:	d017      	beq.n	8004a0c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	005b      	lsls	r3, r3, #1
 80049e6:	2203      	movs	r2, #3
 80049e8:	fa02 f303 	lsl.w	r3, r2, r3
 80049ec:	43db      	mvns	r3, r3
 80049ee:	69ba      	ldr	r2, [r7, #24]
 80049f0:	4013      	ands	r3, r2
 80049f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	689a      	ldr	r2, [r3, #8]
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	005b      	lsls	r3, r3, #1
 80049fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004a00:	69ba      	ldr	r2, [r7, #24]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	69ba      	ldr	r2, [r7, #24]
 8004a0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	f003 0303 	and.w	r3, r3, #3
 8004a14:	2b02      	cmp	r3, #2
 8004a16:	d123      	bne.n	8004a60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004a18:	69fb      	ldr	r3, [r7, #28]
 8004a1a:	08da      	lsrs	r2, r3, #3
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	3208      	adds	r2, #8
 8004a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004a26:	69fb      	ldr	r3, [r7, #28]
 8004a28:	f003 0307 	and.w	r3, r3, #7
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	220f      	movs	r2, #15
 8004a30:	fa02 f303 	lsl.w	r3, r2, r3
 8004a34:	43db      	mvns	r3, r3
 8004a36:	69ba      	ldr	r2, [r7, #24]
 8004a38:	4013      	ands	r3, r2
 8004a3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	691a      	ldr	r2, [r3, #16]
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	f003 0307 	and.w	r3, r3, #7
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4c:	69ba      	ldr	r2, [r7, #24]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004a52:	69fb      	ldr	r3, [r7, #28]
 8004a54:	08da      	lsrs	r2, r3, #3
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	3208      	adds	r2, #8
 8004a5a:	69b9      	ldr	r1, [r7, #24]
 8004a5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	005b      	lsls	r3, r3, #1
 8004a6a:	2203      	movs	r2, #3
 8004a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a70:	43db      	mvns	r3, r3
 8004a72:	69ba      	ldr	r2, [r7, #24]
 8004a74:	4013      	ands	r3, r2
 8004a76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f003 0203 	and.w	r2, r3, #3
 8004a80:	69fb      	ldr	r3, [r7, #28]
 8004a82:	005b      	lsls	r3, r3, #1
 8004a84:	fa02 f303 	lsl.w	r3, r2, r3
 8004a88:	69ba      	ldr	r2, [r7, #24]
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	69ba      	ldr	r2, [r7, #24]
 8004a92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	f000 80ae 	beq.w	8004bfe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	60fb      	str	r3, [r7, #12]
 8004aa6:	4b5d      	ldr	r3, [pc, #372]	@ (8004c1c <HAL_GPIO_Init+0x300>)
 8004aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aaa:	4a5c      	ldr	r2, [pc, #368]	@ (8004c1c <HAL_GPIO_Init+0x300>)
 8004aac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004ab0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ab2:	4b5a      	ldr	r3, [pc, #360]	@ (8004c1c <HAL_GPIO_Init+0x300>)
 8004ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ab6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004aba:	60fb      	str	r3, [r7, #12]
 8004abc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004abe:	4a58      	ldr	r2, [pc, #352]	@ (8004c20 <HAL_GPIO_Init+0x304>)
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	089b      	lsrs	r3, r3, #2
 8004ac4:	3302      	adds	r3, #2
 8004ac6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	f003 0303 	and.w	r3, r3, #3
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	220f      	movs	r2, #15
 8004ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8004ada:	43db      	mvns	r3, r3
 8004adc:	69ba      	ldr	r2, [r7, #24]
 8004ade:	4013      	ands	r3, r2
 8004ae0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a4f      	ldr	r2, [pc, #316]	@ (8004c24 <HAL_GPIO_Init+0x308>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d025      	beq.n	8004b36 <HAL_GPIO_Init+0x21a>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a4e      	ldr	r2, [pc, #312]	@ (8004c28 <HAL_GPIO_Init+0x30c>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d01f      	beq.n	8004b32 <HAL_GPIO_Init+0x216>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a4d      	ldr	r2, [pc, #308]	@ (8004c2c <HAL_GPIO_Init+0x310>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d019      	beq.n	8004b2e <HAL_GPIO_Init+0x212>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a4c      	ldr	r2, [pc, #304]	@ (8004c30 <HAL_GPIO_Init+0x314>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d013      	beq.n	8004b2a <HAL_GPIO_Init+0x20e>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a4b      	ldr	r2, [pc, #300]	@ (8004c34 <HAL_GPIO_Init+0x318>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d00d      	beq.n	8004b26 <HAL_GPIO_Init+0x20a>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a4a      	ldr	r2, [pc, #296]	@ (8004c38 <HAL_GPIO_Init+0x31c>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d007      	beq.n	8004b22 <HAL_GPIO_Init+0x206>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4a49      	ldr	r2, [pc, #292]	@ (8004c3c <HAL_GPIO_Init+0x320>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d101      	bne.n	8004b1e <HAL_GPIO_Init+0x202>
 8004b1a:	2306      	movs	r3, #6
 8004b1c:	e00c      	b.n	8004b38 <HAL_GPIO_Init+0x21c>
 8004b1e:	2307      	movs	r3, #7
 8004b20:	e00a      	b.n	8004b38 <HAL_GPIO_Init+0x21c>
 8004b22:	2305      	movs	r3, #5
 8004b24:	e008      	b.n	8004b38 <HAL_GPIO_Init+0x21c>
 8004b26:	2304      	movs	r3, #4
 8004b28:	e006      	b.n	8004b38 <HAL_GPIO_Init+0x21c>
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e004      	b.n	8004b38 <HAL_GPIO_Init+0x21c>
 8004b2e:	2302      	movs	r3, #2
 8004b30:	e002      	b.n	8004b38 <HAL_GPIO_Init+0x21c>
 8004b32:	2301      	movs	r3, #1
 8004b34:	e000      	b.n	8004b38 <HAL_GPIO_Init+0x21c>
 8004b36:	2300      	movs	r3, #0
 8004b38:	69fa      	ldr	r2, [r7, #28]
 8004b3a:	f002 0203 	and.w	r2, r2, #3
 8004b3e:	0092      	lsls	r2, r2, #2
 8004b40:	4093      	lsls	r3, r2
 8004b42:	69ba      	ldr	r2, [r7, #24]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004b48:	4935      	ldr	r1, [pc, #212]	@ (8004c20 <HAL_GPIO_Init+0x304>)
 8004b4a:	69fb      	ldr	r3, [r7, #28]
 8004b4c:	089b      	lsrs	r3, r3, #2
 8004b4e:	3302      	adds	r3, #2
 8004b50:	69ba      	ldr	r2, [r7, #24]
 8004b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004b56:	4b3a      	ldr	r3, [pc, #232]	@ (8004c40 <HAL_GPIO_Init+0x324>)
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	43db      	mvns	r3, r3
 8004b60:	69ba      	ldr	r2, [r7, #24]
 8004b62:	4013      	ands	r3, r2
 8004b64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d003      	beq.n	8004b7a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004b72:	69ba      	ldr	r2, [r7, #24]
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004b7a:	4a31      	ldr	r2, [pc, #196]	@ (8004c40 <HAL_GPIO_Init+0x324>)
 8004b7c:	69bb      	ldr	r3, [r7, #24]
 8004b7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004b80:	4b2f      	ldr	r3, [pc, #188]	@ (8004c40 <HAL_GPIO_Init+0x324>)
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	43db      	mvns	r3, r3
 8004b8a:	69ba      	ldr	r2, [r7, #24]
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d003      	beq.n	8004ba4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004b9c:	69ba      	ldr	r2, [r7, #24]
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ba4:	4a26      	ldr	r2, [pc, #152]	@ (8004c40 <HAL_GPIO_Init+0x324>)
 8004ba6:	69bb      	ldr	r3, [r7, #24]
 8004ba8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004baa:	4b25      	ldr	r3, [pc, #148]	@ (8004c40 <HAL_GPIO_Init+0x324>)
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	43db      	mvns	r3, r3
 8004bb4:	69ba      	ldr	r2, [r7, #24]
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d003      	beq.n	8004bce <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004bc6:	69ba      	ldr	r2, [r7, #24]
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004bce:	4a1c      	ldr	r2, [pc, #112]	@ (8004c40 <HAL_GPIO_Init+0x324>)
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004bd4:	4b1a      	ldr	r3, [pc, #104]	@ (8004c40 <HAL_GPIO_Init+0x324>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	43db      	mvns	r3, r3
 8004bde:	69ba      	ldr	r2, [r7, #24]
 8004be0:	4013      	ands	r3, r2
 8004be2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d003      	beq.n	8004bf8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004bf0:	69ba      	ldr	r2, [r7, #24]
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004bf8:	4a11      	ldr	r2, [pc, #68]	@ (8004c40 <HAL_GPIO_Init+0x324>)
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	3301      	adds	r3, #1
 8004c02:	61fb      	str	r3, [r7, #28]
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	2b0f      	cmp	r3, #15
 8004c08:	f67f ae96 	bls.w	8004938 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004c0c:	bf00      	nop
 8004c0e:	bf00      	nop
 8004c10:	3724      	adds	r7, #36	@ 0x24
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	40023800 	.word	0x40023800
 8004c20:	40013800 	.word	0x40013800
 8004c24:	40020000 	.word	0x40020000
 8004c28:	40020400 	.word	0x40020400
 8004c2c:	40020800 	.word	0x40020800
 8004c30:	40020c00 	.word	0x40020c00
 8004c34:	40021000 	.word	0x40021000
 8004c38:	40021400 	.word	0x40021400
 8004c3c:	40021800 	.word	0x40021800
 8004c40:	40013c00 	.word	0x40013c00

08004c44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b083      	sub	sp, #12
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	807b      	strh	r3, [r7, #2]
 8004c50:	4613      	mov	r3, r2
 8004c52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004c54:	787b      	ldrb	r3, [r7, #1]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d003      	beq.n	8004c62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004c5a:	887a      	ldrh	r2, [r7, #2]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004c60:	e003      	b.n	8004c6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004c62:	887b      	ldrh	r3, [r7, #2]
 8004c64:	041a      	lsls	r2, r3, #16
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	619a      	str	r2, [r3, #24]
}
 8004c6a:	bf00      	nop
 8004c6c:	370c      	adds	r7, #12
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr

08004c76 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004c76:	b480      	push	{r7}
 8004c78:	b085      	sub	sp, #20
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
 8004c7e:	460b      	mov	r3, r1
 8004c80:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004c88:	887a      	ldrh	r2, [r7, #2]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	041a      	lsls	r2, r3, #16
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	43d9      	mvns	r1, r3
 8004c94:	887b      	ldrh	r3, [r7, #2]
 8004c96:	400b      	ands	r3, r1
 8004c98:	431a      	orrs	r2, r3
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	619a      	str	r2, [r3, #24]
}
 8004c9e:	bf00      	nop
 8004ca0:	3714      	adds	r7, #20
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr
	...

08004cac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d101      	bne.n	8004cbe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e12b      	b.n	8004f16 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d106      	bne.n	8004cd8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f7fe f962 	bl	8002f9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2224      	movs	r2, #36	@ 0x24
 8004cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f022 0201 	bic.w	r2, r2, #1
 8004cee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004cfe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d0e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004d10:	f002 ff98 	bl	8007c44 <HAL_RCC_GetPCLK1Freq>
 8004d14:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	4a81      	ldr	r2, [pc, #516]	@ (8004f20 <HAL_I2C_Init+0x274>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d807      	bhi.n	8004d30 <HAL_I2C_Init+0x84>
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	4a80      	ldr	r2, [pc, #512]	@ (8004f24 <HAL_I2C_Init+0x278>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	bf94      	ite	ls
 8004d28:	2301      	movls	r3, #1
 8004d2a:	2300      	movhi	r3, #0
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	e006      	b.n	8004d3e <HAL_I2C_Init+0x92>
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	4a7d      	ldr	r2, [pc, #500]	@ (8004f28 <HAL_I2C_Init+0x27c>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	bf94      	ite	ls
 8004d38:	2301      	movls	r3, #1
 8004d3a:	2300      	movhi	r3, #0
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d001      	beq.n	8004d46 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e0e7      	b.n	8004f16 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	4a78      	ldr	r2, [pc, #480]	@ (8004f2c <HAL_I2C_Init+0x280>)
 8004d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d4e:	0c9b      	lsrs	r3, r3, #18
 8004d50:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	68ba      	ldr	r2, [r7, #8]
 8004d62:	430a      	orrs	r2, r1
 8004d64:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	6a1b      	ldr	r3, [r3, #32]
 8004d6c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	4a6a      	ldr	r2, [pc, #424]	@ (8004f20 <HAL_I2C_Init+0x274>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d802      	bhi.n	8004d80 <HAL_I2C_Init+0xd4>
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	3301      	adds	r3, #1
 8004d7e:	e009      	b.n	8004d94 <HAL_I2C_Init+0xe8>
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004d86:	fb02 f303 	mul.w	r3, r2, r3
 8004d8a:	4a69      	ldr	r2, [pc, #420]	@ (8004f30 <HAL_I2C_Init+0x284>)
 8004d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d90:	099b      	lsrs	r3, r3, #6
 8004d92:	3301      	adds	r3, #1
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	6812      	ldr	r2, [r2, #0]
 8004d98:	430b      	orrs	r3, r1
 8004d9a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	69db      	ldr	r3, [r3, #28]
 8004da2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004da6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	495c      	ldr	r1, [pc, #368]	@ (8004f20 <HAL_I2C_Init+0x274>)
 8004db0:	428b      	cmp	r3, r1
 8004db2:	d819      	bhi.n	8004de8 <HAL_I2C_Init+0x13c>
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	1e59      	subs	r1, r3, #1
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	005b      	lsls	r3, r3, #1
 8004dbe:	fbb1 f3f3 	udiv	r3, r1, r3
 8004dc2:	1c59      	adds	r1, r3, #1
 8004dc4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004dc8:	400b      	ands	r3, r1
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d00a      	beq.n	8004de4 <HAL_I2C_Init+0x138>
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	1e59      	subs	r1, r3, #1
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	005b      	lsls	r3, r3, #1
 8004dd8:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ddc:	3301      	adds	r3, #1
 8004dde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004de2:	e051      	b.n	8004e88 <HAL_I2C_Init+0x1dc>
 8004de4:	2304      	movs	r3, #4
 8004de6:	e04f      	b.n	8004e88 <HAL_I2C_Init+0x1dc>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d111      	bne.n	8004e14 <HAL_I2C_Init+0x168>
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	1e58      	subs	r0, r3, #1
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6859      	ldr	r1, [r3, #4]
 8004df8:	460b      	mov	r3, r1
 8004dfa:	005b      	lsls	r3, r3, #1
 8004dfc:	440b      	add	r3, r1
 8004dfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e02:	3301      	adds	r3, #1
 8004e04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	bf0c      	ite	eq
 8004e0c:	2301      	moveq	r3, #1
 8004e0e:	2300      	movne	r3, #0
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	e012      	b.n	8004e3a <HAL_I2C_Init+0x18e>
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	1e58      	subs	r0, r3, #1
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6859      	ldr	r1, [r3, #4]
 8004e1c:	460b      	mov	r3, r1
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	440b      	add	r3, r1
 8004e22:	0099      	lsls	r1, r3, #2
 8004e24:	440b      	add	r3, r1
 8004e26:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e2a:	3301      	adds	r3, #1
 8004e2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	bf0c      	ite	eq
 8004e34:	2301      	moveq	r3, #1
 8004e36:	2300      	movne	r3, #0
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d001      	beq.n	8004e42 <HAL_I2C_Init+0x196>
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e022      	b.n	8004e88 <HAL_I2C_Init+0x1dc>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d10e      	bne.n	8004e68 <HAL_I2C_Init+0x1bc>
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	1e58      	subs	r0, r3, #1
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6859      	ldr	r1, [r3, #4]
 8004e52:	460b      	mov	r3, r1
 8004e54:	005b      	lsls	r3, r3, #1
 8004e56:	440b      	add	r3, r1
 8004e58:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e5c:	3301      	adds	r3, #1
 8004e5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e66:	e00f      	b.n	8004e88 <HAL_I2C_Init+0x1dc>
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	1e58      	subs	r0, r3, #1
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6859      	ldr	r1, [r3, #4]
 8004e70:	460b      	mov	r3, r1
 8004e72:	009b      	lsls	r3, r3, #2
 8004e74:	440b      	add	r3, r1
 8004e76:	0099      	lsls	r1, r3, #2
 8004e78:	440b      	add	r3, r1
 8004e7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e7e:	3301      	adds	r3, #1
 8004e80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e84:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004e88:	6879      	ldr	r1, [r7, #4]
 8004e8a:	6809      	ldr	r1, [r1, #0]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	69da      	ldr	r2, [r3, #28]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a1b      	ldr	r3, [r3, #32]
 8004ea2:	431a      	orrs	r2, r3
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	430a      	orrs	r2, r1
 8004eaa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004eb6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004eba:	687a      	ldr	r2, [r7, #4]
 8004ebc:	6911      	ldr	r1, [r2, #16]
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	68d2      	ldr	r2, [r2, #12]
 8004ec2:	4311      	orrs	r1, r2
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	6812      	ldr	r2, [r2, #0]
 8004ec8:	430b      	orrs	r3, r1
 8004eca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	68db      	ldr	r3, [r3, #12]
 8004ed2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	695a      	ldr	r2, [r3, #20]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	699b      	ldr	r3, [r3, #24]
 8004ede:	431a      	orrs	r2, r3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f042 0201 	orr.w	r2, r2, #1
 8004ef6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2200      	movs	r2, #0
 8004efc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2220      	movs	r2, #32
 8004f02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004f14:	2300      	movs	r3, #0
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3710      	adds	r7, #16
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	000186a0 	.word	0x000186a0
 8004f24:	001e847f 	.word	0x001e847f
 8004f28:	003d08ff 	.word	0x003d08ff
 8004f2c:	431bde83 	.word	0x431bde83
 8004f30:	10624dd3 	.word	0x10624dd3

08004f34 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	695b      	ldr	r3, [r3, #20]
 8004f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f46:	2b80      	cmp	r3, #128	@ 0x80
 8004f48:	d103      	bne.n	8004f52 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	611a      	str	r2, [r3, #16]
  }
}
 8004f52:	bf00      	nop
 8004f54:	370c      	adds	r7, #12
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr
	...

08004f60 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b088      	sub	sp, #32
 8004f64:	af02      	add	r7, sp, #8
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	4608      	mov	r0, r1
 8004f6a:	4611      	mov	r1, r2
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	4603      	mov	r3, r0
 8004f70:	817b      	strh	r3, [r7, #10]
 8004f72:	460b      	mov	r3, r1
 8004f74:	813b      	strh	r3, [r7, #8]
 8004f76:	4613      	mov	r3, r2
 8004f78:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f7a:	f7fe fbf3 	bl	8003764 <HAL_GetTick>
 8004f7e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	2b20      	cmp	r3, #32
 8004f8a:	f040 80d9 	bne.w	8005140 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	9300      	str	r3, [sp, #0]
 8004f92:	2319      	movs	r3, #25
 8004f94:	2201      	movs	r2, #1
 8004f96:	496d      	ldr	r1, [pc, #436]	@ (800514c <HAL_I2C_Mem_Write+0x1ec>)
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	f002 fa63 	bl	8007464 <I2C_WaitOnFlagUntilTimeout>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d001      	beq.n	8004fa8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004fa4:	2302      	movs	r3, #2
 8004fa6:	e0cc      	b.n	8005142 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d101      	bne.n	8004fb6 <HAL_I2C_Mem_Write+0x56>
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	e0c5      	b.n	8005142 <HAL_I2C_Mem_Write+0x1e2>
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0301 	and.w	r3, r3, #1
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d007      	beq.n	8004fdc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f042 0201 	orr.w	r2, r2, #1
 8004fda:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2221      	movs	r2, #33	@ 0x21
 8004ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2240      	movs	r2, #64	@ 0x40
 8004ff8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2200      	movs	r2, #0
 8005000:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6a3a      	ldr	r2, [r7, #32]
 8005006:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800500c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005012:	b29a      	uxth	r2, r3
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	4a4d      	ldr	r2, [pc, #308]	@ (8005150 <HAL_I2C_Mem_Write+0x1f0>)
 800501c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800501e:	88f8      	ldrh	r0, [r7, #6]
 8005020:	893a      	ldrh	r2, [r7, #8]
 8005022:	8979      	ldrh	r1, [r7, #10]
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	9301      	str	r3, [sp, #4]
 8005028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800502a:	9300      	str	r3, [sp, #0]
 800502c:	4603      	mov	r3, r0
 800502e:	68f8      	ldr	r0, [r7, #12]
 8005030:	f001 fff2 	bl	8007018 <I2C_RequestMemoryWrite>
 8005034:	4603      	mov	r3, r0
 8005036:	2b00      	cmp	r3, #0
 8005038:	d052      	beq.n	80050e0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	e081      	b.n	8005142 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800503e:	697a      	ldr	r2, [r7, #20]
 8005040:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f002 fb28 	bl	8007698 <I2C_WaitOnTXEFlagUntilTimeout>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00d      	beq.n	800506a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005052:	2b04      	cmp	r3, #4
 8005054:	d107      	bne.n	8005066 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005064:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e06b      	b.n	8005142 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506e:	781a      	ldrb	r2, [r3, #0]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800507a:	1c5a      	adds	r2, r3, #1
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005084:	3b01      	subs	r3, #1
 8005086:	b29a      	uxth	r2, r3
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005090:	b29b      	uxth	r3, r3
 8005092:	3b01      	subs	r3, #1
 8005094:	b29a      	uxth	r2, r3
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	695b      	ldr	r3, [r3, #20]
 80050a0:	f003 0304 	and.w	r3, r3, #4
 80050a4:	2b04      	cmp	r3, #4
 80050a6:	d11b      	bne.n	80050e0 <HAL_I2C_Mem_Write+0x180>
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d017      	beq.n	80050e0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b4:	781a      	ldrb	r2, [r3, #0]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c0:	1c5a      	adds	r2, r3, #1
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ca:	3b01      	subs	r3, #1
 80050cc:	b29a      	uxth	r2, r3
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	3b01      	subs	r3, #1
 80050da:	b29a      	uxth	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d1aa      	bne.n	800503e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050e8:	697a      	ldr	r2, [r7, #20]
 80050ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050ec:	68f8      	ldr	r0, [r7, #12]
 80050ee:	f002 fb1b 	bl	8007728 <I2C_WaitOnBTFFlagUntilTimeout>
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00d      	beq.n	8005114 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050fc:	2b04      	cmp	r3, #4
 80050fe:	d107      	bne.n	8005110 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800510e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e016      	b.n	8005142 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005122:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2220      	movs	r2, #32
 8005128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800513c:	2300      	movs	r3, #0
 800513e:	e000      	b.n	8005142 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005140:	2302      	movs	r3, #2
  }
}
 8005142:	4618      	mov	r0, r3
 8005144:	3718      	adds	r7, #24
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	00100002 	.word	0x00100002
 8005150:	ffff0000 	.word	0xffff0000

08005154 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b08c      	sub	sp, #48	@ 0x30
 8005158:	af02      	add	r7, sp, #8
 800515a:	60f8      	str	r0, [r7, #12]
 800515c:	4608      	mov	r0, r1
 800515e:	4611      	mov	r1, r2
 8005160:	461a      	mov	r2, r3
 8005162:	4603      	mov	r3, r0
 8005164:	817b      	strh	r3, [r7, #10]
 8005166:	460b      	mov	r3, r1
 8005168:	813b      	strh	r3, [r7, #8]
 800516a:	4613      	mov	r3, r2
 800516c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800516e:	f7fe faf9 	bl	8003764 <HAL_GetTick>
 8005172:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800517a:	b2db      	uxtb	r3, r3
 800517c:	2b20      	cmp	r3, #32
 800517e:	f040 8214 	bne.w	80055aa <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005184:	9300      	str	r3, [sp, #0]
 8005186:	2319      	movs	r3, #25
 8005188:	2201      	movs	r2, #1
 800518a:	497b      	ldr	r1, [pc, #492]	@ (8005378 <HAL_I2C_Mem_Read+0x224>)
 800518c:	68f8      	ldr	r0, [r7, #12]
 800518e:	f002 f969 	bl	8007464 <I2C_WaitOnFlagUntilTimeout>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d001      	beq.n	800519c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005198:	2302      	movs	r3, #2
 800519a:	e207      	b.n	80055ac <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	d101      	bne.n	80051aa <HAL_I2C_Mem_Read+0x56>
 80051a6:	2302      	movs	r3, #2
 80051a8:	e200      	b.n	80055ac <HAL_I2C_Mem_Read+0x458>
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2201      	movs	r2, #1
 80051ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f003 0301 	and.w	r3, r3, #1
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d007      	beq.n	80051d0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f042 0201 	orr.w	r2, r2, #1
 80051ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2222      	movs	r2, #34	@ 0x22
 80051e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2240      	movs	r2, #64	@ 0x40
 80051ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2200      	movs	r2, #0
 80051f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005200:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005206:	b29a      	uxth	r2, r3
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	4a5b      	ldr	r2, [pc, #364]	@ (800537c <HAL_I2C_Mem_Read+0x228>)
 8005210:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005212:	88f8      	ldrh	r0, [r7, #6]
 8005214:	893a      	ldrh	r2, [r7, #8]
 8005216:	8979      	ldrh	r1, [r7, #10]
 8005218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800521a:	9301      	str	r3, [sp, #4]
 800521c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800521e:	9300      	str	r3, [sp, #0]
 8005220:	4603      	mov	r3, r0
 8005222:	68f8      	ldr	r0, [r7, #12]
 8005224:	f001 ff8e 	bl	8007144 <I2C_RequestMemoryRead>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d001      	beq.n	8005232 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e1bc      	b.n	80055ac <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005236:	2b00      	cmp	r3, #0
 8005238:	d113      	bne.n	8005262 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800523a:	2300      	movs	r3, #0
 800523c:	623b      	str	r3, [r7, #32]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	695b      	ldr	r3, [r3, #20]
 8005244:	623b      	str	r3, [r7, #32]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	699b      	ldr	r3, [r3, #24]
 800524c:	623b      	str	r3, [r7, #32]
 800524e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800525e:	601a      	str	r2, [r3, #0]
 8005260:	e190      	b.n	8005584 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005266:	2b01      	cmp	r3, #1
 8005268:	d11b      	bne.n	80052a2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005278:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800527a:	2300      	movs	r3, #0
 800527c:	61fb      	str	r3, [r7, #28]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	695b      	ldr	r3, [r3, #20]
 8005284:	61fb      	str	r3, [r7, #28]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	699b      	ldr	r3, [r3, #24]
 800528c:	61fb      	str	r3, [r7, #28]
 800528e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800529e:	601a      	str	r2, [r3, #0]
 80052a0:	e170      	b.n	8005584 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d11b      	bne.n	80052e2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052b8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681a      	ldr	r2, [r3, #0]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052ca:	2300      	movs	r3, #0
 80052cc:	61bb      	str	r3, [r7, #24]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	695b      	ldr	r3, [r3, #20]
 80052d4:	61bb      	str	r3, [r7, #24]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	699b      	ldr	r3, [r3, #24]
 80052dc:	61bb      	str	r3, [r7, #24]
 80052de:	69bb      	ldr	r3, [r7, #24]
 80052e0:	e150      	b.n	8005584 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052e2:	2300      	movs	r3, #0
 80052e4:	617b      	str	r3, [r7, #20]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	695b      	ldr	r3, [r3, #20]
 80052ec:	617b      	str	r3, [r7, #20]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	699b      	ldr	r3, [r3, #24]
 80052f4:	617b      	str	r3, [r7, #20]
 80052f6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80052f8:	e144      	b.n	8005584 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052fe:	2b03      	cmp	r3, #3
 8005300:	f200 80f1 	bhi.w	80054e6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005308:	2b01      	cmp	r3, #1
 800530a:	d123      	bne.n	8005354 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800530c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800530e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005310:	68f8      	ldr	r0, [r7, #12]
 8005312:	f002 fa83 	bl	800781c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d001      	beq.n	8005320 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e145      	b.n	80055ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	691a      	ldr	r2, [r3, #16]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800532a:	b2d2      	uxtb	r2, r2
 800532c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005332:	1c5a      	adds	r2, r3, #1
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800533c:	3b01      	subs	r3, #1
 800533e:	b29a      	uxth	r2, r3
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005348:	b29b      	uxth	r3, r3
 800534a:	3b01      	subs	r3, #1
 800534c:	b29a      	uxth	r2, r3
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005352:	e117      	b.n	8005584 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005358:	2b02      	cmp	r3, #2
 800535a:	d14e      	bne.n	80053fa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800535c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800535e:	9300      	str	r3, [sp, #0]
 8005360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005362:	2200      	movs	r2, #0
 8005364:	4906      	ldr	r1, [pc, #24]	@ (8005380 <HAL_I2C_Mem_Read+0x22c>)
 8005366:	68f8      	ldr	r0, [r7, #12]
 8005368:	f002 f87c 	bl	8007464 <I2C_WaitOnFlagUntilTimeout>
 800536c:	4603      	mov	r3, r0
 800536e:	2b00      	cmp	r3, #0
 8005370:	d008      	beq.n	8005384 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e11a      	b.n	80055ac <HAL_I2C_Mem_Read+0x458>
 8005376:	bf00      	nop
 8005378:	00100002 	.word	0x00100002
 800537c:	ffff0000 	.word	0xffff0000
 8005380:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005392:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	691a      	ldr	r2, [r3, #16]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800539e:	b2d2      	uxtb	r2, r2
 80053a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a6:	1c5a      	adds	r2, r3, #1
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053b0:	3b01      	subs	r3, #1
 80053b2:	b29a      	uxth	r2, r3
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053bc:	b29b      	uxth	r3, r3
 80053be:	3b01      	subs	r3, #1
 80053c0:	b29a      	uxth	r2, r3
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	691a      	ldr	r2, [r3, #16]
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d0:	b2d2      	uxtb	r2, r2
 80053d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d8:	1c5a      	adds	r2, r3, #1
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053e2:	3b01      	subs	r3, #1
 80053e4:	b29a      	uxth	r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	3b01      	subs	r3, #1
 80053f2:	b29a      	uxth	r2, r3
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80053f8:	e0c4      	b.n	8005584 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80053fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053fc:	9300      	str	r3, [sp, #0]
 80053fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005400:	2200      	movs	r2, #0
 8005402:	496c      	ldr	r1, [pc, #432]	@ (80055b4 <HAL_I2C_Mem_Read+0x460>)
 8005404:	68f8      	ldr	r0, [r7, #12]
 8005406:	f002 f82d 	bl	8007464 <I2C_WaitOnFlagUntilTimeout>
 800540a:	4603      	mov	r3, r0
 800540c:	2b00      	cmp	r3, #0
 800540e:	d001      	beq.n	8005414 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	e0cb      	b.n	80055ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005422:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	691a      	ldr	r2, [r3, #16]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800542e:	b2d2      	uxtb	r2, r2
 8005430:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005436:	1c5a      	adds	r2, r3, #1
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005440:	3b01      	subs	r3, #1
 8005442:	b29a      	uxth	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800544c:	b29b      	uxth	r3, r3
 800544e:	3b01      	subs	r3, #1
 8005450:	b29a      	uxth	r2, r3
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005458:	9300      	str	r3, [sp, #0]
 800545a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800545c:	2200      	movs	r2, #0
 800545e:	4955      	ldr	r1, [pc, #340]	@ (80055b4 <HAL_I2C_Mem_Read+0x460>)
 8005460:	68f8      	ldr	r0, [r7, #12]
 8005462:	f001 ffff 	bl	8007464 <I2C_WaitOnFlagUntilTimeout>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	d001      	beq.n	8005470 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	e09d      	b.n	80055ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800547e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	691a      	ldr	r2, [r3, #16]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800548a:	b2d2      	uxtb	r2, r2
 800548c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005492:	1c5a      	adds	r2, r3, #1
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800549c:	3b01      	subs	r3, #1
 800549e:	b29a      	uxth	r2, r3
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	3b01      	subs	r3, #1
 80054ac:	b29a      	uxth	r2, r3
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	691a      	ldr	r2, [r3, #16]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054bc:	b2d2      	uxtb	r2, r2
 80054be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c4:	1c5a      	adds	r2, r3, #1
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054ce:	3b01      	subs	r3, #1
 80054d0:	b29a      	uxth	r2, r3
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054da:	b29b      	uxth	r3, r3
 80054dc:	3b01      	subs	r3, #1
 80054de:	b29a      	uxth	r2, r3
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80054e4:	e04e      	b.n	8005584 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054e8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80054ea:	68f8      	ldr	r0, [r7, #12]
 80054ec:	f002 f996 	bl	800781c <I2C_WaitOnRXNEFlagUntilTimeout>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d001      	beq.n	80054fa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	e058      	b.n	80055ac <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	691a      	ldr	r2, [r3, #16]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005504:	b2d2      	uxtb	r2, r2
 8005506:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800550c:	1c5a      	adds	r2, r3, #1
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005516:	3b01      	subs	r3, #1
 8005518:	b29a      	uxth	r2, r3
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005522:	b29b      	uxth	r3, r3
 8005524:	3b01      	subs	r3, #1
 8005526:	b29a      	uxth	r2, r3
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	695b      	ldr	r3, [r3, #20]
 8005532:	f003 0304 	and.w	r3, r3, #4
 8005536:	2b04      	cmp	r3, #4
 8005538:	d124      	bne.n	8005584 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800553e:	2b03      	cmp	r3, #3
 8005540:	d107      	bne.n	8005552 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005550:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	691a      	ldr	r2, [r3, #16]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800555c:	b2d2      	uxtb	r2, r2
 800555e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005564:	1c5a      	adds	r2, r3, #1
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800556e:	3b01      	subs	r3, #1
 8005570:	b29a      	uxth	r2, r3
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800557a:	b29b      	uxth	r3, r3
 800557c:	3b01      	subs	r3, #1
 800557e:	b29a      	uxth	r2, r3
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005588:	2b00      	cmp	r3, #0
 800558a:	f47f aeb6 	bne.w	80052fa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2220      	movs	r2, #32
 8005592:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2200      	movs	r2, #0
 800559a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2200      	movs	r2, #0
 80055a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80055a6:	2300      	movs	r3, #0
 80055a8:	e000      	b.n	80055ac <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80055aa:	2302      	movs	r3, #2
  }
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3728      	adds	r7, #40	@ 0x28
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	00010004 	.word	0x00010004

080055b8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b08a      	sub	sp, #40	@ 0x28
 80055bc:	af02      	add	r7, sp, #8
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	607a      	str	r2, [r7, #4]
 80055c2:	603b      	str	r3, [r7, #0]
 80055c4:	460b      	mov	r3, r1
 80055c6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80055c8:	f7fe f8cc 	bl	8003764 <HAL_GetTick>
 80055cc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80055ce:	2300      	movs	r3, #0
 80055d0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	2b20      	cmp	r3, #32
 80055dc:	f040 8111 	bne.w	8005802 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	9300      	str	r3, [sp, #0]
 80055e4:	2319      	movs	r3, #25
 80055e6:	2201      	movs	r2, #1
 80055e8:	4988      	ldr	r1, [pc, #544]	@ (800580c <HAL_I2C_IsDeviceReady+0x254>)
 80055ea:	68f8      	ldr	r0, [r7, #12]
 80055ec:	f001 ff3a 	bl	8007464 <I2C_WaitOnFlagUntilTimeout>
 80055f0:	4603      	mov	r3, r0
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d001      	beq.n	80055fa <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80055f6:	2302      	movs	r3, #2
 80055f8:	e104      	b.n	8005804 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005600:	2b01      	cmp	r3, #1
 8005602:	d101      	bne.n	8005608 <HAL_I2C_IsDeviceReady+0x50>
 8005604:	2302      	movs	r3, #2
 8005606:	e0fd      	b.n	8005804 <HAL_I2C_IsDeviceReady+0x24c>
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 0301 	and.w	r3, r3, #1
 800561a:	2b01      	cmp	r3, #1
 800561c:	d007      	beq.n	800562e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f042 0201 	orr.w	r2, r2, #1
 800562c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681a      	ldr	r2, [r3, #0]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800563c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2224      	movs	r2, #36	@ 0x24
 8005642:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2200      	movs	r2, #0
 800564a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	4a70      	ldr	r2, [pc, #448]	@ (8005810 <HAL_I2C_IsDeviceReady+0x258>)
 8005650:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005660:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005662:	69fb      	ldr	r3, [r7, #28]
 8005664:	9300      	str	r3, [sp, #0]
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	2200      	movs	r2, #0
 800566a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800566e:	68f8      	ldr	r0, [r7, #12]
 8005670:	f001 fef8 	bl	8007464 <I2C_WaitOnFlagUntilTimeout>
 8005674:	4603      	mov	r3, r0
 8005676:	2b00      	cmp	r3, #0
 8005678:	d00d      	beq.n	8005696 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005684:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005688:	d103      	bne.n	8005692 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005690:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005692:	2303      	movs	r3, #3
 8005694:	e0b6      	b.n	8005804 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005696:	897b      	ldrh	r3, [r7, #10]
 8005698:	b2db      	uxtb	r3, r3
 800569a:	461a      	mov	r2, r3
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80056a4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80056a6:	f7fe f85d 	bl	8003764 <HAL_GetTick>
 80056aa:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	695b      	ldr	r3, [r3, #20]
 80056b2:	f003 0302 	and.w	r3, r3, #2
 80056b6:	2b02      	cmp	r3, #2
 80056b8:	bf0c      	ite	eq
 80056ba:	2301      	moveq	r3, #1
 80056bc:	2300      	movne	r3, #0
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	695b      	ldr	r3, [r3, #20]
 80056c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056d0:	bf0c      	ite	eq
 80056d2:	2301      	moveq	r3, #1
 80056d4:	2300      	movne	r3, #0
 80056d6:	b2db      	uxtb	r3, r3
 80056d8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80056da:	e025      	b.n	8005728 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80056dc:	f7fe f842 	bl	8003764 <HAL_GetTick>
 80056e0:	4602      	mov	r2, r0
 80056e2:	69fb      	ldr	r3, [r7, #28]
 80056e4:	1ad3      	subs	r3, r2, r3
 80056e6:	683a      	ldr	r2, [r7, #0]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d302      	bcc.n	80056f2 <HAL_I2C_IsDeviceReady+0x13a>
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d103      	bne.n	80056fa <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	22a0      	movs	r2, #160	@ 0xa0
 80056f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	695b      	ldr	r3, [r3, #20]
 8005700:	f003 0302 	and.w	r3, r3, #2
 8005704:	2b02      	cmp	r3, #2
 8005706:	bf0c      	ite	eq
 8005708:	2301      	moveq	r3, #1
 800570a:	2300      	movne	r3, #0
 800570c:	b2db      	uxtb	r3, r3
 800570e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	695b      	ldr	r3, [r3, #20]
 8005716:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800571a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800571e:	bf0c      	ite	eq
 8005720:	2301      	moveq	r3, #1
 8005722:	2300      	movne	r3, #0
 8005724:	b2db      	uxtb	r3, r3
 8005726:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800572e:	b2db      	uxtb	r3, r3
 8005730:	2ba0      	cmp	r3, #160	@ 0xa0
 8005732:	d005      	beq.n	8005740 <HAL_I2C_IsDeviceReady+0x188>
 8005734:	7dfb      	ldrb	r3, [r7, #23]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d102      	bne.n	8005740 <HAL_I2C_IsDeviceReady+0x188>
 800573a:	7dbb      	ldrb	r3, [r7, #22]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d0cd      	beq.n	80056dc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2220      	movs	r2, #32
 8005744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	695b      	ldr	r3, [r3, #20]
 800574e:	f003 0302 	and.w	r3, r3, #2
 8005752:	2b02      	cmp	r3, #2
 8005754:	d129      	bne.n	80057aa <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005764:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005766:	2300      	movs	r3, #0
 8005768:	613b      	str	r3, [r7, #16]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	695b      	ldr	r3, [r3, #20]
 8005770:	613b      	str	r3, [r7, #16]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	699b      	ldr	r3, [r3, #24]
 8005778:	613b      	str	r3, [r7, #16]
 800577a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	9300      	str	r3, [sp, #0]
 8005780:	2319      	movs	r3, #25
 8005782:	2201      	movs	r2, #1
 8005784:	4921      	ldr	r1, [pc, #132]	@ (800580c <HAL_I2C_IsDeviceReady+0x254>)
 8005786:	68f8      	ldr	r0, [r7, #12]
 8005788:	f001 fe6c 	bl	8007464 <I2C_WaitOnFlagUntilTimeout>
 800578c:	4603      	mov	r3, r0
 800578e:	2b00      	cmp	r3, #0
 8005790:	d001      	beq.n	8005796 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	e036      	b.n	8005804 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2220      	movs	r2, #32
 800579a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80057a6:	2300      	movs	r3, #0
 80057a8:	e02c      	b.n	8005804 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057b8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80057c2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	9300      	str	r3, [sp, #0]
 80057c8:	2319      	movs	r3, #25
 80057ca:	2201      	movs	r2, #1
 80057cc:	490f      	ldr	r1, [pc, #60]	@ (800580c <HAL_I2C_IsDeviceReady+0x254>)
 80057ce:	68f8      	ldr	r0, [r7, #12]
 80057d0:	f001 fe48 	bl	8007464 <I2C_WaitOnFlagUntilTimeout>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d001      	beq.n	80057de <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e012      	b.n	8005804 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80057de:	69bb      	ldr	r3, [r7, #24]
 80057e0:	3301      	adds	r3, #1
 80057e2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80057e4:	69ba      	ldr	r2, [r7, #24]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	429a      	cmp	r2, r3
 80057ea:	f4ff af32 	bcc.w	8005652 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2220      	movs	r2, #32
 80057f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e000      	b.n	8005804 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005802:	2302      	movs	r3, #2
  }
}
 8005804:	4618      	mov	r0, r3
 8005806:	3720      	adds	r7, #32
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}
 800580c:	00100002 	.word	0x00100002
 8005810:	ffff0000 	.word	0xffff0000

08005814 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b088      	sub	sp, #32
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800581c:	2300      	movs	r3, #0
 800581e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800582c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005834:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800583c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800583e:	7bfb      	ldrb	r3, [r7, #15]
 8005840:	2b10      	cmp	r3, #16
 8005842:	d003      	beq.n	800584c <HAL_I2C_EV_IRQHandler+0x38>
 8005844:	7bfb      	ldrb	r3, [r7, #15]
 8005846:	2b40      	cmp	r3, #64	@ 0x40
 8005848:	f040 80c1 	bne.w	80059ce <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	699b      	ldr	r3, [r3, #24]
 8005852:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	695b      	ldr	r3, [r3, #20]
 800585a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	f003 0301 	and.w	r3, r3, #1
 8005862:	2b00      	cmp	r3, #0
 8005864:	d10d      	bne.n	8005882 <HAL_I2C_EV_IRQHandler+0x6e>
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800586c:	d003      	beq.n	8005876 <HAL_I2C_EV_IRQHandler+0x62>
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005874:	d101      	bne.n	800587a <HAL_I2C_EV_IRQHandler+0x66>
 8005876:	2301      	movs	r3, #1
 8005878:	e000      	b.n	800587c <HAL_I2C_EV_IRQHandler+0x68>
 800587a:	2300      	movs	r3, #0
 800587c:	2b01      	cmp	r3, #1
 800587e:	f000 8132 	beq.w	8005ae6 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005882:	69fb      	ldr	r3, [r7, #28]
 8005884:	f003 0301 	and.w	r3, r3, #1
 8005888:	2b00      	cmp	r3, #0
 800588a:	d00c      	beq.n	80058a6 <HAL_I2C_EV_IRQHandler+0x92>
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	0a5b      	lsrs	r3, r3, #9
 8005890:	f003 0301 	and.w	r3, r3, #1
 8005894:	2b00      	cmp	r3, #0
 8005896:	d006      	beq.n	80058a6 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f002 f84b 	bl	8007934 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 fd9b 	bl	80063da <I2C_Master_SB>
 80058a4:	e092      	b.n	80059cc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80058a6:	69fb      	ldr	r3, [r7, #28]
 80058a8:	08db      	lsrs	r3, r3, #3
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d009      	beq.n	80058c6 <HAL_I2C_EV_IRQHandler+0xb2>
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	0a5b      	lsrs	r3, r3, #9
 80058b6:	f003 0301 	and.w	r3, r3, #1
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d003      	beq.n	80058c6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 fe11 	bl	80064e6 <I2C_Master_ADD10>
 80058c4:	e082      	b.n	80059cc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80058c6:	69fb      	ldr	r3, [r7, #28]
 80058c8:	085b      	lsrs	r3, r3, #1
 80058ca:	f003 0301 	and.w	r3, r3, #1
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d009      	beq.n	80058e6 <HAL_I2C_EV_IRQHandler+0xd2>
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	0a5b      	lsrs	r3, r3, #9
 80058d6:	f003 0301 	and.w	r3, r3, #1
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d003      	beq.n	80058e6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 fe2b 	bl	800653a <I2C_Master_ADDR>
 80058e4:	e072      	b.n	80059cc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80058e6:	69bb      	ldr	r3, [r7, #24]
 80058e8:	089b      	lsrs	r3, r3, #2
 80058ea:	f003 0301 	and.w	r3, r3, #1
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d03b      	beq.n	800596a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005900:	f000 80f3 	beq.w	8005aea <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005904:	69fb      	ldr	r3, [r7, #28]
 8005906:	09db      	lsrs	r3, r3, #7
 8005908:	f003 0301 	and.w	r3, r3, #1
 800590c:	2b00      	cmp	r3, #0
 800590e:	d00f      	beq.n	8005930 <HAL_I2C_EV_IRQHandler+0x11c>
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	0a9b      	lsrs	r3, r3, #10
 8005914:	f003 0301 	and.w	r3, r3, #1
 8005918:	2b00      	cmp	r3, #0
 800591a:	d009      	beq.n	8005930 <HAL_I2C_EV_IRQHandler+0x11c>
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	089b      	lsrs	r3, r3, #2
 8005920:	f003 0301 	and.w	r3, r3, #1
 8005924:	2b00      	cmp	r3, #0
 8005926:	d103      	bne.n	8005930 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f000 f9f3 	bl	8005d14 <I2C_MasterTransmit_TXE>
 800592e:	e04d      	b.n	80059cc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005930:	69fb      	ldr	r3, [r7, #28]
 8005932:	089b      	lsrs	r3, r3, #2
 8005934:	f003 0301 	and.w	r3, r3, #1
 8005938:	2b00      	cmp	r3, #0
 800593a:	f000 80d6 	beq.w	8005aea <HAL_I2C_EV_IRQHandler+0x2d6>
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	0a5b      	lsrs	r3, r3, #9
 8005942:	f003 0301 	and.w	r3, r3, #1
 8005946:	2b00      	cmp	r3, #0
 8005948:	f000 80cf 	beq.w	8005aea <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800594c:	7bbb      	ldrb	r3, [r7, #14]
 800594e:	2b21      	cmp	r3, #33	@ 0x21
 8005950:	d103      	bne.n	800595a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f000 fa7a 	bl	8005e4c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005958:	e0c7      	b.n	8005aea <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800595a:	7bfb      	ldrb	r3, [r7, #15]
 800595c:	2b40      	cmp	r3, #64	@ 0x40
 800595e:	f040 80c4 	bne.w	8005aea <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f000 fae8 	bl	8005f38 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005968:	e0bf      	b.n	8005aea <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005974:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005978:	f000 80b7 	beq.w	8005aea <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	099b      	lsrs	r3, r3, #6
 8005980:	f003 0301 	and.w	r3, r3, #1
 8005984:	2b00      	cmp	r3, #0
 8005986:	d00f      	beq.n	80059a8 <HAL_I2C_EV_IRQHandler+0x194>
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	0a9b      	lsrs	r3, r3, #10
 800598c:	f003 0301 	and.w	r3, r3, #1
 8005990:	2b00      	cmp	r3, #0
 8005992:	d009      	beq.n	80059a8 <HAL_I2C_EV_IRQHandler+0x194>
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	089b      	lsrs	r3, r3, #2
 8005998:	f003 0301 	and.w	r3, r3, #1
 800599c:	2b00      	cmp	r3, #0
 800599e:	d103      	bne.n	80059a8 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f000 fb61 	bl	8006068 <I2C_MasterReceive_RXNE>
 80059a6:	e011      	b.n	80059cc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059a8:	69fb      	ldr	r3, [r7, #28]
 80059aa:	089b      	lsrs	r3, r3, #2
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	f000 809a 	beq.w	8005aea <HAL_I2C_EV_IRQHandler+0x2d6>
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	0a5b      	lsrs	r3, r3, #9
 80059ba:	f003 0301 	and.w	r3, r3, #1
 80059be:	2b00      	cmp	r3, #0
 80059c0:	f000 8093 	beq.w	8005aea <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	f000 fc17 	bl	80061f8 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059ca:	e08e      	b.n	8005aea <HAL_I2C_EV_IRQHandler+0x2d6>
 80059cc:	e08d      	b.n	8005aea <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d004      	beq.n	80059e0 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	695b      	ldr	r3, [r3, #20]
 80059dc:	61fb      	str	r3, [r7, #28]
 80059de:	e007      	b.n	80059f0 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	699b      	ldr	r3, [r3, #24]
 80059e6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	695b      	ldr	r3, [r3, #20]
 80059ee:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059f0:	69fb      	ldr	r3, [r7, #28]
 80059f2:	085b      	lsrs	r3, r3, #1
 80059f4:	f003 0301 	and.w	r3, r3, #1
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d012      	beq.n	8005a22 <HAL_I2C_EV_IRQHandler+0x20e>
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	0a5b      	lsrs	r3, r3, #9
 8005a00:	f003 0301 	and.w	r3, r3, #1
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d00c      	beq.n	8005a22 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d003      	beq.n	8005a18 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	699b      	ldr	r3, [r3, #24]
 8005a16:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005a18:	69b9      	ldr	r1, [r7, #24]
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 ffdc 	bl	80069d8 <I2C_Slave_ADDR>
 8005a20:	e066      	b.n	8005af0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	091b      	lsrs	r3, r3, #4
 8005a26:	f003 0301 	and.w	r3, r3, #1
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d009      	beq.n	8005a42 <HAL_I2C_EV_IRQHandler+0x22e>
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	0a5b      	lsrs	r3, r3, #9
 8005a32:	f003 0301 	and.w	r3, r3, #1
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d003      	beq.n	8005a42 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f001 f816 	bl	8006a6c <I2C_Slave_STOPF>
 8005a40:	e056      	b.n	8005af0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005a42:	7bbb      	ldrb	r3, [r7, #14]
 8005a44:	2b21      	cmp	r3, #33	@ 0x21
 8005a46:	d002      	beq.n	8005a4e <HAL_I2C_EV_IRQHandler+0x23a>
 8005a48:	7bbb      	ldrb	r3, [r7, #14]
 8005a4a:	2b29      	cmp	r3, #41	@ 0x29
 8005a4c:	d125      	bne.n	8005a9a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005a4e:	69fb      	ldr	r3, [r7, #28]
 8005a50:	09db      	lsrs	r3, r3, #7
 8005a52:	f003 0301 	and.w	r3, r3, #1
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d00f      	beq.n	8005a7a <HAL_I2C_EV_IRQHandler+0x266>
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	0a9b      	lsrs	r3, r3, #10
 8005a5e:	f003 0301 	and.w	r3, r3, #1
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d009      	beq.n	8005a7a <HAL_I2C_EV_IRQHandler+0x266>
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	089b      	lsrs	r3, r3, #2
 8005a6a:	f003 0301 	and.w	r3, r3, #1
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d103      	bne.n	8005a7a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f000 fef2 	bl	800685c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005a78:	e039      	b.n	8005aee <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	089b      	lsrs	r3, r3, #2
 8005a7e:	f003 0301 	and.w	r3, r3, #1
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d033      	beq.n	8005aee <HAL_I2C_EV_IRQHandler+0x2da>
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	0a5b      	lsrs	r3, r3, #9
 8005a8a:	f003 0301 	and.w	r3, r3, #1
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d02d      	beq.n	8005aee <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f000 ff1f 	bl	80068d6 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005a98:	e029      	b.n	8005aee <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005a9a:	69fb      	ldr	r3, [r7, #28]
 8005a9c:	099b      	lsrs	r3, r3, #6
 8005a9e:	f003 0301 	and.w	r3, r3, #1
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d00f      	beq.n	8005ac6 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	0a9b      	lsrs	r3, r3, #10
 8005aaa:	f003 0301 	and.w	r3, r3, #1
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d009      	beq.n	8005ac6 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005ab2:	69fb      	ldr	r3, [r7, #28]
 8005ab4:	089b      	lsrs	r3, r3, #2
 8005ab6:	f003 0301 	and.w	r3, r3, #1
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d103      	bne.n	8005ac6 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f000 ff2a 	bl	8006918 <I2C_SlaveReceive_RXNE>
 8005ac4:	e014      	b.n	8005af0 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ac6:	69fb      	ldr	r3, [r7, #28]
 8005ac8:	089b      	lsrs	r3, r3, #2
 8005aca:	f003 0301 	and.w	r3, r3, #1
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d00e      	beq.n	8005af0 <HAL_I2C_EV_IRQHandler+0x2dc>
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	0a5b      	lsrs	r3, r3, #9
 8005ad6:	f003 0301 	and.w	r3, r3, #1
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d008      	beq.n	8005af0 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f000 ff58 	bl	8006994 <I2C_SlaveReceive_BTF>
 8005ae4:	e004      	b.n	8005af0 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005ae6:	bf00      	nop
 8005ae8:	e002      	b.n	8005af0 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005aea:	bf00      	nop
 8005aec:	e000      	b.n	8005af0 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005aee:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005af0:	3720      	adds	r7, #32
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}

08005af6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005af6:	b580      	push	{r7, lr}
 8005af8:	b08a      	sub	sp, #40	@ 0x28
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	695b      	ldr	r3, [r3, #20]
 8005b04:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b18:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005b1a:	6a3b      	ldr	r3, [r7, #32]
 8005b1c:	0a1b      	lsrs	r3, r3, #8
 8005b1e:	f003 0301 	and.w	r3, r3, #1
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d00e      	beq.n	8005b44 <HAL_I2C_ER_IRQHandler+0x4e>
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	0a1b      	lsrs	r3, r3, #8
 8005b2a:	f003 0301 	and.w	r3, r3, #1
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d008      	beq.n	8005b44 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8005b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b34:	f043 0301 	orr.w	r3, r3, #1
 8005b38:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005b42:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005b44:	6a3b      	ldr	r3, [r7, #32]
 8005b46:	0a5b      	lsrs	r3, r3, #9
 8005b48:	f003 0301 	and.w	r3, r3, #1
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d00e      	beq.n	8005b6e <HAL_I2C_ER_IRQHandler+0x78>
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	0a1b      	lsrs	r3, r3, #8
 8005b54:	f003 0301 	and.w	r3, r3, #1
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d008      	beq.n	8005b6e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8005b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5e:	f043 0302 	orr.w	r3, r3, #2
 8005b62:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8005b6c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005b6e:	6a3b      	ldr	r3, [r7, #32]
 8005b70:	0a9b      	lsrs	r3, r3, #10
 8005b72:	f003 0301 	and.w	r3, r3, #1
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d03f      	beq.n	8005bfa <HAL_I2C_ER_IRQHandler+0x104>
 8005b7a:	69fb      	ldr	r3, [r7, #28]
 8005b7c:	0a1b      	lsrs	r3, r3, #8
 8005b7e:	f003 0301 	and.w	r3, r3, #1
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d039      	beq.n	8005bfa <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8005b86:	7efb      	ldrb	r3, [r7, #27]
 8005b88:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b98:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b9e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005ba0:	7ebb      	ldrb	r3, [r7, #26]
 8005ba2:	2b20      	cmp	r3, #32
 8005ba4:	d112      	bne.n	8005bcc <HAL_I2C_ER_IRQHandler+0xd6>
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d10f      	bne.n	8005bcc <HAL_I2C_ER_IRQHandler+0xd6>
 8005bac:	7cfb      	ldrb	r3, [r7, #19]
 8005bae:	2b21      	cmp	r3, #33	@ 0x21
 8005bb0:	d008      	beq.n	8005bc4 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005bb2:	7cfb      	ldrb	r3, [r7, #19]
 8005bb4:	2b29      	cmp	r3, #41	@ 0x29
 8005bb6:	d005      	beq.n	8005bc4 <HAL_I2C_ER_IRQHandler+0xce>
 8005bb8:	7cfb      	ldrb	r3, [r7, #19]
 8005bba:	2b28      	cmp	r3, #40	@ 0x28
 8005bbc:	d106      	bne.n	8005bcc <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2b21      	cmp	r3, #33	@ 0x21
 8005bc2:	d103      	bne.n	8005bcc <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f001 f881 	bl	8006ccc <I2C_Slave_AF>
 8005bca:	e016      	b.n	8005bfa <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005bd4:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8005bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd8:	f043 0304 	orr.w	r3, r3, #4
 8005bdc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005bde:	7efb      	ldrb	r3, [r7, #27]
 8005be0:	2b10      	cmp	r3, #16
 8005be2:	d002      	beq.n	8005bea <HAL_I2C_ER_IRQHandler+0xf4>
 8005be4:	7efb      	ldrb	r3, [r7, #27]
 8005be6:	2b40      	cmp	r3, #64	@ 0x40
 8005be8:	d107      	bne.n	8005bfa <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681a      	ldr	r2, [r3, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bf8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005bfa:	6a3b      	ldr	r3, [r7, #32]
 8005bfc:	0adb      	lsrs	r3, r3, #11
 8005bfe:	f003 0301 	and.w	r3, r3, #1
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d00e      	beq.n	8005c24 <HAL_I2C_ER_IRQHandler+0x12e>
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	0a1b      	lsrs	r3, r3, #8
 8005c0a:	f003 0301 	and.w	r3, r3, #1
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d008      	beq.n	8005c24 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8005c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c14:	f043 0308 	orr.w	r3, r3, #8
 8005c18:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8005c22:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8005c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d008      	beq.n	8005c3c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c30:	431a      	orrs	r2, r3
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f001 f8bc 	bl	8006db4 <I2C_ITError>
  }
}
 8005c3c:	bf00      	nop
 8005c3e:	3728      	adds	r7, #40	@ 0x28
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}

08005c44 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b083      	sub	sp, #12
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005c4c:	bf00      	nop
 8005c4e:	370c      	adds	r7, #12
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr

08005c58 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b083      	sub	sp, #12
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005c60:	bf00      	nop
 8005c62:	370c      	adds	r7, #12
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr

08005c6c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b083      	sub	sp, #12
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005c74:	bf00      	nop
 8005c76:	370c      	adds	r7, #12
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr

08005c80 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005c88:	bf00      	nop
 8005c8a:	370c      	adds	r7, #12
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr

08005c94 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b083      	sub	sp, #12
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
 8005c9c:	460b      	mov	r3, r1
 8005c9e:	70fb      	strb	r3, [r7, #3]
 8005ca0:	4613      	mov	r3, r2
 8005ca2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005ca4:	bf00      	nop
 8005ca6:	370c      	adds	r7, #12
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr

08005cb0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005cb8:	bf00      	nop
 8005cba:	370c      	adds	r7, #12
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr

08005cc4 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005ccc:	bf00      	nop
 8005cce:	370c      	adds	r7, #12
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr

08005cd8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b083      	sub	sp, #12
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005ce0:	bf00      	nop
 8005ce2:	370c      	adds	r7, #12
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005cf4:	bf00      	nop
 8005cf6:	370c      	adds	r7, #12
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005d08:	bf00      	nop
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr

08005d14 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b084      	sub	sp, #16
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d22:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d2a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d30:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d150      	bne.n	8005ddc <I2C_MasterTransmit_TXE+0xc8>
 8005d3a:	7bfb      	ldrb	r3, [r7, #15]
 8005d3c:	2b21      	cmp	r3, #33	@ 0x21
 8005d3e:	d14d      	bne.n	8005ddc <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	2b08      	cmp	r3, #8
 8005d44:	d01d      	beq.n	8005d82 <I2C_MasterTransmit_TXE+0x6e>
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	2b20      	cmp	r3, #32
 8005d4a:	d01a      	beq.n	8005d82 <I2C_MasterTransmit_TXE+0x6e>
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005d52:	d016      	beq.n	8005d82 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	685a      	ldr	r2, [r3, #4]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005d62:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2211      	movs	r2, #17
 8005d68:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2220      	movs	r2, #32
 8005d76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f7ff ff62 	bl	8005c44 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005d80:	e060      	b.n	8005e44 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	685a      	ldr	r2, [r3, #4]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005d90:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	681a      	ldr	r2, [r3, #0]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005da0:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2220      	movs	r2, #32
 8005dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	2b40      	cmp	r3, #64	@ 0x40
 8005dba:	d107      	bne.n	8005dcc <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f7ff ff7d 	bl	8005cc4 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005dca:	e03b      	b.n	8005e44 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	f7ff ff35 	bl	8005c44 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005dda:	e033      	b.n	8005e44 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005ddc:	7bfb      	ldrb	r3, [r7, #15]
 8005dde:	2b21      	cmp	r3, #33	@ 0x21
 8005de0:	d005      	beq.n	8005dee <I2C_MasterTransmit_TXE+0xda>
 8005de2:	7bbb      	ldrb	r3, [r7, #14]
 8005de4:	2b40      	cmp	r3, #64	@ 0x40
 8005de6:	d12d      	bne.n	8005e44 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005de8:	7bfb      	ldrb	r3, [r7, #15]
 8005dea:	2b22      	cmp	r3, #34	@ 0x22
 8005dec:	d12a      	bne.n	8005e44 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005df2:	b29b      	uxth	r3, r3
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d108      	bne.n	8005e0a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	685a      	ldr	r2, [r3, #4]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e06:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005e08:	e01c      	b.n	8005e44 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	2b40      	cmp	r3, #64	@ 0x40
 8005e14:	d103      	bne.n	8005e1e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f000 f88e 	bl	8005f38 <I2C_MemoryTransmit_TXE_BTF>
}
 8005e1c:	e012      	b.n	8005e44 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e22:	781a      	ldrb	r2, [r3, #0]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e2e:	1c5a      	adds	r2, r3, #1
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	b29a      	uxth	r2, r3
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005e42:	e7ff      	b.n	8005e44 <I2C_MasterTransmit_TXE+0x130>
 8005e44:	bf00      	nop
 8005e46:	3710      	adds	r7, #16
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}

08005e4c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e58:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	2b21      	cmp	r3, #33	@ 0x21
 8005e64:	d164      	bne.n	8005f30 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d012      	beq.n	8005e96 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e74:	781a      	ldrb	r2, [r3, #0]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e80:	1c5a      	adds	r2, r3, #1
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	3b01      	subs	r3, #1
 8005e8e:	b29a      	uxth	r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005e94:	e04c      	b.n	8005f30 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2b08      	cmp	r3, #8
 8005e9a:	d01d      	beq.n	8005ed8 <I2C_MasterTransmit_BTF+0x8c>
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2b20      	cmp	r3, #32
 8005ea0:	d01a      	beq.n	8005ed8 <I2C_MasterTransmit_BTF+0x8c>
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005ea8:	d016      	beq.n	8005ed8 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	685a      	ldr	r2, [r3, #4]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005eb8:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2211      	movs	r2, #17
 8005ebe:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2220      	movs	r2, #32
 8005ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f7ff feb7 	bl	8005c44 <HAL_I2C_MasterTxCpltCallback>
}
 8005ed6:	e02b      	b.n	8005f30 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	685a      	ldr	r2, [r3, #4]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005ee6:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ef6:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2220      	movs	r2, #32
 8005f02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	2b40      	cmp	r3, #64	@ 0x40
 8005f10:	d107      	bne.n	8005f22 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f7ff fed2 	bl	8005cc4 <HAL_I2C_MemTxCpltCallback>
}
 8005f20:	e006      	b.n	8005f30 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f7ff fe8a 	bl	8005c44 <HAL_I2C_MasterTxCpltCallback>
}
 8005f30:	bf00      	nop
 8005f32:	3710      	adds	r7, #16
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}

08005f38 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b084      	sub	sp, #16
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f46:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d11d      	bne.n	8005f8c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d10b      	bne.n	8005f70 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f5c:	b2da      	uxtb	r2, r3
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f68:	1c9a      	adds	r2, r3, #2
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8005f6e:	e077      	b.n	8006060 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f74:	b29b      	uxth	r3, r3
 8005f76:	121b      	asrs	r3, r3, #8
 8005f78:	b2da      	uxtb	r2, r3
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f84:	1c5a      	adds	r2, r3, #1
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005f8a:	e069      	b.n	8006060 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d10b      	bne.n	8005fac <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f98:	b2da      	uxtb	r2, r3
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fa4:	1c5a      	adds	r2, r3, #1
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005faa:	e059      	b.n	8006060 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fb0:	2b02      	cmp	r3, #2
 8005fb2:	d152      	bne.n	800605a <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005fb4:	7bfb      	ldrb	r3, [r7, #15]
 8005fb6:	2b22      	cmp	r3, #34	@ 0x22
 8005fb8:	d10d      	bne.n	8005fd6 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005fc8:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fce:	1c5a      	adds	r2, r3, #1
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005fd4:	e044      	b.n	8006060 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d015      	beq.n	800600c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005fe0:	7bfb      	ldrb	r3, [r7, #15]
 8005fe2:	2b21      	cmp	r3, #33	@ 0x21
 8005fe4:	d112      	bne.n	800600c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fea:	781a      	ldrb	r2, [r3, #0]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff6:	1c5a      	adds	r2, r3, #1
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006000:	b29b      	uxth	r3, r3
 8006002:	3b01      	subs	r3, #1
 8006004:	b29a      	uxth	r2, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800600a:	e029      	b.n	8006060 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006010:	b29b      	uxth	r3, r3
 8006012:	2b00      	cmp	r3, #0
 8006014:	d124      	bne.n	8006060 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8006016:	7bfb      	ldrb	r3, [r7, #15]
 8006018:	2b21      	cmp	r3, #33	@ 0x21
 800601a:	d121      	bne.n	8006060 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	685a      	ldr	r2, [r3, #4]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800602a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	681a      	ldr	r2, [r3, #0]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800603a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2220      	movs	r2, #32
 8006046:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2200      	movs	r2, #0
 800604e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f7ff fe36 	bl	8005cc4 <HAL_I2C_MemTxCpltCallback>
}
 8006058:	e002      	b.n	8006060 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f7fe ff6a 	bl	8004f34 <I2C_Flush_DR>
}
 8006060:	bf00      	nop
 8006062:	3710      	adds	r7, #16
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006076:	b2db      	uxtb	r3, r3
 8006078:	2b22      	cmp	r3, #34	@ 0x22
 800607a:	f040 80b9 	bne.w	80061f0 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006082:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006088:	b29b      	uxth	r3, r3
 800608a:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	2b03      	cmp	r3, #3
 8006090:	d921      	bls.n	80060d6 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	691a      	ldr	r2, [r3, #16]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800609c:	b2d2      	uxtb	r2, r2
 800609e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060a4:	1c5a      	adds	r2, r3, #1
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	3b01      	subs	r3, #1
 80060b2:	b29a      	uxth	r2, r3
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060bc:	b29b      	uxth	r3, r3
 80060be:	2b03      	cmp	r3, #3
 80060c0:	f040 8096 	bne.w	80061f0 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	685a      	ldr	r2, [r3, #4]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060d2:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80060d4:	e08c      	b.n	80061f0 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d07f      	beq.n	80061de <I2C_MasterReceive_RXNE+0x176>
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	d002      	beq.n	80060ea <I2C_MasterReceive_RXNE+0x82>
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d179      	bne.n	80061de <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f001 fb64 	bl	80077b8 <I2C_WaitOnSTOPRequestThroughIT>
 80060f0:	4603      	mov	r3, r0
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d14c      	bne.n	8006190 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006104:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	685a      	ldr	r2, [r3, #4]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006114:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	691a      	ldr	r2, [r3, #16]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006120:	b2d2      	uxtb	r2, r2
 8006122:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006128:	1c5a      	adds	r2, r3, #1
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006132:	b29b      	uxth	r3, r3
 8006134:	3b01      	subs	r3, #1
 8006136:	b29a      	uxth	r2, r3
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2220      	movs	r2, #32
 8006140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800614a:	b2db      	uxtb	r3, r3
 800614c:	2b40      	cmp	r3, #64	@ 0x40
 800614e:	d10a      	bne.n	8006166 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2200      	movs	r2, #0
 8006154:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2200      	movs	r2, #0
 800615c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f7ff fdba 	bl	8005cd8 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006164:	e044      	b.n	80061f0 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2b08      	cmp	r3, #8
 8006172:	d002      	beq.n	800617a <I2C_MasterReceive_RXNE+0x112>
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2b20      	cmp	r3, #32
 8006178:	d103      	bne.n	8006182 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	631a      	str	r2, [r3, #48]	@ 0x30
 8006180:	e002      	b.n	8006188 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2212      	movs	r2, #18
 8006186:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f7ff fd65 	bl	8005c58 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800618e:	e02f      	b.n	80061f0 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	685a      	ldr	r2, [r3, #4]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800619e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	691a      	ldr	r2, [r3, #16]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061aa:	b2d2      	uxtb	r2, r2
 80061ac:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061b2:	1c5a      	adds	r2, r3, #1
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061bc:	b29b      	uxth	r3, r3
 80061be:	3b01      	subs	r3, #1
 80061c0:	b29a      	uxth	r2, r3
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2220      	movs	r2, #32
 80061ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f7ff fd88 	bl	8005cec <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80061dc:	e008      	b.n	80061f0 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	685a      	ldr	r2, [r3, #4]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061ec:	605a      	str	r2, [r3, #4]
}
 80061ee:	e7ff      	b.n	80061f0 <I2C_MasterReceive_RXNE+0x188>
 80061f0:	bf00      	nop
 80061f2:	3710      	adds	r7, #16
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006204:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800620a:	b29b      	uxth	r3, r3
 800620c:	2b04      	cmp	r3, #4
 800620e:	d11b      	bne.n	8006248 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	685a      	ldr	r2, [r3, #4]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800621e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	691a      	ldr	r2, [r3, #16]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800622a:	b2d2      	uxtb	r2, r2
 800622c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006232:	1c5a      	adds	r2, r3, #1
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800623c:	b29b      	uxth	r3, r3
 800623e:	3b01      	subs	r3, #1
 8006240:	b29a      	uxth	r2, r3
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006246:	e0c4      	b.n	80063d2 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800624c:	b29b      	uxth	r3, r3
 800624e:	2b03      	cmp	r3, #3
 8006250:	d129      	bne.n	80062a6 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	685a      	ldr	r2, [r3, #4]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006260:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2b04      	cmp	r3, #4
 8006266:	d00a      	beq.n	800627e <I2C_MasterReceive_BTF+0x86>
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2b02      	cmp	r3, #2
 800626c:	d007      	beq.n	800627e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800627c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	691a      	ldr	r2, [r3, #16]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006288:	b2d2      	uxtb	r2, r2
 800628a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006290:	1c5a      	adds	r2, r3, #1
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800629a:	b29b      	uxth	r3, r3
 800629c:	3b01      	subs	r3, #1
 800629e:	b29a      	uxth	r2, r3
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80062a4:	e095      	b.n	80063d2 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	2b02      	cmp	r3, #2
 80062ae:	d17d      	bne.n	80063ac <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d002      	beq.n	80062bc <I2C_MasterReceive_BTF+0xc4>
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2b10      	cmp	r3, #16
 80062ba:	d108      	bne.n	80062ce <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062ca:	601a      	str	r2, [r3, #0]
 80062cc:	e016      	b.n	80062fc <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2b04      	cmp	r3, #4
 80062d2:	d002      	beq.n	80062da <I2C_MasterReceive_BTF+0xe2>
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2b02      	cmp	r3, #2
 80062d8:	d108      	bne.n	80062ec <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80062e8:	601a      	str	r2, [r3, #0]
 80062ea:	e007      	b.n	80062fc <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062fa:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	691a      	ldr	r2, [r3, #16]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006306:	b2d2      	uxtb	r2, r2
 8006308:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800630e:	1c5a      	adds	r2, r3, #1
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006318:	b29b      	uxth	r3, r3
 800631a:	3b01      	subs	r3, #1
 800631c:	b29a      	uxth	r2, r3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	691a      	ldr	r2, [r3, #16]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800632c:	b2d2      	uxtb	r2, r2
 800632e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006334:	1c5a      	adds	r2, r3, #1
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800633e:	b29b      	uxth	r3, r3
 8006340:	3b01      	subs	r3, #1
 8006342:	b29a      	uxth	r2, r3
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	685a      	ldr	r2, [r3, #4]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006356:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2220      	movs	r2, #32
 800635c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006366:	b2db      	uxtb	r3, r3
 8006368:	2b40      	cmp	r3, #64	@ 0x40
 800636a:	d10a      	bne.n	8006382 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2200      	movs	r2, #0
 8006370:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f7ff fcac 	bl	8005cd8 <HAL_I2C_MemRxCpltCallback>
}
 8006380:	e027      	b.n	80063d2 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2200      	movs	r2, #0
 8006386:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2b08      	cmp	r3, #8
 800638e:	d002      	beq.n	8006396 <I2C_MasterReceive_BTF+0x19e>
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2b20      	cmp	r3, #32
 8006394:	d103      	bne.n	800639e <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2200      	movs	r2, #0
 800639a:	631a      	str	r2, [r3, #48]	@ 0x30
 800639c:	e002      	b.n	80063a4 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2212      	movs	r2, #18
 80063a2:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80063a4:	6878      	ldr	r0, [r7, #4]
 80063a6:	f7ff fc57 	bl	8005c58 <HAL_I2C_MasterRxCpltCallback>
}
 80063aa:	e012      	b.n	80063d2 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	691a      	ldr	r2, [r3, #16]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063b6:	b2d2      	uxtb	r2, r2
 80063b8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063be:	1c5a      	adds	r2, r3, #1
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	3b01      	subs	r3, #1
 80063cc:	b29a      	uxth	r2, r3
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80063d2:	bf00      	nop
 80063d4:	3710      	adds	r7, #16
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}

080063da <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80063da:	b480      	push	{r7}
 80063dc:	b083      	sub	sp, #12
 80063de:	af00      	add	r7, sp, #0
 80063e0:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	2b40      	cmp	r3, #64	@ 0x40
 80063ec:	d117      	bne.n	800641e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d109      	bne.n	800640a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063fa:	b2db      	uxtb	r3, r3
 80063fc:	461a      	mov	r2, r3
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006406:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006408:	e067      	b.n	80064da <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800640e:	b2db      	uxtb	r3, r3
 8006410:	f043 0301 	orr.w	r3, r3, #1
 8006414:	b2da      	uxtb	r2, r3
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	611a      	str	r2, [r3, #16]
}
 800641c:	e05d      	b.n	80064da <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	691b      	ldr	r3, [r3, #16]
 8006422:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006426:	d133      	bne.n	8006490 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800642e:	b2db      	uxtb	r3, r3
 8006430:	2b21      	cmp	r3, #33	@ 0x21
 8006432:	d109      	bne.n	8006448 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006438:	b2db      	uxtb	r3, r3
 800643a:	461a      	mov	r2, r3
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006444:	611a      	str	r2, [r3, #16]
 8006446:	e008      	b.n	800645a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800644c:	b2db      	uxtb	r3, r3
 800644e:	f043 0301 	orr.w	r3, r3, #1
 8006452:	b2da      	uxtb	r2, r3
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800645e:	2b00      	cmp	r3, #0
 8006460:	d004      	beq.n	800646c <I2C_Master_SB+0x92>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006468:	2b00      	cmp	r3, #0
 800646a:	d108      	bne.n	800647e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006470:	2b00      	cmp	r3, #0
 8006472:	d032      	beq.n	80064da <I2C_Master_SB+0x100>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800647a:	2b00      	cmp	r3, #0
 800647c:	d02d      	beq.n	80064da <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	685a      	ldr	r2, [r3, #4]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800648c:	605a      	str	r2, [r3, #4]
}
 800648e:	e024      	b.n	80064da <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006494:	2b00      	cmp	r3, #0
 8006496:	d10e      	bne.n	80064b6 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800649c:	b29b      	uxth	r3, r3
 800649e:	11db      	asrs	r3, r3, #7
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	f003 0306 	and.w	r3, r3, #6
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	f063 030f 	orn	r3, r3, #15
 80064ac:	b2da      	uxtb	r2, r3
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	611a      	str	r2, [r3, #16]
}
 80064b4:	e011      	b.n	80064da <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	d10d      	bne.n	80064da <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064c2:	b29b      	uxth	r3, r3
 80064c4:	11db      	asrs	r3, r3, #7
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	f003 0306 	and.w	r3, r3, #6
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	f063 030e 	orn	r3, r3, #14
 80064d2:	b2da      	uxtb	r2, r3
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	611a      	str	r2, [r3, #16]
}
 80064da:	bf00      	nop
 80064dc:	370c      	adds	r7, #12
 80064de:	46bd      	mov	sp, r7
 80064e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e4:	4770      	bx	lr

080064e6 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80064e6:	b480      	push	{r7}
 80064e8:	b083      	sub	sp, #12
 80064ea:	af00      	add	r7, sp, #0
 80064ec:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064f2:	b2da      	uxtb	r2, r3
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d004      	beq.n	800650c <I2C_Master_ADD10+0x26>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006508:	2b00      	cmp	r3, #0
 800650a:	d108      	bne.n	800651e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006510:	2b00      	cmp	r3, #0
 8006512:	d00c      	beq.n	800652e <I2C_Master_ADD10+0x48>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006518:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800651a:	2b00      	cmp	r3, #0
 800651c:	d007      	beq.n	800652e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	685a      	ldr	r2, [r3, #4]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800652c:	605a      	str	r2, [r3, #4]
  }
}
 800652e:	bf00      	nop
 8006530:	370c      	adds	r7, #12
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr

0800653a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800653a:	b480      	push	{r7}
 800653c:	b091      	sub	sp, #68	@ 0x44
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006548:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006550:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006556:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800655e:	b2db      	uxtb	r3, r3
 8006560:	2b22      	cmp	r3, #34	@ 0x22
 8006562:	f040 8169 	bne.w	8006838 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800656a:	2b00      	cmp	r3, #0
 800656c:	d10f      	bne.n	800658e <I2C_Master_ADDR+0x54>
 800656e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006572:	2b40      	cmp	r3, #64	@ 0x40
 8006574:	d10b      	bne.n	800658e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006576:	2300      	movs	r3, #0
 8006578:	633b      	str	r3, [r7, #48]	@ 0x30
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	695b      	ldr	r3, [r3, #20]
 8006580:	633b      	str	r3, [r7, #48]	@ 0x30
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	699b      	ldr	r3, [r3, #24]
 8006588:	633b      	str	r3, [r7, #48]	@ 0x30
 800658a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800658c:	e160      	b.n	8006850 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006592:	2b00      	cmp	r3, #0
 8006594:	d11d      	bne.n	80065d2 <I2C_Master_ADDR+0x98>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	691b      	ldr	r3, [r3, #16]
 800659a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800659e:	d118      	bne.n	80065d2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065a0:	2300      	movs	r3, #0
 80065a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	695b      	ldr	r3, [r3, #20]
 80065aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	699b      	ldr	r3, [r3, #24]
 80065b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80065c4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ca:	1c5a      	adds	r2, r3, #1
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	651a      	str	r2, [r3, #80]	@ 0x50
 80065d0:	e13e      	b.n	8006850 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065d6:	b29b      	uxth	r3, r3
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d113      	bne.n	8006604 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065dc:	2300      	movs	r3, #0
 80065de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	695b      	ldr	r3, [r3, #20]
 80065e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	699b      	ldr	r3, [r3, #24]
 80065ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	681a      	ldr	r2, [r3, #0]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006600:	601a      	str	r2, [r3, #0]
 8006602:	e115      	b.n	8006830 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006608:	b29b      	uxth	r3, r3
 800660a:	2b01      	cmp	r3, #1
 800660c:	f040 808a 	bne.w	8006724 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006612:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006616:	d137      	bne.n	8006688 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006626:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006632:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006636:	d113      	bne.n	8006660 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006646:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006648:	2300      	movs	r3, #0
 800664a:	627b      	str	r3, [r7, #36]	@ 0x24
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	695b      	ldr	r3, [r3, #20]
 8006652:	627b      	str	r3, [r7, #36]	@ 0x24
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	699b      	ldr	r3, [r3, #24]
 800665a:	627b      	str	r3, [r7, #36]	@ 0x24
 800665c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800665e:	e0e7      	b.n	8006830 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006660:	2300      	movs	r3, #0
 8006662:	623b      	str	r3, [r7, #32]
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	695b      	ldr	r3, [r3, #20]
 800666a:	623b      	str	r3, [r7, #32]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	699b      	ldr	r3, [r3, #24]
 8006672:	623b      	str	r3, [r7, #32]
 8006674:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006684:	601a      	str	r2, [r3, #0]
 8006686:	e0d3      	b.n	8006830 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800668a:	2b08      	cmp	r3, #8
 800668c:	d02e      	beq.n	80066ec <I2C_Master_ADDR+0x1b2>
 800668e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006690:	2b20      	cmp	r3, #32
 8006692:	d02b      	beq.n	80066ec <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006696:	2b12      	cmp	r3, #18
 8006698:	d102      	bne.n	80066a0 <I2C_Master_ADDR+0x166>
 800669a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800669c:	2b01      	cmp	r3, #1
 800669e:	d125      	bne.n	80066ec <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80066a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066a2:	2b04      	cmp	r3, #4
 80066a4:	d00e      	beq.n	80066c4 <I2C_Master_ADDR+0x18a>
 80066a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066a8:	2b02      	cmp	r3, #2
 80066aa:	d00b      	beq.n	80066c4 <I2C_Master_ADDR+0x18a>
 80066ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ae:	2b10      	cmp	r3, #16
 80066b0:	d008      	beq.n	80066c4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066c0:	601a      	str	r2, [r3, #0]
 80066c2:	e007      	b.n	80066d4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80066d2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066d4:	2300      	movs	r3, #0
 80066d6:	61fb      	str	r3, [r7, #28]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	695b      	ldr	r3, [r3, #20]
 80066de:	61fb      	str	r3, [r7, #28]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	699b      	ldr	r3, [r3, #24]
 80066e6:	61fb      	str	r3, [r7, #28]
 80066e8:	69fb      	ldr	r3, [r7, #28]
 80066ea:	e0a1      	b.n	8006830 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066fa:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066fc:	2300      	movs	r3, #0
 80066fe:	61bb      	str	r3, [r7, #24]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	695b      	ldr	r3, [r3, #20]
 8006706:	61bb      	str	r3, [r7, #24]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	61bb      	str	r3, [r7, #24]
 8006710:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	681a      	ldr	r2, [r3, #0]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006720:	601a      	str	r2, [r3, #0]
 8006722:	e085      	b.n	8006830 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006728:	b29b      	uxth	r3, r3
 800672a:	2b02      	cmp	r3, #2
 800672c:	d14d      	bne.n	80067ca <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800672e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006730:	2b04      	cmp	r3, #4
 8006732:	d016      	beq.n	8006762 <I2C_Master_ADDR+0x228>
 8006734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006736:	2b02      	cmp	r3, #2
 8006738:	d013      	beq.n	8006762 <I2C_Master_ADDR+0x228>
 800673a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800673c:	2b10      	cmp	r3, #16
 800673e:	d010      	beq.n	8006762 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800674e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800675e:	601a      	str	r2, [r3, #0]
 8006760:	e007      	b.n	8006772 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006770:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800677c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006780:	d117      	bne.n	80067b2 <I2C_Master_ADDR+0x278>
 8006782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006784:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006788:	d00b      	beq.n	80067a2 <I2C_Master_ADDR+0x268>
 800678a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800678c:	2b01      	cmp	r3, #1
 800678e:	d008      	beq.n	80067a2 <I2C_Master_ADDR+0x268>
 8006790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006792:	2b08      	cmp	r3, #8
 8006794:	d005      	beq.n	80067a2 <I2C_Master_ADDR+0x268>
 8006796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006798:	2b10      	cmp	r3, #16
 800679a:	d002      	beq.n	80067a2 <I2C_Master_ADDR+0x268>
 800679c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800679e:	2b20      	cmp	r3, #32
 80067a0:	d107      	bne.n	80067b2 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	685a      	ldr	r2, [r3, #4]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80067b0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067b2:	2300      	movs	r3, #0
 80067b4:	617b      	str	r3, [r7, #20]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	695b      	ldr	r3, [r3, #20]
 80067bc:	617b      	str	r3, [r7, #20]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	699b      	ldr	r3, [r3, #24]
 80067c4:	617b      	str	r3, [r7, #20]
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	e032      	b.n	8006830 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	681a      	ldr	r2, [r3, #0]
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80067d8:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067e8:	d117      	bne.n	800681a <I2C_Master_ADDR+0x2e0>
 80067ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80067f0:	d00b      	beq.n	800680a <I2C_Master_ADDR+0x2d0>
 80067f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067f4:	2b01      	cmp	r3, #1
 80067f6:	d008      	beq.n	800680a <I2C_Master_ADDR+0x2d0>
 80067f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067fa:	2b08      	cmp	r3, #8
 80067fc:	d005      	beq.n	800680a <I2C_Master_ADDR+0x2d0>
 80067fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006800:	2b10      	cmp	r3, #16
 8006802:	d002      	beq.n	800680a <I2C_Master_ADDR+0x2d0>
 8006804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006806:	2b20      	cmp	r3, #32
 8006808:	d107      	bne.n	800681a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	685a      	ldr	r2, [r3, #4]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006818:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800681a:	2300      	movs	r3, #0
 800681c:	613b      	str	r3, [r7, #16]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	613b      	str	r3, [r7, #16]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	699b      	ldr	r3, [r3, #24]
 800682c:	613b      	str	r3, [r7, #16]
 800682e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2200      	movs	r2, #0
 8006834:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006836:	e00b      	b.n	8006850 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006838:	2300      	movs	r3, #0
 800683a:	60fb      	str	r3, [r7, #12]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	695b      	ldr	r3, [r3, #20]
 8006842:	60fb      	str	r3, [r7, #12]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	699b      	ldr	r3, [r3, #24]
 800684a:	60fb      	str	r3, [r7, #12]
 800684c:	68fb      	ldr	r3, [r7, #12]
}
 800684e:	e7ff      	b.n	8006850 <I2C_Master_ADDR+0x316>
 8006850:	bf00      	nop
 8006852:	3744      	adds	r7, #68	@ 0x44
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr

0800685c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b084      	sub	sp, #16
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800686a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006870:	b29b      	uxth	r3, r3
 8006872:	2b00      	cmp	r3, #0
 8006874:	d02b      	beq.n	80068ce <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800687a:	781a      	ldrb	r2, [r3, #0]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006886:	1c5a      	adds	r2, r3, #1
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006890:	b29b      	uxth	r3, r3
 8006892:	3b01      	subs	r3, #1
 8006894:	b29a      	uxth	r2, r3
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800689e:	b29b      	uxth	r3, r3
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d114      	bne.n	80068ce <I2C_SlaveTransmit_TXE+0x72>
 80068a4:	7bfb      	ldrb	r3, [r7, #15]
 80068a6:	2b29      	cmp	r3, #41	@ 0x29
 80068a8:	d111      	bne.n	80068ce <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	685a      	ldr	r2, [r3, #4]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068b8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2221      	movs	r2, #33	@ 0x21
 80068be:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2228      	movs	r2, #40	@ 0x28
 80068c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f7ff f9cf 	bl	8005c6c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80068ce:	bf00      	nop
 80068d0:	3710      	adds	r7, #16
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}

080068d6 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80068d6:	b480      	push	{r7}
 80068d8:	b083      	sub	sp, #12
 80068da:	af00      	add	r7, sp, #0
 80068dc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068e2:	b29b      	uxth	r3, r3
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d011      	beq.n	800690c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ec:	781a      	ldrb	r2, [r3, #0]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068f8:	1c5a      	adds	r2, r3, #1
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006902:	b29b      	uxth	r3, r3
 8006904:	3b01      	subs	r3, #1
 8006906:	b29a      	uxth	r2, r3
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800690c:	bf00      	nop
 800690e:	370c      	adds	r7, #12
 8006910:	46bd      	mov	sp, r7
 8006912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006916:	4770      	bx	lr

08006918 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b084      	sub	sp, #16
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006926:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800692c:	b29b      	uxth	r3, r3
 800692e:	2b00      	cmp	r3, #0
 8006930:	d02c      	beq.n	800698c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	691a      	ldr	r2, [r3, #16]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800693c:	b2d2      	uxtb	r2, r2
 800693e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006944:	1c5a      	adds	r2, r3, #1
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800694e:	b29b      	uxth	r3, r3
 8006950:	3b01      	subs	r3, #1
 8006952:	b29a      	uxth	r2, r3
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800695c:	b29b      	uxth	r3, r3
 800695e:	2b00      	cmp	r3, #0
 8006960:	d114      	bne.n	800698c <I2C_SlaveReceive_RXNE+0x74>
 8006962:	7bfb      	ldrb	r3, [r7, #15]
 8006964:	2b2a      	cmp	r3, #42	@ 0x2a
 8006966:	d111      	bne.n	800698c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	685a      	ldr	r2, [r3, #4]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006976:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2222      	movs	r2, #34	@ 0x22
 800697c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2228      	movs	r2, #40	@ 0x28
 8006982:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f7ff f97a 	bl	8005c80 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800698c:	bf00      	nop
 800698e:	3710      	adds	r7, #16
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}

08006994 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006994:	b480      	push	{r7}
 8006996:	b083      	sub	sp, #12
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d012      	beq.n	80069cc <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	691a      	ldr	r2, [r3, #16]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069b0:	b2d2      	uxtb	r2, r2
 80069b2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069b8:	1c5a      	adds	r2, r3, #1
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	3b01      	subs	r3, #1
 80069c6:	b29a      	uxth	r2, r3
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80069cc:	bf00      	nop
 80069ce:	370c      	adds	r7, #12
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr

080069d8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b084      	sub	sp, #16
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
 80069e0:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80069e2:	2300      	movs	r3, #0
 80069e4:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069ec:	b2db      	uxtb	r3, r3
 80069ee:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80069f2:	2b28      	cmp	r3, #40	@ 0x28
 80069f4:	d127      	bne.n	8006a46 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	685a      	ldr	r2, [r3, #4]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a04:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	089b      	lsrs	r3, r3, #2
 8006a0a:	f003 0301 	and.w	r3, r3, #1
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d101      	bne.n	8006a16 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006a12:	2301      	movs	r3, #1
 8006a14:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	09db      	lsrs	r3, r3, #7
 8006a1a:	f003 0301 	and.w	r3, r3, #1
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d103      	bne.n	8006a2a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	68db      	ldr	r3, [r3, #12]
 8006a26:	81bb      	strh	r3, [r7, #12]
 8006a28:	e002      	b.n	8006a30 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	699b      	ldr	r3, [r3, #24]
 8006a2e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006a38:	89ba      	ldrh	r2, [r7, #12]
 8006a3a:	7bfb      	ldrb	r3, [r7, #15]
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f7ff f928 	bl	8005c94 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006a44:	e00e      	b.n	8006a64 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a46:	2300      	movs	r3, #0
 8006a48:	60bb      	str	r3, [r7, #8]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	695b      	ldr	r3, [r3, #20]
 8006a50:	60bb      	str	r3, [r7, #8]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	699b      	ldr	r3, [r3, #24]
 8006a58:	60bb      	str	r3, [r7, #8]
 8006a5a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8006a64:	bf00      	nop
 8006a66:	3710      	adds	r7, #16
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a7a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	685a      	ldr	r2, [r3, #4]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006a8a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	60bb      	str	r3, [r7, #8]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	695b      	ldr	r3, [r3, #20]
 8006a96:	60bb      	str	r3, [r7, #8]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	681a      	ldr	r2, [r3, #0]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f042 0201 	orr.w	r2, r2, #1
 8006aa6:	601a      	str	r2, [r3, #0]
 8006aa8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681a      	ldr	r2, [r3, #0]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ab8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ac4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ac8:	d172      	bne.n	8006bb0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006aca:	7bfb      	ldrb	r3, [r7, #15]
 8006acc:	2b22      	cmp	r3, #34	@ 0x22
 8006ace:	d002      	beq.n	8006ad6 <I2C_Slave_STOPF+0x6a>
 8006ad0:	7bfb      	ldrb	r3, [r7, #15]
 8006ad2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ad4:	d135      	bne.n	8006b42 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	b29a      	uxth	r2, r3
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ae8:	b29b      	uxth	r3, r3
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d005      	beq.n	8006afa <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af2:	f043 0204 	orr.w	r2, r3, #4
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	685a      	ldr	r2, [r3, #4]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b08:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b0e:	4618      	mov	r0, r3
 8006b10:	f7fd fe44 	bl	800479c <HAL_DMA_GetState>
 8006b14:	4603      	mov	r3, r0
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d049      	beq.n	8006bae <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b1e:	4a69      	ldr	r2, [pc, #420]	@ (8006cc4 <I2C_Slave_STOPF+0x258>)
 8006b20:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b26:	4618      	mov	r0, r3
 8006b28:	f7fd fc8c 	bl	8004444 <HAL_DMA_Abort_IT>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d03d      	beq.n	8006bae <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b38:	687a      	ldr	r2, [r7, #4]
 8006b3a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006b3c:	4610      	mov	r0, r2
 8006b3e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006b40:	e035      	b.n	8006bae <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	b29a      	uxth	r2, r3
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d005      	beq.n	8006b66 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b5e:	f043 0204 	orr.w	r2, r3, #4
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	685a      	ldr	r2, [r3, #4]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b74:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f7fd fe0e 	bl	800479c <HAL_DMA_GetState>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	d014      	beq.n	8006bb0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b8a:	4a4e      	ldr	r2, [pc, #312]	@ (8006cc4 <I2C_Slave_STOPF+0x258>)
 8006b8c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b92:	4618      	mov	r0, r3
 8006b94:	f7fd fc56 	bl	8004444 <HAL_DMA_Abort_IT>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d008      	beq.n	8006bb0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ba2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ba4:	687a      	ldr	r2, [r7, #4]
 8006ba6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006ba8:	4610      	mov	r0, r2
 8006baa:	4798      	blx	r3
 8006bac:	e000      	b.n	8006bb0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006bae:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d03e      	beq.n	8006c38 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	695b      	ldr	r3, [r3, #20]
 8006bc0:	f003 0304 	and.w	r3, r3, #4
 8006bc4:	2b04      	cmp	r3, #4
 8006bc6:	d112      	bne.n	8006bee <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	691a      	ldr	r2, [r3, #16]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bd2:	b2d2      	uxtb	r2, r2
 8006bd4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bda:	1c5a      	adds	r2, r3, #1
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	3b01      	subs	r3, #1
 8006be8:	b29a      	uxth	r2, r3
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	695b      	ldr	r3, [r3, #20]
 8006bf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bf8:	2b40      	cmp	r3, #64	@ 0x40
 8006bfa:	d112      	bne.n	8006c22 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	691a      	ldr	r2, [r3, #16]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c06:	b2d2      	uxtb	r2, r2
 8006c08:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c0e:	1c5a      	adds	r2, r3, #1
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	3b01      	subs	r3, #1
 8006c1c:	b29a      	uxth	r2, r3
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d005      	beq.n	8006c38 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c30:	f043 0204 	orr.w	r2, r3, #4
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d003      	beq.n	8006c48 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f000 f8b7 	bl	8006db4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006c46:	e039      	b.n	8006cbc <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006c48:	7bfb      	ldrb	r3, [r7, #15]
 8006c4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c4c:	d109      	bne.n	8006c62 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2228      	movs	r2, #40	@ 0x28
 8006c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f7ff f80f 	bl	8005c80 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c68:	b2db      	uxtb	r3, r3
 8006c6a:	2b28      	cmp	r3, #40	@ 0x28
 8006c6c:	d111      	bne.n	8006c92 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	4a15      	ldr	r2, [pc, #84]	@ (8006cc8 <I2C_Slave_STOPF+0x25c>)
 8006c72:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2200      	movs	r2, #0
 8006c78:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2220      	movs	r2, #32
 8006c7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2200      	movs	r2, #0
 8006c86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	f7ff f810 	bl	8005cb0 <HAL_I2C_ListenCpltCallback>
}
 8006c90:	e014      	b.n	8006cbc <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c96:	2b22      	cmp	r3, #34	@ 0x22
 8006c98:	d002      	beq.n	8006ca0 <I2C_Slave_STOPF+0x234>
 8006c9a:	7bfb      	ldrb	r3, [r7, #15]
 8006c9c:	2b22      	cmp	r3, #34	@ 0x22
 8006c9e:	d10d      	bne.n	8006cbc <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2220      	movs	r2, #32
 8006caa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f7fe ffe2 	bl	8005c80 <HAL_I2C_SlaveRxCpltCallback>
}
 8006cbc:	bf00      	nop
 8006cbe:	3710      	adds	r7, #16
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}
 8006cc4:	08007315 	.word	0x08007315
 8006cc8:	ffff0000 	.word	0xffff0000

08006ccc <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b084      	sub	sp, #16
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006cda:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ce0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	2b08      	cmp	r3, #8
 8006ce6:	d002      	beq.n	8006cee <I2C_Slave_AF+0x22>
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	2b20      	cmp	r3, #32
 8006cec:	d129      	bne.n	8006d42 <I2C_Slave_AF+0x76>
 8006cee:	7bfb      	ldrb	r3, [r7, #15]
 8006cf0:	2b28      	cmp	r3, #40	@ 0x28
 8006cf2:	d126      	bne.n	8006d42 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a2e      	ldr	r2, [pc, #184]	@ (8006db0 <I2C_Slave_AF+0xe4>)
 8006cf8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	685a      	ldr	r2, [r3, #4]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006d08:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006d12:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d22:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2220      	movs	r2, #32
 8006d2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f7fe ffb8 	bl	8005cb0 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006d40:	e031      	b.n	8006da6 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006d42:	7bfb      	ldrb	r3, [r7, #15]
 8006d44:	2b21      	cmp	r3, #33	@ 0x21
 8006d46:	d129      	bne.n	8006d9c <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	4a19      	ldr	r2, [pc, #100]	@ (8006db0 <I2C_Slave_AF+0xe4>)
 8006d4c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2221      	movs	r2, #33	@ 0x21
 8006d52:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2220      	movs	r2, #32
 8006d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	685a      	ldr	r2, [r3, #4]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006d72:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006d7c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d8c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f7fe f8d0 	bl	8004f34 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	f7fe ff69 	bl	8005c6c <HAL_I2C_SlaveTxCpltCallback>
}
 8006d9a:	e004      	b.n	8006da6 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006da4:	615a      	str	r2, [r3, #20]
}
 8006da6:	bf00      	nop
 8006da8:	3710      	adds	r7, #16
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	ffff0000 	.word	0xffff0000

08006db4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dc2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006dca:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006dcc:	7bbb      	ldrb	r3, [r7, #14]
 8006dce:	2b10      	cmp	r3, #16
 8006dd0:	d002      	beq.n	8006dd8 <I2C_ITError+0x24>
 8006dd2:	7bbb      	ldrb	r3, [r7, #14]
 8006dd4:	2b40      	cmp	r3, #64	@ 0x40
 8006dd6:	d10a      	bne.n	8006dee <I2C_ITError+0x3a>
 8006dd8:	7bfb      	ldrb	r3, [r7, #15]
 8006dda:	2b22      	cmp	r3, #34	@ 0x22
 8006ddc:	d107      	bne.n	8006dee <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	681a      	ldr	r2, [r3, #0]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006dec:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006dee:	7bfb      	ldrb	r3, [r7, #15]
 8006df0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006df4:	2b28      	cmp	r3, #40	@ 0x28
 8006df6:	d107      	bne.n	8006e08 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2228      	movs	r2, #40	@ 0x28
 8006e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006e06:	e015      	b.n	8006e34 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e16:	d00a      	beq.n	8006e2e <I2C_ITError+0x7a>
 8006e18:	7bfb      	ldrb	r3, [r7, #15]
 8006e1a:	2b60      	cmp	r3, #96	@ 0x60
 8006e1c:	d007      	beq.n	8006e2e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2220      	movs	r2, #32
 8006e22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2200      	movs	r2, #0
 8006e32:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e42:	d162      	bne.n	8006f0a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	685a      	ldr	r2, [r3, #4]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006e52:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e58:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006e5c:	b2db      	uxtb	r3, r3
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d020      	beq.n	8006ea4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e66:	4a6a      	ldr	r2, [pc, #424]	@ (8007010 <I2C_ITError+0x25c>)
 8006e68:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f7fd fae8 	bl	8004444 <HAL_DMA_Abort_IT>
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	f000 8089 	beq.w	8006f8e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	681a      	ldr	r2, [r3, #0]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f022 0201 	bic.w	r2, r2, #1
 8006e8a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2220      	movs	r2, #32
 8006e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e9a:	687a      	ldr	r2, [r7, #4]
 8006e9c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006e9e:	4610      	mov	r0, r2
 8006ea0:	4798      	blx	r3
 8006ea2:	e074      	b.n	8006f8e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ea8:	4a59      	ldr	r2, [pc, #356]	@ (8007010 <I2C_ITError+0x25c>)
 8006eaa:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	f7fd fac7 	bl	8004444 <HAL_DMA_Abort_IT>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d068      	beq.n	8006f8e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	695b      	ldr	r3, [r3, #20]
 8006ec2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ec6:	2b40      	cmp	r3, #64	@ 0x40
 8006ec8:	d10b      	bne.n	8006ee2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	691a      	ldr	r2, [r3, #16]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ed4:	b2d2      	uxtb	r2, r2
 8006ed6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006edc:	1c5a      	adds	r2, r3, #1
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	681a      	ldr	r2, [r3, #0]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f022 0201 	bic.w	r2, r2, #1
 8006ef0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2220      	movs	r2, #32
 8006ef6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006efe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006f04:	4610      	mov	r0, r2
 8006f06:	4798      	blx	r3
 8006f08:	e041      	b.n	8006f8e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	2b60      	cmp	r3, #96	@ 0x60
 8006f14:	d125      	bne.n	8006f62 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2220      	movs	r2, #32
 8006f1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2200      	movs	r2, #0
 8006f22:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	695b      	ldr	r3, [r3, #20]
 8006f2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f2e:	2b40      	cmp	r3, #64	@ 0x40
 8006f30:	d10b      	bne.n	8006f4a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	691a      	ldr	r2, [r3, #16]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f3c:	b2d2      	uxtb	r2, r2
 8006f3e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f44:	1c5a      	adds	r2, r3, #1
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	681a      	ldr	r2, [r3, #0]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f022 0201 	bic.w	r2, r2, #1
 8006f58:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f7fe fed0 	bl	8005d00 <HAL_I2C_AbortCpltCallback>
 8006f60:	e015      	b.n	8006f8e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	695b      	ldr	r3, [r3, #20]
 8006f68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f6c:	2b40      	cmp	r3, #64	@ 0x40
 8006f6e:	d10b      	bne.n	8006f88 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	691a      	ldr	r2, [r3, #16]
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f7a:	b2d2      	uxtb	r2, r2
 8006f7c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f82:	1c5a      	adds	r2, r3, #1
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f7fe feaf 	bl	8005cec <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f92:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	f003 0301 	and.w	r3, r3, #1
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d10e      	bne.n	8006fbc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d109      	bne.n	8006fbc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d104      	bne.n	8006fbc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d007      	beq.n	8006fcc <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	685a      	ldr	r2, [r3, #4]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006fca:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fd2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fd8:	f003 0304 	and.w	r3, r3, #4
 8006fdc:	2b04      	cmp	r3, #4
 8006fde:	d113      	bne.n	8007008 <I2C_ITError+0x254>
 8006fe0:	7bfb      	ldrb	r3, [r7, #15]
 8006fe2:	2b28      	cmp	r3, #40	@ 0x28
 8006fe4:	d110      	bne.n	8007008 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	4a0a      	ldr	r2, [pc, #40]	@ (8007014 <I2C_ITError+0x260>)
 8006fea:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2220      	movs	r2, #32
 8006ff6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f7fe fe54 	bl	8005cb0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007008:	bf00      	nop
 800700a:	3710      	adds	r7, #16
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}
 8007010:	08007315 	.word	0x08007315
 8007014:	ffff0000 	.word	0xffff0000

08007018 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b088      	sub	sp, #32
 800701c:	af02      	add	r7, sp, #8
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	4608      	mov	r0, r1
 8007022:	4611      	mov	r1, r2
 8007024:	461a      	mov	r2, r3
 8007026:	4603      	mov	r3, r0
 8007028:	817b      	strh	r3, [r7, #10]
 800702a:	460b      	mov	r3, r1
 800702c:	813b      	strh	r3, [r7, #8]
 800702e:	4613      	mov	r3, r2
 8007030:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007040:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007044:	9300      	str	r3, [sp, #0]
 8007046:	6a3b      	ldr	r3, [r7, #32]
 8007048:	2200      	movs	r2, #0
 800704a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800704e:	68f8      	ldr	r0, [r7, #12]
 8007050:	f000 fa08 	bl	8007464 <I2C_WaitOnFlagUntilTimeout>
 8007054:	4603      	mov	r3, r0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d00d      	beq.n	8007076 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007064:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007068:	d103      	bne.n	8007072 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007070:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007072:	2303      	movs	r3, #3
 8007074:	e05f      	b.n	8007136 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007076:	897b      	ldrh	r3, [r7, #10]
 8007078:	b2db      	uxtb	r3, r3
 800707a:	461a      	mov	r2, r3
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007084:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007088:	6a3a      	ldr	r2, [r7, #32]
 800708a:	492d      	ldr	r1, [pc, #180]	@ (8007140 <I2C_RequestMemoryWrite+0x128>)
 800708c:	68f8      	ldr	r0, [r7, #12]
 800708e:	f000 fa63 	bl	8007558 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007092:	4603      	mov	r3, r0
 8007094:	2b00      	cmp	r3, #0
 8007096:	d001      	beq.n	800709c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007098:	2301      	movs	r3, #1
 800709a:	e04c      	b.n	8007136 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800709c:	2300      	movs	r3, #0
 800709e:	617b      	str	r3, [r7, #20]
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	695b      	ldr	r3, [r3, #20]
 80070a6:	617b      	str	r3, [r7, #20]
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	699b      	ldr	r3, [r3, #24]
 80070ae:	617b      	str	r3, [r7, #20]
 80070b0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80070b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070b4:	6a39      	ldr	r1, [r7, #32]
 80070b6:	68f8      	ldr	r0, [r7, #12]
 80070b8:	f000 faee 	bl	8007698 <I2C_WaitOnTXEFlagUntilTimeout>
 80070bc:	4603      	mov	r3, r0
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d00d      	beq.n	80070de <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070c6:	2b04      	cmp	r3, #4
 80070c8:	d107      	bne.n	80070da <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	681a      	ldr	r2, [r3, #0]
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80070d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e02b      	b.n	8007136 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80070de:	88fb      	ldrh	r3, [r7, #6]
 80070e0:	2b01      	cmp	r3, #1
 80070e2:	d105      	bne.n	80070f0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80070e4:	893b      	ldrh	r3, [r7, #8]
 80070e6:	b2da      	uxtb	r2, r3
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	611a      	str	r2, [r3, #16]
 80070ee:	e021      	b.n	8007134 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80070f0:	893b      	ldrh	r3, [r7, #8]
 80070f2:	0a1b      	lsrs	r3, r3, #8
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	b2da      	uxtb	r2, r3
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80070fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007100:	6a39      	ldr	r1, [r7, #32]
 8007102:	68f8      	ldr	r0, [r7, #12]
 8007104:	f000 fac8 	bl	8007698 <I2C_WaitOnTXEFlagUntilTimeout>
 8007108:	4603      	mov	r3, r0
 800710a:	2b00      	cmp	r3, #0
 800710c:	d00d      	beq.n	800712a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007112:	2b04      	cmp	r3, #4
 8007114:	d107      	bne.n	8007126 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	681a      	ldr	r2, [r3, #0]
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007124:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	e005      	b.n	8007136 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800712a:	893b      	ldrh	r3, [r7, #8]
 800712c:	b2da      	uxtb	r2, r3
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007134:	2300      	movs	r3, #0
}
 8007136:	4618      	mov	r0, r3
 8007138:	3718      	adds	r7, #24
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	00010002 	.word	0x00010002

08007144 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b088      	sub	sp, #32
 8007148:	af02      	add	r7, sp, #8
 800714a:	60f8      	str	r0, [r7, #12]
 800714c:	4608      	mov	r0, r1
 800714e:	4611      	mov	r1, r2
 8007150:	461a      	mov	r2, r3
 8007152:	4603      	mov	r3, r0
 8007154:	817b      	strh	r3, [r7, #10]
 8007156:	460b      	mov	r3, r1
 8007158:	813b      	strh	r3, [r7, #8]
 800715a:	4613      	mov	r3, r2
 800715c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800716c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800717c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800717e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007180:	9300      	str	r3, [sp, #0]
 8007182:	6a3b      	ldr	r3, [r7, #32]
 8007184:	2200      	movs	r2, #0
 8007186:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800718a:	68f8      	ldr	r0, [r7, #12]
 800718c:	f000 f96a 	bl	8007464 <I2C_WaitOnFlagUntilTimeout>
 8007190:	4603      	mov	r3, r0
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00d      	beq.n	80071b2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071a4:	d103      	bne.n	80071ae <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80071ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80071ae:	2303      	movs	r3, #3
 80071b0:	e0aa      	b.n	8007308 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80071b2:	897b      	ldrh	r3, [r7, #10]
 80071b4:	b2db      	uxtb	r3, r3
 80071b6:	461a      	mov	r2, r3
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80071c0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80071c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c4:	6a3a      	ldr	r2, [r7, #32]
 80071c6:	4952      	ldr	r1, [pc, #328]	@ (8007310 <I2C_RequestMemoryRead+0x1cc>)
 80071c8:	68f8      	ldr	r0, [r7, #12]
 80071ca:	f000 f9c5 	bl	8007558 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80071ce:	4603      	mov	r3, r0
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d001      	beq.n	80071d8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	e097      	b.n	8007308 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071d8:	2300      	movs	r3, #0
 80071da:	617b      	str	r3, [r7, #20]
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	695b      	ldr	r3, [r3, #20]
 80071e2:	617b      	str	r3, [r7, #20]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	699b      	ldr	r3, [r3, #24]
 80071ea:	617b      	str	r3, [r7, #20]
 80071ec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071f0:	6a39      	ldr	r1, [r7, #32]
 80071f2:	68f8      	ldr	r0, [r7, #12]
 80071f4:	f000 fa50 	bl	8007698 <I2C_WaitOnTXEFlagUntilTimeout>
 80071f8:	4603      	mov	r3, r0
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d00d      	beq.n	800721a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007202:	2b04      	cmp	r3, #4
 8007204:	d107      	bne.n	8007216 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007214:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007216:	2301      	movs	r3, #1
 8007218:	e076      	b.n	8007308 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800721a:	88fb      	ldrh	r3, [r7, #6]
 800721c:	2b01      	cmp	r3, #1
 800721e:	d105      	bne.n	800722c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007220:	893b      	ldrh	r3, [r7, #8]
 8007222:	b2da      	uxtb	r2, r3
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	611a      	str	r2, [r3, #16]
 800722a:	e021      	b.n	8007270 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800722c:	893b      	ldrh	r3, [r7, #8]
 800722e:	0a1b      	lsrs	r3, r3, #8
 8007230:	b29b      	uxth	r3, r3
 8007232:	b2da      	uxtb	r2, r3
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800723a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800723c:	6a39      	ldr	r1, [r7, #32]
 800723e:	68f8      	ldr	r0, [r7, #12]
 8007240:	f000 fa2a 	bl	8007698 <I2C_WaitOnTXEFlagUntilTimeout>
 8007244:	4603      	mov	r3, r0
 8007246:	2b00      	cmp	r3, #0
 8007248:	d00d      	beq.n	8007266 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800724e:	2b04      	cmp	r3, #4
 8007250:	d107      	bne.n	8007262 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	681a      	ldr	r2, [r3, #0]
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007260:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007262:	2301      	movs	r3, #1
 8007264:	e050      	b.n	8007308 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007266:	893b      	ldrh	r3, [r7, #8]
 8007268:	b2da      	uxtb	r2, r3
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007270:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007272:	6a39      	ldr	r1, [r7, #32]
 8007274:	68f8      	ldr	r0, [r7, #12]
 8007276:	f000 fa0f 	bl	8007698 <I2C_WaitOnTXEFlagUntilTimeout>
 800727a:	4603      	mov	r3, r0
 800727c:	2b00      	cmp	r3, #0
 800727e:	d00d      	beq.n	800729c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007284:	2b04      	cmp	r3, #4
 8007286:	d107      	bne.n	8007298 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007296:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007298:	2301      	movs	r3, #1
 800729a:	e035      	b.n	8007308 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80072aa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80072ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ae:	9300      	str	r3, [sp, #0]
 80072b0:	6a3b      	ldr	r3, [r7, #32]
 80072b2:	2200      	movs	r2, #0
 80072b4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80072b8:	68f8      	ldr	r0, [r7, #12]
 80072ba:	f000 f8d3 	bl	8007464 <I2C_WaitOnFlagUntilTimeout>
 80072be:	4603      	mov	r3, r0
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d00d      	beq.n	80072e0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072d2:	d103      	bne.n	80072dc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80072da:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80072dc:	2303      	movs	r3, #3
 80072de:	e013      	b.n	8007308 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80072e0:	897b      	ldrh	r3, [r7, #10]
 80072e2:	b2db      	uxtb	r3, r3
 80072e4:	f043 0301 	orr.w	r3, r3, #1
 80072e8:	b2da      	uxtb	r2, r3
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80072f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f2:	6a3a      	ldr	r2, [r7, #32]
 80072f4:	4906      	ldr	r1, [pc, #24]	@ (8007310 <I2C_RequestMemoryRead+0x1cc>)
 80072f6:	68f8      	ldr	r0, [r7, #12]
 80072f8:	f000 f92e 	bl	8007558 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80072fc:	4603      	mov	r3, r0
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d001      	beq.n	8007306 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007302:	2301      	movs	r3, #1
 8007304:	e000      	b.n	8007308 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007306:	2300      	movs	r3, #0
}
 8007308:	4618      	mov	r0, r3
 800730a:	3718      	adds	r7, #24
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}
 8007310:	00010002 	.word	0x00010002

08007314 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b086      	sub	sp, #24
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800731c:	2300      	movs	r3, #0
 800731e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007324:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800732c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800732e:	4b4b      	ldr	r3, [pc, #300]	@ (800745c <I2C_DMAAbort+0x148>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	08db      	lsrs	r3, r3, #3
 8007334:	4a4a      	ldr	r2, [pc, #296]	@ (8007460 <I2C_DMAAbort+0x14c>)
 8007336:	fba2 2303 	umull	r2, r3, r2, r3
 800733a:	0a1a      	lsrs	r2, r3, #8
 800733c:	4613      	mov	r3, r2
 800733e:	009b      	lsls	r3, r3, #2
 8007340:	4413      	add	r3, r2
 8007342:	00da      	lsls	r2, r3, #3
 8007344:	1ad3      	subs	r3, r2, r3
 8007346:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d106      	bne.n	800735c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007352:	f043 0220 	orr.w	r2, r3, #32
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800735a:	e00a      	b.n	8007372 <I2C_DMAAbort+0x5e>
    }
    count--;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	3b01      	subs	r3, #1
 8007360:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800736c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007370:	d0ea      	beq.n	8007348 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007376:	2b00      	cmp	r3, #0
 8007378:	d003      	beq.n	8007382 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800737e:	2200      	movs	r2, #0
 8007380:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007386:	2b00      	cmp	r3, #0
 8007388:	d003      	beq.n	8007392 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800738e:	2200      	movs	r2, #0
 8007390:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80073a0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	2200      	movs	r2, #0
 80073a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d003      	beq.n	80073b8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073b4:	2200      	movs	r2, #0
 80073b6:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d003      	beq.n	80073c8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073c4:	2200      	movs	r2, #0
 80073c6:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f022 0201 	bic.w	r2, r2, #1
 80073d6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	2b60      	cmp	r3, #96	@ 0x60
 80073e2:	d10e      	bne.n	8007402 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	2220      	movs	r2, #32
 80073e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80073ec:	697b      	ldr	r3, [r7, #20]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	2200      	movs	r2, #0
 80073f8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80073fa:	6978      	ldr	r0, [r7, #20]
 80073fc:	f7fe fc80 	bl	8005d00 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007400:	e027      	b.n	8007452 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007402:	7cfb      	ldrb	r3, [r7, #19]
 8007404:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007408:	2b28      	cmp	r3, #40	@ 0x28
 800740a:	d117      	bne.n	800743c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f042 0201 	orr.w	r2, r2, #1
 800741a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800741c:	697b      	ldr	r3, [r7, #20]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800742a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	2200      	movs	r2, #0
 8007430:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	2228      	movs	r2, #40	@ 0x28
 8007436:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800743a:	e007      	b.n	800744c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	2220      	movs	r2, #32
 8007440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	2200      	movs	r2, #0
 8007448:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800744c:	6978      	ldr	r0, [r7, #20]
 800744e:	f7fe fc4d 	bl	8005cec <HAL_I2C_ErrorCallback>
}
 8007452:	bf00      	nop
 8007454:	3718      	adds	r7, #24
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}
 800745a:	bf00      	nop
 800745c:	2000000c 	.word	0x2000000c
 8007460:	14f8b589 	.word	0x14f8b589

08007464 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b084      	sub	sp, #16
 8007468:	af00      	add	r7, sp, #0
 800746a:	60f8      	str	r0, [r7, #12]
 800746c:	60b9      	str	r1, [r7, #8]
 800746e:	603b      	str	r3, [r7, #0]
 8007470:	4613      	mov	r3, r2
 8007472:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007474:	e048      	b.n	8007508 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800747c:	d044      	beq.n	8007508 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800747e:	f7fc f971 	bl	8003764 <HAL_GetTick>
 8007482:	4602      	mov	r2, r0
 8007484:	69bb      	ldr	r3, [r7, #24]
 8007486:	1ad3      	subs	r3, r2, r3
 8007488:	683a      	ldr	r2, [r7, #0]
 800748a:	429a      	cmp	r2, r3
 800748c:	d302      	bcc.n	8007494 <I2C_WaitOnFlagUntilTimeout+0x30>
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d139      	bne.n	8007508 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	0c1b      	lsrs	r3, r3, #16
 8007498:	b2db      	uxtb	r3, r3
 800749a:	2b01      	cmp	r3, #1
 800749c:	d10d      	bne.n	80074ba <I2C_WaitOnFlagUntilTimeout+0x56>
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	695b      	ldr	r3, [r3, #20]
 80074a4:	43da      	mvns	r2, r3
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	4013      	ands	r3, r2
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	bf0c      	ite	eq
 80074b0:	2301      	moveq	r3, #1
 80074b2:	2300      	movne	r3, #0
 80074b4:	b2db      	uxtb	r3, r3
 80074b6:	461a      	mov	r2, r3
 80074b8:	e00c      	b.n	80074d4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	699b      	ldr	r3, [r3, #24]
 80074c0:	43da      	mvns	r2, r3
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	4013      	ands	r3, r2
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	bf0c      	ite	eq
 80074cc:	2301      	moveq	r3, #1
 80074ce:	2300      	movne	r3, #0
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	461a      	mov	r2, r3
 80074d4:	79fb      	ldrb	r3, [r7, #7]
 80074d6:	429a      	cmp	r2, r3
 80074d8:	d116      	bne.n	8007508 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	2200      	movs	r2, #0
 80074de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2220      	movs	r2, #32
 80074e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074f4:	f043 0220 	orr.w	r2, r3, #32
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	2200      	movs	r2, #0
 8007500:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007504:	2301      	movs	r3, #1
 8007506:	e023      	b.n	8007550 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	0c1b      	lsrs	r3, r3, #16
 800750c:	b2db      	uxtb	r3, r3
 800750e:	2b01      	cmp	r3, #1
 8007510:	d10d      	bne.n	800752e <I2C_WaitOnFlagUntilTimeout+0xca>
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	695b      	ldr	r3, [r3, #20]
 8007518:	43da      	mvns	r2, r3
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	4013      	ands	r3, r2
 800751e:	b29b      	uxth	r3, r3
 8007520:	2b00      	cmp	r3, #0
 8007522:	bf0c      	ite	eq
 8007524:	2301      	moveq	r3, #1
 8007526:	2300      	movne	r3, #0
 8007528:	b2db      	uxtb	r3, r3
 800752a:	461a      	mov	r2, r3
 800752c:	e00c      	b.n	8007548 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	699b      	ldr	r3, [r3, #24]
 8007534:	43da      	mvns	r2, r3
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	4013      	ands	r3, r2
 800753a:	b29b      	uxth	r3, r3
 800753c:	2b00      	cmp	r3, #0
 800753e:	bf0c      	ite	eq
 8007540:	2301      	moveq	r3, #1
 8007542:	2300      	movne	r3, #0
 8007544:	b2db      	uxtb	r3, r3
 8007546:	461a      	mov	r2, r3
 8007548:	79fb      	ldrb	r3, [r7, #7]
 800754a:	429a      	cmp	r2, r3
 800754c:	d093      	beq.n	8007476 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800754e:	2300      	movs	r3, #0
}
 8007550:	4618      	mov	r0, r3
 8007552:	3710      	adds	r7, #16
 8007554:	46bd      	mov	sp, r7
 8007556:	bd80      	pop	{r7, pc}

08007558 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b084      	sub	sp, #16
 800755c:	af00      	add	r7, sp, #0
 800755e:	60f8      	str	r0, [r7, #12]
 8007560:	60b9      	str	r1, [r7, #8]
 8007562:	607a      	str	r2, [r7, #4]
 8007564:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007566:	e071      	b.n	800764c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	695b      	ldr	r3, [r3, #20]
 800756e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007572:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007576:	d123      	bne.n	80075c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007586:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007590:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2220      	movs	r2, #32
 800759c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2200      	movs	r2, #0
 80075a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ac:	f043 0204 	orr.w	r2, r3, #4
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2200      	movs	r2, #0
 80075b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80075bc:	2301      	movs	r3, #1
 80075be:	e067      	b.n	8007690 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075c6:	d041      	beq.n	800764c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075c8:	f7fc f8cc 	bl	8003764 <HAL_GetTick>
 80075cc:	4602      	mov	r2, r0
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	1ad3      	subs	r3, r2, r3
 80075d2:	687a      	ldr	r2, [r7, #4]
 80075d4:	429a      	cmp	r2, r3
 80075d6:	d302      	bcc.n	80075de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d136      	bne.n	800764c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	0c1b      	lsrs	r3, r3, #16
 80075e2:	b2db      	uxtb	r3, r3
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d10c      	bne.n	8007602 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	695b      	ldr	r3, [r3, #20]
 80075ee:	43da      	mvns	r2, r3
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	4013      	ands	r3, r2
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	bf14      	ite	ne
 80075fa:	2301      	movne	r3, #1
 80075fc:	2300      	moveq	r3, #0
 80075fe:	b2db      	uxtb	r3, r3
 8007600:	e00b      	b.n	800761a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	699b      	ldr	r3, [r3, #24]
 8007608:	43da      	mvns	r2, r3
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	4013      	ands	r3, r2
 800760e:	b29b      	uxth	r3, r3
 8007610:	2b00      	cmp	r3, #0
 8007612:	bf14      	ite	ne
 8007614:	2301      	movne	r3, #1
 8007616:	2300      	moveq	r3, #0
 8007618:	b2db      	uxtb	r3, r3
 800761a:	2b00      	cmp	r3, #0
 800761c:	d016      	beq.n	800764c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	2200      	movs	r2, #0
 8007622:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2220      	movs	r2, #32
 8007628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	2200      	movs	r2, #0
 8007630:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007638:	f043 0220 	orr.w	r2, r3, #32
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2200      	movs	r2, #0
 8007644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007648:	2301      	movs	r3, #1
 800764a:	e021      	b.n	8007690 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	0c1b      	lsrs	r3, r3, #16
 8007650:	b2db      	uxtb	r3, r3
 8007652:	2b01      	cmp	r3, #1
 8007654:	d10c      	bne.n	8007670 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	695b      	ldr	r3, [r3, #20]
 800765c:	43da      	mvns	r2, r3
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	4013      	ands	r3, r2
 8007662:	b29b      	uxth	r3, r3
 8007664:	2b00      	cmp	r3, #0
 8007666:	bf14      	ite	ne
 8007668:	2301      	movne	r3, #1
 800766a:	2300      	moveq	r3, #0
 800766c:	b2db      	uxtb	r3, r3
 800766e:	e00b      	b.n	8007688 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	699b      	ldr	r3, [r3, #24]
 8007676:	43da      	mvns	r2, r3
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	4013      	ands	r3, r2
 800767c:	b29b      	uxth	r3, r3
 800767e:	2b00      	cmp	r3, #0
 8007680:	bf14      	ite	ne
 8007682:	2301      	movne	r3, #1
 8007684:	2300      	moveq	r3, #0
 8007686:	b2db      	uxtb	r3, r3
 8007688:	2b00      	cmp	r3, #0
 800768a:	f47f af6d 	bne.w	8007568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800768e:	2300      	movs	r3, #0
}
 8007690:	4618      	mov	r0, r3
 8007692:	3710      	adds	r7, #16
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}

08007698 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b084      	sub	sp, #16
 800769c:	af00      	add	r7, sp, #0
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80076a4:	e034      	b.n	8007710 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80076a6:	68f8      	ldr	r0, [r7, #12]
 80076a8:	f000 f915 	bl	80078d6 <I2C_IsAcknowledgeFailed>
 80076ac:	4603      	mov	r3, r0
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d001      	beq.n	80076b6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80076b2:	2301      	movs	r3, #1
 80076b4:	e034      	b.n	8007720 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076bc:	d028      	beq.n	8007710 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076be:	f7fc f851 	bl	8003764 <HAL_GetTick>
 80076c2:	4602      	mov	r2, r0
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	1ad3      	subs	r3, r2, r3
 80076c8:	68ba      	ldr	r2, [r7, #8]
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d302      	bcc.n	80076d4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d11d      	bne.n	8007710 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	695b      	ldr	r3, [r3, #20]
 80076da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076de:	2b80      	cmp	r3, #128	@ 0x80
 80076e0:	d016      	beq.n	8007710 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	2200      	movs	r2, #0
 80076e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2220      	movs	r2, #32
 80076ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2200      	movs	r2, #0
 80076f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076fc:	f043 0220 	orr.w	r2, r3, #32
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2200      	movs	r2, #0
 8007708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800770c:	2301      	movs	r3, #1
 800770e:	e007      	b.n	8007720 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	695b      	ldr	r3, [r3, #20]
 8007716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800771a:	2b80      	cmp	r3, #128	@ 0x80
 800771c:	d1c3      	bne.n	80076a6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800771e:	2300      	movs	r3, #0
}
 8007720:	4618      	mov	r0, r3
 8007722:	3710      	adds	r7, #16
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}

08007728 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b084      	sub	sp, #16
 800772c:	af00      	add	r7, sp, #0
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007734:	e034      	b.n	80077a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007736:	68f8      	ldr	r0, [r7, #12]
 8007738:	f000 f8cd 	bl	80078d6 <I2C_IsAcknowledgeFailed>
 800773c:	4603      	mov	r3, r0
 800773e:	2b00      	cmp	r3, #0
 8007740:	d001      	beq.n	8007746 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007742:	2301      	movs	r3, #1
 8007744:	e034      	b.n	80077b0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800774c:	d028      	beq.n	80077a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800774e:	f7fc f809 	bl	8003764 <HAL_GetTick>
 8007752:	4602      	mov	r2, r0
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	1ad3      	subs	r3, r2, r3
 8007758:	68ba      	ldr	r2, [r7, #8]
 800775a:	429a      	cmp	r2, r3
 800775c:	d302      	bcc.n	8007764 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d11d      	bne.n	80077a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	695b      	ldr	r3, [r3, #20]
 800776a:	f003 0304 	and.w	r3, r3, #4
 800776e:	2b04      	cmp	r3, #4
 8007770:	d016      	beq.n	80077a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2200      	movs	r2, #0
 8007776:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2220      	movs	r2, #32
 800777c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2200      	movs	r2, #0
 8007784:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800778c:	f043 0220 	orr.w	r2, r3, #32
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2200      	movs	r2, #0
 8007798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800779c:	2301      	movs	r3, #1
 800779e:	e007      	b.n	80077b0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	695b      	ldr	r3, [r3, #20]
 80077a6:	f003 0304 	and.w	r3, r3, #4
 80077aa:	2b04      	cmp	r3, #4
 80077ac:	d1c3      	bne.n	8007736 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80077ae:	2300      	movs	r3, #0
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	3710      	adds	r7, #16
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}

080077b8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b085      	sub	sp, #20
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80077c0:	2300      	movs	r3, #0
 80077c2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80077c4:	4b13      	ldr	r3, [pc, #76]	@ (8007814 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	08db      	lsrs	r3, r3, #3
 80077ca:	4a13      	ldr	r2, [pc, #76]	@ (8007818 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80077cc:	fba2 2303 	umull	r2, r3, r2, r3
 80077d0:	0a1a      	lsrs	r2, r3, #8
 80077d2:	4613      	mov	r3, r2
 80077d4:	009b      	lsls	r3, r3, #2
 80077d6:	4413      	add	r3, r2
 80077d8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	3b01      	subs	r3, #1
 80077de:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d107      	bne.n	80077f6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077ea:	f043 0220 	orr.w	r2, r3, #32
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	e008      	b.n	8007808 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007800:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007804:	d0e9      	beq.n	80077da <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007806:	2300      	movs	r3, #0
}
 8007808:	4618      	mov	r0, r3
 800780a:	3714      	adds	r7, #20
 800780c:	46bd      	mov	sp, r7
 800780e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007812:	4770      	bx	lr
 8007814:	2000000c 	.word	0x2000000c
 8007818:	14f8b589 	.word	0x14f8b589

0800781c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b084      	sub	sp, #16
 8007820:	af00      	add	r7, sp, #0
 8007822:	60f8      	str	r0, [r7, #12]
 8007824:	60b9      	str	r1, [r7, #8]
 8007826:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007828:	e049      	b.n	80078be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	695b      	ldr	r3, [r3, #20]
 8007830:	f003 0310 	and.w	r3, r3, #16
 8007834:	2b10      	cmp	r3, #16
 8007836:	d119      	bne.n	800786c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f06f 0210 	mvn.w	r2, #16
 8007840:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2200      	movs	r2, #0
 8007846:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2220      	movs	r2, #32
 800784c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	2200      	movs	r2, #0
 8007854:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2200      	movs	r2, #0
 8007864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	e030      	b.n	80078ce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800786c:	f7fb ff7a 	bl	8003764 <HAL_GetTick>
 8007870:	4602      	mov	r2, r0
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	1ad3      	subs	r3, r2, r3
 8007876:	68ba      	ldr	r2, [r7, #8]
 8007878:	429a      	cmp	r2, r3
 800787a:	d302      	bcc.n	8007882 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d11d      	bne.n	80078be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	695b      	ldr	r3, [r3, #20]
 8007888:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800788c:	2b40      	cmp	r3, #64	@ 0x40
 800788e:	d016      	beq.n	80078be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2200      	movs	r2, #0
 8007894:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2220      	movs	r2, #32
 800789a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2200      	movs	r2, #0
 80078a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078aa:	f043 0220 	orr.w	r2, r3, #32
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2200      	movs	r2, #0
 80078b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	e007      	b.n	80078ce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	695b      	ldr	r3, [r3, #20]
 80078c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078c8:	2b40      	cmp	r3, #64	@ 0x40
 80078ca:	d1ae      	bne.n	800782a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80078cc:	2300      	movs	r3, #0
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3710      	adds	r7, #16
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}

080078d6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80078d6:	b480      	push	{r7}
 80078d8:	b083      	sub	sp, #12
 80078da:	af00      	add	r7, sp, #0
 80078dc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	695b      	ldr	r3, [r3, #20]
 80078e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078ec:	d11b      	bne.n	8007926 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80078f6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2200      	movs	r2, #0
 80078fc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2220      	movs	r2, #32
 8007902:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007912:	f043 0204 	orr.w	r2, r3, #4
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007922:	2301      	movs	r3, #1
 8007924:	e000      	b.n	8007928 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007926:	2300      	movs	r3, #0
}
 8007928:	4618      	mov	r0, r3
 800792a:	370c      	adds	r7, #12
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	4770      	bx	lr

08007934 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007934:	b480      	push	{r7}
 8007936:	b083      	sub	sp, #12
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007940:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8007944:	d103      	bne.n	800794e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2201      	movs	r2, #1
 800794a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800794c:	e007      	b.n	800795e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007952:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8007956:	d102      	bne.n	800795e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2208      	movs	r2, #8
 800795c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800795e:	bf00      	nop
 8007960:	370c      	adds	r7, #12
 8007962:	46bd      	mov	sp, r7
 8007964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007968:	4770      	bx	lr

0800796a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800796a:	b480      	push	{r7}
 800796c:	b083      	sub	sp, #12
 800796e:	af00      	add	r7, sp, #0
 8007970:	6078      	str	r0, [r7, #4]
 8007972:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800797a:	b2db      	uxtb	r3, r3
 800797c:	2b20      	cmp	r3, #32
 800797e:	d129      	bne.n	80079d4 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2224      	movs	r2, #36	@ 0x24
 8007984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	681a      	ldr	r2, [r3, #0]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f022 0201 	bic.w	r2, r2, #1
 8007996:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f022 0210 	bic.w	r2, r2, #16
 80079a6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	683a      	ldr	r2, [r7, #0]
 80079b4:	430a      	orrs	r2, r1
 80079b6:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	681a      	ldr	r2, [r3, #0]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f042 0201 	orr.w	r2, r2, #1
 80079c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2220      	movs	r2, #32
 80079cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80079d0:	2300      	movs	r3, #0
 80079d2:	e000      	b.n	80079d6 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80079d4:	2302      	movs	r3, #2
  }
}
 80079d6:	4618      	mov	r0, r3
 80079d8:	370c      	adds	r7, #12
 80079da:	46bd      	mov	sp, r7
 80079dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e0:	4770      	bx	lr

080079e2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80079e2:	b480      	push	{r7}
 80079e4:	b085      	sub	sp, #20
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	6078      	str	r0, [r7, #4]
 80079ea:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80079ec:	2300      	movs	r3, #0
 80079ee:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079f6:	b2db      	uxtb	r3, r3
 80079f8:	2b20      	cmp	r3, #32
 80079fa:	d12a      	bne.n	8007a52 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2224      	movs	r2, #36	@ 0x24
 8007a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	681a      	ldr	r2, [r3, #0]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f022 0201 	bic.w	r2, r2, #1
 8007a12:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a1a:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8007a1c:	89fb      	ldrh	r3, [r7, #14]
 8007a1e:	f023 030f 	bic.w	r3, r3, #15
 8007a22:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	b29a      	uxth	r2, r3
 8007a28:	89fb      	ldrh	r3, [r7, #14]
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	89fa      	ldrh	r2, [r7, #14]
 8007a34:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	681a      	ldr	r2, [r3, #0]
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	f042 0201 	orr.w	r2, r2, #1
 8007a44:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2220      	movs	r2, #32
 8007a4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	e000      	b.n	8007a54 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8007a52:	2302      	movs	r3, #2
  }
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3714      	adds	r7, #20
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5e:	4770      	bx	lr

08007a60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b084      	sub	sp, #16
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
 8007a68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d101      	bne.n	8007a74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007a70:	2301      	movs	r3, #1
 8007a72:	e0cc      	b.n	8007c0e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007a74:	4b68      	ldr	r3, [pc, #416]	@ (8007c18 <HAL_RCC_ClockConfig+0x1b8>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f003 030f 	and.w	r3, r3, #15
 8007a7c:	683a      	ldr	r2, [r7, #0]
 8007a7e:	429a      	cmp	r2, r3
 8007a80:	d90c      	bls.n	8007a9c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a82:	4b65      	ldr	r3, [pc, #404]	@ (8007c18 <HAL_RCC_ClockConfig+0x1b8>)
 8007a84:	683a      	ldr	r2, [r7, #0]
 8007a86:	b2d2      	uxtb	r2, r2
 8007a88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a8a:	4b63      	ldr	r3, [pc, #396]	@ (8007c18 <HAL_RCC_ClockConfig+0x1b8>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f003 030f 	and.w	r3, r3, #15
 8007a92:	683a      	ldr	r2, [r7, #0]
 8007a94:	429a      	cmp	r2, r3
 8007a96:	d001      	beq.n	8007a9c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007a98:	2301      	movs	r3, #1
 8007a9a:	e0b8      	b.n	8007c0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f003 0302 	and.w	r3, r3, #2
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d020      	beq.n	8007aea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f003 0304 	and.w	r3, r3, #4
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d005      	beq.n	8007ac0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007ab4:	4b59      	ldr	r3, [pc, #356]	@ (8007c1c <HAL_RCC_ClockConfig+0x1bc>)
 8007ab6:	689b      	ldr	r3, [r3, #8]
 8007ab8:	4a58      	ldr	r2, [pc, #352]	@ (8007c1c <HAL_RCC_ClockConfig+0x1bc>)
 8007aba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007abe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f003 0308 	and.w	r3, r3, #8
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d005      	beq.n	8007ad8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007acc:	4b53      	ldr	r3, [pc, #332]	@ (8007c1c <HAL_RCC_ClockConfig+0x1bc>)
 8007ace:	689b      	ldr	r3, [r3, #8]
 8007ad0:	4a52      	ldr	r2, [pc, #328]	@ (8007c1c <HAL_RCC_ClockConfig+0x1bc>)
 8007ad2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007ad6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ad8:	4b50      	ldr	r3, [pc, #320]	@ (8007c1c <HAL_RCC_ClockConfig+0x1bc>)
 8007ada:	689b      	ldr	r3, [r3, #8]
 8007adc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	689b      	ldr	r3, [r3, #8]
 8007ae4:	494d      	ldr	r1, [pc, #308]	@ (8007c1c <HAL_RCC_ClockConfig+0x1bc>)
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f003 0301 	and.w	r3, r3, #1
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d044      	beq.n	8007b80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	685b      	ldr	r3, [r3, #4]
 8007afa:	2b01      	cmp	r3, #1
 8007afc:	d107      	bne.n	8007b0e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007afe:	4b47      	ldr	r3, [pc, #284]	@ (8007c1c <HAL_RCC_ClockConfig+0x1bc>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d119      	bne.n	8007b3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	e07f      	b.n	8007c0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	2b02      	cmp	r3, #2
 8007b14:	d003      	beq.n	8007b1e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007b1a:	2b03      	cmp	r3, #3
 8007b1c:	d107      	bne.n	8007b2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b1e:	4b3f      	ldr	r3, [pc, #252]	@ (8007c1c <HAL_RCC_ClockConfig+0x1bc>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d109      	bne.n	8007b3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	e06f      	b.n	8007c0e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b2e:	4b3b      	ldr	r3, [pc, #236]	@ (8007c1c <HAL_RCC_ClockConfig+0x1bc>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f003 0302 	and.w	r3, r3, #2
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d101      	bne.n	8007b3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	e067      	b.n	8007c0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007b3e:	4b37      	ldr	r3, [pc, #220]	@ (8007c1c <HAL_RCC_ClockConfig+0x1bc>)
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	f023 0203 	bic.w	r2, r3, #3
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	4934      	ldr	r1, [pc, #208]	@ (8007c1c <HAL_RCC_ClockConfig+0x1bc>)
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007b50:	f7fb fe08 	bl	8003764 <HAL_GetTick>
 8007b54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b56:	e00a      	b.n	8007b6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b58:	f7fb fe04 	bl	8003764 <HAL_GetTick>
 8007b5c:	4602      	mov	r2, r0
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	1ad3      	subs	r3, r2, r3
 8007b62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d901      	bls.n	8007b6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007b6a:	2303      	movs	r3, #3
 8007b6c:	e04f      	b.n	8007c0e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b6e:	4b2b      	ldr	r3, [pc, #172]	@ (8007c1c <HAL_RCC_ClockConfig+0x1bc>)
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	f003 020c 	and.w	r2, r3, #12
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	685b      	ldr	r3, [r3, #4]
 8007b7a:	009b      	lsls	r3, r3, #2
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	d1eb      	bne.n	8007b58 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007b80:	4b25      	ldr	r3, [pc, #148]	@ (8007c18 <HAL_RCC_ClockConfig+0x1b8>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f003 030f 	and.w	r3, r3, #15
 8007b88:	683a      	ldr	r2, [r7, #0]
 8007b8a:	429a      	cmp	r2, r3
 8007b8c:	d20c      	bcs.n	8007ba8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b8e:	4b22      	ldr	r3, [pc, #136]	@ (8007c18 <HAL_RCC_ClockConfig+0x1b8>)
 8007b90:	683a      	ldr	r2, [r7, #0]
 8007b92:	b2d2      	uxtb	r2, r2
 8007b94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b96:	4b20      	ldr	r3, [pc, #128]	@ (8007c18 <HAL_RCC_ClockConfig+0x1b8>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f003 030f 	and.w	r3, r3, #15
 8007b9e:	683a      	ldr	r2, [r7, #0]
 8007ba0:	429a      	cmp	r2, r3
 8007ba2:	d001      	beq.n	8007ba8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e032      	b.n	8007c0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f003 0304 	and.w	r3, r3, #4
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d008      	beq.n	8007bc6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007bb4:	4b19      	ldr	r3, [pc, #100]	@ (8007c1c <HAL_RCC_ClockConfig+0x1bc>)
 8007bb6:	689b      	ldr	r3, [r3, #8]
 8007bb8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	68db      	ldr	r3, [r3, #12]
 8007bc0:	4916      	ldr	r1, [pc, #88]	@ (8007c1c <HAL_RCC_ClockConfig+0x1bc>)
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f003 0308 	and.w	r3, r3, #8
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d009      	beq.n	8007be6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007bd2:	4b12      	ldr	r3, [pc, #72]	@ (8007c1c <HAL_RCC_ClockConfig+0x1bc>)
 8007bd4:	689b      	ldr	r3, [r3, #8]
 8007bd6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	691b      	ldr	r3, [r3, #16]
 8007bde:	00db      	lsls	r3, r3, #3
 8007be0:	490e      	ldr	r1, [pc, #56]	@ (8007c1c <HAL_RCC_ClockConfig+0x1bc>)
 8007be2:	4313      	orrs	r3, r2
 8007be4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007be6:	f000 f855 	bl	8007c94 <HAL_RCC_GetSysClockFreq>
 8007bea:	4602      	mov	r2, r0
 8007bec:	4b0b      	ldr	r3, [pc, #44]	@ (8007c1c <HAL_RCC_ClockConfig+0x1bc>)
 8007bee:	689b      	ldr	r3, [r3, #8]
 8007bf0:	091b      	lsrs	r3, r3, #4
 8007bf2:	f003 030f 	and.w	r3, r3, #15
 8007bf6:	490a      	ldr	r1, [pc, #40]	@ (8007c20 <HAL_RCC_ClockConfig+0x1c0>)
 8007bf8:	5ccb      	ldrb	r3, [r1, r3]
 8007bfa:	fa22 f303 	lsr.w	r3, r2, r3
 8007bfe:	4a09      	ldr	r2, [pc, #36]	@ (8007c24 <HAL_RCC_ClockConfig+0x1c4>)
 8007c00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007c02:	4b09      	ldr	r3, [pc, #36]	@ (8007c28 <HAL_RCC_ClockConfig+0x1c8>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4618      	mov	r0, r3
 8007c08:	f7fb fd68 	bl	80036dc <HAL_InitTick>

  return HAL_OK;
 8007c0c:	2300      	movs	r3, #0
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3710      	adds	r7, #16
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}
 8007c16:	bf00      	nop
 8007c18:	40023c00 	.word	0x40023c00
 8007c1c:	40023800 	.word	0x40023800
 8007c20:	0800f478 	.word	0x0800f478
 8007c24:	2000000c 	.word	0x2000000c
 8007c28:	20000010 	.word	0x20000010

08007c2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c30:	4b03      	ldr	r3, [pc, #12]	@ (8007c40 <HAL_RCC_GetHCLKFreq+0x14>)
 8007c32:	681b      	ldr	r3, [r3, #0]
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	46bd      	mov	sp, r7
 8007c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3c:	4770      	bx	lr
 8007c3e:	bf00      	nop
 8007c40:	2000000c 	.word	0x2000000c

08007c44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007c48:	f7ff fff0 	bl	8007c2c <HAL_RCC_GetHCLKFreq>
 8007c4c:	4602      	mov	r2, r0
 8007c4e:	4b05      	ldr	r3, [pc, #20]	@ (8007c64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007c50:	689b      	ldr	r3, [r3, #8]
 8007c52:	0a9b      	lsrs	r3, r3, #10
 8007c54:	f003 0307 	and.w	r3, r3, #7
 8007c58:	4903      	ldr	r1, [pc, #12]	@ (8007c68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c5a:	5ccb      	ldrb	r3, [r1, r3]
 8007c5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	bd80      	pop	{r7, pc}
 8007c64:	40023800 	.word	0x40023800
 8007c68:	0800f488 	.word	0x0800f488

08007c6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007c70:	f7ff ffdc 	bl	8007c2c <HAL_RCC_GetHCLKFreq>
 8007c74:	4602      	mov	r2, r0
 8007c76:	4b05      	ldr	r3, [pc, #20]	@ (8007c8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007c78:	689b      	ldr	r3, [r3, #8]
 8007c7a:	0b5b      	lsrs	r3, r3, #13
 8007c7c:	f003 0307 	and.w	r3, r3, #7
 8007c80:	4903      	ldr	r1, [pc, #12]	@ (8007c90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c82:	5ccb      	ldrb	r3, [r1, r3]
 8007c84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	bd80      	pop	{r7, pc}
 8007c8c:	40023800 	.word	0x40023800
 8007c90:	0800f488 	.word	0x0800f488

08007c94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007c94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c98:	b0ae      	sub	sp, #184	@ 0xb8
 8007c9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007cba:	4bcb      	ldr	r3, [pc, #812]	@ (8007fe8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	f003 030c 	and.w	r3, r3, #12
 8007cc2:	2b0c      	cmp	r3, #12
 8007cc4:	f200 8206 	bhi.w	80080d4 <HAL_RCC_GetSysClockFreq+0x440>
 8007cc8:	a201      	add	r2, pc, #4	@ (adr r2, 8007cd0 <HAL_RCC_GetSysClockFreq+0x3c>)
 8007cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cce:	bf00      	nop
 8007cd0:	08007d05 	.word	0x08007d05
 8007cd4:	080080d5 	.word	0x080080d5
 8007cd8:	080080d5 	.word	0x080080d5
 8007cdc:	080080d5 	.word	0x080080d5
 8007ce0:	08007d0d 	.word	0x08007d0d
 8007ce4:	080080d5 	.word	0x080080d5
 8007ce8:	080080d5 	.word	0x080080d5
 8007cec:	080080d5 	.word	0x080080d5
 8007cf0:	08007d15 	.word	0x08007d15
 8007cf4:	080080d5 	.word	0x080080d5
 8007cf8:	080080d5 	.word	0x080080d5
 8007cfc:	080080d5 	.word	0x080080d5
 8007d00:	08007f05 	.word	0x08007f05
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007d04:	4bb9      	ldr	r3, [pc, #740]	@ (8007fec <HAL_RCC_GetSysClockFreq+0x358>)
 8007d06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007d0a:	e1e7      	b.n	80080dc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007d0c:	4bb8      	ldr	r3, [pc, #736]	@ (8007ff0 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007d0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007d12:	e1e3      	b.n	80080dc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007d14:	4bb4      	ldr	r3, [pc, #720]	@ (8007fe8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007d16:	685b      	ldr	r3, [r3, #4]
 8007d18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007d20:	4bb1      	ldr	r3, [pc, #708]	@ (8007fe8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d071      	beq.n	8007e10 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007d2c:	4bae      	ldr	r3, [pc, #696]	@ (8007fe8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007d2e:	685b      	ldr	r3, [r3, #4]
 8007d30:	099b      	lsrs	r3, r3, #6
 8007d32:	2200      	movs	r2, #0
 8007d34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007d38:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8007d3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d44:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007d48:	2300      	movs	r3, #0
 8007d4a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007d4e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007d52:	4622      	mov	r2, r4
 8007d54:	462b      	mov	r3, r5
 8007d56:	f04f 0000 	mov.w	r0, #0
 8007d5a:	f04f 0100 	mov.w	r1, #0
 8007d5e:	0159      	lsls	r1, r3, #5
 8007d60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007d64:	0150      	lsls	r0, r2, #5
 8007d66:	4602      	mov	r2, r0
 8007d68:	460b      	mov	r3, r1
 8007d6a:	4621      	mov	r1, r4
 8007d6c:	1a51      	subs	r1, r2, r1
 8007d6e:	6439      	str	r1, [r7, #64]	@ 0x40
 8007d70:	4629      	mov	r1, r5
 8007d72:	eb63 0301 	sbc.w	r3, r3, r1
 8007d76:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d78:	f04f 0200 	mov.w	r2, #0
 8007d7c:	f04f 0300 	mov.w	r3, #0
 8007d80:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8007d84:	4649      	mov	r1, r9
 8007d86:	018b      	lsls	r3, r1, #6
 8007d88:	4641      	mov	r1, r8
 8007d8a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007d8e:	4641      	mov	r1, r8
 8007d90:	018a      	lsls	r2, r1, #6
 8007d92:	4641      	mov	r1, r8
 8007d94:	1a51      	subs	r1, r2, r1
 8007d96:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007d98:	4649      	mov	r1, r9
 8007d9a:	eb63 0301 	sbc.w	r3, r3, r1
 8007d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007da0:	f04f 0200 	mov.w	r2, #0
 8007da4:	f04f 0300 	mov.w	r3, #0
 8007da8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8007dac:	4649      	mov	r1, r9
 8007dae:	00cb      	lsls	r3, r1, #3
 8007db0:	4641      	mov	r1, r8
 8007db2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007db6:	4641      	mov	r1, r8
 8007db8:	00ca      	lsls	r2, r1, #3
 8007dba:	4610      	mov	r0, r2
 8007dbc:	4619      	mov	r1, r3
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	4622      	mov	r2, r4
 8007dc2:	189b      	adds	r3, r3, r2
 8007dc4:	633b      	str	r3, [r7, #48]	@ 0x30
 8007dc6:	462b      	mov	r3, r5
 8007dc8:	460a      	mov	r2, r1
 8007dca:	eb42 0303 	adc.w	r3, r2, r3
 8007dce:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dd0:	f04f 0200 	mov.w	r2, #0
 8007dd4:	f04f 0300 	mov.w	r3, #0
 8007dd8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007ddc:	4629      	mov	r1, r5
 8007dde:	024b      	lsls	r3, r1, #9
 8007de0:	4621      	mov	r1, r4
 8007de2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007de6:	4621      	mov	r1, r4
 8007de8:	024a      	lsls	r2, r1, #9
 8007dea:	4610      	mov	r0, r2
 8007dec:	4619      	mov	r1, r3
 8007dee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007df2:	2200      	movs	r2, #0
 8007df4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007df8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007dfc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8007e00:	f7f8 ff62 	bl	8000cc8 <__aeabi_uldivmod>
 8007e04:	4602      	mov	r2, r0
 8007e06:	460b      	mov	r3, r1
 8007e08:	4613      	mov	r3, r2
 8007e0a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e0e:	e067      	b.n	8007ee0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e10:	4b75      	ldr	r3, [pc, #468]	@ (8007fe8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	099b      	lsrs	r3, r3, #6
 8007e16:	2200      	movs	r2, #0
 8007e18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007e1c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8007e20:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007e24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e28:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007e2e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8007e32:	4622      	mov	r2, r4
 8007e34:	462b      	mov	r3, r5
 8007e36:	f04f 0000 	mov.w	r0, #0
 8007e3a:	f04f 0100 	mov.w	r1, #0
 8007e3e:	0159      	lsls	r1, r3, #5
 8007e40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007e44:	0150      	lsls	r0, r2, #5
 8007e46:	4602      	mov	r2, r0
 8007e48:	460b      	mov	r3, r1
 8007e4a:	4621      	mov	r1, r4
 8007e4c:	1a51      	subs	r1, r2, r1
 8007e4e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007e50:	4629      	mov	r1, r5
 8007e52:	eb63 0301 	sbc.w	r3, r3, r1
 8007e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e58:	f04f 0200 	mov.w	r2, #0
 8007e5c:	f04f 0300 	mov.w	r3, #0
 8007e60:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8007e64:	4649      	mov	r1, r9
 8007e66:	018b      	lsls	r3, r1, #6
 8007e68:	4641      	mov	r1, r8
 8007e6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007e6e:	4641      	mov	r1, r8
 8007e70:	018a      	lsls	r2, r1, #6
 8007e72:	4641      	mov	r1, r8
 8007e74:	ebb2 0a01 	subs.w	sl, r2, r1
 8007e78:	4649      	mov	r1, r9
 8007e7a:	eb63 0b01 	sbc.w	fp, r3, r1
 8007e7e:	f04f 0200 	mov.w	r2, #0
 8007e82:	f04f 0300 	mov.w	r3, #0
 8007e86:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007e8a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007e8e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007e92:	4692      	mov	sl, r2
 8007e94:	469b      	mov	fp, r3
 8007e96:	4623      	mov	r3, r4
 8007e98:	eb1a 0303 	adds.w	r3, sl, r3
 8007e9c:	623b      	str	r3, [r7, #32]
 8007e9e:	462b      	mov	r3, r5
 8007ea0:	eb4b 0303 	adc.w	r3, fp, r3
 8007ea4:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ea6:	f04f 0200 	mov.w	r2, #0
 8007eaa:	f04f 0300 	mov.w	r3, #0
 8007eae:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007eb2:	4629      	mov	r1, r5
 8007eb4:	028b      	lsls	r3, r1, #10
 8007eb6:	4621      	mov	r1, r4
 8007eb8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007ebc:	4621      	mov	r1, r4
 8007ebe:	028a      	lsls	r2, r1, #10
 8007ec0:	4610      	mov	r0, r2
 8007ec2:	4619      	mov	r1, r3
 8007ec4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ec8:	2200      	movs	r2, #0
 8007eca:	673b      	str	r3, [r7, #112]	@ 0x70
 8007ecc:	677a      	str	r2, [r7, #116]	@ 0x74
 8007ece:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8007ed2:	f7f8 fef9 	bl	8000cc8 <__aeabi_uldivmod>
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	460b      	mov	r3, r1
 8007eda:	4613      	mov	r3, r2
 8007edc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007ee0:	4b41      	ldr	r3, [pc, #260]	@ (8007fe8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	0c1b      	lsrs	r3, r3, #16
 8007ee6:	f003 0303 	and.w	r3, r3, #3
 8007eea:	3301      	adds	r3, #1
 8007eec:	005b      	lsls	r3, r3, #1
 8007eee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8007ef2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007ef6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8007efe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007f02:	e0eb      	b.n	80080dc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007f04:	4b38      	ldr	r3, [pc, #224]	@ (8007fe8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007f0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007f10:	4b35      	ldr	r3, [pc, #212]	@ (8007fe8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f12:	685b      	ldr	r3, [r3, #4]
 8007f14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d06b      	beq.n	8007ff4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f1c:	4b32      	ldr	r3, [pc, #200]	@ (8007fe8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	099b      	lsrs	r3, r3, #6
 8007f22:	2200      	movs	r2, #0
 8007f24:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007f26:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007f28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007f2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f2e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007f30:	2300      	movs	r3, #0
 8007f32:	667b      	str	r3, [r7, #100]	@ 0x64
 8007f34:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8007f38:	4622      	mov	r2, r4
 8007f3a:	462b      	mov	r3, r5
 8007f3c:	f04f 0000 	mov.w	r0, #0
 8007f40:	f04f 0100 	mov.w	r1, #0
 8007f44:	0159      	lsls	r1, r3, #5
 8007f46:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007f4a:	0150      	lsls	r0, r2, #5
 8007f4c:	4602      	mov	r2, r0
 8007f4e:	460b      	mov	r3, r1
 8007f50:	4621      	mov	r1, r4
 8007f52:	1a51      	subs	r1, r2, r1
 8007f54:	61b9      	str	r1, [r7, #24]
 8007f56:	4629      	mov	r1, r5
 8007f58:	eb63 0301 	sbc.w	r3, r3, r1
 8007f5c:	61fb      	str	r3, [r7, #28]
 8007f5e:	f04f 0200 	mov.w	r2, #0
 8007f62:	f04f 0300 	mov.w	r3, #0
 8007f66:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8007f6a:	4659      	mov	r1, fp
 8007f6c:	018b      	lsls	r3, r1, #6
 8007f6e:	4651      	mov	r1, sl
 8007f70:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007f74:	4651      	mov	r1, sl
 8007f76:	018a      	lsls	r2, r1, #6
 8007f78:	4651      	mov	r1, sl
 8007f7a:	ebb2 0801 	subs.w	r8, r2, r1
 8007f7e:	4659      	mov	r1, fp
 8007f80:	eb63 0901 	sbc.w	r9, r3, r1
 8007f84:	f04f 0200 	mov.w	r2, #0
 8007f88:	f04f 0300 	mov.w	r3, #0
 8007f8c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f90:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f94:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f98:	4690      	mov	r8, r2
 8007f9a:	4699      	mov	r9, r3
 8007f9c:	4623      	mov	r3, r4
 8007f9e:	eb18 0303 	adds.w	r3, r8, r3
 8007fa2:	613b      	str	r3, [r7, #16]
 8007fa4:	462b      	mov	r3, r5
 8007fa6:	eb49 0303 	adc.w	r3, r9, r3
 8007faa:	617b      	str	r3, [r7, #20]
 8007fac:	f04f 0200 	mov.w	r2, #0
 8007fb0:	f04f 0300 	mov.w	r3, #0
 8007fb4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007fb8:	4629      	mov	r1, r5
 8007fba:	024b      	lsls	r3, r1, #9
 8007fbc:	4621      	mov	r1, r4
 8007fbe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007fc2:	4621      	mov	r1, r4
 8007fc4:	024a      	lsls	r2, r1, #9
 8007fc6:	4610      	mov	r0, r2
 8007fc8:	4619      	mov	r1, r3
 8007fca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fce:	2200      	movs	r2, #0
 8007fd0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007fd2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8007fd4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007fd8:	f7f8 fe76 	bl	8000cc8 <__aeabi_uldivmod>
 8007fdc:	4602      	mov	r2, r0
 8007fde:	460b      	mov	r3, r1
 8007fe0:	4613      	mov	r3, r2
 8007fe2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007fe6:	e065      	b.n	80080b4 <HAL_RCC_GetSysClockFreq+0x420>
 8007fe8:	40023800 	.word	0x40023800
 8007fec:	00f42400 	.word	0x00f42400
 8007ff0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ff4:	4b3d      	ldr	r3, [pc, #244]	@ (80080ec <HAL_RCC_GetSysClockFreq+0x458>)
 8007ff6:	685b      	ldr	r3, [r3, #4]
 8007ff8:	099b      	lsrs	r3, r3, #6
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	4611      	mov	r1, r2
 8008000:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008004:	653b      	str	r3, [r7, #80]	@ 0x50
 8008006:	2300      	movs	r3, #0
 8008008:	657b      	str	r3, [r7, #84]	@ 0x54
 800800a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800800e:	4642      	mov	r2, r8
 8008010:	464b      	mov	r3, r9
 8008012:	f04f 0000 	mov.w	r0, #0
 8008016:	f04f 0100 	mov.w	r1, #0
 800801a:	0159      	lsls	r1, r3, #5
 800801c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008020:	0150      	lsls	r0, r2, #5
 8008022:	4602      	mov	r2, r0
 8008024:	460b      	mov	r3, r1
 8008026:	4641      	mov	r1, r8
 8008028:	1a51      	subs	r1, r2, r1
 800802a:	60b9      	str	r1, [r7, #8]
 800802c:	4649      	mov	r1, r9
 800802e:	eb63 0301 	sbc.w	r3, r3, r1
 8008032:	60fb      	str	r3, [r7, #12]
 8008034:	f04f 0200 	mov.w	r2, #0
 8008038:	f04f 0300 	mov.w	r3, #0
 800803c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8008040:	4659      	mov	r1, fp
 8008042:	018b      	lsls	r3, r1, #6
 8008044:	4651      	mov	r1, sl
 8008046:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800804a:	4651      	mov	r1, sl
 800804c:	018a      	lsls	r2, r1, #6
 800804e:	4651      	mov	r1, sl
 8008050:	1a54      	subs	r4, r2, r1
 8008052:	4659      	mov	r1, fp
 8008054:	eb63 0501 	sbc.w	r5, r3, r1
 8008058:	f04f 0200 	mov.w	r2, #0
 800805c:	f04f 0300 	mov.w	r3, #0
 8008060:	00eb      	lsls	r3, r5, #3
 8008062:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008066:	00e2      	lsls	r2, r4, #3
 8008068:	4614      	mov	r4, r2
 800806a:	461d      	mov	r5, r3
 800806c:	4643      	mov	r3, r8
 800806e:	18e3      	adds	r3, r4, r3
 8008070:	603b      	str	r3, [r7, #0]
 8008072:	464b      	mov	r3, r9
 8008074:	eb45 0303 	adc.w	r3, r5, r3
 8008078:	607b      	str	r3, [r7, #4]
 800807a:	f04f 0200 	mov.w	r2, #0
 800807e:	f04f 0300 	mov.w	r3, #0
 8008082:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008086:	4629      	mov	r1, r5
 8008088:	028b      	lsls	r3, r1, #10
 800808a:	4621      	mov	r1, r4
 800808c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008090:	4621      	mov	r1, r4
 8008092:	028a      	lsls	r2, r1, #10
 8008094:	4610      	mov	r0, r2
 8008096:	4619      	mov	r1, r3
 8008098:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800809c:	2200      	movs	r2, #0
 800809e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080a0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80080a2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80080a6:	f7f8 fe0f 	bl	8000cc8 <__aeabi_uldivmod>
 80080aa:	4602      	mov	r2, r0
 80080ac:	460b      	mov	r3, r1
 80080ae:	4613      	mov	r3, r2
 80080b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80080b4:	4b0d      	ldr	r3, [pc, #52]	@ (80080ec <HAL_RCC_GetSysClockFreq+0x458>)
 80080b6:	685b      	ldr	r3, [r3, #4]
 80080b8:	0f1b      	lsrs	r3, r3, #28
 80080ba:	f003 0307 	and.w	r3, r3, #7
 80080be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80080c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80080c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80080ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80080ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80080d2:	e003      	b.n	80080dc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80080d4:	4b06      	ldr	r3, [pc, #24]	@ (80080f0 <HAL_RCC_GetSysClockFreq+0x45c>)
 80080d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80080da:	bf00      	nop
    }
  }
  return sysclockfreq;
 80080dc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	37b8      	adds	r7, #184	@ 0xb8
 80080e4:	46bd      	mov	sp, r7
 80080e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80080ea:	bf00      	nop
 80080ec:	40023800 	.word	0x40023800
 80080f0:	00f42400 	.word	0x00f42400

080080f4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b086      	sub	sp, #24
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d101      	bne.n	8008106 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008102:	2301      	movs	r3, #1
 8008104:	e28d      	b.n	8008622 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f003 0301 	and.w	r3, r3, #1
 800810e:	2b00      	cmp	r3, #0
 8008110:	f000 8083 	beq.w	800821a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008114:	4b94      	ldr	r3, [pc, #592]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 8008116:	689b      	ldr	r3, [r3, #8]
 8008118:	f003 030c 	and.w	r3, r3, #12
 800811c:	2b04      	cmp	r3, #4
 800811e:	d019      	beq.n	8008154 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008120:	4b91      	ldr	r3, [pc, #580]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 8008122:	689b      	ldr	r3, [r3, #8]
 8008124:	f003 030c 	and.w	r3, r3, #12
        || \
 8008128:	2b08      	cmp	r3, #8
 800812a:	d106      	bne.n	800813a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800812c:	4b8e      	ldr	r3, [pc, #568]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008134:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008138:	d00c      	beq.n	8008154 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800813a:	4b8b      	ldr	r3, [pc, #556]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 800813c:	689b      	ldr	r3, [r3, #8]
 800813e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008142:	2b0c      	cmp	r3, #12
 8008144:	d112      	bne.n	800816c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008146:	4b88      	ldr	r3, [pc, #544]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800814e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008152:	d10b      	bne.n	800816c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008154:	4b84      	ldr	r3, [pc, #528]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800815c:	2b00      	cmp	r3, #0
 800815e:	d05b      	beq.n	8008218 <HAL_RCC_OscConfig+0x124>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d157      	bne.n	8008218 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8008168:	2301      	movs	r3, #1
 800816a:	e25a      	b.n	8008622 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008174:	d106      	bne.n	8008184 <HAL_RCC_OscConfig+0x90>
 8008176:	4b7c      	ldr	r3, [pc, #496]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	4a7b      	ldr	r2, [pc, #492]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 800817c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008180:	6013      	str	r3, [r2, #0]
 8008182:	e01d      	b.n	80081c0 <HAL_RCC_OscConfig+0xcc>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800818c:	d10c      	bne.n	80081a8 <HAL_RCC_OscConfig+0xb4>
 800818e:	4b76      	ldr	r3, [pc, #472]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	4a75      	ldr	r2, [pc, #468]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 8008194:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008198:	6013      	str	r3, [r2, #0]
 800819a:	4b73      	ldr	r3, [pc, #460]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	4a72      	ldr	r2, [pc, #456]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 80081a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80081a4:	6013      	str	r3, [r2, #0]
 80081a6:	e00b      	b.n	80081c0 <HAL_RCC_OscConfig+0xcc>
 80081a8:	4b6f      	ldr	r3, [pc, #444]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	4a6e      	ldr	r2, [pc, #440]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 80081ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80081b2:	6013      	str	r3, [r2, #0]
 80081b4:	4b6c      	ldr	r3, [pc, #432]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a6b      	ldr	r2, [pc, #428]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 80081ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80081be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d013      	beq.n	80081f0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081c8:	f7fb facc 	bl	8003764 <HAL_GetTick>
 80081cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081ce:	e008      	b.n	80081e2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80081d0:	f7fb fac8 	bl	8003764 <HAL_GetTick>
 80081d4:	4602      	mov	r2, r0
 80081d6:	693b      	ldr	r3, [r7, #16]
 80081d8:	1ad3      	subs	r3, r2, r3
 80081da:	2b64      	cmp	r3, #100	@ 0x64
 80081dc:	d901      	bls.n	80081e2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80081de:	2303      	movs	r3, #3
 80081e0:	e21f      	b.n	8008622 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081e2:	4b61      	ldr	r3, [pc, #388]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d0f0      	beq.n	80081d0 <HAL_RCC_OscConfig+0xdc>
 80081ee:	e014      	b.n	800821a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081f0:	f7fb fab8 	bl	8003764 <HAL_GetTick>
 80081f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081f6:	e008      	b.n	800820a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80081f8:	f7fb fab4 	bl	8003764 <HAL_GetTick>
 80081fc:	4602      	mov	r2, r0
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	1ad3      	subs	r3, r2, r3
 8008202:	2b64      	cmp	r3, #100	@ 0x64
 8008204:	d901      	bls.n	800820a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8008206:	2303      	movs	r3, #3
 8008208:	e20b      	b.n	8008622 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800820a:	4b57      	ldr	r3, [pc, #348]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008212:	2b00      	cmp	r3, #0
 8008214:	d1f0      	bne.n	80081f8 <HAL_RCC_OscConfig+0x104>
 8008216:	e000      	b.n	800821a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008218:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f003 0302 	and.w	r3, r3, #2
 8008222:	2b00      	cmp	r3, #0
 8008224:	d06f      	beq.n	8008306 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008226:	4b50      	ldr	r3, [pc, #320]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 8008228:	689b      	ldr	r3, [r3, #8]
 800822a:	f003 030c 	and.w	r3, r3, #12
 800822e:	2b00      	cmp	r3, #0
 8008230:	d017      	beq.n	8008262 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8008232:	4b4d      	ldr	r3, [pc, #308]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 8008234:	689b      	ldr	r3, [r3, #8]
 8008236:	f003 030c 	and.w	r3, r3, #12
        || \
 800823a:	2b08      	cmp	r3, #8
 800823c:	d105      	bne.n	800824a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800823e:	4b4a      	ldr	r3, [pc, #296]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 8008240:	685b      	ldr	r3, [r3, #4]
 8008242:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008246:	2b00      	cmp	r3, #0
 8008248:	d00b      	beq.n	8008262 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800824a:	4b47      	ldr	r3, [pc, #284]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 800824c:	689b      	ldr	r3, [r3, #8]
 800824e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8008252:	2b0c      	cmp	r3, #12
 8008254:	d11c      	bne.n	8008290 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008256:	4b44      	ldr	r3, [pc, #272]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 8008258:	685b      	ldr	r3, [r3, #4]
 800825a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800825e:	2b00      	cmp	r3, #0
 8008260:	d116      	bne.n	8008290 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008262:	4b41      	ldr	r3, [pc, #260]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f003 0302 	and.w	r3, r3, #2
 800826a:	2b00      	cmp	r3, #0
 800826c:	d005      	beq.n	800827a <HAL_RCC_OscConfig+0x186>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	68db      	ldr	r3, [r3, #12]
 8008272:	2b01      	cmp	r3, #1
 8008274:	d001      	beq.n	800827a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8008276:	2301      	movs	r3, #1
 8008278:	e1d3      	b.n	8008622 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800827a:	4b3b      	ldr	r3, [pc, #236]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	691b      	ldr	r3, [r3, #16]
 8008286:	00db      	lsls	r3, r3, #3
 8008288:	4937      	ldr	r1, [pc, #220]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 800828a:	4313      	orrs	r3, r2
 800828c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800828e:	e03a      	b.n	8008306 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	68db      	ldr	r3, [r3, #12]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d020      	beq.n	80082da <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008298:	4b34      	ldr	r3, [pc, #208]	@ (800836c <HAL_RCC_OscConfig+0x278>)
 800829a:	2201      	movs	r2, #1
 800829c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800829e:	f7fb fa61 	bl	8003764 <HAL_GetTick>
 80082a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082a4:	e008      	b.n	80082b8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80082a6:	f7fb fa5d 	bl	8003764 <HAL_GetTick>
 80082aa:	4602      	mov	r2, r0
 80082ac:	693b      	ldr	r3, [r7, #16]
 80082ae:	1ad3      	subs	r3, r2, r3
 80082b0:	2b02      	cmp	r3, #2
 80082b2:	d901      	bls.n	80082b8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80082b4:	2303      	movs	r3, #3
 80082b6:	e1b4      	b.n	8008622 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082b8:	4b2b      	ldr	r3, [pc, #172]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f003 0302 	and.w	r3, r3, #2
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d0f0      	beq.n	80082a6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082c4:	4b28      	ldr	r3, [pc, #160]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	691b      	ldr	r3, [r3, #16]
 80082d0:	00db      	lsls	r3, r3, #3
 80082d2:	4925      	ldr	r1, [pc, #148]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 80082d4:	4313      	orrs	r3, r2
 80082d6:	600b      	str	r3, [r1, #0]
 80082d8:	e015      	b.n	8008306 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80082da:	4b24      	ldr	r3, [pc, #144]	@ (800836c <HAL_RCC_OscConfig+0x278>)
 80082dc:	2200      	movs	r2, #0
 80082de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082e0:	f7fb fa40 	bl	8003764 <HAL_GetTick>
 80082e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082e6:	e008      	b.n	80082fa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80082e8:	f7fb fa3c 	bl	8003764 <HAL_GetTick>
 80082ec:	4602      	mov	r2, r0
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	1ad3      	subs	r3, r2, r3
 80082f2:	2b02      	cmp	r3, #2
 80082f4:	d901      	bls.n	80082fa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80082f6:	2303      	movs	r3, #3
 80082f8:	e193      	b.n	8008622 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082fa:	4b1b      	ldr	r3, [pc, #108]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f003 0302 	and.w	r3, r3, #2
 8008302:	2b00      	cmp	r3, #0
 8008304:	d1f0      	bne.n	80082e8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f003 0308 	and.w	r3, r3, #8
 800830e:	2b00      	cmp	r3, #0
 8008310:	d036      	beq.n	8008380 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	695b      	ldr	r3, [r3, #20]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d016      	beq.n	8008348 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800831a:	4b15      	ldr	r3, [pc, #84]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 800831c:	2201      	movs	r2, #1
 800831e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008320:	f7fb fa20 	bl	8003764 <HAL_GetTick>
 8008324:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008326:	e008      	b.n	800833a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008328:	f7fb fa1c 	bl	8003764 <HAL_GetTick>
 800832c:	4602      	mov	r2, r0
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	1ad3      	subs	r3, r2, r3
 8008332:	2b02      	cmp	r3, #2
 8008334:	d901      	bls.n	800833a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8008336:	2303      	movs	r3, #3
 8008338:	e173      	b.n	8008622 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800833a:	4b0b      	ldr	r3, [pc, #44]	@ (8008368 <HAL_RCC_OscConfig+0x274>)
 800833c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800833e:	f003 0302 	and.w	r3, r3, #2
 8008342:	2b00      	cmp	r3, #0
 8008344:	d0f0      	beq.n	8008328 <HAL_RCC_OscConfig+0x234>
 8008346:	e01b      	b.n	8008380 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008348:	4b09      	ldr	r3, [pc, #36]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 800834a:	2200      	movs	r2, #0
 800834c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800834e:	f7fb fa09 	bl	8003764 <HAL_GetTick>
 8008352:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008354:	e00e      	b.n	8008374 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008356:	f7fb fa05 	bl	8003764 <HAL_GetTick>
 800835a:	4602      	mov	r2, r0
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	1ad3      	subs	r3, r2, r3
 8008360:	2b02      	cmp	r3, #2
 8008362:	d907      	bls.n	8008374 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8008364:	2303      	movs	r3, #3
 8008366:	e15c      	b.n	8008622 <HAL_RCC_OscConfig+0x52e>
 8008368:	40023800 	.word	0x40023800
 800836c:	42470000 	.word	0x42470000
 8008370:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008374:	4b8a      	ldr	r3, [pc, #552]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 8008376:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008378:	f003 0302 	and.w	r3, r3, #2
 800837c:	2b00      	cmp	r3, #0
 800837e:	d1ea      	bne.n	8008356 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f003 0304 	and.w	r3, r3, #4
 8008388:	2b00      	cmp	r3, #0
 800838a:	f000 8097 	beq.w	80084bc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800838e:	2300      	movs	r3, #0
 8008390:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008392:	4b83      	ldr	r3, [pc, #524]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 8008394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008396:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800839a:	2b00      	cmp	r3, #0
 800839c:	d10f      	bne.n	80083be <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800839e:	2300      	movs	r3, #0
 80083a0:	60bb      	str	r3, [r7, #8]
 80083a2:	4b7f      	ldr	r3, [pc, #508]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 80083a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083a6:	4a7e      	ldr	r2, [pc, #504]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 80083a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80083ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80083ae:	4b7c      	ldr	r3, [pc, #496]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 80083b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80083b6:	60bb      	str	r3, [r7, #8]
 80083b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80083ba:	2301      	movs	r3, #1
 80083bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083be:	4b79      	ldr	r3, [pc, #484]	@ (80085a4 <HAL_RCC_OscConfig+0x4b0>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d118      	bne.n	80083fc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80083ca:	4b76      	ldr	r3, [pc, #472]	@ (80085a4 <HAL_RCC_OscConfig+0x4b0>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a75      	ldr	r2, [pc, #468]	@ (80085a4 <HAL_RCC_OscConfig+0x4b0>)
 80083d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80083d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80083d6:	f7fb f9c5 	bl	8003764 <HAL_GetTick>
 80083da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083dc:	e008      	b.n	80083f0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083de:	f7fb f9c1 	bl	8003764 <HAL_GetTick>
 80083e2:	4602      	mov	r2, r0
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	1ad3      	subs	r3, r2, r3
 80083e8:	2b02      	cmp	r3, #2
 80083ea:	d901      	bls.n	80083f0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80083ec:	2303      	movs	r3, #3
 80083ee:	e118      	b.n	8008622 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083f0:	4b6c      	ldr	r3, [pc, #432]	@ (80085a4 <HAL_RCC_OscConfig+0x4b0>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d0f0      	beq.n	80083de <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	689b      	ldr	r3, [r3, #8]
 8008400:	2b01      	cmp	r3, #1
 8008402:	d106      	bne.n	8008412 <HAL_RCC_OscConfig+0x31e>
 8008404:	4b66      	ldr	r3, [pc, #408]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 8008406:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008408:	4a65      	ldr	r2, [pc, #404]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 800840a:	f043 0301 	orr.w	r3, r3, #1
 800840e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008410:	e01c      	b.n	800844c <HAL_RCC_OscConfig+0x358>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	2b05      	cmp	r3, #5
 8008418:	d10c      	bne.n	8008434 <HAL_RCC_OscConfig+0x340>
 800841a:	4b61      	ldr	r3, [pc, #388]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 800841c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800841e:	4a60      	ldr	r2, [pc, #384]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 8008420:	f043 0304 	orr.w	r3, r3, #4
 8008424:	6713      	str	r3, [r2, #112]	@ 0x70
 8008426:	4b5e      	ldr	r3, [pc, #376]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 8008428:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800842a:	4a5d      	ldr	r2, [pc, #372]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 800842c:	f043 0301 	orr.w	r3, r3, #1
 8008430:	6713      	str	r3, [r2, #112]	@ 0x70
 8008432:	e00b      	b.n	800844c <HAL_RCC_OscConfig+0x358>
 8008434:	4b5a      	ldr	r3, [pc, #360]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 8008436:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008438:	4a59      	ldr	r2, [pc, #356]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 800843a:	f023 0301 	bic.w	r3, r3, #1
 800843e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008440:	4b57      	ldr	r3, [pc, #348]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 8008442:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008444:	4a56      	ldr	r2, [pc, #344]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 8008446:	f023 0304 	bic.w	r3, r3, #4
 800844a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	689b      	ldr	r3, [r3, #8]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d015      	beq.n	8008480 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008454:	f7fb f986 	bl	8003764 <HAL_GetTick>
 8008458:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800845a:	e00a      	b.n	8008472 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800845c:	f7fb f982 	bl	8003764 <HAL_GetTick>
 8008460:	4602      	mov	r2, r0
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	1ad3      	subs	r3, r2, r3
 8008466:	f241 3288 	movw	r2, #5000	@ 0x1388
 800846a:	4293      	cmp	r3, r2
 800846c:	d901      	bls.n	8008472 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800846e:	2303      	movs	r3, #3
 8008470:	e0d7      	b.n	8008622 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008472:	4b4b      	ldr	r3, [pc, #300]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 8008474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008476:	f003 0302 	and.w	r3, r3, #2
 800847a:	2b00      	cmp	r3, #0
 800847c:	d0ee      	beq.n	800845c <HAL_RCC_OscConfig+0x368>
 800847e:	e014      	b.n	80084aa <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008480:	f7fb f970 	bl	8003764 <HAL_GetTick>
 8008484:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008486:	e00a      	b.n	800849e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008488:	f7fb f96c 	bl	8003764 <HAL_GetTick>
 800848c:	4602      	mov	r2, r0
 800848e:	693b      	ldr	r3, [r7, #16]
 8008490:	1ad3      	subs	r3, r2, r3
 8008492:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008496:	4293      	cmp	r3, r2
 8008498:	d901      	bls.n	800849e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800849a:	2303      	movs	r3, #3
 800849c:	e0c1      	b.n	8008622 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800849e:	4b40      	ldr	r3, [pc, #256]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 80084a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084a2:	f003 0302 	and.w	r3, r3, #2
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d1ee      	bne.n	8008488 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80084aa:	7dfb      	ldrb	r3, [r7, #23]
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d105      	bne.n	80084bc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80084b0:	4b3b      	ldr	r3, [pc, #236]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 80084b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084b4:	4a3a      	ldr	r2, [pc, #232]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 80084b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084ba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	699b      	ldr	r3, [r3, #24]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	f000 80ad 	beq.w	8008620 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80084c6:	4b36      	ldr	r3, [pc, #216]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 80084c8:	689b      	ldr	r3, [r3, #8]
 80084ca:	f003 030c 	and.w	r3, r3, #12
 80084ce:	2b08      	cmp	r3, #8
 80084d0:	d060      	beq.n	8008594 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	699b      	ldr	r3, [r3, #24]
 80084d6:	2b02      	cmp	r3, #2
 80084d8:	d145      	bne.n	8008566 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80084da:	4b33      	ldr	r3, [pc, #204]	@ (80085a8 <HAL_RCC_OscConfig+0x4b4>)
 80084dc:	2200      	movs	r2, #0
 80084de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084e0:	f7fb f940 	bl	8003764 <HAL_GetTick>
 80084e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084e6:	e008      	b.n	80084fa <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80084e8:	f7fb f93c 	bl	8003764 <HAL_GetTick>
 80084ec:	4602      	mov	r2, r0
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	1ad3      	subs	r3, r2, r3
 80084f2:	2b02      	cmp	r3, #2
 80084f4:	d901      	bls.n	80084fa <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80084f6:	2303      	movs	r3, #3
 80084f8:	e093      	b.n	8008622 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084fa:	4b29      	ldr	r3, [pc, #164]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008502:	2b00      	cmp	r3, #0
 8008504:	d1f0      	bne.n	80084e8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	69da      	ldr	r2, [r3, #28]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6a1b      	ldr	r3, [r3, #32]
 800850e:	431a      	orrs	r2, r3
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008514:	019b      	lsls	r3, r3, #6
 8008516:	431a      	orrs	r2, r3
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800851c:	085b      	lsrs	r3, r3, #1
 800851e:	3b01      	subs	r3, #1
 8008520:	041b      	lsls	r3, r3, #16
 8008522:	431a      	orrs	r2, r3
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008528:	061b      	lsls	r3, r3, #24
 800852a:	431a      	orrs	r2, r3
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008530:	071b      	lsls	r3, r3, #28
 8008532:	491b      	ldr	r1, [pc, #108]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 8008534:	4313      	orrs	r3, r2
 8008536:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008538:	4b1b      	ldr	r3, [pc, #108]	@ (80085a8 <HAL_RCC_OscConfig+0x4b4>)
 800853a:	2201      	movs	r2, #1
 800853c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800853e:	f7fb f911 	bl	8003764 <HAL_GetTick>
 8008542:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008544:	e008      	b.n	8008558 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008546:	f7fb f90d 	bl	8003764 <HAL_GetTick>
 800854a:	4602      	mov	r2, r0
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	1ad3      	subs	r3, r2, r3
 8008550:	2b02      	cmp	r3, #2
 8008552:	d901      	bls.n	8008558 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8008554:	2303      	movs	r3, #3
 8008556:	e064      	b.n	8008622 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008558:	4b11      	ldr	r3, [pc, #68]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008560:	2b00      	cmp	r3, #0
 8008562:	d0f0      	beq.n	8008546 <HAL_RCC_OscConfig+0x452>
 8008564:	e05c      	b.n	8008620 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008566:	4b10      	ldr	r3, [pc, #64]	@ (80085a8 <HAL_RCC_OscConfig+0x4b4>)
 8008568:	2200      	movs	r2, #0
 800856a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800856c:	f7fb f8fa 	bl	8003764 <HAL_GetTick>
 8008570:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008572:	e008      	b.n	8008586 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008574:	f7fb f8f6 	bl	8003764 <HAL_GetTick>
 8008578:	4602      	mov	r2, r0
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	1ad3      	subs	r3, r2, r3
 800857e:	2b02      	cmp	r3, #2
 8008580:	d901      	bls.n	8008586 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8008582:	2303      	movs	r3, #3
 8008584:	e04d      	b.n	8008622 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008586:	4b06      	ldr	r3, [pc, #24]	@ (80085a0 <HAL_RCC_OscConfig+0x4ac>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800858e:	2b00      	cmp	r3, #0
 8008590:	d1f0      	bne.n	8008574 <HAL_RCC_OscConfig+0x480>
 8008592:	e045      	b.n	8008620 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	699b      	ldr	r3, [r3, #24]
 8008598:	2b01      	cmp	r3, #1
 800859a:	d107      	bne.n	80085ac <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800859c:	2301      	movs	r3, #1
 800859e:	e040      	b.n	8008622 <HAL_RCC_OscConfig+0x52e>
 80085a0:	40023800 	.word	0x40023800
 80085a4:	40007000 	.word	0x40007000
 80085a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80085ac:	4b1f      	ldr	r3, [pc, #124]	@ (800862c <HAL_RCC_OscConfig+0x538>)
 80085ae:	685b      	ldr	r3, [r3, #4]
 80085b0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	699b      	ldr	r3, [r3, #24]
 80085b6:	2b01      	cmp	r3, #1
 80085b8:	d030      	beq.n	800861c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80085c4:	429a      	cmp	r2, r3
 80085c6:	d129      	bne.n	800861c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80085d2:	429a      	cmp	r2, r3
 80085d4:	d122      	bne.n	800861c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80085d6:	68fa      	ldr	r2, [r7, #12]
 80085d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80085dc:	4013      	ands	r3, r2
 80085de:	687a      	ldr	r2, [r7, #4]
 80085e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80085e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d119      	bne.n	800861c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085f2:	085b      	lsrs	r3, r3, #1
 80085f4:	3b01      	subs	r3, #1
 80085f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d10f      	bne.n	800861c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008606:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008608:	429a      	cmp	r2, r3
 800860a:	d107      	bne.n	800861c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008616:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008618:	429a      	cmp	r2, r3
 800861a:	d001      	beq.n	8008620 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	e000      	b.n	8008622 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8008620:	2300      	movs	r3, #0
}
 8008622:	4618      	mov	r0, r3
 8008624:	3718      	adds	r7, #24
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}
 800862a:	bf00      	nop
 800862c:	40023800 	.word	0x40023800

08008630 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b082      	sub	sp, #8
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d101      	bne.n	8008642 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800863e:	2301      	movs	r3, #1
 8008640:	e041      	b.n	80086c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008648:	b2db      	uxtb	r3, r3
 800864a:	2b00      	cmp	r3, #0
 800864c:	d106      	bne.n	800865c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2200      	movs	r2, #0
 8008652:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f7fa fdc2 	bl	80031e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2202      	movs	r2, #2
 8008660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681a      	ldr	r2, [r3, #0]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	3304      	adds	r3, #4
 800866c:	4619      	mov	r1, r3
 800866e:	4610      	mov	r0, r2
 8008670:	f000 fae6 	bl	8008c40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2201      	movs	r2, #1
 8008678:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2201      	movs	r2, #1
 8008680:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2201      	movs	r2, #1
 8008688:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2201      	movs	r2, #1
 8008690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2201      	movs	r2, #1
 8008698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2201      	movs	r2, #1
 80086a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2201      	movs	r2, #1
 80086a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2201      	movs	r2, #1
 80086b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2201      	movs	r2, #1
 80086b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2201      	movs	r2, #1
 80086c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80086c4:	2300      	movs	r3, #0
}
 80086c6:	4618      	mov	r0, r3
 80086c8:	3708      	adds	r7, #8
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}
	...

080086d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b085      	sub	sp, #20
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80086de:	b2db      	uxtb	r3, r3
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d001      	beq.n	80086e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80086e4:	2301      	movs	r3, #1
 80086e6:	e046      	b.n	8008776 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2202      	movs	r2, #2
 80086ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4a23      	ldr	r2, [pc, #140]	@ (8008784 <HAL_TIM_Base_Start+0xb4>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d022      	beq.n	8008740 <HAL_TIM_Base_Start+0x70>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008702:	d01d      	beq.n	8008740 <HAL_TIM_Base_Start+0x70>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a1f      	ldr	r2, [pc, #124]	@ (8008788 <HAL_TIM_Base_Start+0xb8>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d018      	beq.n	8008740 <HAL_TIM_Base_Start+0x70>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a1e      	ldr	r2, [pc, #120]	@ (800878c <HAL_TIM_Base_Start+0xbc>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d013      	beq.n	8008740 <HAL_TIM_Base_Start+0x70>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a1c      	ldr	r2, [pc, #112]	@ (8008790 <HAL_TIM_Base_Start+0xc0>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d00e      	beq.n	8008740 <HAL_TIM_Base_Start+0x70>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a1b      	ldr	r2, [pc, #108]	@ (8008794 <HAL_TIM_Base_Start+0xc4>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d009      	beq.n	8008740 <HAL_TIM_Base_Start+0x70>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a19      	ldr	r2, [pc, #100]	@ (8008798 <HAL_TIM_Base_Start+0xc8>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d004      	beq.n	8008740 <HAL_TIM_Base_Start+0x70>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a18      	ldr	r2, [pc, #96]	@ (800879c <HAL_TIM_Base_Start+0xcc>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d111      	bne.n	8008764 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	689b      	ldr	r3, [r3, #8]
 8008746:	f003 0307 	and.w	r3, r3, #7
 800874a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	2b06      	cmp	r3, #6
 8008750:	d010      	beq.n	8008774 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f042 0201 	orr.w	r2, r2, #1
 8008760:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008762:	e007      	b.n	8008774 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f042 0201 	orr.w	r2, r2, #1
 8008772:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008774:	2300      	movs	r3, #0
}
 8008776:	4618      	mov	r0, r3
 8008778:	3714      	adds	r7, #20
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr
 8008782:	bf00      	nop
 8008784:	40010000 	.word	0x40010000
 8008788:	40000400 	.word	0x40000400
 800878c:	40000800 	.word	0x40000800
 8008790:	40000c00 	.word	0x40000c00
 8008794:	40010400 	.word	0x40010400
 8008798:	40014000 	.word	0x40014000
 800879c:	40001800 	.word	0x40001800

080087a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80087a0:	b480      	push	{r7}
 80087a2:	b085      	sub	sp, #20
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80087ae:	b2db      	uxtb	r3, r3
 80087b0:	2b01      	cmp	r3, #1
 80087b2:	d001      	beq.n	80087b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80087b4:	2301      	movs	r3, #1
 80087b6:	e04e      	b.n	8008856 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2202      	movs	r2, #2
 80087bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	68da      	ldr	r2, [r3, #12]
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f042 0201 	orr.w	r2, r2, #1
 80087ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	4a23      	ldr	r2, [pc, #140]	@ (8008864 <HAL_TIM_Base_Start_IT+0xc4>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d022      	beq.n	8008820 <HAL_TIM_Base_Start_IT+0x80>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087e2:	d01d      	beq.n	8008820 <HAL_TIM_Base_Start_IT+0x80>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	4a1f      	ldr	r2, [pc, #124]	@ (8008868 <HAL_TIM_Base_Start_IT+0xc8>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d018      	beq.n	8008820 <HAL_TIM_Base_Start_IT+0x80>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	4a1e      	ldr	r2, [pc, #120]	@ (800886c <HAL_TIM_Base_Start_IT+0xcc>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d013      	beq.n	8008820 <HAL_TIM_Base_Start_IT+0x80>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a1c      	ldr	r2, [pc, #112]	@ (8008870 <HAL_TIM_Base_Start_IT+0xd0>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d00e      	beq.n	8008820 <HAL_TIM_Base_Start_IT+0x80>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a1b      	ldr	r2, [pc, #108]	@ (8008874 <HAL_TIM_Base_Start_IT+0xd4>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d009      	beq.n	8008820 <HAL_TIM_Base_Start_IT+0x80>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a19      	ldr	r2, [pc, #100]	@ (8008878 <HAL_TIM_Base_Start_IT+0xd8>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d004      	beq.n	8008820 <HAL_TIM_Base_Start_IT+0x80>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a18      	ldr	r2, [pc, #96]	@ (800887c <HAL_TIM_Base_Start_IT+0xdc>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d111      	bne.n	8008844 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	689b      	ldr	r3, [r3, #8]
 8008826:	f003 0307 	and.w	r3, r3, #7
 800882a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	2b06      	cmp	r3, #6
 8008830:	d010      	beq.n	8008854 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	681a      	ldr	r2, [r3, #0]
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f042 0201 	orr.w	r2, r2, #1
 8008840:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008842:	e007      	b.n	8008854 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	681a      	ldr	r2, [r3, #0]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f042 0201 	orr.w	r2, r2, #1
 8008852:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008854:	2300      	movs	r3, #0
}
 8008856:	4618      	mov	r0, r3
 8008858:	3714      	adds	r7, #20
 800885a:	46bd      	mov	sp, r7
 800885c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008860:	4770      	bx	lr
 8008862:	bf00      	nop
 8008864:	40010000 	.word	0x40010000
 8008868:	40000400 	.word	0x40000400
 800886c:	40000800 	.word	0x40000800
 8008870:	40000c00 	.word	0x40000c00
 8008874:	40010400 	.word	0x40010400
 8008878:	40014000 	.word	0x40014000
 800887c:	40001800 	.word	0x40001800

08008880 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b084      	sub	sp, #16
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	68db      	ldr	r3, [r3, #12]
 800888e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	691b      	ldr	r3, [r3, #16]
 8008896:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	f003 0302 	and.w	r3, r3, #2
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d020      	beq.n	80088e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	f003 0302 	and.w	r3, r3, #2
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d01b      	beq.n	80088e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f06f 0202 	mvn.w	r2, #2
 80088b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2201      	movs	r2, #1
 80088ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	699b      	ldr	r3, [r3, #24]
 80088c2:	f003 0303 	and.w	r3, r3, #3
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d003      	beq.n	80088d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f000 f999 	bl	8008c02 <HAL_TIM_IC_CaptureCallback>
 80088d0:	e005      	b.n	80088de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 f98b 	bl	8008bee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f000 f99c 	bl	8008c16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2200      	movs	r2, #0
 80088e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	f003 0304 	and.w	r3, r3, #4
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d020      	beq.n	8008930 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	f003 0304 	and.w	r3, r3, #4
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d01b      	beq.n	8008930 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f06f 0204 	mvn.w	r2, #4
 8008900:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2202      	movs	r2, #2
 8008906:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	699b      	ldr	r3, [r3, #24]
 800890e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008912:	2b00      	cmp	r3, #0
 8008914:	d003      	beq.n	800891e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f000 f973 	bl	8008c02 <HAL_TIM_IC_CaptureCallback>
 800891c:	e005      	b.n	800892a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f000 f965 	bl	8008bee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f000 f976 	bl	8008c16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2200      	movs	r2, #0
 800892e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	f003 0308 	and.w	r3, r3, #8
 8008936:	2b00      	cmp	r3, #0
 8008938:	d020      	beq.n	800897c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	f003 0308 	and.w	r3, r3, #8
 8008940:	2b00      	cmp	r3, #0
 8008942:	d01b      	beq.n	800897c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f06f 0208 	mvn.w	r2, #8
 800894c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2204      	movs	r2, #4
 8008952:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	69db      	ldr	r3, [r3, #28]
 800895a:	f003 0303 	and.w	r3, r3, #3
 800895e:	2b00      	cmp	r3, #0
 8008960:	d003      	beq.n	800896a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f000 f94d 	bl	8008c02 <HAL_TIM_IC_CaptureCallback>
 8008968:	e005      	b.n	8008976 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	f000 f93f 	bl	8008bee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f000 f950 	bl	8008c16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2200      	movs	r2, #0
 800897a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	f003 0310 	and.w	r3, r3, #16
 8008982:	2b00      	cmp	r3, #0
 8008984:	d020      	beq.n	80089c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	f003 0310 	and.w	r3, r3, #16
 800898c:	2b00      	cmp	r3, #0
 800898e:	d01b      	beq.n	80089c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f06f 0210 	mvn.w	r2, #16
 8008998:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2208      	movs	r2, #8
 800899e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	69db      	ldr	r3, [r3, #28]
 80089a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d003      	beq.n	80089b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f000 f927 	bl	8008c02 <HAL_TIM_IC_CaptureCallback>
 80089b4:	e005      	b.n	80089c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f000 f919 	bl	8008bee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089bc:	6878      	ldr	r0, [r7, #4]
 80089be:	f000 f92a 	bl	8008c16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2200      	movs	r2, #0
 80089c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	f003 0301 	and.w	r3, r3, #1
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d00c      	beq.n	80089ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	f003 0301 	and.w	r3, r3, #1
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d007      	beq.n	80089ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f06f 0201 	mvn.w	r2, #1
 80089e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f7fa f9a2 	bl	8002d30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d00c      	beq.n	8008a10 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d007      	beq.n	8008a10 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008a08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f000 fade 	bl	8008fcc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d00c      	beq.n	8008a34 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d007      	beq.n	8008a34 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008a2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f000 f8fb 	bl	8008c2a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	f003 0320 	and.w	r3, r3, #32
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d00c      	beq.n	8008a58 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	f003 0320 	and.w	r3, r3, #32
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d007      	beq.n	8008a58 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f06f 0220 	mvn.w	r2, #32
 8008a50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 fab0 	bl	8008fb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008a58:	bf00      	nop
 8008a5a:	3710      	adds	r7, #16
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	bd80      	pop	{r7, pc}

08008a60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b084      	sub	sp, #16
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
 8008a68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	d101      	bne.n	8008a7c <HAL_TIM_ConfigClockSource+0x1c>
 8008a78:	2302      	movs	r3, #2
 8008a7a:	e0b4      	b.n	8008be6 <HAL_TIM_ConfigClockSource+0x186>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2201      	movs	r2, #1
 8008a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2202      	movs	r2, #2
 8008a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008a9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008aa2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	68ba      	ldr	r2, [r7, #8]
 8008aaa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ab4:	d03e      	beq.n	8008b34 <HAL_TIM_ConfigClockSource+0xd4>
 8008ab6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008aba:	f200 8087 	bhi.w	8008bcc <HAL_TIM_ConfigClockSource+0x16c>
 8008abe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ac2:	f000 8086 	beq.w	8008bd2 <HAL_TIM_ConfigClockSource+0x172>
 8008ac6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008aca:	d87f      	bhi.n	8008bcc <HAL_TIM_ConfigClockSource+0x16c>
 8008acc:	2b70      	cmp	r3, #112	@ 0x70
 8008ace:	d01a      	beq.n	8008b06 <HAL_TIM_ConfigClockSource+0xa6>
 8008ad0:	2b70      	cmp	r3, #112	@ 0x70
 8008ad2:	d87b      	bhi.n	8008bcc <HAL_TIM_ConfigClockSource+0x16c>
 8008ad4:	2b60      	cmp	r3, #96	@ 0x60
 8008ad6:	d050      	beq.n	8008b7a <HAL_TIM_ConfigClockSource+0x11a>
 8008ad8:	2b60      	cmp	r3, #96	@ 0x60
 8008ada:	d877      	bhi.n	8008bcc <HAL_TIM_ConfigClockSource+0x16c>
 8008adc:	2b50      	cmp	r3, #80	@ 0x50
 8008ade:	d03c      	beq.n	8008b5a <HAL_TIM_ConfigClockSource+0xfa>
 8008ae0:	2b50      	cmp	r3, #80	@ 0x50
 8008ae2:	d873      	bhi.n	8008bcc <HAL_TIM_ConfigClockSource+0x16c>
 8008ae4:	2b40      	cmp	r3, #64	@ 0x40
 8008ae6:	d058      	beq.n	8008b9a <HAL_TIM_ConfigClockSource+0x13a>
 8008ae8:	2b40      	cmp	r3, #64	@ 0x40
 8008aea:	d86f      	bhi.n	8008bcc <HAL_TIM_ConfigClockSource+0x16c>
 8008aec:	2b30      	cmp	r3, #48	@ 0x30
 8008aee:	d064      	beq.n	8008bba <HAL_TIM_ConfigClockSource+0x15a>
 8008af0:	2b30      	cmp	r3, #48	@ 0x30
 8008af2:	d86b      	bhi.n	8008bcc <HAL_TIM_ConfigClockSource+0x16c>
 8008af4:	2b20      	cmp	r3, #32
 8008af6:	d060      	beq.n	8008bba <HAL_TIM_ConfigClockSource+0x15a>
 8008af8:	2b20      	cmp	r3, #32
 8008afa:	d867      	bhi.n	8008bcc <HAL_TIM_ConfigClockSource+0x16c>
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d05c      	beq.n	8008bba <HAL_TIM_ConfigClockSource+0x15a>
 8008b00:	2b10      	cmp	r3, #16
 8008b02:	d05a      	beq.n	8008bba <HAL_TIM_ConfigClockSource+0x15a>
 8008b04:	e062      	b.n	8008bcc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008b16:	f000 f9b3 	bl	8008e80 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	689b      	ldr	r3, [r3, #8]
 8008b20:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008b28:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	68ba      	ldr	r2, [r7, #8]
 8008b30:	609a      	str	r2, [r3, #8]
      break;
 8008b32:	e04f      	b.n	8008bd4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008b44:	f000 f99c 	bl	8008e80 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	689a      	ldr	r2, [r3, #8]
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008b56:	609a      	str	r2, [r3, #8]
      break;
 8008b58:	e03c      	b.n	8008bd4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b66:	461a      	mov	r2, r3
 8008b68:	f000 f910 	bl	8008d8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	2150      	movs	r1, #80	@ 0x50
 8008b72:	4618      	mov	r0, r3
 8008b74:	f000 f969 	bl	8008e4a <TIM_ITRx_SetConfig>
      break;
 8008b78:	e02c      	b.n	8008bd4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b86:	461a      	mov	r2, r3
 8008b88:	f000 f92f 	bl	8008dea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	2160      	movs	r1, #96	@ 0x60
 8008b92:	4618      	mov	r0, r3
 8008b94:	f000 f959 	bl	8008e4a <TIM_ITRx_SetConfig>
      break;
 8008b98:	e01c      	b.n	8008bd4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ba6:	461a      	mov	r2, r3
 8008ba8:	f000 f8f0 	bl	8008d8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	2140      	movs	r1, #64	@ 0x40
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	f000 f949 	bl	8008e4a <TIM_ITRx_SetConfig>
      break;
 8008bb8:	e00c      	b.n	8008bd4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681a      	ldr	r2, [r3, #0]
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	4610      	mov	r0, r2
 8008bc6:	f000 f940 	bl	8008e4a <TIM_ITRx_SetConfig>
      break;
 8008bca:	e003      	b.n	8008bd4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008bcc:	2301      	movs	r3, #1
 8008bce:	73fb      	strb	r3, [r7, #15]
      break;
 8008bd0:	e000      	b.n	8008bd4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008bd2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2201      	movs	r2, #1
 8008bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2200      	movs	r2, #0
 8008be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	3710      	adds	r7, #16
 8008bea:	46bd      	mov	sp, r7
 8008bec:	bd80      	pop	{r7, pc}

08008bee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008bee:	b480      	push	{r7}
 8008bf0:	b083      	sub	sp, #12
 8008bf2:	af00      	add	r7, sp, #0
 8008bf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008bf6:	bf00      	nop
 8008bf8:	370c      	adds	r7, #12
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c00:	4770      	bx	lr

08008c02 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008c02:	b480      	push	{r7}
 8008c04:	b083      	sub	sp, #12
 8008c06:	af00      	add	r7, sp, #0
 8008c08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008c0a:	bf00      	nop
 8008c0c:	370c      	adds	r7, #12
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c14:	4770      	bx	lr

08008c16 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008c16:	b480      	push	{r7}
 8008c18:	b083      	sub	sp, #12
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008c1e:	bf00      	nop
 8008c20:	370c      	adds	r7, #12
 8008c22:	46bd      	mov	sp, r7
 8008c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c28:	4770      	bx	lr

08008c2a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008c2a:	b480      	push	{r7}
 8008c2c:	b083      	sub	sp, #12
 8008c2e:	af00      	add	r7, sp, #0
 8008c30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008c32:	bf00      	nop
 8008c34:	370c      	adds	r7, #12
 8008c36:	46bd      	mov	sp, r7
 8008c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3c:	4770      	bx	lr
	...

08008c40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b085      	sub	sp, #20
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
 8008c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	4a43      	ldr	r2, [pc, #268]	@ (8008d60 <TIM_Base_SetConfig+0x120>)
 8008c54:	4293      	cmp	r3, r2
 8008c56:	d013      	beq.n	8008c80 <TIM_Base_SetConfig+0x40>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c5e:	d00f      	beq.n	8008c80 <TIM_Base_SetConfig+0x40>
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	4a40      	ldr	r2, [pc, #256]	@ (8008d64 <TIM_Base_SetConfig+0x124>)
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d00b      	beq.n	8008c80 <TIM_Base_SetConfig+0x40>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	4a3f      	ldr	r2, [pc, #252]	@ (8008d68 <TIM_Base_SetConfig+0x128>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d007      	beq.n	8008c80 <TIM_Base_SetConfig+0x40>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	4a3e      	ldr	r2, [pc, #248]	@ (8008d6c <TIM_Base_SetConfig+0x12c>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d003      	beq.n	8008c80 <TIM_Base_SetConfig+0x40>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	4a3d      	ldr	r2, [pc, #244]	@ (8008d70 <TIM_Base_SetConfig+0x130>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d108      	bne.n	8008c92 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	685b      	ldr	r3, [r3, #4]
 8008c8c:	68fa      	ldr	r2, [r7, #12]
 8008c8e:	4313      	orrs	r3, r2
 8008c90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	4a32      	ldr	r2, [pc, #200]	@ (8008d60 <TIM_Base_SetConfig+0x120>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d02b      	beq.n	8008cf2 <TIM_Base_SetConfig+0xb2>
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ca0:	d027      	beq.n	8008cf2 <TIM_Base_SetConfig+0xb2>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	4a2f      	ldr	r2, [pc, #188]	@ (8008d64 <TIM_Base_SetConfig+0x124>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d023      	beq.n	8008cf2 <TIM_Base_SetConfig+0xb2>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	4a2e      	ldr	r2, [pc, #184]	@ (8008d68 <TIM_Base_SetConfig+0x128>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d01f      	beq.n	8008cf2 <TIM_Base_SetConfig+0xb2>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	4a2d      	ldr	r2, [pc, #180]	@ (8008d6c <TIM_Base_SetConfig+0x12c>)
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	d01b      	beq.n	8008cf2 <TIM_Base_SetConfig+0xb2>
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	4a2c      	ldr	r2, [pc, #176]	@ (8008d70 <TIM_Base_SetConfig+0x130>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d017      	beq.n	8008cf2 <TIM_Base_SetConfig+0xb2>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	4a2b      	ldr	r2, [pc, #172]	@ (8008d74 <TIM_Base_SetConfig+0x134>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d013      	beq.n	8008cf2 <TIM_Base_SetConfig+0xb2>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	4a2a      	ldr	r2, [pc, #168]	@ (8008d78 <TIM_Base_SetConfig+0x138>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d00f      	beq.n	8008cf2 <TIM_Base_SetConfig+0xb2>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	4a29      	ldr	r2, [pc, #164]	@ (8008d7c <TIM_Base_SetConfig+0x13c>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d00b      	beq.n	8008cf2 <TIM_Base_SetConfig+0xb2>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	4a28      	ldr	r2, [pc, #160]	@ (8008d80 <TIM_Base_SetConfig+0x140>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d007      	beq.n	8008cf2 <TIM_Base_SetConfig+0xb2>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	4a27      	ldr	r2, [pc, #156]	@ (8008d84 <TIM_Base_SetConfig+0x144>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d003      	beq.n	8008cf2 <TIM_Base_SetConfig+0xb2>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	4a26      	ldr	r2, [pc, #152]	@ (8008d88 <TIM_Base_SetConfig+0x148>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d108      	bne.n	8008d04 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008cf8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	68db      	ldr	r3, [r3, #12]
 8008cfe:	68fa      	ldr	r2, [r7, #12]
 8008d00:	4313      	orrs	r3, r2
 8008d02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	695b      	ldr	r3, [r3, #20]
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	689a      	ldr	r2, [r3, #8]
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	681a      	ldr	r2, [r3, #0]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	4a0e      	ldr	r2, [pc, #56]	@ (8008d60 <TIM_Base_SetConfig+0x120>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d003      	beq.n	8008d32 <TIM_Base_SetConfig+0xf2>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	4a10      	ldr	r2, [pc, #64]	@ (8008d70 <TIM_Base_SetConfig+0x130>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d103      	bne.n	8008d3a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	691a      	ldr	r2, [r3, #16]
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f043 0204 	orr.w	r2, r3, #4
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2201      	movs	r2, #1
 8008d4a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	68fa      	ldr	r2, [r7, #12]
 8008d50:	601a      	str	r2, [r3, #0]
}
 8008d52:	bf00      	nop
 8008d54:	3714      	adds	r7, #20
 8008d56:	46bd      	mov	sp, r7
 8008d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5c:	4770      	bx	lr
 8008d5e:	bf00      	nop
 8008d60:	40010000 	.word	0x40010000
 8008d64:	40000400 	.word	0x40000400
 8008d68:	40000800 	.word	0x40000800
 8008d6c:	40000c00 	.word	0x40000c00
 8008d70:	40010400 	.word	0x40010400
 8008d74:	40014000 	.word	0x40014000
 8008d78:	40014400 	.word	0x40014400
 8008d7c:	40014800 	.word	0x40014800
 8008d80:	40001800 	.word	0x40001800
 8008d84:	40001c00 	.word	0x40001c00
 8008d88:	40002000 	.word	0x40002000

08008d8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b087      	sub	sp, #28
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	60f8      	str	r0, [r7, #12]
 8008d94:	60b9      	str	r1, [r7, #8]
 8008d96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	6a1b      	ldr	r3, [r3, #32]
 8008d9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	6a1b      	ldr	r3, [r3, #32]
 8008da2:	f023 0201 	bic.w	r2, r3, #1
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	699b      	ldr	r3, [r3, #24]
 8008dae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008db6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	011b      	lsls	r3, r3, #4
 8008dbc:	693a      	ldr	r2, [r7, #16]
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	f023 030a 	bic.w	r3, r3, #10
 8008dc8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008dca:	697a      	ldr	r2, [r7, #20]
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	693a      	ldr	r2, [r7, #16]
 8008dd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	697a      	ldr	r2, [r7, #20]
 8008ddc:	621a      	str	r2, [r3, #32]
}
 8008dde:	bf00      	nop
 8008de0:	371c      	adds	r7, #28
 8008de2:	46bd      	mov	sp, r7
 8008de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de8:	4770      	bx	lr

08008dea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008dea:	b480      	push	{r7}
 8008dec:	b087      	sub	sp, #28
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	60f8      	str	r0, [r7, #12]
 8008df2:	60b9      	str	r1, [r7, #8]
 8008df4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	6a1b      	ldr	r3, [r3, #32]
 8008dfa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	6a1b      	ldr	r3, [r3, #32]
 8008e00:	f023 0210 	bic.w	r2, r3, #16
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	699b      	ldr	r3, [r3, #24]
 8008e0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008e0e:	693b      	ldr	r3, [r7, #16]
 8008e10:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008e14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	031b      	lsls	r3, r3, #12
 8008e1a:	693a      	ldr	r2, [r7, #16]
 8008e1c:	4313      	orrs	r3, r2
 8008e1e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008e26:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	011b      	lsls	r3, r3, #4
 8008e2c:	697a      	ldr	r2, [r7, #20]
 8008e2e:	4313      	orrs	r3, r2
 8008e30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	693a      	ldr	r2, [r7, #16]
 8008e36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	697a      	ldr	r2, [r7, #20]
 8008e3c:	621a      	str	r2, [r3, #32]
}
 8008e3e:	bf00      	nop
 8008e40:	371c      	adds	r7, #28
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr

08008e4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008e4a:	b480      	push	{r7}
 8008e4c:	b085      	sub	sp, #20
 8008e4e:	af00      	add	r7, sp, #0
 8008e50:	6078      	str	r0, [r7, #4]
 8008e52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	689b      	ldr	r3, [r3, #8]
 8008e58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008e62:	683a      	ldr	r2, [r7, #0]
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	4313      	orrs	r3, r2
 8008e68:	f043 0307 	orr.w	r3, r3, #7
 8008e6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	68fa      	ldr	r2, [r7, #12]
 8008e72:	609a      	str	r2, [r3, #8]
}
 8008e74:	bf00      	nop
 8008e76:	3714      	adds	r7, #20
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b087      	sub	sp, #28
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	60f8      	str	r0, [r7, #12]
 8008e88:	60b9      	str	r1, [r7, #8]
 8008e8a:	607a      	str	r2, [r7, #4]
 8008e8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	689b      	ldr	r3, [r3, #8]
 8008e92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e94:	697b      	ldr	r3, [r7, #20]
 8008e96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008e9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	021a      	lsls	r2, r3, #8
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	431a      	orrs	r2, r3
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	4313      	orrs	r3, r2
 8008ea8:	697a      	ldr	r2, [r7, #20]
 8008eaa:	4313      	orrs	r3, r2
 8008eac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	697a      	ldr	r2, [r7, #20]
 8008eb2:	609a      	str	r2, [r3, #8]
}
 8008eb4:	bf00      	nop
 8008eb6:	371c      	adds	r7, #28
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebe:	4770      	bx	lr

08008ec0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b085      	sub	sp, #20
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
 8008ec8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ed0:	2b01      	cmp	r3, #1
 8008ed2:	d101      	bne.n	8008ed8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ed4:	2302      	movs	r3, #2
 8008ed6:	e05a      	b.n	8008f8e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2201      	movs	r2, #1
 8008edc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2202      	movs	r2, #2
 8008ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	685b      	ldr	r3, [r3, #4]
 8008eee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	689b      	ldr	r3, [r3, #8]
 8008ef6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008efe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	68fa      	ldr	r2, [r7, #12]
 8008f06:	4313      	orrs	r3, r2
 8008f08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	68fa      	ldr	r2, [r7, #12]
 8008f10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	4a21      	ldr	r2, [pc, #132]	@ (8008f9c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008f18:	4293      	cmp	r3, r2
 8008f1a:	d022      	beq.n	8008f62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f24:	d01d      	beq.n	8008f62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4a1d      	ldr	r2, [pc, #116]	@ (8008fa0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d018      	beq.n	8008f62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	4a1b      	ldr	r2, [pc, #108]	@ (8008fa4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008f36:	4293      	cmp	r3, r2
 8008f38:	d013      	beq.n	8008f62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	4a1a      	ldr	r2, [pc, #104]	@ (8008fa8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d00e      	beq.n	8008f62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	4a18      	ldr	r2, [pc, #96]	@ (8008fac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d009      	beq.n	8008f62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	4a17      	ldr	r2, [pc, #92]	@ (8008fb0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008f54:	4293      	cmp	r3, r2
 8008f56:	d004      	beq.n	8008f62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	4a15      	ldr	r2, [pc, #84]	@ (8008fb4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008f5e:	4293      	cmp	r3, r2
 8008f60:	d10c      	bne.n	8008f7c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	685b      	ldr	r3, [r3, #4]
 8008f6e:	68ba      	ldr	r2, [r7, #8]
 8008f70:	4313      	orrs	r3, r2
 8008f72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	68ba      	ldr	r2, [r7, #8]
 8008f7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2201      	movs	r2, #1
 8008f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2200      	movs	r2, #0
 8008f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008f8c:	2300      	movs	r3, #0
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	3714      	adds	r7, #20
 8008f92:	46bd      	mov	sp, r7
 8008f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f98:	4770      	bx	lr
 8008f9a:	bf00      	nop
 8008f9c:	40010000 	.word	0x40010000
 8008fa0:	40000400 	.word	0x40000400
 8008fa4:	40000800 	.word	0x40000800
 8008fa8:	40000c00 	.word	0x40000c00
 8008fac:	40010400 	.word	0x40010400
 8008fb0:	40014000 	.word	0x40014000
 8008fb4:	40001800 	.word	0x40001800

08008fb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b083      	sub	sp, #12
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008fc0:	bf00      	nop
 8008fc2:	370c      	adds	r7, #12
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fca:	4770      	bx	lr

08008fcc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b083      	sub	sp, #12
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008fd4:	bf00      	nop
 8008fd6:	370c      	adds	r7, #12
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fde:	4770      	bx	lr

08008fe0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b082      	sub	sp, #8
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d101      	bne.n	8008ff2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008fee:	2301      	movs	r3, #1
 8008ff0:	e042      	b.n	8009078 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ff8:	b2db      	uxtb	r3, r3
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d106      	bne.n	800900c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2200      	movs	r2, #0
 8009002:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f7fa f92e 	bl	8003268 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2224      	movs	r2, #36	@ 0x24
 8009010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	68da      	ldr	r2, [r3, #12]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009022:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	f000 fd7f 	bl	8009b28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	691a      	ldr	r2, [r3, #16]
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009038:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	695a      	ldr	r2, [r3, #20]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009048:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	68da      	ldr	r2, [r3, #12]
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009058:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2200      	movs	r2, #0
 800905e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2220      	movs	r2, #32
 8009064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2220      	movs	r2, #32
 800906c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2200      	movs	r2, #0
 8009074:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009076:	2300      	movs	r3, #0
}
 8009078:	4618      	mov	r0, r3
 800907a:	3708      	adds	r7, #8
 800907c:	46bd      	mov	sp, r7
 800907e:	bd80      	pop	{r7, pc}

08009080 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b08a      	sub	sp, #40	@ 0x28
 8009084:	af02      	add	r7, sp, #8
 8009086:	60f8      	str	r0, [r7, #12]
 8009088:	60b9      	str	r1, [r7, #8]
 800908a:	603b      	str	r3, [r7, #0]
 800908c:	4613      	mov	r3, r2
 800908e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009090:	2300      	movs	r3, #0
 8009092:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800909a:	b2db      	uxtb	r3, r3
 800909c:	2b20      	cmp	r3, #32
 800909e:	d175      	bne.n	800918c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d002      	beq.n	80090ac <HAL_UART_Transmit+0x2c>
 80090a6:	88fb      	ldrh	r3, [r7, #6]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d101      	bne.n	80090b0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80090ac:	2301      	movs	r3, #1
 80090ae:	e06e      	b.n	800918e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	2200      	movs	r2, #0
 80090b4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	2221      	movs	r2, #33	@ 0x21
 80090ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80090be:	f7fa fb51 	bl	8003764 <HAL_GetTick>
 80090c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	88fa      	ldrh	r2, [r7, #6]
 80090c8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	88fa      	ldrh	r2, [r7, #6]
 80090ce:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	689b      	ldr	r3, [r3, #8]
 80090d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090d8:	d108      	bne.n	80090ec <HAL_UART_Transmit+0x6c>
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	691b      	ldr	r3, [r3, #16]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d104      	bne.n	80090ec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80090e2:	2300      	movs	r3, #0
 80090e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80090e6:	68bb      	ldr	r3, [r7, #8]
 80090e8:	61bb      	str	r3, [r7, #24]
 80090ea:	e003      	b.n	80090f4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80090f0:	2300      	movs	r3, #0
 80090f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80090f4:	e02e      	b.n	8009154 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	9300      	str	r3, [sp, #0]
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	2200      	movs	r2, #0
 80090fe:	2180      	movs	r1, #128	@ 0x80
 8009100:	68f8      	ldr	r0, [r7, #12]
 8009102:	f000 fb1d 	bl	8009740 <UART_WaitOnFlagUntilTimeout>
 8009106:	4603      	mov	r3, r0
 8009108:	2b00      	cmp	r3, #0
 800910a:	d005      	beq.n	8009118 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	2220      	movs	r2, #32
 8009110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009114:	2303      	movs	r3, #3
 8009116:	e03a      	b.n	800918e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009118:	69fb      	ldr	r3, [r7, #28]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d10b      	bne.n	8009136 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800911e:	69bb      	ldr	r3, [r7, #24]
 8009120:	881b      	ldrh	r3, [r3, #0]
 8009122:	461a      	mov	r2, r3
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800912c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800912e:	69bb      	ldr	r3, [r7, #24]
 8009130:	3302      	adds	r3, #2
 8009132:	61bb      	str	r3, [r7, #24]
 8009134:	e007      	b.n	8009146 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009136:	69fb      	ldr	r3, [r7, #28]
 8009138:	781a      	ldrb	r2, [r3, #0]
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009140:	69fb      	ldr	r3, [r7, #28]
 8009142:	3301      	adds	r3, #1
 8009144:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800914a:	b29b      	uxth	r3, r3
 800914c:	3b01      	subs	r3, #1
 800914e:	b29a      	uxth	r2, r3
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009158:	b29b      	uxth	r3, r3
 800915a:	2b00      	cmp	r3, #0
 800915c:	d1cb      	bne.n	80090f6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	9300      	str	r3, [sp, #0]
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	2200      	movs	r2, #0
 8009166:	2140      	movs	r1, #64	@ 0x40
 8009168:	68f8      	ldr	r0, [r7, #12]
 800916a:	f000 fae9 	bl	8009740 <UART_WaitOnFlagUntilTimeout>
 800916e:	4603      	mov	r3, r0
 8009170:	2b00      	cmp	r3, #0
 8009172:	d005      	beq.n	8009180 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	2220      	movs	r2, #32
 8009178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800917c:	2303      	movs	r3, #3
 800917e:	e006      	b.n	800918e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	2220      	movs	r2, #32
 8009184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009188:	2300      	movs	r3, #0
 800918a:	e000      	b.n	800918e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800918c:	2302      	movs	r3, #2
  }
}
 800918e:	4618      	mov	r0, r3
 8009190:	3720      	adds	r7, #32
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}
	...

08009198 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b0ba      	sub	sp, #232	@ 0xe8
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	68db      	ldr	r3, [r3, #12]
 80091b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	695b      	ldr	r3, [r3, #20]
 80091ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80091be:	2300      	movs	r3, #0
 80091c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80091c4:	2300      	movs	r3, #0
 80091c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80091ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091ce:	f003 030f 	and.w	r3, r3, #15
 80091d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80091d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d10f      	bne.n	80091fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80091de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091e2:	f003 0320 	and.w	r3, r3, #32
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d009      	beq.n	80091fe <HAL_UART_IRQHandler+0x66>
 80091ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091ee:	f003 0320 	and.w	r3, r3, #32
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d003      	beq.n	80091fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f000 fbd7 	bl	80099aa <UART_Receive_IT>
      return;
 80091fc:	e273      	b.n	80096e6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80091fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009202:	2b00      	cmp	r3, #0
 8009204:	f000 80de 	beq.w	80093c4 <HAL_UART_IRQHandler+0x22c>
 8009208:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800920c:	f003 0301 	and.w	r3, r3, #1
 8009210:	2b00      	cmp	r3, #0
 8009212:	d106      	bne.n	8009222 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009214:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009218:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800921c:	2b00      	cmp	r3, #0
 800921e:	f000 80d1 	beq.w	80093c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009226:	f003 0301 	and.w	r3, r3, #1
 800922a:	2b00      	cmp	r3, #0
 800922c:	d00b      	beq.n	8009246 <HAL_UART_IRQHandler+0xae>
 800922e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009236:	2b00      	cmp	r3, #0
 8009238:	d005      	beq.n	8009246 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800923e:	f043 0201 	orr.w	r2, r3, #1
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800924a:	f003 0304 	and.w	r3, r3, #4
 800924e:	2b00      	cmp	r3, #0
 8009250:	d00b      	beq.n	800926a <HAL_UART_IRQHandler+0xd2>
 8009252:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009256:	f003 0301 	and.w	r3, r3, #1
 800925a:	2b00      	cmp	r3, #0
 800925c:	d005      	beq.n	800926a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009262:	f043 0202 	orr.w	r2, r3, #2
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800926a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800926e:	f003 0302 	and.w	r3, r3, #2
 8009272:	2b00      	cmp	r3, #0
 8009274:	d00b      	beq.n	800928e <HAL_UART_IRQHandler+0xf6>
 8009276:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800927a:	f003 0301 	and.w	r3, r3, #1
 800927e:	2b00      	cmp	r3, #0
 8009280:	d005      	beq.n	800928e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009286:	f043 0204 	orr.w	r2, r3, #4
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800928e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009292:	f003 0308 	and.w	r3, r3, #8
 8009296:	2b00      	cmp	r3, #0
 8009298:	d011      	beq.n	80092be <HAL_UART_IRQHandler+0x126>
 800929a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800929e:	f003 0320 	and.w	r3, r3, #32
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d105      	bne.n	80092b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80092a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80092aa:	f003 0301 	and.w	r3, r3, #1
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d005      	beq.n	80092be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092b6:	f043 0208 	orr.w	r2, r3, #8
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	f000 820a 	beq.w	80096dc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80092c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092cc:	f003 0320 	and.w	r3, r3, #32
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d008      	beq.n	80092e6 <HAL_UART_IRQHandler+0x14e>
 80092d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092d8:	f003 0320 	and.w	r3, r3, #32
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d002      	beq.n	80092e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80092e0:	6878      	ldr	r0, [r7, #4]
 80092e2:	f000 fb62 	bl	80099aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	695b      	ldr	r3, [r3, #20]
 80092ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092f0:	2b40      	cmp	r3, #64	@ 0x40
 80092f2:	bf0c      	ite	eq
 80092f4:	2301      	moveq	r3, #1
 80092f6:	2300      	movne	r3, #0
 80092f8:	b2db      	uxtb	r3, r3
 80092fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009302:	f003 0308 	and.w	r3, r3, #8
 8009306:	2b00      	cmp	r3, #0
 8009308:	d103      	bne.n	8009312 <HAL_UART_IRQHandler+0x17a>
 800930a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800930e:	2b00      	cmp	r3, #0
 8009310:	d04f      	beq.n	80093b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f000 fa6d 	bl	80097f2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	695b      	ldr	r3, [r3, #20]
 800931e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009322:	2b40      	cmp	r3, #64	@ 0x40
 8009324:	d141      	bne.n	80093aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	3314      	adds	r3, #20
 800932c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009330:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009334:	e853 3f00 	ldrex	r3, [r3]
 8009338:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800933c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009340:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009344:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	3314      	adds	r3, #20
 800934e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009352:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009356:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800935a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800935e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009362:	e841 2300 	strex	r3, r2, [r1]
 8009366:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800936a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800936e:	2b00      	cmp	r3, #0
 8009370:	d1d9      	bne.n	8009326 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009376:	2b00      	cmp	r3, #0
 8009378:	d013      	beq.n	80093a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800937e:	4a8a      	ldr	r2, [pc, #552]	@ (80095a8 <HAL_UART_IRQHandler+0x410>)
 8009380:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009386:	4618      	mov	r0, r3
 8009388:	f7fb f85c 	bl	8004444 <HAL_DMA_Abort_IT>
 800938c:	4603      	mov	r3, r0
 800938e:	2b00      	cmp	r3, #0
 8009390:	d016      	beq.n	80093c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009396:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800939c:	4610      	mov	r0, r2
 800939e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093a0:	e00e      	b.n	80093c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80093a2:	6878      	ldr	r0, [r7, #4]
 80093a4:	f000 f9b6 	bl	8009714 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093a8:	e00a      	b.n	80093c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80093aa:	6878      	ldr	r0, [r7, #4]
 80093ac:	f000 f9b2 	bl	8009714 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093b0:	e006      	b.n	80093c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80093b2:	6878      	ldr	r0, [r7, #4]
 80093b4:	f000 f9ae 	bl	8009714 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	2200      	movs	r2, #0
 80093bc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80093be:	e18d      	b.n	80096dc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093c0:	bf00      	nop
    return;
 80093c2:	e18b      	b.n	80096dc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093c8:	2b01      	cmp	r3, #1
 80093ca:	f040 8167 	bne.w	800969c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80093ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093d2:	f003 0310 	and.w	r3, r3, #16
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	f000 8160 	beq.w	800969c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80093dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093e0:	f003 0310 	and.w	r3, r3, #16
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	f000 8159 	beq.w	800969c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80093ea:	2300      	movs	r3, #0
 80093ec:	60bb      	str	r3, [r7, #8]
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	60bb      	str	r3, [r7, #8]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	60bb      	str	r3, [r7, #8]
 80093fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	695b      	ldr	r3, [r3, #20]
 8009406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800940a:	2b40      	cmp	r3, #64	@ 0x40
 800940c:	f040 80ce 	bne.w	80095ac <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	685b      	ldr	r3, [r3, #4]
 8009418:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800941c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009420:	2b00      	cmp	r3, #0
 8009422:	f000 80a9 	beq.w	8009578 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800942a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800942e:	429a      	cmp	r2, r3
 8009430:	f080 80a2 	bcs.w	8009578 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800943a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009440:	69db      	ldr	r3, [r3, #28]
 8009442:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009446:	f000 8088 	beq.w	800955a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	330c      	adds	r3, #12
 8009450:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009454:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009458:	e853 3f00 	ldrex	r3, [r3]
 800945c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009460:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009464:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009468:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	330c      	adds	r3, #12
 8009472:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009476:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800947a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800947e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009482:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009486:	e841 2300 	strex	r3, r2, [r1]
 800948a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800948e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009492:	2b00      	cmp	r3, #0
 8009494:	d1d9      	bne.n	800944a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	3314      	adds	r3, #20
 800949c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800949e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80094a0:	e853 3f00 	ldrex	r3, [r3]
 80094a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80094a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80094a8:	f023 0301 	bic.w	r3, r3, #1
 80094ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	3314      	adds	r3, #20
 80094b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80094ba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80094be:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80094c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80094c6:	e841 2300 	strex	r3, r2, [r1]
 80094ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80094cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d1e1      	bne.n	8009496 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	3314      	adds	r3, #20
 80094d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80094dc:	e853 3f00 	ldrex	r3, [r3]
 80094e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80094e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	3314      	adds	r3, #20
 80094f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80094f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80094f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80094fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80094fe:	e841 2300 	strex	r3, r2, [r1]
 8009502:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009504:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009506:	2b00      	cmp	r3, #0
 8009508:	d1e3      	bne.n	80094d2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2220      	movs	r2, #32
 800950e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2200      	movs	r2, #0
 8009516:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	330c      	adds	r3, #12
 800951e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009520:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009522:	e853 3f00 	ldrex	r3, [r3]
 8009526:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009528:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800952a:	f023 0310 	bic.w	r3, r3, #16
 800952e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	330c      	adds	r3, #12
 8009538:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800953c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800953e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009540:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009542:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009544:	e841 2300 	strex	r3, r2, [r1]
 8009548:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800954a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800954c:	2b00      	cmp	r3, #0
 800954e:	d1e3      	bne.n	8009518 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009554:	4618      	mov	r0, r3
 8009556:	f7fa ff05 	bl	8004364 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2202      	movs	r2, #2
 800955e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009568:	b29b      	uxth	r3, r3
 800956a:	1ad3      	subs	r3, r2, r3
 800956c:	b29b      	uxth	r3, r3
 800956e:	4619      	mov	r1, r3
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f000 f8d9 	bl	8009728 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009576:	e0b3      	b.n	80096e0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800957c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009580:	429a      	cmp	r2, r3
 8009582:	f040 80ad 	bne.w	80096e0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800958a:	69db      	ldr	r3, [r3, #28]
 800958c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009590:	f040 80a6 	bne.w	80096e0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2202      	movs	r2, #2
 8009598:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800959e:	4619      	mov	r1, r3
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f000 f8c1 	bl	8009728 <HAL_UARTEx_RxEventCallback>
      return;
 80095a6:	e09b      	b.n	80096e0 <HAL_UART_IRQHandler+0x548>
 80095a8:	080098b9 	.word	0x080098b9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80095b4:	b29b      	uxth	r3, r3
 80095b6:	1ad3      	subs	r3, r2, r3
 80095b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80095c0:	b29b      	uxth	r3, r3
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	f000 808e 	beq.w	80096e4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80095c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	f000 8089 	beq.w	80096e4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	330c      	adds	r3, #12
 80095d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095dc:	e853 3f00 	ldrex	r3, [r3]
 80095e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80095e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	330c      	adds	r3, #12
 80095f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80095f6:	647a      	str	r2, [r7, #68]	@ 0x44
 80095f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80095fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80095fe:	e841 2300 	strex	r3, r2, [r1]
 8009602:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009604:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009606:	2b00      	cmp	r3, #0
 8009608:	d1e3      	bne.n	80095d2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	3314      	adds	r3, #20
 8009610:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009614:	e853 3f00 	ldrex	r3, [r3]
 8009618:	623b      	str	r3, [r7, #32]
   return(result);
 800961a:	6a3b      	ldr	r3, [r7, #32]
 800961c:	f023 0301 	bic.w	r3, r3, #1
 8009620:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	3314      	adds	r3, #20
 800962a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800962e:	633a      	str	r2, [r7, #48]	@ 0x30
 8009630:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009632:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009634:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009636:	e841 2300 	strex	r3, r2, [r1]
 800963a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800963c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800963e:	2b00      	cmp	r3, #0
 8009640:	d1e3      	bne.n	800960a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2220      	movs	r2, #32
 8009646:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2200      	movs	r2, #0
 800964e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	330c      	adds	r3, #12
 8009656:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009658:	693b      	ldr	r3, [r7, #16]
 800965a:	e853 3f00 	ldrex	r3, [r3]
 800965e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	f023 0310 	bic.w	r3, r3, #16
 8009666:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	330c      	adds	r3, #12
 8009670:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009674:	61fa      	str	r2, [r7, #28]
 8009676:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009678:	69b9      	ldr	r1, [r7, #24]
 800967a:	69fa      	ldr	r2, [r7, #28]
 800967c:	e841 2300 	strex	r3, r2, [r1]
 8009680:	617b      	str	r3, [r7, #20]
   return(result);
 8009682:	697b      	ldr	r3, [r7, #20]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d1e3      	bne.n	8009650 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2202      	movs	r2, #2
 800968c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800968e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009692:	4619      	mov	r1, r3
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f000 f847 	bl	8009728 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800969a:	e023      	b.n	80096e4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800969c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d009      	beq.n	80096bc <HAL_UART_IRQHandler+0x524>
 80096a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d003      	beq.n	80096bc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f000 f910 	bl	80098da <UART_Transmit_IT>
    return;
 80096ba:	e014      	b.n	80096e6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80096bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d00e      	beq.n	80096e6 <HAL_UART_IRQHandler+0x54e>
 80096c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d008      	beq.n	80096e6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80096d4:	6878      	ldr	r0, [r7, #4]
 80096d6:	f000 f950 	bl	800997a <UART_EndTransmit_IT>
    return;
 80096da:	e004      	b.n	80096e6 <HAL_UART_IRQHandler+0x54e>
    return;
 80096dc:	bf00      	nop
 80096de:	e002      	b.n	80096e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80096e0:	bf00      	nop
 80096e2:	e000      	b.n	80096e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80096e4:	bf00      	nop
  }
}
 80096e6:	37e8      	adds	r7, #232	@ 0xe8
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}

080096ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80096ec:	b480      	push	{r7}
 80096ee:	b083      	sub	sp, #12
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80096f4:	bf00      	nop
 80096f6:	370c      	adds	r7, #12
 80096f8:	46bd      	mov	sp, r7
 80096fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fe:	4770      	bx	lr

08009700 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009700:	b480      	push	{r7}
 8009702:	b083      	sub	sp, #12
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009708:	bf00      	nop
 800970a:	370c      	adds	r7, #12
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr

08009714 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009714:	b480      	push	{r7}
 8009716:	b083      	sub	sp, #12
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800971c:	bf00      	nop
 800971e:	370c      	adds	r7, #12
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr

08009728 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009728:	b480      	push	{r7}
 800972a:	b083      	sub	sp, #12
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
 8009730:	460b      	mov	r3, r1
 8009732:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009734:	bf00      	nop
 8009736:	370c      	adds	r7, #12
 8009738:	46bd      	mov	sp, r7
 800973a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973e:	4770      	bx	lr

08009740 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b086      	sub	sp, #24
 8009744:	af00      	add	r7, sp, #0
 8009746:	60f8      	str	r0, [r7, #12]
 8009748:	60b9      	str	r1, [r7, #8]
 800974a:	603b      	str	r3, [r7, #0]
 800974c:	4613      	mov	r3, r2
 800974e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009750:	e03b      	b.n	80097ca <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009752:	6a3b      	ldr	r3, [r7, #32]
 8009754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009758:	d037      	beq.n	80097ca <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800975a:	f7fa f803 	bl	8003764 <HAL_GetTick>
 800975e:	4602      	mov	r2, r0
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	1ad3      	subs	r3, r2, r3
 8009764:	6a3a      	ldr	r2, [r7, #32]
 8009766:	429a      	cmp	r2, r3
 8009768:	d302      	bcc.n	8009770 <UART_WaitOnFlagUntilTimeout+0x30>
 800976a:	6a3b      	ldr	r3, [r7, #32]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d101      	bne.n	8009774 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009770:	2303      	movs	r3, #3
 8009772:	e03a      	b.n	80097ea <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	68db      	ldr	r3, [r3, #12]
 800977a:	f003 0304 	and.w	r3, r3, #4
 800977e:	2b00      	cmp	r3, #0
 8009780:	d023      	beq.n	80097ca <UART_WaitOnFlagUntilTimeout+0x8a>
 8009782:	68bb      	ldr	r3, [r7, #8]
 8009784:	2b80      	cmp	r3, #128	@ 0x80
 8009786:	d020      	beq.n	80097ca <UART_WaitOnFlagUntilTimeout+0x8a>
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	2b40      	cmp	r3, #64	@ 0x40
 800978c:	d01d      	beq.n	80097ca <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	f003 0308 	and.w	r3, r3, #8
 8009798:	2b08      	cmp	r3, #8
 800979a:	d116      	bne.n	80097ca <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800979c:	2300      	movs	r3, #0
 800979e:	617b      	str	r3, [r7, #20]
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	617b      	str	r3, [r7, #20]
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	685b      	ldr	r3, [r3, #4]
 80097ae:	617b      	str	r3, [r7, #20]
 80097b0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80097b2:	68f8      	ldr	r0, [r7, #12]
 80097b4:	f000 f81d 	bl	80097f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	2208      	movs	r2, #8
 80097bc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	2200      	movs	r2, #0
 80097c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80097c6:	2301      	movs	r3, #1
 80097c8:	e00f      	b.n	80097ea <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	681a      	ldr	r2, [r3, #0]
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	4013      	ands	r3, r2
 80097d4:	68ba      	ldr	r2, [r7, #8]
 80097d6:	429a      	cmp	r2, r3
 80097d8:	bf0c      	ite	eq
 80097da:	2301      	moveq	r3, #1
 80097dc:	2300      	movne	r3, #0
 80097de:	b2db      	uxtb	r3, r3
 80097e0:	461a      	mov	r2, r3
 80097e2:	79fb      	ldrb	r3, [r7, #7]
 80097e4:	429a      	cmp	r2, r3
 80097e6:	d0b4      	beq.n	8009752 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80097e8:	2300      	movs	r3, #0
}
 80097ea:	4618      	mov	r0, r3
 80097ec:	3718      	adds	r7, #24
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bd80      	pop	{r7, pc}

080097f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80097f2:	b480      	push	{r7}
 80097f4:	b095      	sub	sp, #84	@ 0x54
 80097f6:	af00      	add	r7, sp, #0
 80097f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	330c      	adds	r3, #12
 8009800:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009802:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009804:	e853 3f00 	ldrex	r3, [r3]
 8009808:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800980a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800980c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009810:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	330c      	adds	r3, #12
 8009818:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800981a:	643a      	str	r2, [r7, #64]	@ 0x40
 800981c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800981e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009820:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009822:	e841 2300 	strex	r3, r2, [r1]
 8009826:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800982a:	2b00      	cmp	r3, #0
 800982c:	d1e5      	bne.n	80097fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	3314      	adds	r3, #20
 8009834:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009836:	6a3b      	ldr	r3, [r7, #32]
 8009838:	e853 3f00 	ldrex	r3, [r3]
 800983c:	61fb      	str	r3, [r7, #28]
   return(result);
 800983e:	69fb      	ldr	r3, [r7, #28]
 8009840:	f023 0301 	bic.w	r3, r3, #1
 8009844:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	3314      	adds	r3, #20
 800984c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800984e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009850:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009852:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009854:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009856:	e841 2300 	strex	r3, r2, [r1]
 800985a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800985c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800985e:	2b00      	cmp	r3, #0
 8009860:	d1e5      	bne.n	800982e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009866:	2b01      	cmp	r3, #1
 8009868:	d119      	bne.n	800989e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	330c      	adds	r3, #12
 8009870:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	e853 3f00 	ldrex	r3, [r3]
 8009878:	60bb      	str	r3, [r7, #8]
   return(result);
 800987a:	68bb      	ldr	r3, [r7, #8]
 800987c:	f023 0310 	bic.w	r3, r3, #16
 8009880:	647b      	str	r3, [r7, #68]	@ 0x44
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	330c      	adds	r3, #12
 8009888:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800988a:	61ba      	str	r2, [r7, #24]
 800988c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800988e:	6979      	ldr	r1, [r7, #20]
 8009890:	69ba      	ldr	r2, [r7, #24]
 8009892:	e841 2300 	strex	r3, r2, [r1]
 8009896:	613b      	str	r3, [r7, #16]
   return(result);
 8009898:	693b      	ldr	r3, [r7, #16]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d1e5      	bne.n	800986a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2220      	movs	r2, #32
 80098a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	2200      	movs	r2, #0
 80098aa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80098ac:	bf00      	nop
 80098ae:	3754      	adds	r7, #84	@ 0x54
 80098b0:	46bd      	mov	sp, r7
 80098b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b6:	4770      	bx	lr

080098b8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b084      	sub	sp, #16
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098c4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	2200      	movs	r2, #0
 80098ca:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80098cc:	68f8      	ldr	r0, [r7, #12]
 80098ce:	f7ff ff21 	bl	8009714 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80098d2:	bf00      	nop
 80098d4:	3710      	adds	r7, #16
 80098d6:	46bd      	mov	sp, r7
 80098d8:	bd80      	pop	{r7, pc}

080098da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80098da:	b480      	push	{r7}
 80098dc:	b085      	sub	sp, #20
 80098de:	af00      	add	r7, sp, #0
 80098e0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80098e8:	b2db      	uxtb	r3, r3
 80098ea:	2b21      	cmp	r3, #33	@ 0x21
 80098ec:	d13e      	bne.n	800996c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	689b      	ldr	r3, [r3, #8]
 80098f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098f6:	d114      	bne.n	8009922 <UART_Transmit_IT+0x48>
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	691b      	ldr	r3, [r3, #16]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d110      	bne.n	8009922 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6a1b      	ldr	r3, [r3, #32]
 8009904:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	881b      	ldrh	r3, [r3, #0]
 800990a:	461a      	mov	r2, r3
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009914:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	6a1b      	ldr	r3, [r3, #32]
 800991a:	1c9a      	adds	r2, r3, #2
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	621a      	str	r2, [r3, #32]
 8009920:	e008      	b.n	8009934 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6a1b      	ldr	r3, [r3, #32]
 8009926:	1c59      	adds	r1, r3, #1
 8009928:	687a      	ldr	r2, [r7, #4]
 800992a:	6211      	str	r1, [r2, #32]
 800992c:	781a      	ldrb	r2, [r3, #0]
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009938:	b29b      	uxth	r3, r3
 800993a:	3b01      	subs	r3, #1
 800993c:	b29b      	uxth	r3, r3
 800993e:	687a      	ldr	r2, [r7, #4]
 8009940:	4619      	mov	r1, r3
 8009942:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009944:	2b00      	cmp	r3, #0
 8009946:	d10f      	bne.n	8009968 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	68da      	ldr	r2, [r3, #12]
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009956:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	68da      	ldr	r2, [r3, #12]
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009966:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009968:	2300      	movs	r3, #0
 800996a:	e000      	b.n	800996e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800996c:	2302      	movs	r3, #2
  }
}
 800996e:	4618      	mov	r0, r3
 8009970:	3714      	adds	r7, #20
 8009972:	46bd      	mov	sp, r7
 8009974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009978:	4770      	bx	lr

0800997a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800997a:	b580      	push	{r7, lr}
 800997c:	b082      	sub	sp, #8
 800997e:	af00      	add	r7, sp, #0
 8009980:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	68da      	ldr	r2, [r3, #12]
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009990:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2220      	movs	r2, #32
 8009996:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	f7ff fea6 	bl	80096ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80099a0:	2300      	movs	r3, #0
}
 80099a2:	4618      	mov	r0, r3
 80099a4:	3708      	adds	r7, #8
 80099a6:	46bd      	mov	sp, r7
 80099a8:	bd80      	pop	{r7, pc}

080099aa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80099aa:	b580      	push	{r7, lr}
 80099ac:	b08c      	sub	sp, #48	@ 0x30
 80099ae:	af00      	add	r7, sp, #0
 80099b0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80099b2:	2300      	movs	r3, #0
 80099b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80099b6:	2300      	movs	r3, #0
 80099b8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80099c0:	b2db      	uxtb	r3, r3
 80099c2:	2b22      	cmp	r3, #34	@ 0x22
 80099c4:	f040 80aa 	bne.w	8009b1c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	689b      	ldr	r3, [r3, #8]
 80099cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099d0:	d115      	bne.n	80099fe <UART_Receive_IT+0x54>
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	691b      	ldr	r3, [r3, #16]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d111      	bne.n	80099fe <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099de:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	685b      	ldr	r3, [r3, #4]
 80099e6:	b29b      	uxth	r3, r3
 80099e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099ec:	b29a      	uxth	r2, r3
 80099ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099f0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099f6:	1c9a      	adds	r2, r3, #2
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80099fc:	e024      	b.n	8009a48 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	689b      	ldr	r3, [r3, #8]
 8009a08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a0c:	d007      	beq.n	8009a1e <UART_Receive_IT+0x74>
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	689b      	ldr	r3, [r3, #8]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d10a      	bne.n	8009a2c <UART_Receive_IT+0x82>
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	691b      	ldr	r3, [r3, #16]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d106      	bne.n	8009a2c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	685b      	ldr	r3, [r3, #4]
 8009a24:	b2da      	uxtb	r2, r3
 8009a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a28:	701a      	strb	r2, [r3, #0]
 8009a2a:	e008      	b.n	8009a3e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	685b      	ldr	r3, [r3, #4]
 8009a32:	b2db      	uxtb	r3, r3
 8009a34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a38:	b2da      	uxtb	r2, r3
 8009a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a3c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a42:	1c5a      	adds	r2, r3, #1
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009a4c:	b29b      	uxth	r3, r3
 8009a4e:	3b01      	subs	r3, #1
 8009a50:	b29b      	uxth	r3, r3
 8009a52:	687a      	ldr	r2, [r7, #4]
 8009a54:	4619      	mov	r1, r3
 8009a56:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d15d      	bne.n	8009b18 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	68da      	ldr	r2, [r3, #12]
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f022 0220 	bic.w	r2, r2, #32
 8009a6a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	68da      	ldr	r2, [r3, #12]
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009a7a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	695a      	ldr	r2, [r3, #20]
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f022 0201 	bic.w	r2, r2, #1
 8009a8a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2220      	movs	r2, #32
 8009a90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2200      	movs	r2, #0
 8009a98:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a9e:	2b01      	cmp	r3, #1
 8009aa0:	d135      	bne.n	8009b0e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	330c      	adds	r3, #12
 8009aae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab0:	697b      	ldr	r3, [r7, #20]
 8009ab2:	e853 3f00 	ldrex	r3, [r3]
 8009ab6:	613b      	str	r3, [r7, #16]
   return(result);
 8009ab8:	693b      	ldr	r3, [r7, #16]
 8009aba:	f023 0310 	bic.w	r3, r3, #16
 8009abe:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	330c      	adds	r3, #12
 8009ac6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ac8:	623a      	str	r2, [r7, #32]
 8009aca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009acc:	69f9      	ldr	r1, [r7, #28]
 8009ace:	6a3a      	ldr	r2, [r7, #32]
 8009ad0:	e841 2300 	strex	r3, r2, [r1]
 8009ad4:	61bb      	str	r3, [r7, #24]
   return(result);
 8009ad6:	69bb      	ldr	r3, [r7, #24]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d1e5      	bne.n	8009aa8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f003 0310 	and.w	r3, r3, #16
 8009ae6:	2b10      	cmp	r3, #16
 8009ae8:	d10a      	bne.n	8009b00 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009aea:	2300      	movs	r3, #0
 8009aec:	60fb      	str	r3, [r7, #12]
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	60fb      	str	r3, [r7, #12]
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	685b      	ldr	r3, [r3, #4]
 8009afc:	60fb      	str	r3, [r7, #12]
 8009afe:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009b04:	4619      	mov	r1, r3
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f7ff fe0e 	bl	8009728 <HAL_UARTEx_RxEventCallback>
 8009b0c:	e002      	b.n	8009b14 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009b0e:	6878      	ldr	r0, [r7, #4]
 8009b10:	f7ff fdf6 	bl	8009700 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009b14:	2300      	movs	r3, #0
 8009b16:	e002      	b.n	8009b1e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009b18:	2300      	movs	r3, #0
 8009b1a:	e000      	b.n	8009b1e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009b1c:	2302      	movs	r3, #2
  }
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3730      	adds	r7, #48	@ 0x30
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bd80      	pop	{r7, pc}
	...

08009b28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b2c:	b0c0      	sub	sp, #256	@ 0x100
 8009b2e:	af00      	add	r7, sp, #0
 8009b30:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	691b      	ldr	r3, [r3, #16]
 8009b3c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b44:	68d9      	ldr	r1, [r3, #12]
 8009b46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b4a:	681a      	ldr	r2, [r3, #0]
 8009b4c:	ea40 0301 	orr.w	r3, r0, r1
 8009b50:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b56:	689a      	ldr	r2, [r3, #8]
 8009b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b5c:	691b      	ldr	r3, [r3, #16]
 8009b5e:	431a      	orrs	r2, r3
 8009b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b64:	695b      	ldr	r3, [r3, #20]
 8009b66:	431a      	orrs	r2, r3
 8009b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b6c:	69db      	ldr	r3, [r3, #28]
 8009b6e:	4313      	orrs	r3, r2
 8009b70:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	68db      	ldr	r3, [r3, #12]
 8009b7c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009b80:	f021 010c 	bic.w	r1, r1, #12
 8009b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b88:	681a      	ldr	r2, [r3, #0]
 8009b8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009b8e:	430b      	orrs	r3, r1
 8009b90:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009b92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	695b      	ldr	r3, [r3, #20]
 8009b9a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009b9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ba2:	6999      	ldr	r1, [r3, #24]
 8009ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ba8:	681a      	ldr	r2, [r3, #0]
 8009baa:	ea40 0301 	orr.w	r3, r0, r1
 8009bae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bb4:	681a      	ldr	r2, [r3, #0]
 8009bb6:	4b8f      	ldr	r3, [pc, #572]	@ (8009df4 <UART_SetConfig+0x2cc>)
 8009bb8:	429a      	cmp	r2, r3
 8009bba:	d005      	beq.n	8009bc8 <UART_SetConfig+0xa0>
 8009bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bc0:	681a      	ldr	r2, [r3, #0]
 8009bc2:	4b8d      	ldr	r3, [pc, #564]	@ (8009df8 <UART_SetConfig+0x2d0>)
 8009bc4:	429a      	cmp	r2, r3
 8009bc6:	d104      	bne.n	8009bd2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009bc8:	f7fe f850 	bl	8007c6c <HAL_RCC_GetPCLK2Freq>
 8009bcc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009bd0:	e003      	b.n	8009bda <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009bd2:	f7fe f837 	bl	8007c44 <HAL_RCC_GetPCLK1Freq>
 8009bd6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009bda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bde:	69db      	ldr	r3, [r3, #28]
 8009be0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009be4:	f040 810c 	bne.w	8009e00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009be8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009bec:	2200      	movs	r2, #0
 8009bee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009bf2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009bf6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009bfa:	4622      	mov	r2, r4
 8009bfc:	462b      	mov	r3, r5
 8009bfe:	1891      	adds	r1, r2, r2
 8009c00:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009c02:	415b      	adcs	r3, r3
 8009c04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009c06:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009c0a:	4621      	mov	r1, r4
 8009c0c:	eb12 0801 	adds.w	r8, r2, r1
 8009c10:	4629      	mov	r1, r5
 8009c12:	eb43 0901 	adc.w	r9, r3, r1
 8009c16:	f04f 0200 	mov.w	r2, #0
 8009c1a:	f04f 0300 	mov.w	r3, #0
 8009c1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009c22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009c26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009c2a:	4690      	mov	r8, r2
 8009c2c:	4699      	mov	r9, r3
 8009c2e:	4623      	mov	r3, r4
 8009c30:	eb18 0303 	adds.w	r3, r8, r3
 8009c34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009c38:	462b      	mov	r3, r5
 8009c3a:	eb49 0303 	adc.w	r3, r9, r3
 8009c3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009c42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	2200      	movs	r2, #0
 8009c4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009c4e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009c52:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009c56:	460b      	mov	r3, r1
 8009c58:	18db      	adds	r3, r3, r3
 8009c5a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009c5c:	4613      	mov	r3, r2
 8009c5e:	eb42 0303 	adc.w	r3, r2, r3
 8009c62:	657b      	str	r3, [r7, #84]	@ 0x54
 8009c64:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009c68:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009c6c:	f7f7 f82c 	bl	8000cc8 <__aeabi_uldivmod>
 8009c70:	4602      	mov	r2, r0
 8009c72:	460b      	mov	r3, r1
 8009c74:	4b61      	ldr	r3, [pc, #388]	@ (8009dfc <UART_SetConfig+0x2d4>)
 8009c76:	fba3 2302 	umull	r2, r3, r3, r2
 8009c7a:	095b      	lsrs	r3, r3, #5
 8009c7c:	011c      	lsls	r4, r3, #4
 8009c7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c82:	2200      	movs	r2, #0
 8009c84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009c88:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009c8c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009c90:	4642      	mov	r2, r8
 8009c92:	464b      	mov	r3, r9
 8009c94:	1891      	adds	r1, r2, r2
 8009c96:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009c98:	415b      	adcs	r3, r3
 8009c9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c9c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009ca0:	4641      	mov	r1, r8
 8009ca2:	eb12 0a01 	adds.w	sl, r2, r1
 8009ca6:	4649      	mov	r1, r9
 8009ca8:	eb43 0b01 	adc.w	fp, r3, r1
 8009cac:	f04f 0200 	mov.w	r2, #0
 8009cb0:	f04f 0300 	mov.w	r3, #0
 8009cb4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009cb8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009cbc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009cc0:	4692      	mov	sl, r2
 8009cc2:	469b      	mov	fp, r3
 8009cc4:	4643      	mov	r3, r8
 8009cc6:	eb1a 0303 	adds.w	r3, sl, r3
 8009cca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009cce:	464b      	mov	r3, r9
 8009cd0:	eb4b 0303 	adc.w	r3, fp, r3
 8009cd4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cdc:	685b      	ldr	r3, [r3, #4]
 8009cde:	2200      	movs	r2, #0
 8009ce0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009ce4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009ce8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009cec:	460b      	mov	r3, r1
 8009cee:	18db      	adds	r3, r3, r3
 8009cf0:	643b      	str	r3, [r7, #64]	@ 0x40
 8009cf2:	4613      	mov	r3, r2
 8009cf4:	eb42 0303 	adc.w	r3, r2, r3
 8009cf8:	647b      	str	r3, [r7, #68]	@ 0x44
 8009cfa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009cfe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009d02:	f7f6 ffe1 	bl	8000cc8 <__aeabi_uldivmod>
 8009d06:	4602      	mov	r2, r0
 8009d08:	460b      	mov	r3, r1
 8009d0a:	4611      	mov	r1, r2
 8009d0c:	4b3b      	ldr	r3, [pc, #236]	@ (8009dfc <UART_SetConfig+0x2d4>)
 8009d0e:	fba3 2301 	umull	r2, r3, r3, r1
 8009d12:	095b      	lsrs	r3, r3, #5
 8009d14:	2264      	movs	r2, #100	@ 0x64
 8009d16:	fb02 f303 	mul.w	r3, r2, r3
 8009d1a:	1acb      	subs	r3, r1, r3
 8009d1c:	00db      	lsls	r3, r3, #3
 8009d1e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009d22:	4b36      	ldr	r3, [pc, #216]	@ (8009dfc <UART_SetConfig+0x2d4>)
 8009d24:	fba3 2302 	umull	r2, r3, r3, r2
 8009d28:	095b      	lsrs	r3, r3, #5
 8009d2a:	005b      	lsls	r3, r3, #1
 8009d2c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009d30:	441c      	add	r4, r3
 8009d32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d36:	2200      	movs	r2, #0
 8009d38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009d3c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009d40:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009d44:	4642      	mov	r2, r8
 8009d46:	464b      	mov	r3, r9
 8009d48:	1891      	adds	r1, r2, r2
 8009d4a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009d4c:	415b      	adcs	r3, r3
 8009d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d50:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009d54:	4641      	mov	r1, r8
 8009d56:	1851      	adds	r1, r2, r1
 8009d58:	6339      	str	r1, [r7, #48]	@ 0x30
 8009d5a:	4649      	mov	r1, r9
 8009d5c:	414b      	adcs	r3, r1
 8009d5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d60:	f04f 0200 	mov.w	r2, #0
 8009d64:	f04f 0300 	mov.w	r3, #0
 8009d68:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009d6c:	4659      	mov	r1, fp
 8009d6e:	00cb      	lsls	r3, r1, #3
 8009d70:	4651      	mov	r1, sl
 8009d72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009d76:	4651      	mov	r1, sl
 8009d78:	00ca      	lsls	r2, r1, #3
 8009d7a:	4610      	mov	r0, r2
 8009d7c:	4619      	mov	r1, r3
 8009d7e:	4603      	mov	r3, r0
 8009d80:	4642      	mov	r2, r8
 8009d82:	189b      	adds	r3, r3, r2
 8009d84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009d88:	464b      	mov	r3, r9
 8009d8a:	460a      	mov	r2, r1
 8009d8c:	eb42 0303 	adc.w	r3, r2, r3
 8009d90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009d94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d98:	685b      	ldr	r3, [r3, #4]
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009da0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009da4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009da8:	460b      	mov	r3, r1
 8009daa:	18db      	adds	r3, r3, r3
 8009dac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009dae:	4613      	mov	r3, r2
 8009db0:	eb42 0303 	adc.w	r3, r2, r3
 8009db4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009db6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009dba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009dbe:	f7f6 ff83 	bl	8000cc8 <__aeabi_uldivmod>
 8009dc2:	4602      	mov	r2, r0
 8009dc4:	460b      	mov	r3, r1
 8009dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8009dfc <UART_SetConfig+0x2d4>)
 8009dc8:	fba3 1302 	umull	r1, r3, r3, r2
 8009dcc:	095b      	lsrs	r3, r3, #5
 8009dce:	2164      	movs	r1, #100	@ 0x64
 8009dd0:	fb01 f303 	mul.w	r3, r1, r3
 8009dd4:	1ad3      	subs	r3, r2, r3
 8009dd6:	00db      	lsls	r3, r3, #3
 8009dd8:	3332      	adds	r3, #50	@ 0x32
 8009dda:	4a08      	ldr	r2, [pc, #32]	@ (8009dfc <UART_SetConfig+0x2d4>)
 8009ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8009de0:	095b      	lsrs	r3, r3, #5
 8009de2:	f003 0207 	and.w	r2, r3, #7
 8009de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	4422      	add	r2, r4
 8009dee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009df0:	e106      	b.n	800a000 <UART_SetConfig+0x4d8>
 8009df2:	bf00      	nop
 8009df4:	40011000 	.word	0x40011000
 8009df8:	40011400 	.word	0x40011400
 8009dfc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009e00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e04:	2200      	movs	r2, #0
 8009e06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009e0a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009e0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009e12:	4642      	mov	r2, r8
 8009e14:	464b      	mov	r3, r9
 8009e16:	1891      	adds	r1, r2, r2
 8009e18:	6239      	str	r1, [r7, #32]
 8009e1a:	415b      	adcs	r3, r3
 8009e1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009e1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009e22:	4641      	mov	r1, r8
 8009e24:	1854      	adds	r4, r2, r1
 8009e26:	4649      	mov	r1, r9
 8009e28:	eb43 0501 	adc.w	r5, r3, r1
 8009e2c:	f04f 0200 	mov.w	r2, #0
 8009e30:	f04f 0300 	mov.w	r3, #0
 8009e34:	00eb      	lsls	r3, r5, #3
 8009e36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009e3a:	00e2      	lsls	r2, r4, #3
 8009e3c:	4614      	mov	r4, r2
 8009e3e:	461d      	mov	r5, r3
 8009e40:	4643      	mov	r3, r8
 8009e42:	18e3      	adds	r3, r4, r3
 8009e44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009e48:	464b      	mov	r3, r9
 8009e4a:	eb45 0303 	adc.w	r3, r5, r3
 8009e4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	2200      	movs	r2, #0
 8009e5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009e5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009e62:	f04f 0200 	mov.w	r2, #0
 8009e66:	f04f 0300 	mov.w	r3, #0
 8009e6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009e6e:	4629      	mov	r1, r5
 8009e70:	008b      	lsls	r3, r1, #2
 8009e72:	4621      	mov	r1, r4
 8009e74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009e78:	4621      	mov	r1, r4
 8009e7a:	008a      	lsls	r2, r1, #2
 8009e7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009e80:	f7f6 ff22 	bl	8000cc8 <__aeabi_uldivmod>
 8009e84:	4602      	mov	r2, r0
 8009e86:	460b      	mov	r3, r1
 8009e88:	4b60      	ldr	r3, [pc, #384]	@ (800a00c <UART_SetConfig+0x4e4>)
 8009e8a:	fba3 2302 	umull	r2, r3, r3, r2
 8009e8e:	095b      	lsrs	r3, r3, #5
 8009e90:	011c      	lsls	r4, r3, #4
 8009e92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e96:	2200      	movs	r2, #0
 8009e98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009e9c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009ea0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009ea4:	4642      	mov	r2, r8
 8009ea6:	464b      	mov	r3, r9
 8009ea8:	1891      	adds	r1, r2, r2
 8009eaa:	61b9      	str	r1, [r7, #24]
 8009eac:	415b      	adcs	r3, r3
 8009eae:	61fb      	str	r3, [r7, #28]
 8009eb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009eb4:	4641      	mov	r1, r8
 8009eb6:	1851      	adds	r1, r2, r1
 8009eb8:	6139      	str	r1, [r7, #16]
 8009eba:	4649      	mov	r1, r9
 8009ebc:	414b      	adcs	r3, r1
 8009ebe:	617b      	str	r3, [r7, #20]
 8009ec0:	f04f 0200 	mov.w	r2, #0
 8009ec4:	f04f 0300 	mov.w	r3, #0
 8009ec8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009ecc:	4659      	mov	r1, fp
 8009ece:	00cb      	lsls	r3, r1, #3
 8009ed0:	4651      	mov	r1, sl
 8009ed2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009ed6:	4651      	mov	r1, sl
 8009ed8:	00ca      	lsls	r2, r1, #3
 8009eda:	4610      	mov	r0, r2
 8009edc:	4619      	mov	r1, r3
 8009ede:	4603      	mov	r3, r0
 8009ee0:	4642      	mov	r2, r8
 8009ee2:	189b      	adds	r3, r3, r2
 8009ee4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009ee8:	464b      	mov	r3, r9
 8009eea:	460a      	mov	r2, r1
 8009eec:	eb42 0303 	adc.w	r3, r2, r3
 8009ef0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ef8:	685b      	ldr	r3, [r3, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009efe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009f00:	f04f 0200 	mov.w	r2, #0
 8009f04:	f04f 0300 	mov.w	r3, #0
 8009f08:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009f0c:	4649      	mov	r1, r9
 8009f0e:	008b      	lsls	r3, r1, #2
 8009f10:	4641      	mov	r1, r8
 8009f12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009f16:	4641      	mov	r1, r8
 8009f18:	008a      	lsls	r2, r1, #2
 8009f1a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009f1e:	f7f6 fed3 	bl	8000cc8 <__aeabi_uldivmod>
 8009f22:	4602      	mov	r2, r0
 8009f24:	460b      	mov	r3, r1
 8009f26:	4611      	mov	r1, r2
 8009f28:	4b38      	ldr	r3, [pc, #224]	@ (800a00c <UART_SetConfig+0x4e4>)
 8009f2a:	fba3 2301 	umull	r2, r3, r3, r1
 8009f2e:	095b      	lsrs	r3, r3, #5
 8009f30:	2264      	movs	r2, #100	@ 0x64
 8009f32:	fb02 f303 	mul.w	r3, r2, r3
 8009f36:	1acb      	subs	r3, r1, r3
 8009f38:	011b      	lsls	r3, r3, #4
 8009f3a:	3332      	adds	r3, #50	@ 0x32
 8009f3c:	4a33      	ldr	r2, [pc, #204]	@ (800a00c <UART_SetConfig+0x4e4>)
 8009f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8009f42:	095b      	lsrs	r3, r3, #5
 8009f44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009f48:	441c      	add	r4, r3
 8009f4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009f4e:	2200      	movs	r2, #0
 8009f50:	673b      	str	r3, [r7, #112]	@ 0x70
 8009f52:	677a      	str	r2, [r7, #116]	@ 0x74
 8009f54:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009f58:	4642      	mov	r2, r8
 8009f5a:	464b      	mov	r3, r9
 8009f5c:	1891      	adds	r1, r2, r2
 8009f5e:	60b9      	str	r1, [r7, #8]
 8009f60:	415b      	adcs	r3, r3
 8009f62:	60fb      	str	r3, [r7, #12]
 8009f64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009f68:	4641      	mov	r1, r8
 8009f6a:	1851      	adds	r1, r2, r1
 8009f6c:	6039      	str	r1, [r7, #0]
 8009f6e:	4649      	mov	r1, r9
 8009f70:	414b      	adcs	r3, r1
 8009f72:	607b      	str	r3, [r7, #4]
 8009f74:	f04f 0200 	mov.w	r2, #0
 8009f78:	f04f 0300 	mov.w	r3, #0
 8009f7c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009f80:	4659      	mov	r1, fp
 8009f82:	00cb      	lsls	r3, r1, #3
 8009f84:	4651      	mov	r1, sl
 8009f86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009f8a:	4651      	mov	r1, sl
 8009f8c:	00ca      	lsls	r2, r1, #3
 8009f8e:	4610      	mov	r0, r2
 8009f90:	4619      	mov	r1, r3
 8009f92:	4603      	mov	r3, r0
 8009f94:	4642      	mov	r2, r8
 8009f96:	189b      	adds	r3, r3, r2
 8009f98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009f9a:	464b      	mov	r3, r9
 8009f9c:	460a      	mov	r2, r1
 8009f9e:	eb42 0303 	adc.w	r3, r2, r3
 8009fa2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fa8:	685b      	ldr	r3, [r3, #4]
 8009faa:	2200      	movs	r2, #0
 8009fac:	663b      	str	r3, [r7, #96]	@ 0x60
 8009fae:	667a      	str	r2, [r7, #100]	@ 0x64
 8009fb0:	f04f 0200 	mov.w	r2, #0
 8009fb4:	f04f 0300 	mov.w	r3, #0
 8009fb8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009fbc:	4649      	mov	r1, r9
 8009fbe:	008b      	lsls	r3, r1, #2
 8009fc0:	4641      	mov	r1, r8
 8009fc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009fc6:	4641      	mov	r1, r8
 8009fc8:	008a      	lsls	r2, r1, #2
 8009fca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009fce:	f7f6 fe7b 	bl	8000cc8 <__aeabi_uldivmod>
 8009fd2:	4602      	mov	r2, r0
 8009fd4:	460b      	mov	r3, r1
 8009fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800a00c <UART_SetConfig+0x4e4>)
 8009fd8:	fba3 1302 	umull	r1, r3, r3, r2
 8009fdc:	095b      	lsrs	r3, r3, #5
 8009fde:	2164      	movs	r1, #100	@ 0x64
 8009fe0:	fb01 f303 	mul.w	r3, r1, r3
 8009fe4:	1ad3      	subs	r3, r2, r3
 8009fe6:	011b      	lsls	r3, r3, #4
 8009fe8:	3332      	adds	r3, #50	@ 0x32
 8009fea:	4a08      	ldr	r2, [pc, #32]	@ (800a00c <UART_SetConfig+0x4e4>)
 8009fec:	fba2 2303 	umull	r2, r3, r2, r3
 8009ff0:	095b      	lsrs	r3, r3, #5
 8009ff2:	f003 020f 	and.w	r2, r3, #15
 8009ff6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	4422      	add	r2, r4
 8009ffe:	609a      	str	r2, [r3, #8]
}
 800a000:	bf00      	nop
 800a002:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a006:	46bd      	mov	sp, r7
 800a008:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a00c:	51eb851f 	.word	0x51eb851f

0800a010 <__cvt>:
 800a010:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a014:	ec57 6b10 	vmov	r6, r7, d0
 800a018:	2f00      	cmp	r7, #0
 800a01a:	460c      	mov	r4, r1
 800a01c:	4619      	mov	r1, r3
 800a01e:	463b      	mov	r3, r7
 800a020:	bfbb      	ittet	lt
 800a022:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a026:	461f      	movlt	r7, r3
 800a028:	2300      	movge	r3, #0
 800a02a:	232d      	movlt	r3, #45	@ 0x2d
 800a02c:	700b      	strb	r3, [r1, #0]
 800a02e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a030:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a034:	4691      	mov	r9, r2
 800a036:	f023 0820 	bic.w	r8, r3, #32
 800a03a:	bfbc      	itt	lt
 800a03c:	4632      	movlt	r2, r6
 800a03e:	4616      	movlt	r6, r2
 800a040:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a044:	d005      	beq.n	800a052 <__cvt+0x42>
 800a046:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a04a:	d100      	bne.n	800a04e <__cvt+0x3e>
 800a04c:	3401      	adds	r4, #1
 800a04e:	2102      	movs	r1, #2
 800a050:	e000      	b.n	800a054 <__cvt+0x44>
 800a052:	2103      	movs	r1, #3
 800a054:	ab03      	add	r3, sp, #12
 800a056:	9301      	str	r3, [sp, #4]
 800a058:	ab02      	add	r3, sp, #8
 800a05a:	9300      	str	r3, [sp, #0]
 800a05c:	ec47 6b10 	vmov	d0, r6, r7
 800a060:	4653      	mov	r3, sl
 800a062:	4622      	mov	r2, r4
 800a064:	f001 fa30 	bl	800b4c8 <_dtoa_r>
 800a068:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a06c:	4605      	mov	r5, r0
 800a06e:	d119      	bne.n	800a0a4 <__cvt+0x94>
 800a070:	f019 0f01 	tst.w	r9, #1
 800a074:	d00e      	beq.n	800a094 <__cvt+0x84>
 800a076:	eb00 0904 	add.w	r9, r0, r4
 800a07a:	2200      	movs	r2, #0
 800a07c:	2300      	movs	r3, #0
 800a07e:	4630      	mov	r0, r6
 800a080:	4639      	mov	r1, r7
 800a082:	f7f6 fd41 	bl	8000b08 <__aeabi_dcmpeq>
 800a086:	b108      	cbz	r0, 800a08c <__cvt+0x7c>
 800a088:	f8cd 900c 	str.w	r9, [sp, #12]
 800a08c:	2230      	movs	r2, #48	@ 0x30
 800a08e:	9b03      	ldr	r3, [sp, #12]
 800a090:	454b      	cmp	r3, r9
 800a092:	d31e      	bcc.n	800a0d2 <__cvt+0xc2>
 800a094:	9b03      	ldr	r3, [sp, #12]
 800a096:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a098:	1b5b      	subs	r3, r3, r5
 800a09a:	4628      	mov	r0, r5
 800a09c:	6013      	str	r3, [r2, #0]
 800a09e:	b004      	add	sp, #16
 800a0a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0a4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a0a8:	eb00 0904 	add.w	r9, r0, r4
 800a0ac:	d1e5      	bne.n	800a07a <__cvt+0x6a>
 800a0ae:	7803      	ldrb	r3, [r0, #0]
 800a0b0:	2b30      	cmp	r3, #48	@ 0x30
 800a0b2:	d10a      	bne.n	800a0ca <__cvt+0xba>
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	4630      	mov	r0, r6
 800a0ba:	4639      	mov	r1, r7
 800a0bc:	f7f6 fd24 	bl	8000b08 <__aeabi_dcmpeq>
 800a0c0:	b918      	cbnz	r0, 800a0ca <__cvt+0xba>
 800a0c2:	f1c4 0401 	rsb	r4, r4, #1
 800a0c6:	f8ca 4000 	str.w	r4, [sl]
 800a0ca:	f8da 3000 	ldr.w	r3, [sl]
 800a0ce:	4499      	add	r9, r3
 800a0d0:	e7d3      	b.n	800a07a <__cvt+0x6a>
 800a0d2:	1c59      	adds	r1, r3, #1
 800a0d4:	9103      	str	r1, [sp, #12]
 800a0d6:	701a      	strb	r2, [r3, #0]
 800a0d8:	e7d9      	b.n	800a08e <__cvt+0x7e>

0800a0da <__exponent>:
 800a0da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a0dc:	2900      	cmp	r1, #0
 800a0de:	bfba      	itte	lt
 800a0e0:	4249      	neglt	r1, r1
 800a0e2:	232d      	movlt	r3, #45	@ 0x2d
 800a0e4:	232b      	movge	r3, #43	@ 0x2b
 800a0e6:	2909      	cmp	r1, #9
 800a0e8:	7002      	strb	r2, [r0, #0]
 800a0ea:	7043      	strb	r3, [r0, #1]
 800a0ec:	dd29      	ble.n	800a142 <__exponent+0x68>
 800a0ee:	f10d 0307 	add.w	r3, sp, #7
 800a0f2:	461d      	mov	r5, r3
 800a0f4:	270a      	movs	r7, #10
 800a0f6:	461a      	mov	r2, r3
 800a0f8:	fbb1 f6f7 	udiv	r6, r1, r7
 800a0fc:	fb07 1416 	mls	r4, r7, r6, r1
 800a100:	3430      	adds	r4, #48	@ 0x30
 800a102:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a106:	460c      	mov	r4, r1
 800a108:	2c63      	cmp	r4, #99	@ 0x63
 800a10a:	f103 33ff 	add.w	r3, r3, #4294967295
 800a10e:	4631      	mov	r1, r6
 800a110:	dcf1      	bgt.n	800a0f6 <__exponent+0x1c>
 800a112:	3130      	adds	r1, #48	@ 0x30
 800a114:	1e94      	subs	r4, r2, #2
 800a116:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a11a:	1c41      	adds	r1, r0, #1
 800a11c:	4623      	mov	r3, r4
 800a11e:	42ab      	cmp	r3, r5
 800a120:	d30a      	bcc.n	800a138 <__exponent+0x5e>
 800a122:	f10d 0309 	add.w	r3, sp, #9
 800a126:	1a9b      	subs	r3, r3, r2
 800a128:	42ac      	cmp	r4, r5
 800a12a:	bf88      	it	hi
 800a12c:	2300      	movhi	r3, #0
 800a12e:	3302      	adds	r3, #2
 800a130:	4403      	add	r3, r0
 800a132:	1a18      	subs	r0, r3, r0
 800a134:	b003      	add	sp, #12
 800a136:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a138:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a13c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a140:	e7ed      	b.n	800a11e <__exponent+0x44>
 800a142:	2330      	movs	r3, #48	@ 0x30
 800a144:	3130      	adds	r1, #48	@ 0x30
 800a146:	7083      	strb	r3, [r0, #2]
 800a148:	70c1      	strb	r1, [r0, #3]
 800a14a:	1d03      	adds	r3, r0, #4
 800a14c:	e7f1      	b.n	800a132 <__exponent+0x58>
	...

0800a150 <_printf_float>:
 800a150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a154:	b08d      	sub	sp, #52	@ 0x34
 800a156:	460c      	mov	r4, r1
 800a158:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a15c:	4616      	mov	r6, r2
 800a15e:	461f      	mov	r7, r3
 800a160:	4605      	mov	r5, r0
 800a162:	f001 f8a9 	bl	800b2b8 <_localeconv_r>
 800a166:	6803      	ldr	r3, [r0, #0]
 800a168:	9304      	str	r3, [sp, #16]
 800a16a:	4618      	mov	r0, r3
 800a16c:	f7f6 f8a0 	bl	80002b0 <strlen>
 800a170:	2300      	movs	r3, #0
 800a172:	930a      	str	r3, [sp, #40]	@ 0x28
 800a174:	f8d8 3000 	ldr.w	r3, [r8]
 800a178:	9005      	str	r0, [sp, #20]
 800a17a:	3307      	adds	r3, #7
 800a17c:	f023 0307 	bic.w	r3, r3, #7
 800a180:	f103 0208 	add.w	r2, r3, #8
 800a184:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a188:	f8d4 b000 	ldr.w	fp, [r4]
 800a18c:	f8c8 2000 	str.w	r2, [r8]
 800a190:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a194:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a198:	9307      	str	r3, [sp, #28]
 800a19a:	f8cd 8018 	str.w	r8, [sp, #24]
 800a19e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a1a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a1a6:	4b9c      	ldr	r3, [pc, #624]	@ (800a418 <_printf_float+0x2c8>)
 800a1a8:	f04f 32ff 	mov.w	r2, #4294967295
 800a1ac:	f7f6 fcde 	bl	8000b6c <__aeabi_dcmpun>
 800a1b0:	bb70      	cbnz	r0, 800a210 <_printf_float+0xc0>
 800a1b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a1b6:	4b98      	ldr	r3, [pc, #608]	@ (800a418 <_printf_float+0x2c8>)
 800a1b8:	f04f 32ff 	mov.w	r2, #4294967295
 800a1bc:	f7f6 fcb8 	bl	8000b30 <__aeabi_dcmple>
 800a1c0:	bb30      	cbnz	r0, 800a210 <_printf_float+0xc0>
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	4640      	mov	r0, r8
 800a1c8:	4649      	mov	r1, r9
 800a1ca:	f7f6 fca7 	bl	8000b1c <__aeabi_dcmplt>
 800a1ce:	b110      	cbz	r0, 800a1d6 <_printf_float+0x86>
 800a1d0:	232d      	movs	r3, #45	@ 0x2d
 800a1d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a1d6:	4a91      	ldr	r2, [pc, #580]	@ (800a41c <_printf_float+0x2cc>)
 800a1d8:	4b91      	ldr	r3, [pc, #580]	@ (800a420 <_printf_float+0x2d0>)
 800a1da:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a1de:	bf8c      	ite	hi
 800a1e0:	4690      	movhi	r8, r2
 800a1e2:	4698      	movls	r8, r3
 800a1e4:	2303      	movs	r3, #3
 800a1e6:	6123      	str	r3, [r4, #16]
 800a1e8:	f02b 0304 	bic.w	r3, fp, #4
 800a1ec:	6023      	str	r3, [r4, #0]
 800a1ee:	f04f 0900 	mov.w	r9, #0
 800a1f2:	9700      	str	r7, [sp, #0]
 800a1f4:	4633      	mov	r3, r6
 800a1f6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a1f8:	4621      	mov	r1, r4
 800a1fa:	4628      	mov	r0, r5
 800a1fc:	f000 f9d2 	bl	800a5a4 <_printf_common>
 800a200:	3001      	adds	r0, #1
 800a202:	f040 808d 	bne.w	800a320 <_printf_float+0x1d0>
 800a206:	f04f 30ff 	mov.w	r0, #4294967295
 800a20a:	b00d      	add	sp, #52	@ 0x34
 800a20c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a210:	4642      	mov	r2, r8
 800a212:	464b      	mov	r3, r9
 800a214:	4640      	mov	r0, r8
 800a216:	4649      	mov	r1, r9
 800a218:	f7f6 fca8 	bl	8000b6c <__aeabi_dcmpun>
 800a21c:	b140      	cbz	r0, 800a230 <_printf_float+0xe0>
 800a21e:	464b      	mov	r3, r9
 800a220:	2b00      	cmp	r3, #0
 800a222:	bfbc      	itt	lt
 800a224:	232d      	movlt	r3, #45	@ 0x2d
 800a226:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a22a:	4a7e      	ldr	r2, [pc, #504]	@ (800a424 <_printf_float+0x2d4>)
 800a22c:	4b7e      	ldr	r3, [pc, #504]	@ (800a428 <_printf_float+0x2d8>)
 800a22e:	e7d4      	b.n	800a1da <_printf_float+0x8a>
 800a230:	6863      	ldr	r3, [r4, #4]
 800a232:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a236:	9206      	str	r2, [sp, #24]
 800a238:	1c5a      	adds	r2, r3, #1
 800a23a:	d13b      	bne.n	800a2b4 <_printf_float+0x164>
 800a23c:	2306      	movs	r3, #6
 800a23e:	6063      	str	r3, [r4, #4]
 800a240:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a244:	2300      	movs	r3, #0
 800a246:	6022      	str	r2, [r4, #0]
 800a248:	9303      	str	r3, [sp, #12]
 800a24a:	ab0a      	add	r3, sp, #40	@ 0x28
 800a24c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a250:	ab09      	add	r3, sp, #36	@ 0x24
 800a252:	9300      	str	r3, [sp, #0]
 800a254:	6861      	ldr	r1, [r4, #4]
 800a256:	ec49 8b10 	vmov	d0, r8, r9
 800a25a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a25e:	4628      	mov	r0, r5
 800a260:	f7ff fed6 	bl	800a010 <__cvt>
 800a264:	9b06      	ldr	r3, [sp, #24]
 800a266:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a268:	2b47      	cmp	r3, #71	@ 0x47
 800a26a:	4680      	mov	r8, r0
 800a26c:	d129      	bne.n	800a2c2 <_printf_float+0x172>
 800a26e:	1cc8      	adds	r0, r1, #3
 800a270:	db02      	blt.n	800a278 <_printf_float+0x128>
 800a272:	6863      	ldr	r3, [r4, #4]
 800a274:	4299      	cmp	r1, r3
 800a276:	dd41      	ble.n	800a2fc <_printf_float+0x1ac>
 800a278:	f1aa 0a02 	sub.w	sl, sl, #2
 800a27c:	fa5f fa8a 	uxtb.w	sl, sl
 800a280:	3901      	subs	r1, #1
 800a282:	4652      	mov	r2, sl
 800a284:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a288:	9109      	str	r1, [sp, #36]	@ 0x24
 800a28a:	f7ff ff26 	bl	800a0da <__exponent>
 800a28e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a290:	1813      	adds	r3, r2, r0
 800a292:	2a01      	cmp	r2, #1
 800a294:	4681      	mov	r9, r0
 800a296:	6123      	str	r3, [r4, #16]
 800a298:	dc02      	bgt.n	800a2a0 <_printf_float+0x150>
 800a29a:	6822      	ldr	r2, [r4, #0]
 800a29c:	07d2      	lsls	r2, r2, #31
 800a29e:	d501      	bpl.n	800a2a4 <_printf_float+0x154>
 800a2a0:	3301      	adds	r3, #1
 800a2a2:	6123      	str	r3, [r4, #16]
 800a2a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d0a2      	beq.n	800a1f2 <_printf_float+0xa2>
 800a2ac:	232d      	movs	r3, #45	@ 0x2d
 800a2ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2b2:	e79e      	b.n	800a1f2 <_printf_float+0xa2>
 800a2b4:	9a06      	ldr	r2, [sp, #24]
 800a2b6:	2a47      	cmp	r2, #71	@ 0x47
 800a2b8:	d1c2      	bne.n	800a240 <_printf_float+0xf0>
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d1c0      	bne.n	800a240 <_printf_float+0xf0>
 800a2be:	2301      	movs	r3, #1
 800a2c0:	e7bd      	b.n	800a23e <_printf_float+0xee>
 800a2c2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a2c6:	d9db      	bls.n	800a280 <_printf_float+0x130>
 800a2c8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a2cc:	d118      	bne.n	800a300 <_printf_float+0x1b0>
 800a2ce:	2900      	cmp	r1, #0
 800a2d0:	6863      	ldr	r3, [r4, #4]
 800a2d2:	dd0b      	ble.n	800a2ec <_printf_float+0x19c>
 800a2d4:	6121      	str	r1, [r4, #16]
 800a2d6:	b913      	cbnz	r3, 800a2de <_printf_float+0x18e>
 800a2d8:	6822      	ldr	r2, [r4, #0]
 800a2da:	07d0      	lsls	r0, r2, #31
 800a2dc:	d502      	bpl.n	800a2e4 <_printf_float+0x194>
 800a2de:	3301      	adds	r3, #1
 800a2e0:	440b      	add	r3, r1
 800a2e2:	6123      	str	r3, [r4, #16]
 800a2e4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a2e6:	f04f 0900 	mov.w	r9, #0
 800a2ea:	e7db      	b.n	800a2a4 <_printf_float+0x154>
 800a2ec:	b913      	cbnz	r3, 800a2f4 <_printf_float+0x1a4>
 800a2ee:	6822      	ldr	r2, [r4, #0]
 800a2f0:	07d2      	lsls	r2, r2, #31
 800a2f2:	d501      	bpl.n	800a2f8 <_printf_float+0x1a8>
 800a2f4:	3302      	adds	r3, #2
 800a2f6:	e7f4      	b.n	800a2e2 <_printf_float+0x192>
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	e7f2      	b.n	800a2e2 <_printf_float+0x192>
 800a2fc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a300:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a302:	4299      	cmp	r1, r3
 800a304:	db05      	blt.n	800a312 <_printf_float+0x1c2>
 800a306:	6823      	ldr	r3, [r4, #0]
 800a308:	6121      	str	r1, [r4, #16]
 800a30a:	07d8      	lsls	r0, r3, #31
 800a30c:	d5ea      	bpl.n	800a2e4 <_printf_float+0x194>
 800a30e:	1c4b      	adds	r3, r1, #1
 800a310:	e7e7      	b.n	800a2e2 <_printf_float+0x192>
 800a312:	2900      	cmp	r1, #0
 800a314:	bfd4      	ite	le
 800a316:	f1c1 0202 	rsble	r2, r1, #2
 800a31a:	2201      	movgt	r2, #1
 800a31c:	4413      	add	r3, r2
 800a31e:	e7e0      	b.n	800a2e2 <_printf_float+0x192>
 800a320:	6823      	ldr	r3, [r4, #0]
 800a322:	055a      	lsls	r2, r3, #21
 800a324:	d407      	bmi.n	800a336 <_printf_float+0x1e6>
 800a326:	6923      	ldr	r3, [r4, #16]
 800a328:	4642      	mov	r2, r8
 800a32a:	4631      	mov	r1, r6
 800a32c:	4628      	mov	r0, r5
 800a32e:	47b8      	blx	r7
 800a330:	3001      	adds	r0, #1
 800a332:	d12b      	bne.n	800a38c <_printf_float+0x23c>
 800a334:	e767      	b.n	800a206 <_printf_float+0xb6>
 800a336:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a33a:	f240 80dd 	bls.w	800a4f8 <_printf_float+0x3a8>
 800a33e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a342:	2200      	movs	r2, #0
 800a344:	2300      	movs	r3, #0
 800a346:	f7f6 fbdf 	bl	8000b08 <__aeabi_dcmpeq>
 800a34a:	2800      	cmp	r0, #0
 800a34c:	d033      	beq.n	800a3b6 <_printf_float+0x266>
 800a34e:	4a37      	ldr	r2, [pc, #220]	@ (800a42c <_printf_float+0x2dc>)
 800a350:	2301      	movs	r3, #1
 800a352:	4631      	mov	r1, r6
 800a354:	4628      	mov	r0, r5
 800a356:	47b8      	blx	r7
 800a358:	3001      	adds	r0, #1
 800a35a:	f43f af54 	beq.w	800a206 <_printf_float+0xb6>
 800a35e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a362:	4543      	cmp	r3, r8
 800a364:	db02      	blt.n	800a36c <_printf_float+0x21c>
 800a366:	6823      	ldr	r3, [r4, #0]
 800a368:	07d8      	lsls	r0, r3, #31
 800a36a:	d50f      	bpl.n	800a38c <_printf_float+0x23c>
 800a36c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a370:	4631      	mov	r1, r6
 800a372:	4628      	mov	r0, r5
 800a374:	47b8      	blx	r7
 800a376:	3001      	adds	r0, #1
 800a378:	f43f af45 	beq.w	800a206 <_printf_float+0xb6>
 800a37c:	f04f 0900 	mov.w	r9, #0
 800a380:	f108 38ff 	add.w	r8, r8, #4294967295
 800a384:	f104 0a1a 	add.w	sl, r4, #26
 800a388:	45c8      	cmp	r8, r9
 800a38a:	dc09      	bgt.n	800a3a0 <_printf_float+0x250>
 800a38c:	6823      	ldr	r3, [r4, #0]
 800a38e:	079b      	lsls	r3, r3, #30
 800a390:	f100 8103 	bmi.w	800a59a <_printf_float+0x44a>
 800a394:	68e0      	ldr	r0, [r4, #12]
 800a396:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a398:	4298      	cmp	r0, r3
 800a39a:	bfb8      	it	lt
 800a39c:	4618      	movlt	r0, r3
 800a39e:	e734      	b.n	800a20a <_printf_float+0xba>
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	4652      	mov	r2, sl
 800a3a4:	4631      	mov	r1, r6
 800a3a6:	4628      	mov	r0, r5
 800a3a8:	47b8      	blx	r7
 800a3aa:	3001      	adds	r0, #1
 800a3ac:	f43f af2b 	beq.w	800a206 <_printf_float+0xb6>
 800a3b0:	f109 0901 	add.w	r9, r9, #1
 800a3b4:	e7e8      	b.n	800a388 <_printf_float+0x238>
 800a3b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	dc39      	bgt.n	800a430 <_printf_float+0x2e0>
 800a3bc:	4a1b      	ldr	r2, [pc, #108]	@ (800a42c <_printf_float+0x2dc>)
 800a3be:	2301      	movs	r3, #1
 800a3c0:	4631      	mov	r1, r6
 800a3c2:	4628      	mov	r0, r5
 800a3c4:	47b8      	blx	r7
 800a3c6:	3001      	adds	r0, #1
 800a3c8:	f43f af1d 	beq.w	800a206 <_printf_float+0xb6>
 800a3cc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a3d0:	ea59 0303 	orrs.w	r3, r9, r3
 800a3d4:	d102      	bne.n	800a3dc <_printf_float+0x28c>
 800a3d6:	6823      	ldr	r3, [r4, #0]
 800a3d8:	07d9      	lsls	r1, r3, #31
 800a3da:	d5d7      	bpl.n	800a38c <_printf_float+0x23c>
 800a3dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a3e0:	4631      	mov	r1, r6
 800a3e2:	4628      	mov	r0, r5
 800a3e4:	47b8      	blx	r7
 800a3e6:	3001      	adds	r0, #1
 800a3e8:	f43f af0d 	beq.w	800a206 <_printf_float+0xb6>
 800a3ec:	f04f 0a00 	mov.w	sl, #0
 800a3f0:	f104 0b1a 	add.w	fp, r4, #26
 800a3f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3f6:	425b      	negs	r3, r3
 800a3f8:	4553      	cmp	r3, sl
 800a3fa:	dc01      	bgt.n	800a400 <_printf_float+0x2b0>
 800a3fc:	464b      	mov	r3, r9
 800a3fe:	e793      	b.n	800a328 <_printf_float+0x1d8>
 800a400:	2301      	movs	r3, #1
 800a402:	465a      	mov	r2, fp
 800a404:	4631      	mov	r1, r6
 800a406:	4628      	mov	r0, r5
 800a408:	47b8      	blx	r7
 800a40a:	3001      	adds	r0, #1
 800a40c:	f43f aefb 	beq.w	800a206 <_printf_float+0xb6>
 800a410:	f10a 0a01 	add.w	sl, sl, #1
 800a414:	e7ee      	b.n	800a3f4 <_printf_float+0x2a4>
 800a416:	bf00      	nop
 800a418:	7fefffff 	.word	0x7fefffff
 800a41c:	0800f49c 	.word	0x0800f49c
 800a420:	0800f498 	.word	0x0800f498
 800a424:	0800f4a4 	.word	0x0800f4a4
 800a428:	0800f4a0 	.word	0x0800f4a0
 800a42c:	0800f4a8 	.word	0x0800f4a8
 800a430:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a432:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a436:	4553      	cmp	r3, sl
 800a438:	bfa8      	it	ge
 800a43a:	4653      	movge	r3, sl
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	4699      	mov	r9, r3
 800a440:	dc36      	bgt.n	800a4b0 <_printf_float+0x360>
 800a442:	f04f 0b00 	mov.w	fp, #0
 800a446:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a44a:	f104 021a 	add.w	r2, r4, #26
 800a44e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a450:	9306      	str	r3, [sp, #24]
 800a452:	eba3 0309 	sub.w	r3, r3, r9
 800a456:	455b      	cmp	r3, fp
 800a458:	dc31      	bgt.n	800a4be <_printf_float+0x36e>
 800a45a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a45c:	459a      	cmp	sl, r3
 800a45e:	dc3a      	bgt.n	800a4d6 <_printf_float+0x386>
 800a460:	6823      	ldr	r3, [r4, #0]
 800a462:	07da      	lsls	r2, r3, #31
 800a464:	d437      	bmi.n	800a4d6 <_printf_float+0x386>
 800a466:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a468:	ebaa 0903 	sub.w	r9, sl, r3
 800a46c:	9b06      	ldr	r3, [sp, #24]
 800a46e:	ebaa 0303 	sub.w	r3, sl, r3
 800a472:	4599      	cmp	r9, r3
 800a474:	bfa8      	it	ge
 800a476:	4699      	movge	r9, r3
 800a478:	f1b9 0f00 	cmp.w	r9, #0
 800a47c:	dc33      	bgt.n	800a4e6 <_printf_float+0x396>
 800a47e:	f04f 0800 	mov.w	r8, #0
 800a482:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a486:	f104 0b1a 	add.w	fp, r4, #26
 800a48a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a48c:	ebaa 0303 	sub.w	r3, sl, r3
 800a490:	eba3 0309 	sub.w	r3, r3, r9
 800a494:	4543      	cmp	r3, r8
 800a496:	f77f af79 	ble.w	800a38c <_printf_float+0x23c>
 800a49a:	2301      	movs	r3, #1
 800a49c:	465a      	mov	r2, fp
 800a49e:	4631      	mov	r1, r6
 800a4a0:	4628      	mov	r0, r5
 800a4a2:	47b8      	blx	r7
 800a4a4:	3001      	adds	r0, #1
 800a4a6:	f43f aeae 	beq.w	800a206 <_printf_float+0xb6>
 800a4aa:	f108 0801 	add.w	r8, r8, #1
 800a4ae:	e7ec      	b.n	800a48a <_printf_float+0x33a>
 800a4b0:	4642      	mov	r2, r8
 800a4b2:	4631      	mov	r1, r6
 800a4b4:	4628      	mov	r0, r5
 800a4b6:	47b8      	blx	r7
 800a4b8:	3001      	adds	r0, #1
 800a4ba:	d1c2      	bne.n	800a442 <_printf_float+0x2f2>
 800a4bc:	e6a3      	b.n	800a206 <_printf_float+0xb6>
 800a4be:	2301      	movs	r3, #1
 800a4c0:	4631      	mov	r1, r6
 800a4c2:	4628      	mov	r0, r5
 800a4c4:	9206      	str	r2, [sp, #24]
 800a4c6:	47b8      	blx	r7
 800a4c8:	3001      	adds	r0, #1
 800a4ca:	f43f ae9c 	beq.w	800a206 <_printf_float+0xb6>
 800a4ce:	9a06      	ldr	r2, [sp, #24]
 800a4d0:	f10b 0b01 	add.w	fp, fp, #1
 800a4d4:	e7bb      	b.n	800a44e <_printf_float+0x2fe>
 800a4d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a4da:	4631      	mov	r1, r6
 800a4dc:	4628      	mov	r0, r5
 800a4de:	47b8      	blx	r7
 800a4e0:	3001      	adds	r0, #1
 800a4e2:	d1c0      	bne.n	800a466 <_printf_float+0x316>
 800a4e4:	e68f      	b.n	800a206 <_printf_float+0xb6>
 800a4e6:	9a06      	ldr	r2, [sp, #24]
 800a4e8:	464b      	mov	r3, r9
 800a4ea:	4442      	add	r2, r8
 800a4ec:	4631      	mov	r1, r6
 800a4ee:	4628      	mov	r0, r5
 800a4f0:	47b8      	blx	r7
 800a4f2:	3001      	adds	r0, #1
 800a4f4:	d1c3      	bne.n	800a47e <_printf_float+0x32e>
 800a4f6:	e686      	b.n	800a206 <_printf_float+0xb6>
 800a4f8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a4fc:	f1ba 0f01 	cmp.w	sl, #1
 800a500:	dc01      	bgt.n	800a506 <_printf_float+0x3b6>
 800a502:	07db      	lsls	r3, r3, #31
 800a504:	d536      	bpl.n	800a574 <_printf_float+0x424>
 800a506:	2301      	movs	r3, #1
 800a508:	4642      	mov	r2, r8
 800a50a:	4631      	mov	r1, r6
 800a50c:	4628      	mov	r0, r5
 800a50e:	47b8      	blx	r7
 800a510:	3001      	adds	r0, #1
 800a512:	f43f ae78 	beq.w	800a206 <_printf_float+0xb6>
 800a516:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a51a:	4631      	mov	r1, r6
 800a51c:	4628      	mov	r0, r5
 800a51e:	47b8      	blx	r7
 800a520:	3001      	adds	r0, #1
 800a522:	f43f ae70 	beq.w	800a206 <_printf_float+0xb6>
 800a526:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a52a:	2200      	movs	r2, #0
 800a52c:	2300      	movs	r3, #0
 800a52e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a532:	f7f6 fae9 	bl	8000b08 <__aeabi_dcmpeq>
 800a536:	b9c0      	cbnz	r0, 800a56a <_printf_float+0x41a>
 800a538:	4653      	mov	r3, sl
 800a53a:	f108 0201 	add.w	r2, r8, #1
 800a53e:	4631      	mov	r1, r6
 800a540:	4628      	mov	r0, r5
 800a542:	47b8      	blx	r7
 800a544:	3001      	adds	r0, #1
 800a546:	d10c      	bne.n	800a562 <_printf_float+0x412>
 800a548:	e65d      	b.n	800a206 <_printf_float+0xb6>
 800a54a:	2301      	movs	r3, #1
 800a54c:	465a      	mov	r2, fp
 800a54e:	4631      	mov	r1, r6
 800a550:	4628      	mov	r0, r5
 800a552:	47b8      	blx	r7
 800a554:	3001      	adds	r0, #1
 800a556:	f43f ae56 	beq.w	800a206 <_printf_float+0xb6>
 800a55a:	f108 0801 	add.w	r8, r8, #1
 800a55e:	45d0      	cmp	r8, sl
 800a560:	dbf3      	blt.n	800a54a <_printf_float+0x3fa>
 800a562:	464b      	mov	r3, r9
 800a564:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a568:	e6df      	b.n	800a32a <_printf_float+0x1da>
 800a56a:	f04f 0800 	mov.w	r8, #0
 800a56e:	f104 0b1a 	add.w	fp, r4, #26
 800a572:	e7f4      	b.n	800a55e <_printf_float+0x40e>
 800a574:	2301      	movs	r3, #1
 800a576:	4642      	mov	r2, r8
 800a578:	e7e1      	b.n	800a53e <_printf_float+0x3ee>
 800a57a:	2301      	movs	r3, #1
 800a57c:	464a      	mov	r2, r9
 800a57e:	4631      	mov	r1, r6
 800a580:	4628      	mov	r0, r5
 800a582:	47b8      	blx	r7
 800a584:	3001      	adds	r0, #1
 800a586:	f43f ae3e 	beq.w	800a206 <_printf_float+0xb6>
 800a58a:	f108 0801 	add.w	r8, r8, #1
 800a58e:	68e3      	ldr	r3, [r4, #12]
 800a590:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a592:	1a5b      	subs	r3, r3, r1
 800a594:	4543      	cmp	r3, r8
 800a596:	dcf0      	bgt.n	800a57a <_printf_float+0x42a>
 800a598:	e6fc      	b.n	800a394 <_printf_float+0x244>
 800a59a:	f04f 0800 	mov.w	r8, #0
 800a59e:	f104 0919 	add.w	r9, r4, #25
 800a5a2:	e7f4      	b.n	800a58e <_printf_float+0x43e>

0800a5a4 <_printf_common>:
 800a5a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5a8:	4616      	mov	r6, r2
 800a5aa:	4698      	mov	r8, r3
 800a5ac:	688a      	ldr	r2, [r1, #8]
 800a5ae:	690b      	ldr	r3, [r1, #16]
 800a5b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	bfb8      	it	lt
 800a5b8:	4613      	movlt	r3, r2
 800a5ba:	6033      	str	r3, [r6, #0]
 800a5bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a5c0:	4607      	mov	r7, r0
 800a5c2:	460c      	mov	r4, r1
 800a5c4:	b10a      	cbz	r2, 800a5ca <_printf_common+0x26>
 800a5c6:	3301      	adds	r3, #1
 800a5c8:	6033      	str	r3, [r6, #0]
 800a5ca:	6823      	ldr	r3, [r4, #0]
 800a5cc:	0699      	lsls	r1, r3, #26
 800a5ce:	bf42      	ittt	mi
 800a5d0:	6833      	ldrmi	r3, [r6, #0]
 800a5d2:	3302      	addmi	r3, #2
 800a5d4:	6033      	strmi	r3, [r6, #0]
 800a5d6:	6825      	ldr	r5, [r4, #0]
 800a5d8:	f015 0506 	ands.w	r5, r5, #6
 800a5dc:	d106      	bne.n	800a5ec <_printf_common+0x48>
 800a5de:	f104 0a19 	add.w	sl, r4, #25
 800a5e2:	68e3      	ldr	r3, [r4, #12]
 800a5e4:	6832      	ldr	r2, [r6, #0]
 800a5e6:	1a9b      	subs	r3, r3, r2
 800a5e8:	42ab      	cmp	r3, r5
 800a5ea:	dc26      	bgt.n	800a63a <_printf_common+0x96>
 800a5ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a5f0:	6822      	ldr	r2, [r4, #0]
 800a5f2:	3b00      	subs	r3, #0
 800a5f4:	bf18      	it	ne
 800a5f6:	2301      	movne	r3, #1
 800a5f8:	0692      	lsls	r2, r2, #26
 800a5fa:	d42b      	bmi.n	800a654 <_printf_common+0xb0>
 800a5fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a600:	4641      	mov	r1, r8
 800a602:	4638      	mov	r0, r7
 800a604:	47c8      	blx	r9
 800a606:	3001      	adds	r0, #1
 800a608:	d01e      	beq.n	800a648 <_printf_common+0xa4>
 800a60a:	6823      	ldr	r3, [r4, #0]
 800a60c:	6922      	ldr	r2, [r4, #16]
 800a60e:	f003 0306 	and.w	r3, r3, #6
 800a612:	2b04      	cmp	r3, #4
 800a614:	bf02      	ittt	eq
 800a616:	68e5      	ldreq	r5, [r4, #12]
 800a618:	6833      	ldreq	r3, [r6, #0]
 800a61a:	1aed      	subeq	r5, r5, r3
 800a61c:	68a3      	ldr	r3, [r4, #8]
 800a61e:	bf0c      	ite	eq
 800a620:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a624:	2500      	movne	r5, #0
 800a626:	4293      	cmp	r3, r2
 800a628:	bfc4      	itt	gt
 800a62a:	1a9b      	subgt	r3, r3, r2
 800a62c:	18ed      	addgt	r5, r5, r3
 800a62e:	2600      	movs	r6, #0
 800a630:	341a      	adds	r4, #26
 800a632:	42b5      	cmp	r5, r6
 800a634:	d11a      	bne.n	800a66c <_printf_common+0xc8>
 800a636:	2000      	movs	r0, #0
 800a638:	e008      	b.n	800a64c <_printf_common+0xa8>
 800a63a:	2301      	movs	r3, #1
 800a63c:	4652      	mov	r2, sl
 800a63e:	4641      	mov	r1, r8
 800a640:	4638      	mov	r0, r7
 800a642:	47c8      	blx	r9
 800a644:	3001      	adds	r0, #1
 800a646:	d103      	bne.n	800a650 <_printf_common+0xac>
 800a648:	f04f 30ff 	mov.w	r0, #4294967295
 800a64c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a650:	3501      	adds	r5, #1
 800a652:	e7c6      	b.n	800a5e2 <_printf_common+0x3e>
 800a654:	18e1      	adds	r1, r4, r3
 800a656:	1c5a      	adds	r2, r3, #1
 800a658:	2030      	movs	r0, #48	@ 0x30
 800a65a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a65e:	4422      	add	r2, r4
 800a660:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a664:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a668:	3302      	adds	r3, #2
 800a66a:	e7c7      	b.n	800a5fc <_printf_common+0x58>
 800a66c:	2301      	movs	r3, #1
 800a66e:	4622      	mov	r2, r4
 800a670:	4641      	mov	r1, r8
 800a672:	4638      	mov	r0, r7
 800a674:	47c8      	blx	r9
 800a676:	3001      	adds	r0, #1
 800a678:	d0e6      	beq.n	800a648 <_printf_common+0xa4>
 800a67a:	3601      	adds	r6, #1
 800a67c:	e7d9      	b.n	800a632 <_printf_common+0x8e>
	...

0800a680 <_printf_i>:
 800a680:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a684:	7e0f      	ldrb	r7, [r1, #24]
 800a686:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a688:	2f78      	cmp	r7, #120	@ 0x78
 800a68a:	4691      	mov	r9, r2
 800a68c:	4680      	mov	r8, r0
 800a68e:	460c      	mov	r4, r1
 800a690:	469a      	mov	sl, r3
 800a692:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a696:	d807      	bhi.n	800a6a8 <_printf_i+0x28>
 800a698:	2f62      	cmp	r7, #98	@ 0x62
 800a69a:	d80a      	bhi.n	800a6b2 <_printf_i+0x32>
 800a69c:	2f00      	cmp	r7, #0
 800a69e:	f000 80d1 	beq.w	800a844 <_printf_i+0x1c4>
 800a6a2:	2f58      	cmp	r7, #88	@ 0x58
 800a6a4:	f000 80b8 	beq.w	800a818 <_printf_i+0x198>
 800a6a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a6ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a6b0:	e03a      	b.n	800a728 <_printf_i+0xa8>
 800a6b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a6b6:	2b15      	cmp	r3, #21
 800a6b8:	d8f6      	bhi.n	800a6a8 <_printf_i+0x28>
 800a6ba:	a101      	add	r1, pc, #4	@ (adr r1, 800a6c0 <_printf_i+0x40>)
 800a6bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a6c0:	0800a719 	.word	0x0800a719
 800a6c4:	0800a72d 	.word	0x0800a72d
 800a6c8:	0800a6a9 	.word	0x0800a6a9
 800a6cc:	0800a6a9 	.word	0x0800a6a9
 800a6d0:	0800a6a9 	.word	0x0800a6a9
 800a6d4:	0800a6a9 	.word	0x0800a6a9
 800a6d8:	0800a72d 	.word	0x0800a72d
 800a6dc:	0800a6a9 	.word	0x0800a6a9
 800a6e0:	0800a6a9 	.word	0x0800a6a9
 800a6e4:	0800a6a9 	.word	0x0800a6a9
 800a6e8:	0800a6a9 	.word	0x0800a6a9
 800a6ec:	0800a82b 	.word	0x0800a82b
 800a6f0:	0800a757 	.word	0x0800a757
 800a6f4:	0800a7e5 	.word	0x0800a7e5
 800a6f8:	0800a6a9 	.word	0x0800a6a9
 800a6fc:	0800a6a9 	.word	0x0800a6a9
 800a700:	0800a84d 	.word	0x0800a84d
 800a704:	0800a6a9 	.word	0x0800a6a9
 800a708:	0800a757 	.word	0x0800a757
 800a70c:	0800a6a9 	.word	0x0800a6a9
 800a710:	0800a6a9 	.word	0x0800a6a9
 800a714:	0800a7ed 	.word	0x0800a7ed
 800a718:	6833      	ldr	r3, [r6, #0]
 800a71a:	1d1a      	adds	r2, r3, #4
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	6032      	str	r2, [r6, #0]
 800a720:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a724:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a728:	2301      	movs	r3, #1
 800a72a:	e09c      	b.n	800a866 <_printf_i+0x1e6>
 800a72c:	6833      	ldr	r3, [r6, #0]
 800a72e:	6820      	ldr	r0, [r4, #0]
 800a730:	1d19      	adds	r1, r3, #4
 800a732:	6031      	str	r1, [r6, #0]
 800a734:	0606      	lsls	r6, r0, #24
 800a736:	d501      	bpl.n	800a73c <_printf_i+0xbc>
 800a738:	681d      	ldr	r5, [r3, #0]
 800a73a:	e003      	b.n	800a744 <_printf_i+0xc4>
 800a73c:	0645      	lsls	r5, r0, #25
 800a73e:	d5fb      	bpl.n	800a738 <_printf_i+0xb8>
 800a740:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a744:	2d00      	cmp	r5, #0
 800a746:	da03      	bge.n	800a750 <_printf_i+0xd0>
 800a748:	232d      	movs	r3, #45	@ 0x2d
 800a74a:	426d      	negs	r5, r5
 800a74c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a750:	4858      	ldr	r0, [pc, #352]	@ (800a8b4 <_printf_i+0x234>)
 800a752:	230a      	movs	r3, #10
 800a754:	e011      	b.n	800a77a <_printf_i+0xfa>
 800a756:	6821      	ldr	r1, [r4, #0]
 800a758:	6833      	ldr	r3, [r6, #0]
 800a75a:	0608      	lsls	r0, r1, #24
 800a75c:	f853 5b04 	ldr.w	r5, [r3], #4
 800a760:	d402      	bmi.n	800a768 <_printf_i+0xe8>
 800a762:	0649      	lsls	r1, r1, #25
 800a764:	bf48      	it	mi
 800a766:	b2ad      	uxthmi	r5, r5
 800a768:	2f6f      	cmp	r7, #111	@ 0x6f
 800a76a:	4852      	ldr	r0, [pc, #328]	@ (800a8b4 <_printf_i+0x234>)
 800a76c:	6033      	str	r3, [r6, #0]
 800a76e:	bf14      	ite	ne
 800a770:	230a      	movne	r3, #10
 800a772:	2308      	moveq	r3, #8
 800a774:	2100      	movs	r1, #0
 800a776:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a77a:	6866      	ldr	r6, [r4, #4]
 800a77c:	60a6      	str	r6, [r4, #8]
 800a77e:	2e00      	cmp	r6, #0
 800a780:	db05      	blt.n	800a78e <_printf_i+0x10e>
 800a782:	6821      	ldr	r1, [r4, #0]
 800a784:	432e      	orrs	r6, r5
 800a786:	f021 0104 	bic.w	r1, r1, #4
 800a78a:	6021      	str	r1, [r4, #0]
 800a78c:	d04b      	beq.n	800a826 <_printf_i+0x1a6>
 800a78e:	4616      	mov	r6, r2
 800a790:	fbb5 f1f3 	udiv	r1, r5, r3
 800a794:	fb03 5711 	mls	r7, r3, r1, r5
 800a798:	5dc7      	ldrb	r7, [r0, r7]
 800a79a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a79e:	462f      	mov	r7, r5
 800a7a0:	42bb      	cmp	r3, r7
 800a7a2:	460d      	mov	r5, r1
 800a7a4:	d9f4      	bls.n	800a790 <_printf_i+0x110>
 800a7a6:	2b08      	cmp	r3, #8
 800a7a8:	d10b      	bne.n	800a7c2 <_printf_i+0x142>
 800a7aa:	6823      	ldr	r3, [r4, #0]
 800a7ac:	07df      	lsls	r7, r3, #31
 800a7ae:	d508      	bpl.n	800a7c2 <_printf_i+0x142>
 800a7b0:	6923      	ldr	r3, [r4, #16]
 800a7b2:	6861      	ldr	r1, [r4, #4]
 800a7b4:	4299      	cmp	r1, r3
 800a7b6:	bfde      	ittt	le
 800a7b8:	2330      	movle	r3, #48	@ 0x30
 800a7ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a7be:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a7c2:	1b92      	subs	r2, r2, r6
 800a7c4:	6122      	str	r2, [r4, #16]
 800a7c6:	f8cd a000 	str.w	sl, [sp]
 800a7ca:	464b      	mov	r3, r9
 800a7cc:	aa03      	add	r2, sp, #12
 800a7ce:	4621      	mov	r1, r4
 800a7d0:	4640      	mov	r0, r8
 800a7d2:	f7ff fee7 	bl	800a5a4 <_printf_common>
 800a7d6:	3001      	adds	r0, #1
 800a7d8:	d14a      	bne.n	800a870 <_printf_i+0x1f0>
 800a7da:	f04f 30ff 	mov.w	r0, #4294967295
 800a7de:	b004      	add	sp, #16
 800a7e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7e4:	6823      	ldr	r3, [r4, #0]
 800a7e6:	f043 0320 	orr.w	r3, r3, #32
 800a7ea:	6023      	str	r3, [r4, #0]
 800a7ec:	4832      	ldr	r0, [pc, #200]	@ (800a8b8 <_printf_i+0x238>)
 800a7ee:	2778      	movs	r7, #120	@ 0x78
 800a7f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a7f4:	6823      	ldr	r3, [r4, #0]
 800a7f6:	6831      	ldr	r1, [r6, #0]
 800a7f8:	061f      	lsls	r7, r3, #24
 800a7fa:	f851 5b04 	ldr.w	r5, [r1], #4
 800a7fe:	d402      	bmi.n	800a806 <_printf_i+0x186>
 800a800:	065f      	lsls	r7, r3, #25
 800a802:	bf48      	it	mi
 800a804:	b2ad      	uxthmi	r5, r5
 800a806:	6031      	str	r1, [r6, #0]
 800a808:	07d9      	lsls	r1, r3, #31
 800a80a:	bf44      	itt	mi
 800a80c:	f043 0320 	orrmi.w	r3, r3, #32
 800a810:	6023      	strmi	r3, [r4, #0]
 800a812:	b11d      	cbz	r5, 800a81c <_printf_i+0x19c>
 800a814:	2310      	movs	r3, #16
 800a816:	e7ad      	b.n	800a774 <_printf_i+0xf4>
 800a818:	4826      	ldr	r0, [pc, #152]	@ (800a8b4 <_printf_i+0x234>)
 800a81a:	e7e9      	b.n	800a7f0 <_printf_i+0x170>
 800a81c:	6823      	ldr	r3, [r4, #0]
 800a81e:	f023 0320 	bic.w	r3, r3, #32
 800a822:	6023      	str	r3, [r4, #0]
 800a824:	e7f6      	b.n	800a814 <_printf_i+0x194>
 800a826:	4616      	mov	r6, r2
 800a828:	e7bd      	b.n	800a7a6 <_printf_i+0x126>
 800a82a:	6833      	ldr	r3, [r6, #0]
 800a82c:	6825      	ldr	r5, [r4, #0]
 800a82e:	6961      	ldr	r1, [r4, #20]
 800a830:	1d18      	adds	r0, r3, #4
 800a832:	6030      	str	r0, [r6, #0]
 800a834:	062e      	lsls	r6, r5, #24
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	d501      	bpl.n	800a83e <_printf_i+0x1be>
 800a83a:	6019      	str	r1, [r3, #0]
 800a83c:	e002      	b.n	800a844 <_printf_i+0x1c4>
 800a83e:	0668      	lsls	r0, r5, #25
 800a840:	d5fb      	bpl.n	800a83a <_printf_i+0x1ba>
 800a842:	8019      	strh	r1, [r3, #0]
 800a844:	2300      	movs	r3, #0
 800a846:	6123      	str	r3, [r4, #16]
 800a848:	4616      	mov	r6, r2
 800a84a:	e7bc      	b.n	800a7c6 <_printf_i+0x146>
 800a84c:	6833      	ldr	r3, [r6, #0]
 800a84e:	1d1a      	adds	r2, r3, #4
 800a850:	6032      	str	r2, [r6, #0]
 800a852:	681e      	ldr	r6, [r3, #0]
 800a854:	6862      	ldr	r2, [r4, #4]
 800a856:	2100      	movs	r1, #0
 800a858:	4630      	mov	r0, r6
 800a85a:	f7f5 fcd9 	bl	8000210 <memchr>
 800a85e:	b108      	cbz	r0, 800a864 <_printf_i+0x1e4>
 800a860:	1b80      	subs	r0, r0, r6
 800a862:	6060      	str	r0, [r4, #4]
 800a864:	6863      	ldr	r3, [r4, #4]
 800a866:	6123      	str	r3, [r4, #16]
 800a868:	2300      	movs	r3, #0
 800a86a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a86e:	e7aa      	b.n	800a7c6 <_printf_i+0x146>
 800a870:	6923      	ldr	r3, [r4, #16]
 800a872:	4632      	mov	r2, r6
 800a874:	4649      	mov	r1, r9
 800a876:	4640      	mov	r0, r8
 800a878:	47d0      	blx	sl
 800a87a:	3001      	adds	r0, #1
 800a87c:	d0ad      	beq.n	800a7da <_printf_i+0x15a>
 800a87e:	6823      	ldr	r3, [r4, #0]
 800a880:	079b      	lsls	r3, r3, #30
 800a882:	d413      	bmi.n	800a8ac <_printf_i+0x22c>
 800a884:	68e0      	ldr	r0, [r4, #12]
 800a886:	9b03      	ldr	r3, [sp, #12]
 800a888:	4298      	cmp	r0, r3
 800a88a:	bfb8      	it	lt
 800a88c:	4618      	movlt	r0, r3
 800a88e:	e7a6      	b.n	800a7de <_printf_i+0x15e>
 800a890:	2301      	movs	r3, #1
 800a892:	4632      	mov	r2, r6
 800a894:	4649      	mov	r1, r9
 800a896:	4640      	mov	r0, r8
 800a898:	47d0      	blx	sl
 800a89a:	3001      	adds	r0, #1
 800a89c:	d09d      	beq.n	800a7da <_printf_i+0x15a>
 800a89e:	3501      	adds	r5, #1
 800a8a0:	68e3      	ldr	r3, [r4, #12]
 800a8a2:	9903      	ldr	r1, [sp, #12]
 800a8a4:	1a5b      	subs	r3, r3, r1
 800a8a6:	42ab      	cmp	r3, r5
 800a8a8:	dcf2      	bgt.n	800a890 <_printf_i+0x210>
 800a8aa:	e7eb      	b.n	800a884 <_printf_i+0x204>
 800a8ac:	2500      	movs	r5, #0
 800a8ae:	f104 0619 	add.w	r6, r4, #25
 800a8b2:	e7f5      	b.n	800a8a0 <_printf_i+0x220>
 800a8b4:	0800f4aa 	.word	0x0800f4aa
 800a8b8:	0800f4bb 	.word	0x0800f4bb

0800a8bc <_scanf_float>:
 800a8bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8c0:	b087      	sub	sp, #28
 800a8c2:	4691      	mov	r9, r2
 800a8c4:	9303      	str	r3, [sp, #12]
 800a8c6:	688b      	ldr	r3, [r1, #8]
 800a8c8:	1e5a      	subs	r2, r3, #1
 800a8ca:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a8ce:	bf81      	itttt	hi
 800a8d0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a8d4:	eb03 0b05 	addhi.w	fp, r3, r5
 800a8d8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a8dc:	608b      	strhi	r3, [r1, #8]
 800a8de:	680b      	ldr	r3, [r1, #0]
 800a8e0:	460a      	mov	r2, r1
 800a8e2:	f04f 0500 	mov.w	r5, #0
 800a8e6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a8ea:	f842 3b1c 	str.w	r3, [r2], #28
 800a8ee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a8f2:	4680      	mov	r8, r0
 800a8f4:	460c      	mov	r4, r1
 800a8f6:	bf98      	it	ls
 800a8f8:	f04f 0b00 	movls.w	fp, #0
 800a8fc:	9201      	str	r2, [sp, #4]
 800a8fe:	4616      	mov	r6, r2
 800a900:	46aa      	mov	sl, r5
 800a902:	462f      	mov	r7, r5
 800a904:	9502      	str	r5, [sp, #8]
 800a906:	68a2      	ldr	r2, [r4, #8]
 800a908:	b15a      	cbz	r2, 800a922 <_scanf_float+0x66>
 800a90a:	f8d9 3000 	ldr.w	r3, [r9]
 800a90e:	781b      	ldrb	r3, [r3, #0]
 800a910:	2b4e      	cmp	r3, #78	@ 0x4e
 800a912:	d863      	bhi.n	800a9dc <_scanf_float+0x120>
 800a914:	2b40      	cmp	r3, #64	@ 0x40
 800a916:	d83b      	bhi.n	800a990 <_scanf_float+0xd4>
 800a918:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a91c:	b2c8      	uxtb	r0, r1
 800a91e:	280e      	cmp	r0, #14
 800a920:	d939      	bls.n	800a996 <_scanf_float+0xda>
 800a922:	b11f      	cbz	r7, 800a92c <_scanf_float+0x70>
 800a924:	6823      	ldr	r3, [r4, #0]
 800a926:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a92a:	6023      	str	r3, [r4, #0]
 800a92c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a930:	f1ba 0f01 	cmp.w	sl, #1
 800a934:	f200 8114 	bhi.w	800ab60 <_scanf_float+0x2a4>
 800a938:	9b01      	ldr	r3, [sp, #4]
 800a93a:	429e      	cmp	r6, r3
 800a93c:	f200 8105 	bhi.w	800ab4a <_scanf_float+0x28e>
 800a940:	2001      	movs	r0, #1
 800a942:	b007      	add	sp, #28
 800a944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a948:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a94c:	2a0d      	cmp	r2, #13
 800a94e:	d8e8      	bhi.n	800a922 <_scanf_float+0x66>
 800a950:	a101      	add	r1, pc, #4	@ (adr r1, 800a958 <_scanf_float+0x9c>)
 800a952:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a956:	bf00      	nop
 800a958:	0800aaa1 	.word	0x0800aaa1
 800a95c:	0800a923 	.word	0x0800a923
 800a960:	0800a923 	.word	0x0800a923
 800a964:	0800a923 	.word	0x0800a923
 800a968:	0800aafd 	.word	0x0800aafd
 800a96c:	0800aad7 	.word	0x0800aad7
 800a970:	0800a923 	.word	0x0800a923
 800a974:	0800a923 	.word	0x0800a923
 800a978:	0800aaaf 	.word	0x0800aaaf
 800a97c:	0800a923 	.word	0x0800a923
 800a980:	0800a923 	.word	0x0800a923
 800a984:	0800a923 	.word	0x0800a923
 800a988:	0800a923 	.word	0x0800a923
 800a98c:	0800aa6b 	.word	0x0800aa6b
 800a990:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a994:	e7da      	b.n	800a94c <_scanf_float+0x90>
 800a996:	290e      	cmp	r1, #14
 800a998:	d8c3      	bhi.n	800a922 <_scanf_float+0x66>
 800a99a:	a001      	add	r0, pc, #4	@ (adr r0, 800a9a0 <_scanf_float+0xe4>)
 800a99c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a9a0:	0800aa5b 	.word	0x0800aa5b
 800a9a4:	0800a923 	.word	0x0800a923
 800a9a8:	0800aa5b 	.word	0x0800aa5b
 800a9ac:	0800aaeb 	.word	0x0800aaeb
 800a9b0:	0800a923 	.word	0x0800a923
 800a9b4:	0800a9fd 	.word	0x0800a9fd
 800a9b8:	0800aa41 	.word	0x0800aa41
 800a9bc:	0800aa41 	.word	0x0800aa41
 800a9c0:	0800aa41 	.word	0x0800aa41
 800a9c4:	0800aa41 	.word	0x0800aa41
 800a9c8:	0800aa41 	.word	0x0800aa41
 800a9cc:	0800aa41 	.word	0x0800aa41
 800a9d0:	0800aa41 	.word	0x0800aa41
 800a9d4:	0800aa41 	.word	0x0800aa41
 800a9d8:	0800aa41 	.word	0x0800aa41
 800a9dc:	2b6e      	cmp	r3, #110	@ 0x6e
 800a9de:	d809      	bhi.n	800a9f4 <_scanf_float+0x138>
 800a9e0:	2b60      	cmp	r3, #96	@ 0x60
 800a9e2:	d8b1      	bhi.n	800a948 <_scanf_float+0x8c>
 800a9e4:	2b54      	cmp	r3, #84	@ 0x54
 800a9e6:	d07b      	beq.n	800aae0 <_scanf_float+0x224>
 800a9e8:	2b59      	cmp	r3, #89	@ 0x59
 800a9ea:	d19a      	bne.n	800a922 <_scanf_float+0x66>
 800a9ec:	2d07      	cmp	r5, #7
 800a9ee:	d198      	bne.n	800a922 <_scanf_float+0x66>
 800a9f0:	2508      	movs	r5, #8
 800a9f2:	e02f      	b.n	800aa54 <_scanf_float+0x198>
 800a9f4:	2b74      	cmp	r3, #116	@ 0x74
 800a9f6:	d073      	beq.n	800aae0 <_scanf_float+0x224>
 800a9f8:	2b79      	cmp	r3, #121	@ 0x79
 800a9fa:	e7f6      	b.n	800a9ea <_scanf_float+0x12e>
 800a9fc:	6821      	ldr	r1, [r4, #0]
 800a9fe:	05c8      	lsls	r0, r1, #23
 800aa00:	d51e      	bpl.n	800aa40 <_scanf_float+0x184>
 800aa02:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800aa06:	6021      	str	r1, [r4, #0]
 800aa08:	3701      	adds	r7, #1
 800aa0a:	f1bb 0f00 	cmp.w	fp, #0
 800aa0e:	d003      	beq.n	800aa18 <_scanf_float+0x15c>
 800aa10:	3201      	adds	r2, #1
 800aa12:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aa16:	60a2      	str	r2, [r4, #8]
 800aa18:	68a3      	ldr	r3, [r4, #8]
 800aa1a:	3b01      	subs	r3, #1
 800aa1c:	60a3      	str	r3, [r4, #8]
 800aa1e:	6923      	ldr	r3, [r4, #16]
 800aa20:	3301      	adds	r3, #1
 800aa22:	6123      	str	r3, [r4, #16]
 800aa24:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800aa28:	3b01      	subs	r3, #1
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	f8c9 3004 	str.w	r3, [r9, #4]
 800aa30:	f340 8082 	ble.w	800ab38 <_scanf_float+0x27c>
 800aa34:	f8d9 3000 	ldr.w	r3, [r9]
 800aa38:	3301      	adds	r3, #1
 800aa3a:	f8c9 3000 	str.w	r3, [r9]
 800aa3e:	e762      	b.n	800a906 <_scanf_float+0x4a>
 800aa40:	eb1a 0105 	adds.w	r1, sl, r5
 800aa44:	f47f af6d 	bne.w	800a922 <_scanf_float+0x66>
 800aa48:	6822      	ldr	r2, [r4, #0]
 800aa4a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800aa4e:	6022      	str	r2, [r4, #0]
 800aa50:	460d      	mov	r5, r1
 800aa52:	468a      	mov	sl, r1
 800aa54:	f806 3b01 	strb.w	r3, [r6], #1
 800aa58:	e7de      	b.n	800aa18 <_scanf_float+0x15c>
 800aa5a:	6822      	ldr	r2, [r4, #0]
 800aa5c:	0610      	lsls	r0, r2, #24
 800aa5e:	f57f af60 	bpl.w	800a922 <_scanf_float+0x66>
 800aa62:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800aa66:	6022      	str	r2, [r4, #0]
 800aa68:	e7f4      	b.n	800aa54 <_scanf_float+0x198>
 800aa6a:	f1ba 0f00 	cmp.w	sl, #0
 800aa6e:	d10c      	bne.n	800aa8a <_scanf_float+0x1ce>
 800aa70:	b977      	cbnz	r7, 800aa90 <_scanf_float+0x1d4>
 800aa72:	6822      	ldr	r2, [r4, #0]
 800aa74:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800aa78:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800aa7c:	d108      	bne.n	800aa90 <_scanf_float+0x1d4>
 800aa7e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800aa82:	6022      	str	r2, [r4, #0]
 800aa84:	f04f 0a01 	mov.w	sl, #1
 800aa88:	e7e4      	b.n	800aa54 <_scanf_float+0x198>
 800aa8a:	f1ba 0f02 	cmp.w	sl, #2
 800aa8e:	d050      	beq.n	800ab32 <_scanf_float+0x276>
 800aa90:	2d01      	cmp	r5, #1
 800aa92:	d002      	beq.n	800aa9a <_scanf_float+0x1de>
 800aa94:	2d04      	cmp	r5, #4
 800aa96:	f47f af44 	bne.w	800a922 <_scanf_float+0x66>
 800aa9a:	3501      	adds	r5, #1
 800aa9c:	b2ed      	uxtb	r5, r5
 800aa9e:	e7d9      	b.n	800aa54 <_scanf_float+0x198>
 800aaa0:	f1ba 0f01 	cmp.w	sl, #1
 800aaa4:	f47f af3d 	bne.w	800a922 <_scanf_float+0x66>
 800aaa8:	f04f 0a02 	mov.w	sl, #2
 800aaac:	e7d2      	b.n	800aa54 <_scanf_float+0x198>
 800aaae:	b975      	cbnz	r5, 800aace <_scanf_float+0x212>
 800aab0:	2f00      	cmp	r7, #0
 800aab2:	f47f af37 	bne.w	800a924 <_scanf_float+0x68>
 800aab6:	6822      	ldr	r2, [r4, #0]
 800aab8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800aabc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800aac0:	f040 8103 	bne.w	800acca <_scanf_float+0x40e>
 800aac4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800aac8:	6022      	str	r2, [r4, #0]
 800aaca:	2501      	movs	r5, #1
 800aacc:	e7c2      	b.n	800aa54 <_scanf_float+0x198>
 800aace:	2d03      	cmp	r5, #3
 800aad0:	d0e3      	beq.n	800aa9a <_scanf_float+0x1de>
 800aad2:	2d05      	cmp	r5, #5
 800aad4:	e7df      	b.n	800aa96 <_scanf_float+0x1da>
 800aad6:	2d02      	cmp	r5, #2
 800aad8:	f47f af23 	bne.w	800a922 <_scanf_float+0x66>
 800aadc:	2503      	movs	r5, #3
 800aade:	e7b9      	b.n	800aa54 <_scanf_float+0x198>
 800aae0:	2d06      	cmp	r5, #6
 800aae2:	f47f af1e 	bne.w	800a922 <_scanf_float+0x66>
 800aae6:	2507      	movs	r5, #7
 800aae8:	e7b4      	b.n	800aa54 <_scanf_float+0x198>
 800aaea:	6822      	ldr	r2, [r4, #0]
 800aaec:	0591      	lsls	r1, r2, #22
 800aaee:	f57f af18 	bpl.w	800a922 <_scanf_float+0x66>
 800aaf2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800aaf6:	6022      	str	r2, [r4, #0]
 800aaf8:	9702      	str	r7, [sp, #8]
 800aafa:	e7ab      	b.n	800aa54 <_scanf_float+0x198>
 800aafc:	6822      	ldr	r2, [r4, #0]
 800aafe:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ab02:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ab06:	d005      	beq.n	800ab14 <_scanf_float+0x258>
 800ab08:	0550      	lsls	r0, r2, #21
 800ab0a:	f57f af0a 	bpl.w	800a922 <_scanf_float+0x66>
 800ab0e:	2f00      	cmp	r7, #0
 800ab10:	f000 80db 	beq.w	800acca <_scanf_float+0x40e>
 800ab14:	0591      	lsls	r1, r2, #22
 800ab16:	bf58      	it	pl
 800ab18:	9902      	ldrpl	r1, [sp, #8]
 800ab1a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ab1e:	bf58      	it	pl
 800ab20:	1a79      	subpl	r1, r7, r1
 800ab22:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ab26:	bf58      	it	pl
 800ab28:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ab2c:	6022      	str	r2, [r4, #0]
 800ab2e:	2700      	movs	r7, #0
 800ab30:	e790      	b.n	800aa54 <_scanf_float+0x198>
 800ab32:	f04f 0a03 	mov.w	sl, #3
 800ab36:	e78d      	b.n	800aa54 <_scanf_float+0x198>
 800ab38:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ab3c:	4649      	mov	r1, r9
 800ab3e:	4640      	mov	r0, r8
 800ab40:	4798      	blx	r3
 800ab42:	2800      	cmp	r0, #0
 800ab44:	f43f aedf 	beq.w	800a906 <_scanf_float+0x4a>
 800ab48:	e6eb      	b.n	800a922 <_scanf_float+0x66>
 800ab4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ab4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ab52:	464a      	mov	r2, r9
 800ab54:	4640      	mov	r0, r8
 800ab56:	4798      	blx	r3
 800ab58:	6923      	ldr	r3, [r4, #16]
 800ab5a:	3b01      	subs	r3, #1
 800ab5c:	6123      	str	r3, [r4, #16]
 800ab5e:	e6eb      	b.n	800a938 <_scanf_float+0x7c>
 800ab60:	1e6b      	subs	r3, r5, #1
 800ab62:	2b06      	cmp	r3, #6
 800ab64:	d824      	bhi.n	800abb0 <_scanf_float+0x2f4>
 800ab66:	2d02      	cmp	r5, #2
 800ab68:	d836      	bhi.n	800abd8 <_scanf_float+0x31c>
 800ab6a:	9b01      	ldr	r3, [sp, #4]
 800ab6c:	429e      	cmp	r6, r3
 800ab6e:	f67f aee7 	bls.w	800a940 <_scanf_float+0x84>
 800ab72:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ab76:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ab7a:	464a      	mov	r2, r9
 800ab7c:	4640      	mov	r0, r8
 800ab7e:	4798      	blx	r3
 800ab80:	6923      	ldr	r3, [r4, #16]
 800ab82:	3b01      	subs	r3, #1
 800ab84:	6123      	str	r3, [r4, #16]
 800ab86:	e7f0      	b.n	800ab6a <_scanf_float+0x2ae>
 800ab88:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ab8c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800ab90:	464a      	mov	r2, r9
 800ab92:	4640      	mov	r0, r8
 800ab94:	4798      	blx	r3
 800ab96:	6923      	ldr	r3, [r4, #16]
 800ab98:	3b01      	subs	r3, #1
 800ab9a:	6123      	str	r3, [r4, #16]
 800ab9c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aba0:	fa5f fa8a 	uxtb.w	sl, sl
 800aba4:	f1ba 0f02 	cmp.w	sl, #2
 800aba8:	d1ee      	bne.n	800ab88 <_scanf_float+0x2cc>
 800abaa:	3d03      	subs	r5, #3
 800abac:	b2ed      	uxtb	r5, r5
 800abae:	1b76      	subs	r6, r6, r5
 800abb0:	6823      	ldr	r3, [r4, #0]
 800abb2:	05da      	lsls	r2, r3, #23
 800abb4:	d530      	bpl.n	800ac18 <_scanf_float+0x35c>
 800abb6:	055b      	lsls	r3, r3, #21
 800abb8:	d511      	bpl.n	800abde <_scanf_float+0x322>
 800abba:	9b01      	ldr	r3, [sp, #4]
 800abbc:	429e      	cmp	r6, r3
 800abbe:	f67f aebf 	bls.w	800a940 <_scanf_float+0x84>
 800abc2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800abc6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800abca:	464a      	mov	r2, r9
 800abcc:	4640      	mov	r0, r8
 800abce:	4798      	blx	r3
 800abd0:	6923      	ldr	r3, [r4, #16]
 800abd2:	3b01      	subs	r3, #1
 800abd4:	6123      	str	r3, [r4, #16]
 800abd6:	e7f0      	b.n	800abba <_scanf_float+0x2fe>
 800abd8:	46aa      	mov	sl, r5
 800abda:	46b3      	mov	fp, r6
 800abdc:	e7de      	b.n	800ab9c <_scanf_float+0x2e0>
 800abde:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800abe2:	6923      	ldr	r3, [r4, #16]
 800abe4:	2965      	cmp	r1, #101	@ 0x65
 800abe6:	f103 33ff 	add.w	r3, r3, #4294967295
 800abea:	f106 35ff 	add.w	r5, r6, #4294967295
 800abee:	6123      	str	r3, [r4, #16]
 800abf0:	d00c      	beq.n	800ac0c <_scanf_float+0x350>
 800abf2:	2945      	cmp	r1, #69	@ 0x45
 800abf4:	d00a      	beq.n	800ac0c <_scanf_float+0x350>
 800abf6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800abfa:	464a      	mov	r2, r9
 800abfc:	4640      	mov	r0, r8
 800abfe:	4798      	blx	r3
 800ac00:	6923      	ldr	r3, [r4, #16]
 800ac02:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ac06:	3b01      	subs	r3, #1
 800ac08:	1eb5      	subs	r5, r6, #2
 800ac0a:	6123      	str	r3, [r4, #16]
 800ac0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ac10:	464a      	mov	r2, r9
 800ac12:	4640      	mov	r0, r8
 800ac14:	4798      	blx	r3
 800ac16:	462e      	mov	r6, r5
 800ac18:	6822      	ldr	r2, [r4, #0]
 800ac1a:	f012 0210 	ands.w	r2, r2, #16
 800ac1e:	d001      	beq.n	800ac24 <_scanf_float+0x368>
 800ac20:	2000      	movs	r0, #0
 800ac22:	e68e      	b.n	800a942 <_scanf_float+0x86>
 800ac24:	7032      	strb	r2, [r6, #0]
 800ac26:	6823      	ldr	r3, [r4, #0]
 800ac28:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ac2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ac30:	d125      	bne.n	800ac7e <_scanf_float+0x3c2>
 800ac32:	9b02      	ldr	r3, [sp, #8]
 800ac34:	429f      	cmp	r7, r3
 800ac36:	d00a      	beq.n	800ac4e <_scanf_float+0x392>
 800ac38:	1bda      	subs	r2, r3, r7
 800ac3a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800ac3e:	429e      	cmp	r6, r3
 800ac40:	bf28      	it	cs
 800ac42:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800ac46:	4922      	ldr	r1, [pc, #136]	@ (800acd0 <_scanf_float+0x414>)
 800ac48:	4630      	mov	r0, r6
 800ac4a:	f000 fa33 	bl	800b0b4 <siprintf>
 800ac4e:	9901      	ldr	r1, [sp, #4]
 800ac50:	2200      	movs	r2, #0
 800ac52:	4640      	mov	r0, r8
 800ac54:	f002 fdb4 	bl	800d7c0 <_strtod_r>
 800ac58:	9b03      	ldr	r3, [sp, #12]
 800ac5a:	6821      	ldr	r1, [r4, #0]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	f011 0f02 	tst.w	r1, #2
 800ac62:	ec57 6b10 	vmov	r6, r7, d0
 800ac66:	f103 0204 	add.w	r2, r3, #4
 800ac6a:	d015      	beq.n	800ac98 <_scanf_float+0x3dc>
 800ac6c:	9903      	ldr	r1, [sp, #12]
 800ac6e:	600a      	str	r2, [r1, #0]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	e9c3 6700 	strd	r6, r7, [r3]
 800ac76:	68e3      	ldr	r3, [r4, #12]
 800ac78:	3301      	adds	r3, #1
 800ac7a:	60e3      	str	r3, [r4, #12]
 800ac7c:	e7d0      	b.n	800ac20 <_scanf_float+0x364>
 800ac7e:	9b04      	ldr	r3, [sp, #16]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d0e4      	beq.n	800ac4e <_scanf_float+0x392>
 800ac84:	9905      	ldr	r1, [sp, #20]
 800ac86:	230a      	movs	r3, #10
 800ac88:	3101      	adds	r1, #1
 800ac8a:	4640      	mov	r0, r8
 800ac8c:	f002 fe18 	bl	800d8c0 <_strtol_r>
 800ac90:	9b04      	ldr	r3, [sp, #16]
 800ac92:	9e05      	ldr	r6, [sp, #20]
 800ac94:	1ac2      	subs	r2, r0, r3
 800ac96:	e7d0      	b.n	800ac3a <_scanf_float+0x37e>
 800ac98:	f011 0f04 	tst.w	r1, #4
 800ac9c:	9903      	ldr	r1, [sp, #12]
 800ac9e:	600a      	str	r2, [r1, #0]
 800aca0:	d1e6      	bne.n	800ac70 <_scanf_float+0x3b4>
 800aca2:	681d      	ldr	r5, [r3, #0]
 800aca4:	4632      	mov	r2, r6
 800aca6:	463b      	mov	r3, r7
 800aca8:	4630      	mov	r0, r6
 800acaa:	4639      	mov	r1, r7
 800acac:	f7f5 ff5e 	bl	8000b6c <__aeabi_dcmpun>
 800acb0:	b128      	cbz	r0, 800acbe <_scanf_float+0x402>
 800acb2:	4808      	ldr	r0, [pc, #32]	@ (800acd4 <_scanf_float+0x418>)
 800acb4:	f000 fb78 	bl	800b3a8 <nanf>
 800acb8:	ed85 0a00 	vstr	s0, [r5]
 800acbc:	e7db      	b.n	800ac76 <_scanf_float+0x3ba>
 800acbe:	4630      	mov	r0, r6
 800acc0:	4639      	mov	r1, r7
 800acc2:	f7f5 ffb1 	bl	8000c28 <__aeabi_d2f>
 800acc6:	6028      	str	r0, [r5, #0]
 800acc8:	e7d5      	b.n	800ac76 <_scanf_float+0x3ba>
 800acca:	2700      	movs	r7, #0
 800accc:	e62e      	b.n	800a92c <_scanf_float+0x70>
 800acce:	bf00      	nop
 800acd0:	0800f4cc 	.word	0x0800f4cc
 800acd4:	0800f60d 	.word	0x0800f60d

0800acd8 <std>:
 800acd8:	2300      	movs	r3, #0
 800acda:	b510      	push	{r4, lr}
 800acdc:	4604      	mov	r4, r0
 800acde:	e9c0 3300 	strd	r3, r3, [r0]
 800ace2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ace6:	6083      	str	r3, [r0, #8]
 800ace8:	8181      	strh	r1, [r0, #12]
 800acea:	6643      	str	r3, [r0, #100]	@ 0x64
 800acec:	81c2      	strh	r2, [r0, #14]
 800acee:	6183      	str	r3, [r0, #24]
 800acf0:	4619      	mov	r1, r3
 800acf2:	2208      	movs	r2, #8
 800acf4:	305c      	adds	r0, #92	@ 0x5c
 800acf6:	f000 fad7 	bl	800b2a8 <memset>
 800acfa:	4b0d      	ldr	r3, [pc, #52]	@ (800ad30 <std+0x58>)
 800acfc:	6263      	str	r3, [r4, #36]	@ 0x24
 800acfe:	4b0d      	ldr	r3, [pc, #52]	@ (800ad34 <std+0x5c>)
 800ad00:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ad02:	4b0d      	ldr	r3, [pc, #52]	@ (800ad38 <std+0x60>)
 800ad04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ad06:	4b0d      	ldr	r3, [pc, #52]	@ (800ad3c <std+0x64>)
 800ad08:	6323      	str	r3, [r4, #48]	@ 0x30
 800ad0a:	4b0d      	ldr	r3, [pc, #52]	@ (800ad40 <std+0x68>)
 800ad0c:	6224      	str	r4, [r4, #32]
 800ad0e:	429c      	cmp	r4, r3
 800ad10:	d006      	beq.n	800ad20 <std+0x48>
 800ad12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ad16:	4294      	cmp	r4, r2
 800ad18:	d002      	beq.n	800ad20 <std+0x48>
 800ad1a:	33d0      	adds	r3, #208	@ 0xd0
 800ad1c:	429c      	cmp	r4, r3
 800ad1e:	d105      	bne.n	800ad2c <std+0x54>
 800ad20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ad24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad28:	f000 bb3a 	b.w	800b3a0 <__retarget_lock_init_recursive>
 800ad2c:	bd10      	pop	{r4, pc}
 800ad2e:	bf00      	nop
 800ad30:	0800b0f9 	.word	0x0800b0f9
 800ad34:	0800b11b 	.word	0x0800b11b
 800ad38:	0800b153 	.word	0x0800b153
 800ad3c:	0800b177 	.word	0x0800b177
 800ad40:	200005a0 	.word	0x200005a0

0800ad44 <stdio_exit_handler>:
 800ad44:	4a02      	ldr	r2, [pc, #8]	@ (800ad50 <stdio_exit_handler+0xc>)
 800ad46:	4903      	ldr	r1, [pc, #12]	@ (800ad54 <stdio_exit_handler+0x10>)
 800ad48:	4803      	ldr	r0, [pc, #12]	@ (800ad58 <stdio_exit_handler+0x14>)
 800ad4a:	f000 b869 	b.w	800ae20 <_fwalk_sglue>
 800ad4e:	bf00      	nop
 800ad50:	20000018 	.word	0x20000018
 800ad54:	0800df01 	.word	0x0800df01
 800ad58:	20000028 	.word	0x20000028

0800ad5c <cleanup_stdio>:
 800ad5c:	6841      	ldr	r1, [r0, #4]
 800ad5e:	4b0c      	ldr	r3, [pc, #48]	@ (800ad90 <cleanup_stdio+0x34>)
 800ad60:	4299      	cmp	r1, r3
 800ad62:	b510      	push	{r4, lr}
 800ad64:	4604      	mov	r4, r0
 800ad66:	d001      	beq.n	800ad6c <cleanup_stdio+0x10>
 800ad68:	f003 f8ca 	bl	800df00 <_fflush_r>
 800ad6c:	68a1      	ldr	r1, [r4, #8]
 800ad6e:	4b09      	ldr	r3, [pc, #36]	@ (800ad94 <cleanup_stdio+0x38>)
 800ad70:	4299      	cmp	r1, r3
 800ad72:	d002      	beq.n	800ad7a <cleanup_stdio+0x1e>
 800ad74:	4620      	mov	r0, r4
 800ad76:	f003 f8c3 	bl	800df00 <_fflush_r>
 800ad7a:	68e1      	ldr	r1, [r4, #12]
 800ad7c:	4b06      	ldr	r3, [pc, #24]	@ (800ad98 <cleanup_stdio+0x3c>)
 800ad7e:	4299      	cmp	r1, r3
 800ad80:	d004      	beq.n	800ad8c <cleanup_stdio+0x30>
 800ad82:	4620      	mov	r0, r4
 800ad84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad88:	f003 b8ba 	b.w	800df00 <_fflush_r>
 800ad8c:	bd10      	pop	{r4, pc}
 800ad8e:	bf00      	nop
 800ad90:	200005a0 	.word	0x200005a0
 800ad94:	20000608 	.word	0x20000608
 800ad98:	20000670 	.word	0x20000670

0800ad9c <global_stdio_init.part.0>:
 800ad9c:	b510      	push	{r4, lr}
 800ad9e:	4b0b      	ldr	r3, [pc, #44]	@ (800adcc <global_stdio_init.part.0+0x30>)
 800ada0:	4c0b      	ldr	r4, [pc, #44]	@ (800add0 <global_stdio_init.part.0+0x34>)
 800ada2:	4a0c      	ldr	r2, [pc, #48]	@ (800add4 <global_stdio_init.part.0+0x38>)
 800ada4:	601a      	str	r2, [r3, #0]
 800ada6:	4620      	mov	r0, r4
 800ada8:	2200      	movs	r2, #0
 800adaa:	2104      	movs	r1, #4
 800adac:	f7ff ff94 	bl	800acd8 <std>
 800adb0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800adb4:	2201      	movs	r2, #1
 800adb6:	2109      	movs	r1, #9
 800adb8:	f7ff ff8e 	bl	800acd8 <std>
 800adbc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800adc0:	2202      	movs	r2, #2
 800adc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800adc6:	2112      	movs	r1, #18
 800adc8:	f7ff bf86 	b.w	800acd8 <std>
 800adcc:	200006d8 	.word	0x200006d8
 800add0:	200005a0 	.word	0x200005a0
 800add4:	0800ad45 	.word	0x0800ad45

0800add8 <__sfp_lock_acquire>:
 800add8:	4801      	ldr	r0, [pc, #4]	@ (800ade0 <__sfp_lock_acquire+0x8>)
 800adda:	f000 bae2 	b.w	800b3a2 <__retarget_lock_acquire_recursive>
 800adde:	bf00      	nop
 800ade0:	200006e1 	.word	0x200006e1

0800ade4 <__sfp_lock_release>:
 800ade4:	4801      	ldr	r0, [pc, #4]	@ (800adec <__sfp_lock_release+0x8>)
 800ade6:	f000 badd 	b.w	800b3a4 <__retarget_lock_release_recursive>
 800adea:	bf00      	nop
 800adec:	200006e1 	.word	0x200006e1

0800adf0 <__sinit>:
 800adf0:	b510      	push	{r4, lr}
 800adf2:	4604      	mov	r4, r0
 800adf4:	f7ff fff0 	bl	800add8 <__sfp_lock_acquire>
 800adf8:	6a23      	ldr	r3, [r4, #32]
 800adfa:	b11b      	cbz	r3, 800ae04 <__sinit+0x14>
 800adfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae00:	f7ff bff0 	b.w	800ade4 <__sfp_lock_release>
 800ae04:	4b04      	ldr	r3, [pc, #16]	@ (800ae18 <__sinit+0x28>)
 800ae06:	6223      	str	r3, [r4, #32]
 800ae08:	4b04      	ldr	r3, [pc, #16]	@ (800ae1c <__sinit+0x2c>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d1f5      	bne.n	800adfc <__sinit+0xc>
 800ae10:	f7ff ffc4 	bl	800ad9c <global_stdio_init.part.0>
 800ae14:	e7f2      	b.n	800adfc <__sinit+0xc>
 800ae16:	bf00      	nop
 800ae18:	0800ad5d 	.word	0x0800ad5d
 800ae1c:	200006d8 	.word	0x200006d8

0800ae20 <_fwalk_sglue>:
 800ae20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae24:	4607      	mov	r7, r0
 800ae26:	4688      	mov	r8, r1
 800ae28:	4614      	mov	r4, r2
 800ae2a:	2600      	movs	r6, #0
 800ae2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ae30:	f1b9 0901 	subs.w	r9, r9, #1
 800ae34:	d505      	bpl.n	800ae42 <_fwalk_sglue+0x22>
 800ae36:	6824      	ldr	r4, [r4, #0]
 800ae38:	2c00      	cmp	r4, #0
 800ae3a:	d1f7      	bne.n	800ae2c <_fwalk_sglue+0xc>
 800ae3c:	4630      	mov	r0, r6
 800ae3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae42:	89ab      	ldrh	r3, [r5, #12]
 800ae44:	2b01      	cmp	r3, #1
 800ae46:	d907      	bls.n	800ae58 <_fwalk_sglue+0x38>
 800ae48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ae4c:	3301      	adds	r3, #1
 800ae4e:	d003      	beq.n	800ae58 <_fwalk_sglue+0x38>
 800ae50:	4629      	mov	r1, r5
 800ae52:	4638      	mov	r0, r7
 800ae54:	47c0      	blx	r8
 800ae56:	4306      	orrs	r6, r0
 800ae58:	3568      	adds	r5, #104	@ 0x68
 800ae5a:	e7e9      	b.n	800ae30 <_fwalk_sglue+0x10>

0800ae5c <iprintf>:
 800ae5c:	b40f      	push	{r0, r1, r2, r3}
 800ae5e:	b507      	push	{r0, r1, r2, lr}
 800ae60:	4906      	ldr	r1, [pc, #24]	@ (800ae7c <iprintf+0x20>)
 800ae62:	ab04      	add	r3, sp, #16
 800ae64:	6808      	ldr	r0, [r1, #0]
 800ae66:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae6a:	6881      	ldr	r1, [r0, #8]
 800ae6c:	9301      	str	r3, [sp, #4]
 800ae6e:	f002 feab 	bl	800dbc8 <_vfiprintf_r>
 800ae72:	b003      	add	sp, #12
 800ae74:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae78:	b004      	add	sp, #16
 800ae7a:	4770      	bx	lr
 800ae7c:	20000024 	.word	0x20000024

0800ae80 <_puts_r>:
 800ae80:	6a03      	ldr	r3, [r0, #32]
 800ae82:	b570      	push	{r4, r5, r6, lr}
 800ae84:	6884      	ldr	r4, [r0, #8]
 800ae86:	4605      	mov	r5, r0
 800ae88:	460e      	mov	r6, r1
 800ae8a:	b90b      	cbnz	r3, 800ae90 <_puts_r+0x10>
 800ae8c:	f7ff ffb0 	bl	800adf0 <__sinit>
 800ae90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ae92:	07db      	lsls	r3, r3, #31
 800ae94:	d405      	bmi.n	800aea2 <_puts_r+0x22>
 800ae96:	89a3      	ldrh	r3, [r4, #12]
 800ae98:	0598      	lsls	r0, r3, #22
 800ae9a:	d402      	bmi.n	800aea2 <_puts_r+0x22>
 800ae9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ae9e:	f000 fa80 	bl	800b3a2 <__retarget_lock_acquire_recursive>
 800aea2:	89a3      	ldrh	r3, [r4, #12]
 800aea4:	0719      	lsls	r1, r3, #28
 800aea6:	d502      	bpl.n	800aeae <_puts_r+0x2e>
 800aea8:	6923      	ldr	r3, [r4, #16]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d135      	bne.n	800af1a <_puts_r+0x9a>
 800aeae:	4621      	mov	r1, r4
 800aeb0:	4628      	mov	r0, r5
 800aeb2:	f000 f9a3 	bl	800b1fc <__swsetup_r>
 800aeb6:	b380      	cbz	r0, 800af1a <_puts_r+0x9a>
 800aeb8:	f04f 35ff 	mov.w	r5, #4294967295
 800aebc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aebe:	07da      	lsls	r2, r3, #31
 800aec0:	d405      	bmi.n	800aece <_puts_r+0x4e>
 800aec2:	89a3      	ldrh	r3, [r4, #12]
 800aec4:	059b      	lsls	r3, r3, #22
 800aec6:	d402      	bmi.n	800aece <_puts_r+0x4e>
 800aec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aeca:	f000 fa6b 	bl	800b3a4 <__retarget_lock_release_recursive>
 800aece:	4628      	mov	r0, r5
 800aed0:	bd70      	pop	{r4, r5, r6, pc}
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	da04      	bge.n	800aee0 <_puts_r+0x60>
 800aed6:	69a2      	ldr	r2, [r4, #24]
 800aed8:	429a      	cmp	r2, r3
 800aeda:	dc17      	bgt.n	800af0c <_puts_r+0x8c>
 800aedc:	290a      	cmp	r1, #10
 800aede:	d015      	beq.n	800af0c <_puts_r+0x8c>
 800aee0:	6823      	ldr	r3, [r4, #0]
 800aee2:	1c5a      	adds	r2, r3, #1
 800aee4:	6022      	str	r2, [r4, #0]
 800aee6:	7019      	strb	r1, [r3, #0]
 800aee8:	68a3      	ldr	r3, [r4, #8]
 800aeea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800aeee:	3b01      	subs	r3, #1
 800aef0:	60a3      	str	r3, [r4, #8]
 800aef2:	2900      	cmp	r1, #0
 800aef4:	d1ed      	bne.n	800aed2 <_puts_r+0x52>
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	da11      	bge.n	800af1e <_puts_r+0x9e>
 800aefa:	4622      	mov	r2, r4
 800aefc:	210a      	movs	r1, #10
 800aefe:	4628      	mov	r0, r5
 800af00:	f000 f93d 	bl	800b17e <__swbuf_r>
 800af04:	3001      	adds	r0, #1
 800af06:	d0d7      	beq.n	800aeb8 <_puts_r+0x38>
 800af08:	250a      	movs	r5, #10
 800af0a:	e7d7      	b.n	800aebc <_puts_r+0x3c>
 800af0c:	4622      	mov	r2, r4
 800af0e:	4628      	mov	r0, r5
 800af10:	f000 f935 	bl	800b17e <__swbuf_r>
 800af14:	3001      	adds	r0, #1
 800af16:	d1e7      	bne.n	800aee8 <_puts_r+0x68>
 800af18:	e7ce      	b.n	800aeb8 <_puts_r+0x38>
 800af1a:	3e01      	subs	r6, #1
 800af1c:	e7e4      	b.n	800aee8 <_puts_r+0x68>
 800af1e:	6823      	ldr	r3, [r4, #0]
 800af20:	1c5a      	adds	r2, r3, #1
 800af22:	6022      	str	r2, [r4, #0]
 800af24:	220a      	movs	r2, #10
 800af26:	701a      	strb	r2, [r3, #0]
 800af28:	e7ee      	b.n	800af08 <_puts_r+0x88>
	...

0800af2c <puts>:
 800af2c:	4b02      	ldr	r3, [pc, #8]	@ (800af38 <puts+0xc>)
 800af2e:	4601      	mov	r1, r0
 800af30:	6818      	ldr	r0, [r3, #0]
 800af32:	f7ff bfa5 	b.w	800ae80 <_puts_r>
 800af36:	bf00      	nop
 800af38:	20000024 	.word	0x20000024

0800af3c <setbuf>:
 800af3c:	fab1 f281 	clz	r2, r1
 800af40:	0952      	lsrs	r2, r2, #5
 800af42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800af46:	0052      	lsls	r2, r2, #1
 800af48:	f000 b800 	b.w	800af4c <setvbuf>

0800af4c <setvbuf>:
 800af4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800af50:	461d      	mov	r5, r3
 800af52:	4b57      	ldr	r3, [pc, #348]	@ (800b0b0 <setvbuf+0x164>)
 800af54:	681f      	ldr	r7, [r3, #0]
 800af56:	4604      	mov	r4, r0
 800af58:	460e      	mov	r6, r1
 800af5a:	4690      	mov	r8, r2
 800af5c:	b127      	cbz	r7, 800af68 <setvbuf+0x1c>
 800af5e:	6a3b      	ldr	r3, [r7, #32]
 800af60:	b913      	cbnz	r3, 800af68 <setvbuf+0x1c>
 800af62:	4638      	mov	r0, r7
 800af64:	f7ff ff44 	bl	800adf0 <__sinit>
 800af68:	f1b8 0f02 	cmp.w	r8, #2
 800af6c:	d006      	beq.n	800af7c <setvbuf+0x30>
 800af6e:	f1b8 0f01 	cmp.w	r8, #1
 800af72:	f200 809a 	bhi.w	800b0aa <setvbuf+0x15e>
 800af76:	2d00      	cmp	r5, #0
 800af78:	f2c0 8097 	blt.w	800b0aa <setvbuf+0x15e>
 800af7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800af7e:	07d9      	lsls	r1, r3, #31
 800af80:	d405      	bmi.n	800af8e <setvbuf+0x42>
 800af82:	89a3      	ldrh	r3, [r4, #12]
 800af84:	059a      	lsls	r2, r3, #22
 800af86:	d402      	bmi.n	800af8e <setvbuf+0x42>
 800af88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af8a:	f000 fa0a 	bl	800b3a2 <__retarget_lock_acquire_recursive>
 800af8e:	4621      	mov	r1, r4
 800af90:	4638      	mov	r0, r7
 800af92:	f002 ffb5 	bl	800df00 <_fflush_r>
 800af96:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800af98:	b141      	cbz	r1, 800afac <setvbuf+0x60>
 800af9a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800af9e:	4299      	cmp	r1, r3
 800afa0:	d002      	beq.n	800afa8 <setvbuf+0x5c>
 800afa2:	4638      	mov	r0, r7
 800afa4:	f001 f860 	bl	800c068 <_free_r>
 800afa8:	2300      	movs	r3, #0
 800afaa:	6363      	str	r3, [r4, #52]	@ 0x34
 800afac:	2300      	movs	r3, #0
 800afae:	61a3      	str	r3, [r4, #24]
 800afb0:	6063      	str	r3, [r4, #4]
 800afb2:	89a3      	ldrh	r3, [r4, #12]
 800afb4:	061b      	lsls	r3, r3, #24
 800afb6:	d503      	bpl.n	800afc0 <setvbuf+0x74>
 800afb8:	6921      	ldr	r1, [r4, #16]
 800afba:	4638      	mov	r0, r7
 800afbc:	f001 f854 	bl	800c068 <_free_r>
 800afc0:	89a3      	ldrh	r3, [r4, #12]
 800afc2:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800afc6:	f023 0303 	bic.w	r3, r3, #3
 800afca:	f1b8 0f02 	cmp.w	r8, #2
 800afce:	81a3      	strh	r3, [r4, #12]
 800afd0:	d061      	beq.n	800b096 <setvbuf+0x14a>
 800afd2:	ab01      	add	r3, sp, #4
 800afd4:	466a      	mov	r2, sp
 800afd6:	4621      	mov	r1, r4
 800afd8:	4638      	mov	r0, r7
 800afda:	f002 ffb9 	bl	800df50 <__swhatbuf_r>
 800afde:	89a3      	ldrh	r3, [r4, #12]
 800afe0:	4318      	orrs	r0, r3
 800afe2:	81a0      	strh	r0, [r4, #12]
 800afe4:	bb2d      	cbnz	r5, 800b032 <setvbuf+0xe6>
 800afe6:	9d00      	ldr	r5, [sp, #0]
 800afe8:	4628      	mov	r0, r5
 800afea:	f001 f887 	bl	800c0fc <malloc>
 800afee:	4606      	mov	r6, r0
 800aff0:	2800      	cmp	r0, #0
 800aff2:	d152      	bne.n	800b09a <setvbuf+0x14e>
 800aff4:	f8dd 9000 	ldr.w	r9, [sp]
 800aff8:	45a9      	cmp	r9, r5
 800affa:	d140      	bne.n	800b07e <setvbuf+0x132>
 800affc:	f04f 35ff 	mov.w	r5, #4294967295
 800b000:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b004:	f043 0202 	orr.w	r2, r3, #2
 800b008:	81a2      	strh	r2, [r4, #12]
 800b00a:	2200      	movs	r2, #0
 800b00c:	60a2      	str	r2, [r4, #8]
 800b00e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800b012:	6022      	str	r2, [r4, #0]
 800b014:	6122      	str	r2, [r4, #16]
 800b016:	2201      	movs	r2, #1
 800b018:	6162      	str	r2, [r4, #20]
 800b01a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b01c:	07d6      	lsls	r6, r2, #31
 800b01e:	d404      	bmi.n	800b02a <setvbuf+0xde>
 800b020:	0598      	lsls	r0, r3, #22
 800b022:	d402      	bmi.n	800b02a <setvbuf+0xde>
 800b024:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b026:	f000 f9bd 	bl	800b3a4 <__retarget_lock_release_recursive>
 800b02a:	4628      	mov	r0, r5
 800b02c:	b003      	add	sp, #12
 800b02e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b032:	2e00      	cmp	r6, #0
 800b034:	d0d8      	beq.n	800afe8 <setvbuf+0x9c>
 800b036:	6a3b      	ldr	r3, [r7, #32]
 800b038:	b913      	cbnz	r3, 800b040 <setvbuf+0xf4>
 800b03a:	4638      	mov	r0, r7
 800b03c:	f7ff fed8 	bl	800adf0 <__sinit>
 800b040:	f1b8 0f01 	cmp.w	r8, #1
 800b044:	bf08      	it	eq
 800b046:	89a3      	ldrheq	r3, [r4, #12]
 800b048:	6026      	str	r6, [r4, #0]
 800b04a:	bf04      	itt	eq
 800b04c:	f043 0301 	orreq.w	r3, r3, #1
 800b050:	81a3      	strheq	r3, [r4, #12]
 800b052:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b056:	f013 0208 	ands.w	r2, r3, #8
 800b05a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800b05e:	d01e      	beq.n	800b09e <setvbuf+0x152>
 800b060:	07d9      	lsls	r1, r3, #31
 800b062:	bf41      	itttt	mi
 800b064:	2200      	movmi	r2, #0
 800b066:	426d      	negmi	r5, r5
 800b068:	60a2      	strmi	r2, [r4, #8]
 800b06a:	61a5      	strmi	r5, [r4, #24]
 800b06c:	bf58      	it	pl
 800b06e:	60a5      	strpl	r5, [r4, #8]
 800b070:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b072:	07d2      	lsls	r2, r2, #31
 800b074:	d401      	bmi.n	800b07a <setvbuf+0x12e>
 800b076:	059b      	lsls	r3, r3, #22
 800b078:	d513      	bpl.n	800b0a2 <setvbuf+0x156>
 800b07a:	2500      	movs	r5, #0
 800b07c:	e7d5      	b.n	800b02a <setvbuf+0xde>
 800b07e:	4648      	mov	r0, r9
 800b080:	f001 f83c 	bl	800c0fc <malloc>
 800b084:	4606      	mov	r6, r0
 800b086:	2800      	cmp	r0, #0
 800b088:	d0b8      	beq.n	800affc <setvbuf+0xb0>
 800b08a:	89a3      	ldrh	r3, [r4, #12]
 800b08c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b090:	81a3      	strh	r3, [r4, #12]
 800b092:	464d      	mov	r5, r9
 800b094:	e7cf      	b.n	800b036 <setvbuf+0xea>
 800b096:	2500      	movs	r5, #0
 800b098:	e7b2      	b.n	800b000 <setvbuf+0xb4>
 800b09a:	46a9      	mov	r9, r5
 800b09c:	e7f5      	b.n	800b08a <setvbuf+0x13e>
 800b09e:	60a2      	str	r2, [r4, #8]
 800b0a0:	e7e6      	b.n	800b070 <setvbuf+0x124>
 800b0a2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b0a4:	f000 f97e 	bl	800b3a4 <__retarget_lock_release_recursive>
 800b0a8:	e7e7      	b.n	800b07a <setvbuf+0x12e>
 800b0aa:	f04f 35ff 	mov.w	r5, #4294967295
 800b0ae:	e7bc      	b.n	800b02a <setvbuf+0xde>
 800b0b0:	20000024 	.word	0x20000024

0800b0b4 <siprintf>:
 800b0b4:	b40e      	push	{r1, r2, r3}
 800b0b6:	b510      	push	{r4, lr}
 800b0b8:	b09d      	sub	sp, #116	@ 0x74
 800b0ba:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b0bc:	9002      	str	r0, [sp, #8]
 800b0be:	9006      	str	r0, [sp, #24]
 800b0c0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b0c4:	480a      	ldr	r0, [pc, #40]	@ (800b0f0 <siprintf+0x3c>)
 800b0c6:	9107      	str	r1, [sp, #28]
 800b0c8:	9104      	str	r1, [sp, #16]
 800b0ca:	490a      	ldr	r1, [pc, #40]	@ (800b0f4 <siprintf+0x40>)
 800b0cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0d0:	9105      	str	r1, [sp, #20]
 800b0d2:	2400      	movs	r4, #0
 800b0d4:	a902      	add	r1, sp, #8
 800b0d6:	6800      	ldr	r0, [r0, #0]
 800b0d8:	9301      	str	r3, [sp, #4]
 800b0da:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b0dc:	f002 fc4e 	bl	800d97c <_svfiprintf_r>
 800b0e0:	9b02      	ldr	r3, [sp, #8]
 800b0e2:	701c      	strb	r4, [r3, #0]
 800b0e4:	b01d      	add	sp, #116	@ 0x74
 800b0e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0ea:	b003      	add	sp, #12
 800b0ec:	4770      	bx	lr
 800b0ee:	bf00      	nop
 800b0f0:	20000024 	.word	0x20000024
 800b0f4:	ffff0208 	.word	0xffff0208

0800b0f8 <__sread>:
 800b0f8:	b510      	push	{r4, lr}
 800b0fa:	460c      	mov	r4, r1
 800b0fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b100:	f000 f900 	bl	800b304 <_read_r>
 800b104:	2800      	cmp	r0, #0
 800b106:	bfab      	itete	ge
 800b108:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b10a:	89a3      	ldrhlt	r3, [r4, #12]
 800b10c:	181b      	addge	r3, r3, r0
 800b10e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b112:	bfac      	ite	ge
 800b114:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b116:	81a3      	strhlt	r3, [r4, #12]
 800b118:	bd10      	pop	{r4, pc}

0800b11a <__swrite>:
 800b11a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b11e:	461f      	mov	r7, r3
 800b120:	898b      	ldrh	r3, [r1, #12]
 800b122:	05db      	lsls	r3, r3, #23
 800b124:	4605      	mov	r5, r0
 800b126:	460c      	mov	r4, r1
 800b128:	4616      	mov	r6, r2
 800b12a:	d505      	bpl.n	800b138 <__swrite+0x1e>
 800b12c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b130:	2302      	movs	r3, #2
 800b132:	2200      	movs	r2, #0
 800b134:	f000 f8d4 	bl	800b2e0 <_lseek_r>
 800b138:	89a3      	ldrh	r3, [r4, #12]
 800b13a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b13e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b142:	81a3      	strh	r3, [r4, #12]
 800b144:	4632      	mov	r2, r6
 800b146:	463b      	mov	r3, r7
 800b148:	4628      	mov	r0, r5
 800b14a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b14e:	f000 b8eb 	b.w	800b328 <_write_r>

0800b152 <__sseek>:
 800b152:	b510      	push	{r4, lr}
 800b154:	460c      	mov	r4, r1
 800b156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b15a:	f000 f8c1 	bl	800b2e0 <_lseek_r>
 800b15e:	1c43      	adds	r3, r0, #1
 800b160:	89a3      	ldrh	r3, [r4, #12]
 800b162:	bf15      	itete	ne
 800b164:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b166:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b16a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b16e:	81a3      	strheq	r3, [r4, #12]
 800b170:	bf18      	it	ne
 800b172:	81a3      	strhne	r3, [r4, #12]
 800b174:	bd10      	pop	{r4, pc}

0800b176 <__sclose>:
 800b176:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b17a:	f000 b8a1 	b.w	800b2c0 <_close_r>

0800b17e <__swbuf_r>:
 800b17e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b180:	460e      	mov	r6, r1
 800b182:	4614      	mov	r4, r2
 800b184:	4605      	mov	r5, r0
 800b186:	b118      	cbz	r0, 800b190 <__swbuf_r+0x12>
 800b188:	6a03      	ldr	r3, [r0, #32]
 800b18a:	b90b      	cbnz	r3, 800b190 <__swbuf_r+0x12>
 800b18c:	f7ff fe30 	bl	800adf0 <__sinit>
 800b190:	69a3      	ldr	r3, [r4, #24]
 800b192:	60a3      	str	r3, [r4, #8]
 800b194:	89a3      	ldrh	r3, [r4, #12]
 800b196:	071a      	lsls	r2, r3, #28
 800b198:	d501      	bpl.n	800b19e <__swbuf_r+0x20>
 800b19a:	6923      	ldr	r3, [r4, #16]
 800b19c:	b943      	cbnz	r3, 800b1b0 <__swbuf_r+0x32>
 800b19e:	4621      	mov	r1, r4
 800b1a0:	4628      	mov	r0, r5
 800b1a2:	f000 f82b 	bl	800b1fc <__swsetup_r>
 800b1a6:	b118      	cbz	r0, 800b1b0 <__swbuf_r+0x32>
 800b1a8:	f04f 37ff 	mov.w	r7, #4294967295
 800b1ac:	4638      	mov	r0, r7
 800b1ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1b0:	6823      	ldr	r3, [r4, #0]
 800b1b2:	6922      	ldr	r2, [r4, #16]
 800b1b4:	1a98      	subs	r0, r3, r2
 800b1b6:	6963      	ldr	r3, [r4, #20]
 800b1b8:	b2f6      	uxtb	r6, r6
 800b1ba:	4283      	cmp	r3, r0
 800b1bc:	4637      	mov	r7, r6
 800b1be:	dc05      	bgt.n	800b1cc <__swbuf_r+0x4e>
 800b1c0:	4621      	mov	r1, r4
 800b1c2:	4628      	mov	r0, r5
 800b1c4:	f002 fe9c 	bl	800df00 <_fflush_r>
 800b1c8:	2800      	cmp	r0, #0
 800b1ca:	d1ed      	bne.n	800b1a8 <__swbuf_r+0x2a>
 800b1cc:	68a3      	ldr	r3, [r4, #8]
 800b1ce:	3b01      	subs	r3, #1
 800b1d0:	60a3      	str	r3, [r4, #8]
 800b1d2:	6823      	ldr	r3, [r4, #0]
 800b1d4:	1c5a      	adds	r2, r3, #1
 800b1d6:	6022      	str	r2, [r4, #0]
 800b1d8:	701e      	strb	r6, [r3, #0]
 800b1da:	6962      	ldr	r2, [r4, #20]
 800b1dc:	1c43      	adds	r3, r0, #1
 800b1de:	429a      	cmp	r2, r3
 800b1e0:	d004      	beq.n	800b1ec <__swbuf_r+0x6e>
 800b1e2:	89a3      	ldrh	r3, [r4, #12]
 800b1e4:	07db      	lsls	r3, r3, #31
 800b1e6:	d5e1      	bpl.n	800b1ac <__swbuf_r+0x2e>
 800b1e8:	2e0a      	cmp	r6, #10
 800b1ea:	d1df      	bne.n	800b1ac <__swbuf_r+0x2e>
 800b1ec:	4621      	mov	r1, r4
 800b1ee:	4628      	mov	r0, r5
 800b1f0:	f002 fe86 	bl	800df00 <_fflush_r>
 800b1f4:	2800      	cmp	r0, #0
 800b1f6:	d0d9      	beq.n	800b1ac <__swbuf_r+0x2e>
 800b1f8:	e7d6      	b.n	800b1a8 <__swbuf_r+0x2a>
	...

0800b1fc <__swsetup_r>:
 800b1fc:	b538      	push	{r3, r4, r5, lr}
 800b1fe:	4b29      	ldr	r3, [pc, #164]	@ (800b2a4 <__swsetup_r+0xa8>)
 800b200:	4605      	mov	r5, r0
 800b202:	6818      	ldr	r0, [r3, #0]
 800b204:	460c      	mov	r4, r1
 800b206:	b118      	cbz	r0, 800b210 <__swsetup_r+0x14>
 800b208:	6a03      	ldr	r3, [r0, #32]
 800b20a:	b90b      	cbnz	r3, 800b210 <__swsetup_r+0x14>
 800b20c:	f7ff fdf0 	bl	800adf0 <__sinit>
 800b210:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b214:	0719      	lsls	r1, r3, #28
 800b216:	d422      	bmi.n	800b25e <__swsetup_r+0x62>
 800b218:	06da      	lsls	r2, r3, #27
 800b21a:	d407      	bmi.n	800b22c <__swsetup_r+0x30>
 800b21c:	2209      	movs	r2, #9
 800b21e:	602a      	str	r2, [r5, #0]
 800b220:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b224:	81a3      	strh	r3, [r4, #12]
 800b226:	f04f 30ff 	mov.w	r0, #4294967295
 800b22a:	e033      	b.n	800b294 <__swsetup_r+0x98>
 800b22c:	0758      	lsls	r0, r3, #29
 800b22e:	d512      	bpl.n	800b256 <__swsetup_r+0x5a>
 800b230:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b232:	b141      	cbz	r1, 800b246 <__swsetup_r+0x4a>
 800b234:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b238:	4299      	cmp	r1, r3
 800b23a:	d002      	beq.n	800b242 <__swsetup_r+0x46>
 800b23c:	4628      	mov	r0, r5
 800b23e:	f000 ff13 	bl	800c068 <_free_r>
 800b242:	2300      	movs	r3, #0
 800b244:	6363      	str	r3, [r4, #52]	@ 0x34
 800b246:	89a3      	ldrh	r3, [r4, #12]
 800b248:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b24c:	81a3      	strh	r3, [r4, #12]
 800b24e:	2300      	movs	r3, #0
 800b250:	6063      	str	r3, [r4, #4]
 800b252:	6923      	ldr	r3, [r4, #16]
 800b254:	6023      	str	r3, [r4, #0]
 800b256:	89a3      	ldrh	r3, [r4, #12]
 800b258:	f043 0308 	orr.w	r3, r3, #8
 800b25c:	81a3      	strh	r3, [r4, #12]
 800b25e:	6923      	ldr	r3, [r4, #16]
 800b260:	b94b      	cbnz	r3, 800b276 <__swsetup_r+0x7a>
 800b262:	89a3      	ldrh	r3, [r4, #12]
 800b264:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b268:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b26c:	d003      	beq.n	800b276 <__swsetup_r+0x7a>
 800b26e:	4621      	mov	r1, r4
 800b270:	4628      	mov	r0, r5
 800b272:	f002 fe93 	bl	800df9c <__smakebuf_r>
 800b276:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b27a:	f013 0201 	ands.w	r2, r3, #1
 800b27e:	d00a      	beq.n	800b296 <__swsetup_r+0x9a>
 800b280:	2200      	movs	r2, #0
 800b282:	60a2      	str	r2, [r4, #8]
 800b284:	6962      	ldr	r2, [r4, #20]
 800b286:	4252      	negs	r2, r2
 800b288:	61a2      	str	r2, [r4, #24]
 800b28a:	6922      	ldr	r2, [r4, #16]
 800b28c:	b942      	cbnz	r2, 800b2a0 <__swsetup_r+0xa4>
 800b28e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b292:	d1c5      	bne.n	800b220 <__swsetup_r+0x24>
 800b294:	bd38      	pop	{r3, r4, r5, pc}
 800b296:	0799      	lsls	r1, r3, #30
 800b298:	bf58      	it	pl
 800b29a:	6962      	ldrpl	r2, [r4, #20]
 800b29c:	60a2      	str	r2, [r4, #8]
 800b29e:	e7f4      	b.n	800b28a <__swsetup_r+0x8e>
 800b2a0:	2000      	movs	r0, #0
 800b2a2:	e7f7      	b.n	800b294 <__swsetup_r+0x98>
 800b2a4:	20000024 	.word	0x20000024

0800b2a8 <memset>:
 800b2a8:	4402      	add	r2, r0
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	4293      	cmp	r3, r2
 800b2ae:	d100      	bne.n	800b2b2 <memset+0xa>
 800b2b0:	4770      	bx	lr
 800b2b2:	f803 1b01 	strb.w	r1, [r3], #1
 800b2b6:	e7f9      	b.n	800b2ac <memset+0x4>

0800b2b8 <_localeconv_r>:
 800b2b8:	4800      	ldr	r0, [pc, #0]	@ (800b2bc <_localeconv_r+0x4>)
 800b2ba:	4770      	bx	lr
 800b2bc:	20000164 	.word	0x20000164

0800b2c0 <_close_r>:
 800b2c0:	b538      	push	{r3, r4, r5, lr}
 800b2c2:	4d06      	ldr	r5, [pc, #24]	@ (800b2dc <_close_r+0x1c>)
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	4604      	mov	r4, r0
 800b2c8:	4608      	mov	r0, r1
 800b2ca:	602b      	str	r3, [r5, #0]
 800b2cc:	f7f8 f93e 	bl	800354c <_close>
 800b2d0:	1c43      	adds	r3, r0, #1
 800b2d2:	d102      	bne.n	800b2da <_close_r+0x1a>
 800b2d4:	682b      	ldr	r3, [r5, #0]
 800b2d6:	b103      	cbz	r3, 800b2da <_close_r+0x1a>
 800b2d8:	6023      	str	r3, [r4, #0]
 800b2da:	bd38      	pop	{r3, r4, r5, pc}
 800b2dc:	200006dc 	.word	0x200006dc

0800b2e0 <_lseek_r>:
 800b2e0:	b538      	push	{r3, r4, r5, lr}
 800b2e2:	4d07      	ldr	r5, [pc, #28]	@ (800b300 <_lseek_r+0x20>)
 800b2e4:	4604      	mov	r4, r0
 800b2e6:	4608      	mov	r0, r1
 800b2e8:	4611      	mov	r1, r2
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	602a      	str	r2, [r5, #0]
 800b2ee:	461a      	mov	r2, r3
 800b2f0:	f7f8 f953 	bl	800359a <_lseek>
 800b2f4:	1c43      	adds	r3, r0, #1
 800b2f6:	d102      	bne.n	800b2fe <_lseek_r+0x1e>
 800b2f8:	682b      	ldr	r3, [r5, #0]
 800b2fa:	b103      	cbz	r3, 800b2fe <_lseek_r+0x1e>
 800b2fc:	6023      	str	r3, [r4, #0]
 800b2fe:	bd38      	pop	{r3, r4, r5, pc}
 800b300:	200006dc 	.word	0x200006dc

0800b304 <_read_r>:
 800b304:	b538      	push	{r3, r4, r5, lr}
 800b306:	4d07      	ldr	r5, [pc, #28]	@ (800b324 <_read_r+0x20>)
 800b308:	4604      	mov	r4, r0
 800b30a:	4608      	mov	r0, r1
 800b30c:	4611      	mov	r1, r2
 800b30e:	2200      	movs	r2, #0
 800b310:	602a      	str	r2, [r5, #0]
 800b312:	461a      	mov	r2, r3
 800b314:	f7f8 f8e1 	bl	80034da <_read>
 800b318:	1c43      	adds	r3, r0, #1
 800b31a:	d102      	bne.n	800b322 <_read_r+0x1e>
 800b31c:	682b      	ldr	r3, [r5, #0]
 800b31e:	b103      	cbz	r3, 800b322 <_read_r+0x1e>
 800b320:	6023      	str	r3, [r4, #0]
 800b322:	bd38      	pop	{r3, r4, r5, pc}
 800b324:	200006dc 	.word	0x200006dc

0800b328 <_write_r>:
 800b328:	b538      	push	{r3, r4, r5, lr}
 800b32a:	4d07      	ldr	r5, [pc, #28]	@ (800b348 <_write_r+0x20>)
 800b32c:	4604      	mov	r4, r0
 800b32e:	4608      	mov	r0, r1
 800b330:	4611      	mov	r1, r2
 800b332:	2200      	movs	r2, #0
 800b334:	602a      	str	r2, [r5, #0]
 800b336:	461a      	mov	r2, r3
 800b338:	f7f8 f8ec 	bl	8003514 <_write>
 800b33c:	1c43      	adds	r3, r0, #1
 800b33e:	d102      	bne.n	800b346 <_write_r+0x1e>
 800b340:	682b      	ldr	r3, [r5, #0]
 800b342:	b103      	cbz	r3, 800b346 <_write_r+0x1e>
 800b344:	6023      	str	r3, [r4, #0]
 800b346:	bd38      	pop	{r3, r4, r5, pc}
 800b348:	200006dc 	.word	0x200006dc

0800b34c <__errno>:
 800b34c:	4b01      	ldr	r3, [pc, #4]	@ (800b354 <__errno+0x8>)
 800b34e:	6818      	ldr	r0, [r3, #0]
 800b350:	4770      	bx	lr
 800b352:	bf00      	nop
 800b354:	20000024 	.word	0x20000024

0800b358 <__libc_init_array>:
 800b358:	b570      	push	{r4, r5, r6, lr}
 800b35a:	4d0d      	ldr	r5, [pc, #52]	@ (800b390 <__libc_init_array+0x38>)
 800b35c:	4c0d      	ldr	r4, [pc, #52]	@ (800b394 <__libc_init_array+0x3c>)
 800b35e:	1b64      	subs	r4, r4, r5
 800b360:	10a4      	asrs	r4, r4, #2
 800b362:	2600      	movs	r6, #0
 800b364:	42a6      	cmp	r6, r4
 800b366:	d109      	bne.n	800b37c <__libc_init_array+0x24>
 800b368:	4d0b      	ldr	r5, [pc, #44]	@ (800b398 <__libc_init_array+0x40>)
 800b36a:	4c0c      	ldr	r4, [pc, #48]	@ (800b39c <__libc_init_array+0x44>)
 800b36c:	f003 fbde 	bl	800eb2c <_init>
 800b370:	1b64      	subs	r4, r4, r5
 800b372:	10a4      	asrs	r4, r4, #2
 800b374:	2600      	movs	r6, #0
 800b376:	42a6      	cmp	r6, r4
 800b378:	d105      	bne.n	800b386 <__libc_init_array+0x2e>
 800b37a:	bd70      	pop	{r4, r5, r6, pc}
 800b37c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b380:	4798      	blx	r3
 800b382:	3601      	adds	r6, #1
 800b384:	e7ee      	b.n	800b364 <__libc_init_array+0xc>
 800b386:	f855 3b04 	ldr.w	r3, [r5], #4
 800b38a:	4798      	blx	r3
 800b38c:	3601      	adds	r6, #1
 800b38e:	e7f2      	b.n	800b376 <__libc_init_array+0x1e>
 800b390:	0800f8d4 	.word	0x0800f8d4
 800b394:	0800f8d4 	.word	0x0800f8d4
 800b398:	0800f8d4 	.word	0x0800f8d4
 800b39c:	0800f8d8 	.word	0x0800f8d8

0800b3a0 <__retarget_lock_init_recursive>:
 800b3a0:	4770      	bx	lr

0800b3a2 <__retarget_lock_acquire_recursive>:
 800b3a2:	4770      	bx	lr

0800b3a4 <__retarget_lock_release_recursive>:
 800b3a4:	4770      	bx	lr
	...

0800b3a8 <nanf>:
 800b3a8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b3b0 <nanf+0x8>
 800b3ac:	4770      	bx	lr
 800b3ae:	bf00      	nop
 800b3b0:	7fc00000 	.word	0x7fc00000

0800b3b4 <quorem>:
 800b3b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3b8:	6903      	ldr	r3, [r0, #16]
 800b3ba:	690c      	ldr	r4, [r1, #16]
 800b3bc:	42a3      	cmp	r3, r4
 800b3be:	4607      	mov	r7, r0
 800b3c0:	db7e      	blt.n	800b4c0 <quorem+0x10c>
 800b3c2:	3c01      	subs	r4, #1
 800b3c4:	f101 0814 	add.w	r8, r1, #20
 800b3c8:	00a3      	lsls	r3, r4, #2
 800b3ca:	f100 0514 	add.w	r5, r0, #20
 800b3ce:	9300      	str	r3, [sp, #0]
 800b3d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b3d4:	9301      	str	r3, [sp, #4]
 800b3d6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b3da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b3de:	3301      	adds	r3, #1
 800b3e0:	429a      	cmp	r2, r3
 800b3e2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b3e6:	fbb2 f6f3 	udiv	r6, r2, r3
 800b3ea:	d32e      	bcc.n	800b44a <quorem+0x96>
 800b3ec:	f04f 0a00 	mov.w	sl, #0
 800b3f0:	46c4      	mov	ip, r8
 800b3f2:	46ae      	mov	lr, r5
 800b3f4:	46d3      	mov	fp, sl
 800b3f6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b3fa:	b298      	uxth	r0, r3
 800b3fc:	fb06 a000 	mla	r0, r6, r0, sl
 800b400:	0c02      	lsrs	r2, r0, #16
 800b402:	0c1b      	lsrs	r3, r3, #16
 800b404:	fb06 2303 	mla	r3, r6, r3, r2
 800b408:	f8de 2000 	ldr.w	r2, [lr]
 800b40c:	b280      	uxth	r0, r0
 800b40e:	b292      	uxth	r2, r2
 800b410:	1a12      	subs	r2, r2, r0
 800b412:	445a      	add	r2, fp
 800b414:	f8de 0000 	ldr.w	r0, [lr]
 800b418:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b41c:	b29b      	uxth	r3, r3
 800b41e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b422:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b426:	b292      	uxth	r2, r2
 800b428:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b42c:	45e1      	cmp	r9, ip
 800b42e:	f84e 2b04 	str.w	r2, [lr], #4
 800b432:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b436:	d2de      	bcs.n	800b3f6 <quorem+0x42>
 800b438:	9b00      	ldr	r3, [sp, #0]
 800b43a:	58eb      	ldr	r3, [r5, r3]
 800b43c:	b92b      	cbnz	r3, 800b44a <quorem+0x96>
 800b43e:	9b01      	ldr	r3, [sp, #4]
 800b440:	3b04      	subs	r3, #4
 800b442:	429d      	cmp	r5, r3
 800b444:	461a      	mov	r2, r3
 800b446:	d32f      	bcc.n	800b4a8 <quorem+0xf4>
 800b448:	613c      	str	r4, [r7, #16]
 800b44a:	4638      	mov	r0, r7
 800b44c:	f001 f9c8 	bl	800c7e0 <__mcmp>
 800b450:	2800      	cmp	r0, #0
 800b452:	db25      	blt.n	800b4a0 <quorem+0xec>
 800b454:	4629      	mov	r1, r5
 800b456:	2000      	movs	r0, #0
 800b458:	f858 2b04 	ldr.w	r2, [r8], #4
 800b45c:	f8d1 c000 	ldr.w	ip, [r1]
 800b460:	fa1f fe82 	uxth.w	lr, r2
 800b464:	fa1f f38c 	uxth.w	r3, ip
 800b468:	eba3 030e 	sub.w	r3, r3, lr
 800b46c:	4403      	add	r3, r0
 800b46e:	0c12      	lsrs	r2, r2, #16
 800b470:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b474:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b478:	b29b      	uxth	r3, r3
 800b47a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b47e:	45c1      	cmp	r9, r8
 800b480:	f841 3b04 	str.w	r3, [r1], #4
 800b484:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b488:	d2e6      	bcs.n	800b458 <quorem+0xa4>
 800b48a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b48e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b492:	b922      	cbnz	r2, 800b49e <quorem+0xea>
 800b494:	3b04      	subs	r3, #4
 800b496:	429d      	cmp	r5, r3
 800b498:	461a      	mov	r2, r3
 800b49a:	d30b      	bcc.n	800b4b4 <quorem+0x100>
 800b49c:	613c      	str	r4, [r7, #16]
 800b49e:	3601      	adds	r6, #1
 800b4a0:	4630      	mov	r0, r6
 800b4a2:	b003      	add	sp, #12
 800b4a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4a8:	6812      	ldr	r2, [r2, #0]
 800b4aa:	3b04      	subs	r3, #4
 800b4ac:	2a00      	cmp	r2, #0
 800b4ae:	d1cb      	bne.n	800b448 <quorem+0x94>
 800b4b0:	3c01      	subs	r4, #1
 800b4b2:	e7c6      	b.n	800b442 <quorem+0x8e>
 800b4b4:	6812      	ldr	r2, [r2, #0]
 800b4b6:	3b04      	subs	r3, #4
 800b4b8:	2a00      	cmp	r2, #0
 800b4ba:	d1ef      	bne.n	800b49c <quorem+0xe8>
 800b4bc:	3c01      	subs	r4, #1
 800b4be:	e7ea      	b.n	800b496 <quorem+0xe2>
 800b4c0:	2000      	movs	r0, #0
 800b4c2:	e7ee      	b.n	800b4a2 <quorem+0xee>
 800b4c4:	0000      	movs	r0, r0
	...

0800b4c8 <_dtoa_r>:
 800b4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4cc:	69c7      	ldr	r7, [r0, #28]
 800b4ce:	b097      	sub	sp, #92	@ 0x5c
 800b4d0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b4d4:	ec55 4b10 	vmov	r4, r5, d0
 800b4d8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b4da:	9107      	str	r1, [sp, #28]
 800b4dc:	4681      	mov	r9, r0
 800b4de:	920c      	str	r2, [sp, #48]	@ 0x30
 800b4e0:	9311      	str	r3, [sp, #68]	@ 0x44
 800b4e2:	b97f      	cbnz	r7, 800b504 <_dtoa_r+0x3c>
 800b4e4:	2010      	movs	r0, #16
 800b4e6:	f000 fe09 	bl	800c0fc <malloc>
 800b4ea:	4602      	mov	r2, r0
 800b4ec:	f8c9 001c 	str.w	r0, [r9, #28]
 800b4f0:	b920      	cbnz	r0, 800b4fc <_dtoa_r+0x34>
 800b4f2:	4ba9      	ldr	r3, [pc, #676]	@ (800b798 <_dtoa_r+0x2d0>)
 800b4f4:	21ef      	movs	r1, #239	@ 0xef
 800b4f6:	48a9      	ldr	r0, [pc, #676]	@ (800b79c <_dtoa_r+0x2d4>)
 800b4f8:	f002 fe02 	bl	800e100 <__assert_func>
 800b4fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b500:	6007      	str	r7, [r0, #0]
 800b502:	60c7      	str	r7, [r0, #12]
 800b504:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b508:	6819      	ldr	r1, [r3, #0]
 800b50a:	b159      	cbz	r1, 800b524 <_dtoa_r+0x5c>
 800b50c:	685a      	ldr	r2, [r3, #4]
 800b50e:	604a      	str	r2, [r1, #4]
 800b510:	2301      	movs	r3, #1
 800b512:	4093      	lsls	r3, r2
 800b514:	608b      	str	r3, [r1, #8]
 800b516:	4648      	mov	r0, r9
 800b518:	f000 fee6 	bl	800c2e8 <_Bfree>
 800b51c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b520:	2200      	movs	r2, #0
 800b522:	601a      	str	r2, [r3, #0]
 800b524:	1e2b      	subs	r3, r5, #0
 800b526:	bfb9      	ittee	lt
 800b528:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b52c:	9305      	strlt	r3, [sp, #20]
 800b52e:	2300      	movge	r3, #0
 800b530:	6033      	strge	r3, [r6, #0]
 800b532:	9f05      	ldr	r7, [sp, #20]
 800b534:	4b9a      	ldr	r3, [pc, #616]	@ (800b7a0 <_dtoa_r+0x2d8>)
 800b536:	bfbc      	itt	lt
 800b538:	2201      	movlt	r2, #1
 800b53a:	6032      	strlt	r2, [r6, #0]
 800b53c:	43bb      	bics	r3, r7
 800b53e:	d112      	bne.n	800b566 <_dtoa_r+0x9e>
 800b540:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b542:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b546:	6013      	str	r3, [r2, #0]
 800b548:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b54c:	4323      	orrs	r3, r4
 800b54e:	f000 855a 	beq.w	800c006 <_dtoa_r+0xb3e>
 800b552:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b554:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b7b4 <_dtoa_r+0x2ec>
 800b558:	2b00      	cmp	r3, #0
 800b55a:	f000 855c 	beq.w	800c016 <_dtoa_r+0xb4e>
 800b55e:	f10a 0303 	add.w	r3, sl, #3
 800b562:	f000 bd56 	b.w	800c012 <_dtoa_r+0xb4a>
 800b566:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b56a:	2200      	movs	r2, #0
 800b56c:	ec51 0b17 	vmov	r0, r1, d7
 800b570:	2300      	movs	r3, #0
 800b572:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b576:	f7f5 fac7 	bl	8000b08 <__aeabi_dcmpeq>
 800b57a:	4680      	mov	r8, r0
 800b57c:	b158      	cbz	r0, 800b596 <_dtoa_r+0xce>
 800b57e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b580:	2301      	movs	r3, #1
 800b582:	6013      	str	r3, [r2, #0]
 800b584:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b586:	b113      	cbz	r3, 800b58e <_dtoa_r+0xc6>
 800b588:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b58a:	4b86      	ldr	r3, [pc, #536]	@ (800b7a4 <_dtoa_r+0x2dc>)
 800b58c:	6013      	str	r3, [r2, #0]
 800b58e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b7b8 <_dtoa_r+0x2f0>
 800b592:	f000 bd40 	b.w	800c016 <_dtoa_r+0xb4e>
 800b596:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b59a:	aa14      	add	r2, sp, #80	@ 0x50
 800b59c:	a915      	add	r1, sp, #84	@ 0x54
 800b59e:	4648      	mov	r0, r9
 800b5a0:	f001 fa3e 	bl	800ca20 <__d2b>
 800b5a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b5a8:	9002      	str	r0, [sp, #8]
 800b5aa:	2e00      	cmp	r6, #0
 800b5ac:	d078      	beq.n	800b6a0 <_dtoa_r+0x1d8>
 800b5ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b5b0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b5b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b5b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b5bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b5c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b5c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b5c8:	4619      	mov	r1, r3
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	4b76      	ldr	r3, [pc, #472]	@ (800b7a8 <_dtoa_r+0x2e0>)
 800b5ce:	f7f4 fe7b 	bl	80002c8 <__aeabi_dsub>
 800b5d2:	a36b      	add	r3, pc, #428	@ (adr r3, 800b780 <_dtoa_r+0x2b8>)
 800b5d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d8:	f7f5 f82e 	bl	8000638 <__aeabi_dmul>
 800b5dc:	a36a      	add	r3, pc, #424	@ (adr r3, 800b788 <_dtoa_r+0x2c0>)
 800b5de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5e2:	f7f4 fe73 	bl	80002cc <__adddf3>
 800b5e6:	4604      	mov	r4, r0
 800b5e8:	4630      	mov	r0, r6
 800b5ea:	460d      	mov	r5, r1
 800b5ec:	f7f4 ffba 	bl	8000564 <__aeabi_i2d>
 800b5f0:	a367      	add	r3, pc, #412	@ (adr r3, 800b790 <_dtoa_r+0x2c8>)
 800b5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f6:	f7f5 f81f 	bl	8000638 <__aeabi_dmul>
 800b5fa:	4602      	mov	r2, r0
 800b5fc:	460b      	mov	r3, r1
 800b5fe:	4620      	mov	r0, r4
 800b600:	4629      	mov	r1, r5
 800b602:	f7f4 fe63 	bl	80002cc <__adddf3>
 800b606:	4604      	mov	r4, r0
 800b608:	460d      	mov	r5, r1
 800b60a:	f7f5 fac5 	bl	8000b98 <__aeabi_d2iz>
 800b60e:	2200      	movs	r2, #0
 800b610:	4607      	mov	r7, r0
 800b612:	2300      	movs	r3, #0
 800b614:	4620      	mov	r0, r4
 800b616:	4629      	mov	r1, r5
 800b618:	f7f5 fa80 	bl	8000b1c <__aeabi_dcmplt>
 800b61c:	b140      	cbz	r0, 800b630 <_dtoa_r+0x168>
 800b61e:	4638      	mov	r0, r7
 800b620:	f7f4 ffa0 	bl	8000564 <__aeabi_i2d>
 800b624:	4622      	mov	r2, r4
 800b626:	462b      	mov	r3, r5
 800b628:	f7f5 fa6e 	bl	8000b08 <__aeabi_dcmpeq>
 800b62c:	b900      	cbnz	r0, 800b630 <_dtoa_r+0x168>
 800b62e:	3f01      	subs	r7, #1
 800b630:	2f16      	cmp	r7, #22
 800b632:	d852      	bhi.n	800b6da <_dtoa_r+0x212>
 800b634:	4b5d      	ldr	r3, [pc, #372]	@ (800b7ac <_dtoa_r+0x2e4>)
 800b636:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b63a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b63e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b642:	f7f5 fa6b 	bl	8000b1c <__aeabi_dcmplt>
 800b646:	2800      	cmp	r0, #0
 800b648:	d049      	beq.n	800b6de <_dtoa_r+0x216>
 800b64a:	3f01      	subs	r7, #1
 800b64c:	2300      	movs	r3, #0
 800b64e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b650:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b652:	1b9b      	subs	r3, r3, r6
 800b654:	1e5a      	subs	r2, r3, #1
 800b656:	bf45      	ittet	mi
 800b658:	f1c3 0301 	rsbmi	r3, r3, #1
 800b65c:	9300      	strmi	r3, [sp, #0]
 800b65e:	2300      	movpl	r3, #0
 800b660:	2300      	movmi	r3, #0
 800b662:	9206      	str	r2, [sp, #24]
 800b664:	bf54      	ite	pl
 800b666:	9300      	strpl	r3, [sp, #0]
 800b668:	9306      	strmi	r3, [sp, #24]
 800b66a:	2f00      	cmp	r7, #0
 800b66c:	db39      	blt.n	800b6e2 <_dtoa_r+0x21a>
 800b66e:	9b06      	ldr	r3, [sp, #24]
 800b670:	970d      	str	r7, [sp, #52]	@ 0x34
 800b672:	443b      	add	r3, r7
 800b674:	9306      	str	r3, [sp, #24]
 800b676:	2300      	movs	r3, #0
 800b678:	9308      	str	r3, [sp, #32]
 800b67a:	9b07      	ldr	r3, [sp, #28]
 800b67c:	2b09      	cmp	r3, #9
 800b67e:	d863      	bhi.n	800b748 <_dtoa_r+0x280>
 800b680:	2b05      	cmp	r3, #5
 800b682:	bfc4      	itt	gt
 800b684:	3b04      	subgt	r3, #4
 800b686:	9307      	strgt	r3, [sp, #28]
 800b688:	9b07      	ldr	r3, [sp, #28]
 800b68a:	f1a3 0302 	sub.w	r3, r3, #2
 800b68e:	bfcc      	ite	gt
 800b690:	2400      	movgt	r4, #0
 800b692:	2401      	movle	r4, #1
 800b694:	2b03      	cmp	r3, #3
 800b696:	d863      	bhi.n	800b760 <_dtoa_r+0x298>
 800b698:	e8df f003 	tbb	[pc, r3]
 800b69c:	2b375452 	.word	0x2b375452
 800b6a0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b6a4:	441e      	add	r6, r3
 800b6a6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b6aa:	2b20      	cmp	r3, #32
 800b6ac:	bfc1      	itttt	gt
 800b6ae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b6b2:	409f      	lslgt	r7, r3
 800b6b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b6b8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b6bc:	bfd6      	itet	le
 800b6be:	f1c3 0320 	rsble	r3, r3, #32
 800b6c2:	ea47 0003 	orrgt.w	r0, r7, r3
 800b6c6:	fa04 f003 	lslle.w	r0, r4, r3
 800b6ca:	f7f4 ff3b 	bl	8000544 <__aeabi_ui2d>
 800b6ce:	2201      	movs	r2, #1
 800b6d0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b6d4:	3e01      	subs	r6, #1
 800b6d6:	9212      	str	r2, [sp, #72]	@ 0x48
 800b6d8:	e776      	b.n	800b5c8 <_dtoa_r+0x100>
 800b6da:	2301      	movs	r3, #1
 800b6dc:	e7b7      	b.n	800b64e <_dtoa_r+0x186>
 800b6de:	9010      	str	r0, [sp, #64]	@ 0x40
 800b6e0:	e7b6      	b.n	800b650 <_dtoa_r+0x188>
 800b6e2:	9b00      	ldr	r3, [sp, #0]
 800b6e4:	1bdb      	subs	r3, r3, r7
 800b6e6:	9300      	str	r3, [sp, #0]
 800b6e8:	427b      	negs	r3, r7
 800b6ea:	9308      	str	r3, [sp, #32]
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	930d      	str	r3, [sp, #52]	@ 0x34
 800b6f0:	e7c3      	b.n	800b67a <_dtoa_r+0x1b2>
 800b6f2:	2301      	movs	r3, #1
 800b6f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b6f8:	eb07 0b03 	add.w	fp, r7, r3
 800b6fc:	f10b 0301 	add.w	r3, fp, #1
 800b700:	2b01      	cmp	r3, #1
 800b702:	9303      	str	r3, [sp, #12]
 800b704:	bfb8      	it	lt
 800b706:	2301      	movlt	r3, #1
 800b708:	e006      	b.n	800b718 <_dtoa_r+0x250>
 800b70a:	2301      	movs	r3, #1
 800b70c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b70e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b710:	2b00      	cmp	r3, #0
 800b712:	dd28      	ble.n	800b766 <_dtoa_r+0x29e>
 800b714:	469b      	mov	fp, r3
 800b716:	9303      	str	r3, [sp, #12]
 800b718:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b71c:	2100      	movs	r1, #0
 800b71e:	2204      	movs	r2, #4
 800b720:	f102 0514 	add.w	r5, r2, #20
 800b724:	429d      	cmp	r5, r3
 800b726:	d926      	bls.n	800b776 <_dtoa_r+0x2ae>
 800b728:	6041      	str	r1, [r0, #4]
 800b72a:	4648      	mov	r0, r9
 800b72c:	f000 fd9c 	bl	800c268 <_Balloc>
 800b730:	4682      	mov	sl, r0
 800b732:	2800      	cmp	r0, #0
 800b734:	d142      	bne.n	800b7bc <_dtoa_r+0x2f4>
 800b736:	4b1e      	ldr	r3, [pc, #120]	@ (800b7b0 <_dtoa_r+0x2e8>)
 800b738:	4602      	mov	r2, r0
 800b73a:	f240 11af 	movw	r1, #431	@ 0x1af
 800b73e:	e6da      	b.n	800b4f6 <_dtoa_r+0x2e>
 800b740:	2300      	movs	r3, #0
 800b742:	e7e3      	b.n	800b70c <_dtoa_r+0x244>
 800b744:	2300      	movs	r3, #0
 800b746:	e7d5      	b.n	800b6f4 <_dtoa_r+0x22c>
 800b748:	2401      	movs	r4, #1
 800b74a:	2300      	movs	r3, #0
 800b74c:	9307      	str	r3, [sp, #28]
 800b74e:	9409      	str	r4, [sp, #36]	@ 0x24
 800b750:	f04f 3bff 	mov.w	fp, #4294967295
 800b754:	2200      	movs	r2, #0
 800b756:	f8cd b00c 	str.w	fp, [sp, #12]
 800b75a:	2312      	movs	r3, #18
 800b75c:	920c      	str	r2, [sp, #48]	@ 0x30
 800b75e:	e7db      	b.n	800b718 <_dtoa_r+0x250>
 800b760:	2301      	movs	r3, #1
 800b762:	9309      	str	r3, [sp, #36]	@ 0x24
 800b764:	e7f4      	b.n	800b750 <_dtoa_r+0x288>
 800b766:	f04f 0b01 	mov.w	fp, #1
 800b76a:	f8cd b00c 	str.w	fp, [sp, #12]
 800b76e:	465b      	mov	r3, fp
 800b770:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b774:	e7d0      	b.n	800b718 <_dtoa_r+0x250>
 800b776:	3101      	adds	r1, #1
 800b778:	0052      	lsls	r2, r2, #1
 800b77a:	e7d1      	b.n	800b720 <_dtoa_r+0x258>
 800b77c:	f3af 8000 	nop.w
 800b780:	636f4361 	.word	0x636f4361
 800b784:	3fd287a7 	.word	0x3fd287a7
 800b788:	8b60c8b3 	.word	0x8b60c8b3
 800b78c:	3fc68a28 	.word	0x3fc68a28
 800b790:	509f79fb 	.word	0x509f79fb
 800b794:	3fd34413 	.word	0x3fd34413
 800b798:	0800f4de 	.word	0x0800f4de
 800b79c:	0800f4f5 	.word	0x0800f4f5
 800b7a0:	7ff00000 	.word	0x7ff00000
 800b7a4:	0800f4a9 	.word	0x0800f4a9
 800b7a8:	3ff80000 	.word	0x3ff80000
 800b7ac:	0800f6a8 	.word	0x0800f6a8
 800b7b0:	0800f54d 	.word	0x0800f54d
 800b7b4:	0800f4da 	.word	0x0800f4da
 800b7b8:	0800f4a8 	.word	0x0800f4a8
 800b7bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b7c0:	6018      	str	r0, [r3, #0]
 800b7c2:	9b03      	ldr	r3, [sp, #12]
 800b7c4:	2b0e      	cmp	r3, #14
 800b7c6:	f200 80a1 	bhi.w	800b90c <_dtoa_r+0x444>
 800b7ca:	2c00      	cmp	r4, #0
 800b7cc:	f000 809e 	beq.w	800b90c <_dtoa_r+0x444>
 800b7d0:	2f00      	cmp	r7, #0
 800b7d2:	dd33      	ble.n	800b83c <_dtoa_r+0x374>
 800b7d4:	4b9c      	ldr	r3, [pc, #624]	@ (800ba48 <_dtoa_r+0x580>)
 800b7d6:	f007 020f 	and.w	r2, r7, #15
 800b7da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b7de:	ed93 7b00 	vldr	d7, [r3]
 800b7e2:	05f8      	lsls	r0, r7, #23
 800b7e4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b7e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b7ec:	d516      	bpl.n	800b81c <_dtoa_r+0x354>
 800b7ee:	4b97      	ldr	r3, [pc, #604]	@ (800ba4c <_dtoa_r+0x584>)
 800b7f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b7f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b7f8:	f7f5 f848 	bl	800088c <__aeabi_ddiv>
 800b7fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b800:	f004 040f 	and.w	r4, r4, #15
 800b804:	2603      	movs	r6, #3
 800b806:	4d91      	ldr	r5, [pc, #580]	@ (800ba4c <_dtoa_r+0x584>)
 800b808:	b954      	cbnz	r4, 800b820 <_dtoa_r+0x358>
 800b80a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b80e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b812:	f7f5 f83b 	bl	800088c <__aeabi_ddiv>
 800b816:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b81a:	e028      	b.n	800b86e <_dtoa_r+0x3a6>
 800b81c:	2602      	movs	r6, #2
 800b81e:	e7f2      	b.n	800b806 <_dtoa_r+0x33e>
 800b820:	07e1      	lsls	r1, r4, #31
 800b822:	d508      	bpl.n	800b836 <_dtoa_r+0x36e>
 800b824:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b828:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b82c:	f7f4 ff04 	bl	8000638 <__aeabi_dmul>
 800b830:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b834:	3601      	adds	r6, #1
 800b836:	1064      	asrs	r4, r4, #1
 800b838:	3508      	adds	r5, #8
 800b83a:	e7e5      	b.n	800b808 <_dtoa_r+0x340>
 800b83c:	f000 80af 	beq.w	800b99e <_dtoa_r+0x4d6>
 800b840:	427c      	negs	r4, r7
 800b842:	4b81      	ldr	r3, [pc, #516]	@ (800ba48 <_dtoa_r+0x580>)
 800b844:	4d81      	ldr	r5, [pc, #516]	@ (800ba4c <_dtoa_r+0x584>)
 800b846:	f004 020f 	and.w	r2, r4, #15
 800b84a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b84e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b852:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b856:	f7f4 feef 	bl	8000638 <__aeabi_dmul>
 800b85a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b85e:	1124      	asrs	r4, r4, #4
 800b860:	2300      	movs	r3, #0
 800b862:	2602      	movs	r6, #2
 800b864:	2c00      	cmp	r4, #0
 800b866:	f040 808f 	bne.w	800b988 <_dtoa_r+0x4c0>
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d1d3      	bne.n	800b816 <_dtoa_r+0x34e>
 800b86e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b870:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b874:	2b00      	cmp	r3, #0
 800b876:	f000 8094 	beq.w	800b9a2 <_dtoa_r+0x4da>
 800b87a:	4b75      	ldr	r3, [pc, #468]	@ (800ba50 <_dtoa_r+0x588>)
 800b87c:	2200      	movs	r2, #0
 800b87e:	4620      	mov	r0, r4
 800b880:	4629      	mov	r1, r5
 800b882:	f7f5 f94b 	bl	8000b1c <__aeabi_dcmplt>
 800b886:	2800      	cmp	r0, #0
 800b888:	f000 808b 	beq.w	800b9a2 <_dtoa_r+0x4da>
 800b88c:	9b03      	ldr	r3, [sp, #12]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	f000 8087 	beq.w	800b9a2 <_dtoa_r+0x4da>
 800b894:	f1bb 0f00 	cmp.w	fp, #0
 800b898:	dd34      	ble.n	800b904 <_dtoa_r+0x43c>
 800b89a:	4620      	mov	r0, r4
 800b89c:	4b6d      	ldr	r3, [pc, #436]	@ (800ba54 <_dtoa_r+0x58c>)
 800b89e:	2200      	movs	r2, #0
 800b8a0:	4629      	mov	r1, r5
 800b8a2:	f7f4 fec9 	bl	8000638 <__aeabi_dmul>
 800b8a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b8aa:	f107 38ff 	add.w	r8, r7, #4294967295
 800b8ae:	3601      	adds	r6, #1
 800b8b0:	465c      	mov	r4, fp
 800b8b2:	4630      	mov	r0, r6
 800b8b4:	f7f4 fe56 	bl	8000564 <__aeabi_i2d>
 800b8b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b8bc:	f7f4 febc 	bl	8000638 <__aeabi_dmul>
 800b8c0:	4b65      	ldr	r3, [pc, #404]	@ (800ba58 <_dtoa_r+0x590>)
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	f7f4 fd02 	bl	80002cc <__adddf3>
 800b8c8:	4605      	mov	r5, r0
 800b8ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b8ce:	2c00      	cmp	r4, #0
 800b8d0:	d16a      	bne.n	800b9a8 <_dtoa_r+0x4e0>
 800b8d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8d6:	4b61      	ldr	r3, [pc, #388]	@ (800ba5c <_dtoa_r+0x594>)
 800b8d8:	2200      	movs	r2, #0
 800b8da:	f7f4 fcf5 	bl	80002c8 <__aeabi_dsub>
 800b8de:	4602      	mov	r2, r0
 800b8e0:	460b      	mov	r3, r1
 800b8e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b8e6:	462a      	mov	r2, r5
 800b8e8:	4633      	mov	r3, r6
 800b8ea:	f7f5 f935 	bl	8000b58 <__aeabi_dcmpgt>
 800b8ee:	2800      	cmp	r0, #0
 800b8f0:	f040 8298 	bne.w	800be24 <_dtoa_r+0x95c>
 800b8f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8f8:	462a      	mov	r2, r5
 800b8fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b8fe:	f7f5 f90d 	bl	8000b1c <__aeabi_dcmplt>
 800b902:	bb38      	cbnz	r0, 800b954 <_dtoa_r+0x48c>
 800b904:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b908:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b90c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b90e:	2b00      	cmp	r3, #0
 800b910:	f2c0 8157 	blt.w	800bbc2 <_dtoa_r+0x6fa>
 800b914:	2f0e      	cmp	r7, #14
 800b916:	f300 8154 	bgt.w	800bbc2 <_dtoa_r+0x6fa>
 800b91a:	4b4b      	ldr	r3, [pc, #300]	@ (800ba48 <_dtoa_r+0x580>)
 800b91c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b920:	ed93 7b00 	vldr	d7, [r3]
 800b924:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b926:	2b00      	cmp	r3, #0
 800b928:	ed8d 7b00 	vstr	d7, [sp]
 800b92c:	f280 80e5 	bge.w	800bafa <_dtoa_r+0x632>
 800b930:	9b03      	ldr	r3, [sp, #12]
 800b932:	2b00      	cmp	r3, #0
 800b934:	f300 80e1 	bgt.w	800bafa <_dtoa_r+0x632>
 800b938:	d10c      	bne.n	800b954 <_dtoa_r+0x48c>
 800b93a:	4b48      	ldr	r3, [pc, #288]	@ (800ba5c <_dtoa_r+0x594>)
 800b93c:	2200      	movs	r2, #0
 800b93e:	ec51 0b17 	vmov	r0, r1, d7
 800b942:	f7f4 fe79 	bl	8000638 <__aeabi_dmul>
 800b946:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b94a:	f7f5 f8fb 	bl	8000b44 <__aeabi_dcmpge>
 800b94e:	2800      	cmp	r0, #0
 800b950:	f000 8266 	beq.w	800be20 <_dtoa_r+0x958>
 800b954:	2400      	movs	r4, #0
 800b956:	4625      	mov	r5, r4
 800b958:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b95a:	4656      	mov	r6, sl
 800b95c:	ea6f 0803 	mvn.w	r8, r3
 800b960:	2700      	movs	r7, #0
 800b962:	4621      	mov	r1, r4
 800b964:	4648      	mov	r0, r9
 800b966:	f000 fcbf 	bl	800c2e8 <_Bfree>
 800b96a:	2d00      	cmp	r5, #0
 800b96c:	f000 80bd 	beq.w	800baea <_dtoa_r+0x622>
 800b970:	b12f      	cbz	r7, 800b97e <_dtoa_r+0x4b6>
 800b972:	42af      	cmp	r7, r5
 800b974:	d003      	beq.n	800b97e <_dtoa_r+0x4b6>
 800b976:	4639      	mov	r1, r7
 800b978:	4648      	mov	r0, r9
 800b97a:	f000 fcb5 	bl	800c2e8 <_Bfree>
 800b97e:	4629      	mov	r1, r5
 800b980:	4648      	mov	r0, r9
 800b982:	f000 fcb1 	bl	800c2e8 <_Bfree>
 800b986:	e0b0      	b.n	800baea <_dtoa_r+0x622>
 800b988:	07e2      	lsls	r2, r4, #31
 800b98a:	d505      	bpl.n	800b998 <_dtoa_r+0x4d0>
 800b98c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b990:	f7f4 fe52 	bl	8000638 <__aeabi_dmul>
 800b994:	3601      	adds	r6, #1
 800b996:	2301      	movs	r3, #1
 800b998:	1064      	asrs	r4, r4, #1
 800b99a:	3508      	adds	r5, #8
 800b99c:	e762      	b.n	800b864 <_dtoa_r+0x39c>
 800b99e:	2602      	movs	r6, #2
 800b9a0:	e765      	b.n	800b86e <_dtoa_r+0x3a6>
 800b9a2:	9c03      	ldr	r4, [sp, #12]
 800b9a4:	46b8      	mov	r8, r7
 800b9a6:	e784      	b.n	800b8b2 <_dtoa_r+0x3ea>
 800b9a8:	4b27      	ldr	r3, [pc, #156]	@ (800ba48 <_dtoa_r+0x580>)
 800b9aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b9ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b9b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b9b4:	4454      	add	r4, sl
 800b9b6:	2900      	cmp	r1, #0
 800b9b8:	d054      	beq.n	800ba64 <_dtoa_r+0x59c>
 800b9ba:	4929      	ldr	r1, [pc, #164]	@ (800ba60 <_dtoa_r+0x598>)
 800b9bc:	2000      	movs	r0, #0
 800b9be:	f7f4 ff65 	bl	800088c <__aeabi_ddiv>
 800b9c2:	4633      	mov	r3, r6
 800b9c4:	462a      	mov	r2, r5
 800b9c6:	f7f4 fc7f 	bl	80002c8 <__aeabi_dsub>
 800b9ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b9ce:	4656      	mov	r6, sl
 800b9d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b9d4:	f7f5 f8e0 	bl	8000b98 <__aeabi_d2iz>
 800b9d8:	4605      	mov	r5, r0
 800b9da:	f7f4 fdc3 	bl	8000564 <__aeabi_i2d>
 800b9de:	4602      	mov	r2, r0
 800b9e0:	460b      	mov	r3, r1
 800b9e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b9e6:	f7f4 fc6f 	bl	80002c8 <__aeabi_dsub>
 800b9ea:	3530      	adds	r5, #48	@ 0x30
 800b9ec:	4602      	mov	r2, r0
 800b9ee:	460b      	mov	r3, r1
 800b9f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b9f4:	f806 5b01 	strb.w	r5, [r6], #1
 800b9f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b9fc:	f7f5 f88e 	bl	8000b1c <__aeabi_dcmplt>
 800ba00:	2800      	cmp	r0, #0
 800ba02:	d172      	bne.n	800baea <_dtoa_r+0x622>
 800ba04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba08:	4911      	ldr	r1, [pc, #68]	@ (800ba50 <_dtoa_r+0x588>)
 800ba0a:	2000      	movs	r0, #0
 800ba0c:	f7f4 fc5c 	bl	80002c8 <__aeabi_dsub>
 800ba10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ba14:	f7f5 f882 	bl	8000b1c <__aeabi_dcmplt>
 800ba18:	2800      	cmp	r0, #0
 800ba1a:	f040 80b4 	bne.w	800bb86 <_dtoa_r+0x6be>
 800ba1e:	42a6      	cmp	r6, r4
 800ba20:	f43f af70 	beq.w	800b904 <_dtoa_r+0x43c>
 800ba24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ba28:	4b0a      	ldr	r3, [pc, #40]	@ (800ba54 <_dtoa_r+0x58c>)
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	f7f4 fe04 	bl	8000638 <__aeabi_dmul>
 800ba30:	4b08      	ldr	r3, [pc, #32]	@ (800ba54 <_dtoa_r+0x58c>)
 800ba32:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ba36:	2200      	movs	r2, #0
 800ba38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba3c:	f7f4 fdfc 	bl	8000638 <__aeabi_dmul>
 800ba40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ba44:	e7c4      	b.n	800b9d0 <_dtoa_r+0x508>
 800ba46:	bf00      	nop
 800ba48:	0800f6a8 	.word	0x0800f6a8
 800ba4c:	0800f680 	.word	0x0800f680
 800ba50:	3ff00000 	.word	0x3ff00000
 800ba54:	40240000 	.word	0x40240000
 800ba58:	401c0000 	.word	0x401c0000
 800ba5c:	40140000 	.word	0x40140000
 800ba60:	3fe00000 	.word	0x3fe00000
 800ba64:	4631      	mov	r1, r6
 800ba66:	4628      	mov	r0, r5
 800ba68:	f7f4 fde6 	bl	8000638 <__aeabi_dmul>
 800ba6c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ba70:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ba72:	4656      	mov	r6, sl
 800ba74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba78:	f7f5 f88e 	bl	8000b98 <__aeabi_d2iz>
 800ba7c:	4605      	mov	r5, r0
 800ba7e:	f7f4 fd71 	bl	8000564 <__aeabi_i2d>
 800ba82:	4602      	mov	r2, r0
 800ba84:	460b      	mov	r3, r1
 800ba86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba8a:	f7f4 fc1d 	bl	80002c8 <__aeabi_dsub>
 800ba8e:	3530      	adds	r5, #48	@ 0x30
 800ba90:	f806 5b01 	strb.w	r5, [r6], #1
 800ba94:	4602      	mov	r2, r0
 800ba96:	460b      	mov	r3, r1
 800ba98:	42a6      	cmp	r6, r4
 800ba9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ba9e:	f04f 0200 	mov.w	r2, #0
 800baa2:	d124      	bne.n	800baee <_dtoa_r+0x626>
 800baa4:	4baf      	ldr	r3, [pc, #700]	@ (800bd64 <_dtoa_r+0x89c>)
 800baa6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800baaa:	f7f4 fc0f 	bl	80002cc <__adddf3>
 800baae:	4602      	mov	r2, r0
 800bab0:	460b      	mov	r3, r1
 800bab2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bab6:	f7f5 f84f 	bl	8000b58 <__aeabi_dcmpgt>
 800baba:	2800      	cmp	r0, #0
 800babc:	d163      	bne.n	800bb86 <_dtoa_r+0x6be>
 800babe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bac2:	49a8      	ldr	r1, [pc, #672]	@ (800bd64 <_dtoa_r+0x89c>)
 800bac4:	2000      	movs	r0, #0
 800bac6:	f7f4 fbff 	bl	80002c8 <__aeabi_dsub>
 800baca:	4602      	mov	r2, r0
 800bacc:	460b      	mov	r3, r1
 800bace:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bad2:	f7f5 f823 	bl	8000b1c <__aeabi_dcmplt>
 800bad6:	2800      	cmp	r0, #0
 800bad8:	f43f af14 	beq.w	800b904 <_dtoa_r+0x43c>
 800badc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800bade:	1e73      	subs	r3, r6, #1
 800bae0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bae2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bae6:	2b30      	cmp	r3, #48	@ 0x30
 800bae8:	d0f8      	beq.n	800badc <_dtoa_r+0x614>
 800baea:	4647      	mov	r7, r8
 800baec:	e03b      	b.n	800bb66 <_dtoa_r+0x69e>
 800baee:	4b9e      	ldr	r3, [pc, #632]	@ (800bd68 <_dtoa_r+0x8a0>)
 800baf0:	f7f4 fda2 	bl	8000638 <__aeabi_dmul>
 800baf4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800baf8:	e7bc      	b.n	800ba74 <_dtoa_r+0x5ac>
 800bafa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bafe:	4656      	mov	r6, sl
 800bb00:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb04:	4620      	mov	r0, r4
 800bb06:	4629      	mov	r1, r5
 800bb08:	f7f4 fec0 	bl	800088c <__aeabi_ddiv>
 800bb0c:	f7f5 f844 	bl	8000b98 <__aeabi_d2iz>
 800bb10:	4680      	mov	r8, r0
 800bb12:	f7f4 fd27 	bl	8000564 <__aeabi_i2d>
 800bb16:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb1a:	f7f4 fd8d 	bl	8000638 <__aeabi_dmul>
 800bb1e:	4602      	mov	r2, r0
 800bb20:	460b      	mov	r3, r1
 800bb22:	4620      	mov	r0, r4
 800bb24:	4629      	mov	r1, r5
 800bb26:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bb2a:	f7f4 fbcd 	bl	80002c8 <__aeabi_dsub>
 800bb2e:	f806 4b01 	strb.w	r4, [r6], #1
 800bb32:	9d03      	ldr	r5, [sp, #12]
 800bb34:	eba6 040a 	sub.w	r4, r6, sl
 800bb38:	42a5      	cmp	r5, r4
 800bb3a:	4602      	mov	r2, r0
 800bb3c:	460b      	mov	r3, r1
 800bb3e:	d133      	bne.n	800bba8 <_dtoa_r+0x6e0>
 800bb40:	f7f4 fbc4 	bl	80002cc <__adddf3>
 800bb44:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb48:	4604      	mov	r4, r0
 800bb4a:	460d      	mov	r5, r1
 800bb4c:	f7f5 f804 	bl	8000b58 <__aeabi_dcmpgt>
 800bb50:	b9c0      	cbnz	r0, 800bb84 <_dtoa_r+0x6bc>
 800bb52:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb56:	4620      	mov	r0, r4
 800bb58:	4629      	mov	r1, r5
 800bb5a:	f7f4 ffd5 	bl	8000b08 <__aeabi_dcmpeq>
 800bb5e:	b110      	cbz	r0, 800bb66 <_dtoa_r+0x69e>
 800bb60:	f018 0f01 	tst.w	r8, #1
 800bb64:	d10e      	bne.n	800bb84 <_dtoa_r+0x6bc>
 800bb66:	9902      	ldr	r1, [sp, #8]
 800bb68:	4648      	mov	r0, r9
 800bb6a:	f000 fbbd 	bl	800c2e8 <_Bfree>
 800bb6e:	2300      	movs	r3, #0
 800bb70:	7033      	strb	r3, [r6, #0]
 800bb72:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bb74:	3701      	adds	r7, #1
 800bb76:	601f      	str	r7, [r3, #0]
 800bb78:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	f000 824b 	beq.w	800c016 <_dtoa_r+0xb4e>
 800bb80:	601e      	str	r6, [r3, #0]
 800bb82:	e248      	b.n	800c016 <_dtoa_r+0xb4e>
 800bb84:	46b8      	mov	r8, r7
 800bb86:	4633      	mov	r3, r6
 800bb88:	461e      	mov	r6, r3
 800bb8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb8e:	2a39      	cmp	r2, #57	@ 0x39
 800bb90:	d106      	bne.n	800bba0 <_dtoa_r+0x6d8>
 800bb92:	459a      	cmp	sl, r3
 800bb94:	d1f8      	bne.n	800bb88 <_dtoa_r+0x6c0>
 800bb96:	2230      	movs	r2, #48	@ 0x30
 800bb98:	f108 0801 	add.w	r8, r8, #1
 800bb9c:	f88a 2000 	strb.w	r2, [sl]
 800bba0:	781a      	ldrb	r2, [r3, #0]
 800bba2:	3201      	adds	r2, #1
 800bba4:	701a      	strb	r2, [r3, #0]
 800bba6:	e7a0      	b.n	800baea <_dtoa_r+0x622>
 800bba8:	4b6f      	ldr	r3, [pc, #444]	@ (800bd68 <_dtoa_r+0x8a0>)
 800bbaa:	2200      	movs	r2, #0
 800bbac:	f7f4 fd44 	bl	8000638 <__aeabi_dmul>
 800bbb0:	2200      	movs	r2, #0
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	4604      	mov	r4, r0
 800bbb6:	460d      	mov	r5, r1
 800bbb8:	f7f4 ffa6 	bl	8000b08 <__aeabi_dcmpeq>
 800bbbc:	2800      	cmp	r0, #0
 800bbbe:	d09f      	beq.n	800bb00 <_dtoa_r+0x638>
 800bbc0:	e7d1      	b.n	800bb66 <_dtoa_r+0x69e>
 800bbc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bbc4:	2a00      	cmp	r2, #0
 800bbc6:	f000 80ea 	beq.w	800bd9e <_dtoa_r+0x8d6>
 800bbca:	9a07      	ldr	r2, [sp, #28]
 800bbcc:	2a01      	cmp	r2, #1
 800bbce:	f300 80cd 	bgt.w	800bd6c <_dtoa_r+0x8a4>
 800bbd2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bbd4:	2a00      	cmp	r2, #0
 800bbd6:	f000 80c1 	beq.w	800bd5c <_dtoa_r+0x894>
 800bbda:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bbde:	9c08      	ldr	r4, [sp, #32]
 800bbe0:	9e00      	ldr	r6, [sp, #0]
 800bbe2:	9a00      	ldr	r2, [sp, #0]
 800bbe4:	441a      	add	r2, r3
 800bbe6:	9200      	str	r2, [sp, #0]
 800bbe8:	9a06      	ldr	r2, [sp, #24]
 800bbea:	2101      	movs	r1, #1
 800bbec:	441a      	add	r2, r3
 800bbee:	4648      	mov	r0, r9
 800bbf0:	9206      	str	r2, [sp, #24]
 800bbf2:	f000 fc77 	bl	800c4e4 <__i2b>
 800bbf6:	4605      	mov	r5, r0
 800bbf8:	b166      	cbz	r6, 800bc14 <_dtoa_r+0x74c>
 800bbfa:	9b06      	ldr	r3, [sp, #24]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	dd09      	ble.n	800bc14 <_dtoa_r+0x74c>
 800bc00:	42b3      	cmp	r3, r6
 800bc02:	9a00      	ldr	r2, [sp, #0]
 800bc04:	bfa8      	it	ge
 800bc06:	4633      	movge	r3, r6
 800bc08:	1ad2      	subs	r2, r2, r3
 800bc0a:	9200      	str	r2, [sp, #0]
 800bc0c:	9a06      	ldr	r2, [sp, #24]
 800bc0e:	1af6      	subs	r6, r6, r3
 800bc10:	1ad3      	subs	r3, r2, r3
 800bc12:	9306      	str	r3, [sp, #24]
 800bc14:	9b08      	ldr	r3, [sp, #32]
 800bc16:	b30b      	cbz	r3, 800bc5c <_dtoa_r+0x794>
 800bc18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	f000 80c6 	beq.w	800bdac <_dtoa_r+0x8e4>
 800bc20:	2c00      	cmp	r4, #0
 800bc22:	f000 80c0 	beq.w	800bda6 <_dtoa_r+0x8de>
 800bc26:	4629      	mov	r1, r5
 800bc28:	4622      	mov	r2, r4
 800bc2a:	4648      	mov	r0, r9
 800bc2c:	f000 fd12 	bl	800c654 <__pow5mult>
 800bc30:	9a02      	ldr	r2, [sp, #8]
 800bc32:	4601      	mov	r1, r0
 800bc34:	4605      	mov	r5, r0
 800bc36:	4648      	mov	r0, r9
 800bc38:	f000 fc6a 	bl	800c510 <__multiply>
 800bc3c:	9902      	ldr	r1, [sp, #8]
 800bc3e:	4680      	mov	r8, r0
 800bc40:	4648      	mov	r0, r9
 800bc42:	f000 fb51 	bl	800c2e8 <_Bfree>
 800bc46:	9b08      	ldr	r3, [sp, #32]
 800bc48:	1b1b      	subs	r3, r3, r4
 800bc4a:	9308      	str	r3, [sp, #32]
 800bc4c:	f000 80b1 	beq.w	800bdb2 <_dtoa_r+0x8ea>
 800bc50:	9a08      	ldr	r2, [sp, #32]
 800bc52:	4641      	mov	r1, r8
 800bc54:	4648      	mov	r0, r9
 800bc56:	f000 fcfd 	bl	800c654 <__pow5mult>
 800bc5a:	9002      	str	r0, [sp, #8]
 800bc5c:	2101      	movs	r1, #1
 800bc5e:	4648      	mov	r0, r9
 800bc60:	f000 fc40 	bl	800c4e4 <__i2b>
 800bc64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc66:	4604      	mov	r4, r0
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	f000 81d8 	beq.w	800c01e <_dtoa_r+0xb56>
 800bc6e:	461a      	mov	r2, r3
 800bc70:	4601      	mov	r1, r0
 800bc72:	4648      	mov	r0, r9
 800bc74:	f000 fcee 	bl	800c654 <__pow5mult>
 800bc78:	9b07      	ldr	r3, [sp, #28]
 800bc7a:	2b01      	cmp	r3, #1
 800bc7c:	4604      	mov	r4, r0
 800bc7e:	f300 809f 	bgt.w	800bdc0 <_dtoa_r+0x8f8>
 800bc82:	9b04      	ldr	r3, [sp, #16]
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	f040 8097 	bne.w	800bdb8 <_dtoa_r+0x8f0>
 800bc8a:	9b05      	ldr	r3, [sp, #20]
 800bc8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	f040 8093 	bne.w	800bdbc <_dtoa_r+0x8f4>
 800bc96:	9b05      	ldr	r3, [sp, #20]
 800bc98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bc9c:	0d1b      	lsrs	r3, r3, #20
 800bc9e:	051b      	lsls	r3, r3, #20
 800bca0:	b133      	cbz	r3, 800bcb0 <_dtoa_r+0x7e8>
 800bca2:	9b00      	ldr	r3, [sp, #0]
 800bca4:	3301      	adds	r3, #1
 800bca6:	9300      	str	r3, [sp, #0]
 800bca8:	9b06      	ldr	r3, [sp, #24]
 800bcaa:	3301      	adds	r3, #1
 800bcac:	9306      	str	r3, [sp, #24]
 800bcae:	2301      	movs	r3, #1
 800bcb0:	9308      	str	r3, [sp, #32]
 800bcb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	f000 81b8 	beq.w	800c02a <_dtoa_r+0xb62>
 800bcba:	6923      	ldr	r3, [r4, #16]
 800bcbc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bcc0:	6918      	ldr	r0, [r3, #16]
 800bcc2:	f000 fbc3 	bl	800c44c <__hi0bits>
 800bcc6:	f1c0 0020 	rsb	r0, r0, #32
 800bcca:	9b06      	ldr	r3, [sp, #24]
 800bccc:	4418      	add	r0, r3
 800bcce:	f010 001f 	ands.w	r0, r0, #31
 800bcd2:	f000 8082 	beq.w	800bdda <_dtoa_r+0x912>
 800bcd6:	f1c0 0320 	rsb	r3, r0, #32
 800bcda:	2b04      	cmp	r3, #4
 800bcdc:	dd73      	ble.n	800bdc6 <_dtoa_r+0x8fe>
 800bcde:	9b00      	ldr	r3, [sp, #0]
 800bce0:	f1c0 001c 	rsb	r0, r0, #28
 800bce4:	4403      	add	r3, r0
 800bce6:	9300      	str	r3, [sp, #0]
 800bce8:	9b06      	ldr	r3, [sp, #24]
 800bcea:	4403      	add	r3, r0
 800bcec:	4406      	add	r6, r0
 800bcee:	9306      	str	r3, [sp, #24]
 800bcf0:	9b00      	ldr	r3, [sp, #0]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	dd05      	ble.n	800bd02 <_dtoa_r+0x83a>
 800bcf6:	9902      	ldr	r1, [sp, #8]
 800bcf8:	461a      	mov	r2, r3
 800bcfa:	4648      	mov	r0, r9
 800bcfc:	f000 fd04 	bl	800c708 <__lshift>
 800bd00:	9002      	str	r0, [sp, #8]
 800bd02:	9b06      	ldr	r3, [sp, #24]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	dd05      	ble.n	800bd14 <_dtoa_r+0x84c>
 800bd08:	4621      	mov	r1, r4
 800bd0a:	461a      	mov	r2, r3
 800bd0c:	4648      	mov	r0, r9
 800bd0e:	f000 fcfb 	bl	800c708 <__lshift>
 800bd12:	4604      	mov	r4, r0
 800bd14:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d061      	beq.n	800bdde <_dtoa_r+0x916>
 800bd1a:	9802      	ldr	r0, [sp, #8]
 800bd1c:	4621      	mov	r1, r4
 800bd1e:	f000 fd5f 	bl	800c7e0 <__mcmp>
 800bd22:	2800      	cmp	r0, #0
 800bd24:	da5b      	bge.n	800bdde <_dtoa_r+0x916>
 800bd26:	2300      	movs	r3, #0
 800bd28:	9902      	ldr	r1, [sp, #8]
 800bd2a:	220a      	movs	r2, #10
 800bd2c:	4648      	mov	r0, r9
 800bd2e:	f000 fafd 	bl	800c32c <__multadd>
 800bd32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd34:	9002      	str	r0, [sp, #8]
 800bd36:	f107 38ff 	add.w	r8, r7, #4294967295
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	f000 8177 	beq.w	800c02e <_dtoa_r+0xb66>
 800bd40:	4629      	mov	r1, r5
 800bd42:	2300      	movs	r3, #0
 800bd44:	220a      	movs	r2, #10
 800bd46:	4648      	mov	r0, r9
 800bd48:	f000 faf0 	bl	800c32c <__multadd>
 800bd4c:	f1bb 0f00 	cmp.w	fp, #0
 800bd50:	4605      	mov	r5, r0
 800bd52:	dc6f      	bgt.n	800be34 <_dtoa_r+0x96c>
 800bd54:	9b07      	ldr	r3, [sp, #28]
 800bd56:	2b02      	cmp	r3, #2
 800bd58:	dc49      	bgt.n	800bdee <_dtoa_r+0x926>
 800bd5a:	e06b      	b.n	800be34 <_dtoa_r+0x96c>
 800bd5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bd5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bd62:	e73c      	b.n	800bbde <_dtoa_r+0x716>
 800bd64:	3fe00000 	.word	0x3fe00000
 800bd68:	40240000 	.word	0x40240000
 800bd6c:	9b03      	ldr	r3, [sp, #12]
 800bd6e:	1e5c      	subs	r4, r3, #1
 800bd70:	9b08      	ldr	r3, [sp, #32]
 800bd72:	42a3      	cmp	r3, r4
 800bd74:	db09      	blt.n	800bd8a <_dtoa_r+0x8c2>
 800bd76:	1b1c      	subs	r4, r3, r4
 800bd78:	9b03      	ldr	r3, [sp, #12]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	f6bf af30 	bge.w	800bbe0 <_dtoa_r+0x718>
 800bd80:	9b00      	ldr	r3, [sp, #0]
 800bd82:	9a03      	ldr	r2, [sp, #12]
 800bd84:	1a9e      	subs	r6, r3, r2
 800bd86:	2300      	movs	r3, #0
 800bd88:	e72b      	b.n	800bbe2 <_dtoa_r+0x71a>
 800bd8a:	9b08      	ldr	r3, [sp, #32]
 800bd8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bd8e:	9408      	str	r4, [sp, #32]
 800bd90:	1ae3      	subs	r3, r4, r3
 800bd92:	441a      	add	r2, r3
 800bd94:	9e00      	ldr	r6, [sp, #0]
 800bd96:	9b03      	ldr	r3, [sp, #12]
 800bd98:	920d      	str	r2, [sp, #52]	@ 0x34
 800bd9a:	2400      	movs	r4, #0
 800bd9c:	e721      	b.n	800bbe2 <_dtoa_r+0x71a>
 800bd9e:	9c08      	ldr	r4, [sp, #32]
 800bda0:	9e00      	ldr	r6, [sp, #0]
 800bda2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bda4:	e728      	b.n	800bbf8 <_dtoa_r+0x730>
 800bda6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800bdaa:	e751      	b.n	800bc50 <_dtoa_r+0x788>
 800bdac:	9a08      	ldr	r2, [sp, #32]
 800bdae:	9902      	ldr	r1, [sp, #8]
 800bdb0:	e750      	b.n	800bc54 <_dtoa_r+0x78c>
 800bdb2:	f8cd 8008 	str.w	r8, [sp, #8]
 800bdb6:	e751      	b.n	800bc5c <_dtoa_r+0x794>
 800bdb8:	2300      	movs	r3, #0
 800bdba:	e779      	b.n	800bcb0 <_dtoa_r+0x7e8>
 800bdbc:	9b04      	ldr	r3, [sp, #16]
 800bdbe:	e777      	b.n	800bcb0 <_dtoa_r+0x7e8>
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	9308      	str	r3, [sp, #32]
 800bdc4:	e779      	b.n	800bcba <_dtoa_r+0x7f2>
 800bdc6:	d093      	beq.n	800bcf0 <_dtoa_r+0x828>
 800bdc8:	9a00      	ldr	r2, [sp, #0]
 800bdca:	331c      	adds	r3, #28
 800bdcc:	441a      	add	r2, r3
 800bdce:	9200      	str	r2, [sp, #0]
 800bdd0:	9a06      	ldr	r2, [sp, #24]
 800bdd2:	441a      	add	r2, r3
 800bdd4:	441e      	add	r6, r3
 800bdd6:	9206      	str	r2, [sp, #24]
 800bdd8:	e78a      	b.n	800bcf0 <_dtoa_r+0x828>
 800bdda:	4603      	mov	r3, r0
 800bddc:	e7f4      	b.n	800bdc8 <_dtoa_r+0x900>
 800bdde:	9b03      	ldr	r3, [sp, #12]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	46b8      	mov	r8, r7
 800bde4:	dc20      	bgt.n	800be28 <_dtoa_r+0x960>
 800bde6:	469b      	mov	fp, r3
 800bde8:	9b07      	ldr	r3, [sp, #28]
 800bdea:	2b02      	cmp	r3, #2
 800bdec:	dd1e      	ble.n	800be2c <_dtoa_r+0x964>
 800bdee:	f1bb 0f00 	cmp.w	fp, #0
 800bdf2:	f47f adb1 	bne.w	800b958 <_dtoa_r+0x490>
 800bdf6:	4621      	mov	r1, r4
 800bdf8:	465b      	mov	r3, fp
 800bdfa:	2205      	movs	r2, #5
 800bdfc:	4648      	mov	r0, r9
 800bdfe:	f000 fa95 	bl	800c32c <__multadd>
 800be02:	4601      	mov	r1, r0
 800be04:	4604      	mov	r4, r0
 800be06:	9802      	ldr	r0, [sp, #8]
 800be08:	f000 fcea 	bl	800c7e0 <__mcmp>
 800be0c:	2800      	cmp	r0, #0
 800be0e:	f77f ada3 	ble.w	800b958 <_dtoa_r+0x490>
 800be12:	4656      	mov	r6, sl
 800be14:	2331      	movs	r3, #49	@ 0x31
 800be16:	f806 3b01 	strb.w	r3, [r6], #1
 800be1a:	f108 0801 	add.w	r8, r8, #1
 800be1e:	e59f      	b.n	800b960 <_dtoa_r+0x498>
 800be20:	9c03      	ldr	r4, [sp, #12]
 800be22:	46b8      	mov	r8, r7
 800be24:	4625      	mov	r5, r4
 800be26:	e7f4      	b.n	800be12 <_dtoa_r+0x94a>
 800be28:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800be2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be2e:	2b00      	cmp	r3, #0
 800be30:	f000 8101 	beq.w	800c036 <_dtoa_r+0xb6e>
 800be34:	2e00      	cmp	r6, #0
 800be36:	dd05      	ble.n	800be44 <_dtoa_r+0x97c>
 800be38:	4629      	mov	r1, r5
 800be3a:	4632      	mov	r2, r6
 800be3c:	4648      	mov	r0, r9
 800be3e:	f000 fc63 	bl	800c708 <__lshift>
 800be42:	4605      	mov	r5, r0
 800be44:	9b08      	ldr	r3, [sp, #32]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d05c      	beq.n	800bf04 <_dtoa_r+0xa3c>
 800be4a:	6869      	ldr	r1, [r5, #4]
 800be4c:	4648      	mov	r0, r9
 800be4e:	f000 fa0b 	bl	800c268 <_Balloc>
 800be52:	4606      	mov	r6, r0
 800be54:	b928      	cbnz	r0, 800be62 <_dtoa_r+0x99a>
 800be56:	4b82      	ldr	r3, [pc, #520]	@ (800c060 <_dtoa_r+0xb98>)
 800be58:	4602      	mov	r2, r0
 800be5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800be5e:	f7ff bb4a 	b.w	800b4f6 <_dtoa_r+0x2e>
 800be62:	692a      	ldr	r2, [r5, #16]
 800be64:	3202      	adds	r2, #2
 800be66:	0092      	lsls	r2, r2, #2
 800be68:	f105 010c 	add.w	r1, r5, #12
 800be6c:	300c      	adds	r0, #12
 800be6e:	f002 f92f 	bl	800e0d0 <memcpy>
 800be72:	2201      	movs	r2, #1
 800be74:	4631      	mov	r1, r6
 800be76:	4648      	mov	r0, r9
 800be78:	f000 fc46 	bl	800c708 <__lshift>
 800be7c:	f10a 0301 	add.w	r3, sl, #1
 800be80:	9300      	str	r3, [sp, #0]
 800be82:	eb0a 030b 	add.w	r3, sl, fp
 800be86:	9308      	str	r3, [sp, #32]
 800be88:	9b04      	ldr	r3, [sp, #16]
 800be8a:	f003 0301 	and.w	r3, r3, #1
 800be8e:	462f      	mov	r7, r5
 800be90:	9306      	str	r3, [sp, #24]
 800be92:	4605      	mov	r5, r0
 800be94:	9b00      	ldr	r3, [sp, #0]
 800be96:	9802      	ldr	r0, [sp, #8]
 800be98:	4621      	mov	r1, r4
 800be9a:	f103 3bff 	add.w	fp, r3, #4294967295
 800be9e:	f7ff fa89 	bl	800b3b4 <quorem>
 800bea2:	4603      	mov	r3, r0
 800bea4:	3330      	adds	r3, #48	@ 0x30
 800bea6:	9003      	str	r0, [sp, #12]
 800bea8:	4639      	mov	r1, r7
 800beaa:	9802      	ldr	r0, [sp, #8]
 800beac:	9309      	str	r3, [sp, #36]	@ 0x24
 800beae:	f000 fc97 	bl	800c7e0 <__mcmp>
 800beb2:	462a      	mov	r2, r5
 800beb4:	9004      	str	r0, [sp, #16]
 800beb6:	4621      	mov	r1, r4
 800beb8:	4648      	mov	r0, r9
 800beba:	f000 fcad 	bl	800c818 <__mdiff>
 800bebe:	68c2      	ldr	r2, [r0, #12]
 800bec0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bec2:	4606      	mov	r6, r0
 800bec4:	bb02      	cbnz	r2, 800bf08 <_dtoa_r+0xa40>
 800bec6:	4601      	mov	r1, r0
 800bec8:	9802      	ldr	r0, [sp, #8]
 800beca:	f000 fc89 	bl	800c7e0 <__mcmp>
 800bece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bed0:	4602      	mov	r2, r0
 800bed2:	4631      	mov	r1, r6
 800bed4:	4648      	mov	r0, r9
 800bed6:	920c      	str	r2, [sp, #48]	@ 0x30
 800bed8:	9309      	str	r3, [sp, #36]	@ 0x24
 800beda:	f000 fa05 	bl	800c2e8 <_Bfree>
 800bede:	9b07      	ldr	r3, [sp, #28]
 800bee0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bee2:	9e00      	ldr	r6, [sp, #0]
 800bee4:	ea42 0103 	orr.w	r1, r2, r3
 800bee8:	9b06      	ldr	r3, [sp, #24]
 800beea:	4319      	orrs	r1, r3
 800beec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800beee:	d10d      	bne.n	800bf0c <_dtoa_r+0xa44>
 800bef0:	2b39      	cmp	r3, #57	@ 0x39
 800bef2:	d027      	beq.n	800bf44 <_dtoa_r+0xa7c>
 800bef4:	9a04      	ldr	r2, [sp, #16]
 800bef6:	2a00      	cmp	r2, #0
 800bef8:	dd01      	ble.n	800befe <_dtoa_r+0xa36>
 800befa:	9b03      	ldr	r3, [sp, #12]
 800befc:	3331      	adds	r3, #49	@ 0x31
 800befe:	f88b 3000 	strb.w	r3, [fp]
 800bf02:	e52e      	b.n	800b962 <_dtoa_r+0x49a>
 800bf04:	4628      	mov	r0, r5
 800bf06:	e7b9      	b.n	800be7c <_dtoa_r+0x9b4>
 800bf08:	2201      	movs	r2, #1
 800bf0a:	e7e2      	b.n	800bed2 <_dtoa_r+0xa0a>
 800bf0c:	9904      	ldr	r1, [sp, #16]
 800bf0e:	2900      	cmp	r1, #0
 800bf10:	db04      	blt.n	800bf1c <_dtoa_r+0xa54>
 800bf12:	9807      	ldr	r0, [sp, #28]
 800bf14:	4301      	orrs	r1, r0
 800bf16:	9806      	ldr	r0, [sp, #24]
 800bf18:	4301      	orrs	r1, r0
 800bf1a:	d120      	bne.n	800bf5e <_dtoa_r+0xa96>
 800bf1c:	2a00      	cmp	r2, #0
 800bf1e:	ddee      	ble.n	800befe <_dtoa_r+0xa36>
 800bf20:	9902      	ldr	r1, [sp, #8]
 800bf22:	9300      	str	r3, [sp, #0]
 800bf24:	2201      	movs	r2, #1
 800bf26:	4648      	mov	r0, r9
 800bf28:	f000 fbee 	bl	800c708 <__lshift>
 800bf2c:	4621      	mov	r1, r4
 800bf2e:	9002      	str	r0, [sp, #8]
 800bf30:	f000 fc56 	bl	800c7e0 <__mcmp>
 800bf34:	2800      	cmp	r0, #0
 800bf36:	9b00      	ldr	r3, [sp, #0]
 800bf38:	dc02      	bgt.n	800bf40 <_dtoa_r+0xa78>
 800bf3a:	d1e0      	bne.n	800befe <_dtoa_r+0xa36>
 800bf3c:	07da      	lsls	r2, r3, #31
 800bf3e:	d5de      	bpl.n	800befe <_dtoa_r+0xa36>
 800bf40:	2b39      	cmp	r3, #57	@ 0x39
 800bf42:	d1da      	bne.n	800befa <_dtoa_r+0xa32>
 800bf44:	2339      	movs	r3, #57	@ 0x39
 800bf46:	f88b 3000 	strb.w	r3, [fp]
 800bf4a:	4633      	mov	r3, r6
 800bf4c:	461e      	mov	r6, r3
 800bf4e:	3b01      	subs	r3, #1
 800bf50:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bf54:	2a39      	cmp	r2, #57	@ 0x39
 800bf56:	d04e      	beq.n	800bff6 <_dtoa_r+0xb2e>
 800bf58:	3201      	adds	r2, #1
 800bf5a:	701a      	strb	r2, [r3, #0]
 800bf5c:	e501      	b.n	800b962 <_dtoa_r+0x49a>
 800bf5e:	2a00      	cmp	r2, #0
 800bf60:	dd03      	ble.n	800bf6a <_dtoa_r+0xaa2>
 800bf62:	2b39      	cmp	r3, #57	@ 0x39
 800bf64:	d0ee      	beq.n	800bf44 <_dtoa_r+0xa7c>
 800bf66:	3301      	adds	r3, #1
 800bf68:	e7c9      	b.n	800befe <_dtoa_r+0xa36>
 800bf6a:	9a00      	ldr	r2, [sp, #0]
 800bf6c:	9908      	ldr	r1, [sp, #32]
 800bf6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bf72:	428a      	cmp	r2, r1
 800bf74:	d028      	beq.n	800bfc8 <_dtoa_r+0xb00>
 800bf76:	9902      	ldr	r1, [sp, #8]
 800bf78:	2300      	movs	r3, #0
 800bf7a:	220a      	movs	r2, #10
 800bf7c:	4648      	mov	r0, r9
 800bf7e:	f000 f9d5 	bl	800c32c <__multadd>
 800bf82:	42af      	cmp	r7, r5
 800bf84:	9002      	str	r0, [sp, #8]
 800bf86:	f04f 0300 	mov.w	r3, #0
 800bf8a:	f04f 020a 	mov.w	r2, #10
 800bf8e:	4639      	mov	r1, r7
 800bf90:	4648      	mov	r0, r9
 800bf92:	d107      	bne.n	800bfa4 <_dtoa_r+0xadc>
 800bf94:	f000 f9ca 	bl	800c32c <__multadd>
 800bf98:	4607      	mov	r7, r0
 800bf9a:	4605      	mov	r5, r0
 800bf9c:	9b00      	ldr	r3, [sp, #0]
 800bf9e:	3301      	adds	r3, #1
 800bfa0:	9300      	str	r3, [sp, #0]
 800bfa2:	e777      	b.n	800be94 <_dtoa_r+0x9cc>
 800bfa4:	f000 f9c2 	bl	800c32c <__multadd>
 800bfa8:	4629      	mov	r1, r5
 800bfaa:	4607      	mov	r7, r0
 800bfac:	2300      	movs	r3, #0
 800bfae:	220a      	movs	r2, #10
 800bfb0:	4648      	mov	r0, r9
 800bfb2:	f000 f9bb 	bl	800c32c <__multadd>
 800bfb6:	4605      	mov	r5, r0
 800bfb8:	e7f0      	b.n	800bf9c <_dtoa_r+0xad4>
 800bfba:	f1bb 0f00 	cmp.w	fp, #0
 800bfbe:	bfcc      	ite	gt
 800bfc0:	465e      	movgt	r6, fp
 800bfc2:	2601      	movle	r6, #1
 800bfc4:	4456      	add	r6, sl
 800bfc6:	2700      	movs	r7, #0
 800bfc8:	9902      	ldr	r1, [sp, #8]
 800bfca:	9300      	str	r3, [sp, #0]
 800bfcc:	2201      	movs	r2, #1
 800bfce:	4648      	mov	r0, r9
 800bfd0:	f000 fb9a 	bl	800c708 <__lshift>
 800bfd4:	4621      	mov	r1, r4
 800bfd6:	9002      	str	r0, [sp, #8]
 800bfd8:	f000 fc02 	bl	800c7e0 <__mcmp>
 800bfdc:	2800      	cmp	r0, #0
 800bfde:	dcb4      	bgt.n	800bf4a <_dtoa_r+0xa82>
 800bfe0:	d102      	bne.n	800bfe8 <_dtoa_r+0xb20>
 800bfe2:	9b00      	ldr	r3, [sp, #0]
 800bfe4:	07db      	lsls	r3, r3, #31
 800bfe6:	d4b0      	bmi.n	800bf4a <_dtoa_r+0xa82>
 800bfe8:	4633      	mov	r3, r6
 800bfea:	461e      	mov	r6, r3
 800bfec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bff0:	2a30      	cmp	r2, #48	@ 0x30
 800bff2:	d0fa      	beq.n	800bfea <_dtoa_r+0xb22>
 800bff4:	e4b5      	b.n	800b962 <_dtoa_r+0x49a>
 800bff6:	459a      	cmp	sl, r3
 800bff8:	d1a8      	bne.n	800bf4c <_dtoa_r+0xa84>
 800bffa:	2331      	movs	r3, #49	@ 0x31
 800bffc:	f108 0801 	add.w	r8, r8, #1
 800c000:	f88a 3000 	strb.w	r3, [sl]
 800c004:	e4ad      	b.n	800b962 <_dtoa_r+0x49a>
 800c006:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c008:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c064 <_dtoa_r+0xb9c>
 800c00c:	b11b      	cbz	r3, 800c016 <_dtoa_r+0xb4e>
 800c00e:	f10a 0308 	add.w	r3, sl, #8
 800c012:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c014:	6013      	str	r3, [r2, #0]
 800c016:	4650      	mov	r0, sl
 800c018:	b017      	add	sp, #92	@ 0x5c
 800c01a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c01e:	9b07      	ldr	r3, [sp, #28]
 800c020:	2b01      	cmp	r3, #1
 800c022:	f77f ae2e 	ble.w	800bc82 <_dtoa_r+0x7ba>
 800c026:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c028:	9308      	str	r3, [sp, #32]
 800c02a:	2001      	movs	r0, #1
 800c02c:	e64d      	b.n	800bcca <_dtoa_r+0x802>
 800c02e:	f1bb 0f00 	cmp.w	fp, #0
 800c032:	f77f aed9 	ble.w	800bde8 <_dtoa_r+0x920>
 800c036:	4656      	mov	r6, sl
 800c038:	9802      	ldr	r0, [sp, #8]
 800c03a:	4621      	mov	r1, r4
 800c03c:	f7ff f9ba 	bl	800b3b4 <quorem>
 800c040:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c044:	f806 3b01 	strb.w	r3, [r6], #1
 800c048:	eba6 020a 	sub.w	r2, r6, sl
 800c04c:	4593      	cmp	fp, r2
 800c04e:	ddb4      	ble.n	800bfba <_dtoa_r+0xaf2>
 800c050:	9902      	ldr	r1, [sp, #8]
 800c052:	2300      	movs	r3, #0
 800c054:	220a      	movs	r2, #10
 800c056:	4648      	mov	r0, r9
 800c058:	f000 f968 	bl	800c32c <__multadd>
 800c05c:	9002      	str	r0, [sp, #8]
 800c05e:	e7eb      	b.n	800c038 <_dtoa_r+0xb70>
 800c060:	0800f54d 	.word	0x0800f54d
 800c064:	0800f4d1 	.word	0x0800f4d1

0800c068 <_free_r>:
 800c068:	b538      	push	{r3, r4, r5, lr}
 800c06a:	4605      	mov	r5, r0
 800c06c:	2900      	cmp	r1, #0
 800c06e:	d041      	beq.n	800c0f4 <_free_r+0x8c>
 800c070:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c074:	1f0c      	subs	r4, r1, #4
 800c076:	2b00      	cmp	r3, #0
 800c078:	bfb8      	it	lt
 800c07a:	18e4      	addlt	r4, r4, r3
 800c07c:	f000 f8e8 	bl	800c250 <__malloc_lock>
 800c080:	4a1d      	ldr	r2, [pc, #116]	@ (800c0f8 <_free_r+0x90>)
 800c082:	6813      	ldr	r3, [r2, #0]
 800c084:	b933      	cbnz	r3, 800c094 <_free_r+0x2c>
 800c086:	6063      	str	r3, [r4, #4]
 800c088:	6014      	str	r4, [r2, #0]
 800c08a:	4628      	mov	r0, r5
 800c08c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c090:	f000 b8e4 	b.w	800c25c <__malloc_unlock>
 800c094:	42a3      	cmp	r3, r4
 800c096:	d908      	bls.n	800c0aa <_free_r+0x42>
 800c098:	6820      	ldr	r0, [r4, #0]
 800c09a:	1821      	adds	r1, r4, r0
 800c09c:	428b      	cmp	r3, r1
 800c09e:	bf01      	itttt	eq
 800c0a0:	6819      	ldreq	r1, [r3, #0]
 800c0a2:	685b      	ldreq	r3, [r3, #4]
 800c0a4:	1809      	addeq	r1, r1, r0
 800c0a6:	6021      	streq	r1, [r4, #0]
 800c0a8:	e7ed      	b.n	800c086 <_free_r+0x1e>
 800c0aa:	461a      	mov	r2, r3
 800c0ac:	685b      	ldr	r3, [r3, #4]
 800c0ae:	b10b      	cbz	r3, 800c0b4 <_free_r+0x4c>
 800c0b0:	42a3      	cmp	r3, r4
 800c0b2:	d9fa      	bls.n	800c0aa <_free_r+0x42>
 800c0b4:	6811      	ldr	r1, [r2, #0]
 800c0b6:	1850      	adds	r0, r2, r1
 800c0b8:	42a0      	cmp	r0, r4
 800c0ba:	d10b      	bne.n	800c0d4 <_free_r+0x6c>
 800c0bc:	6820      	ldr	r0, [r4, #0]
 800c0be:	4401      	add	r1, r0
 800c0c0:	1850      	adds	r0, r2, r1
 800c0c2:	4283      	cmp	r3, r0
 800c0c4:	6011      	str	r1, [r2, #0]
 800c0c6:	d1e0      	bne.n	800c08a <_free_r+0x22>
 800c0c8:	6818      	ldr	r0, [r3, #0]
 800c0ca:	685b      	ldr	r3, [r3, #4]
 800c0cc:	6053      	str	r3, [r2, #4]
 800c0ce:	4408      	add	r0, r1
 800c0d0:	6010      	str	r0, [r2, #0]
 800c0d2:	e7da      	b.n	800c08a <_free_r+0x22>
 800c0d4:	d902      	bls.n	800c0dc <_free_r+0x74>
 800c0d6:	230c      	movs	r3, #12
 800c0d8:	602b      	str	r3, [r5, #0]
 800c0da:	e7d6      	b.n	800c08a <_free_r+0x22>
 800c0dc:	6820      	ldr	r0, [r4, #0]
 800c0de:	1821      	adds	r1, r4, r0
 800c0e0:	428b      	cmp	r3, r1
 800c0e2:	bf04      	itt	eq
 800c0e4:	6819      	ldreq	r1, [r3, #0]
 800c0e6:	685b      	ldreq	r3, [r3, #4]
 800c0e8:	6063      	str	r3, [r4, #4]
 800c0ea:	bf04      	itt	eq
 800c0ec:	1809      	addeq	r1, r1, r0
 800c0ee:	6021      	streq	r1, [r4, #0]
 800c0f0:	6054      	str	r4, [r2, #4]
 800c0f2:	e7ca      	b.n	800c08a <_free_r+0x22>
 800c0f4:	bd38      	pop	{r3, r4, r5, pc}
 800c0f6:	bf00      	nop
 800c0f8:	200006e8 	.word	0x200006e8

0800c0fc <malloc>:
 800c0fc:	4b02      	ldr	r3, [pc, #8]	@ (800c108 <malloc+0xc>)
 800c0fe:	4601      	mov	r1, r0
 800c100:	6818      	ldr	r0, [r3, #0]
 800c102:	f000 b825 	b.w	800c150 <_malloc_r>
 800c106:	bf00      	nop
 800c108:	20000024 	.word	0x20000024

0800c10c <sbrk_aligned>:
 800c10c:	b570      	push	{r4, r5, r6, lr}
 800c10e:	4e0f      	ldr	r6, [pc, #60]	@ (800c14c <sbrk_aligned+0x40>)
 800c110:	460c      	mov	r4, r1
 800c112:	6831      	ldr	r1, [r6, #0]
 800c114:	4605      	mov	r5, r0
 800c116:	b911      	cbnz	r1, 800c11e <sbrk_aligned+0x12>
 800c118:	f001 ffca 	bl	800e0b0 <_sbrk_r>
 800c11c:	6030      	str	r0, [r6, #0]
 800c11e:	4621      	mov	r1, r4
 800c120:	4628      	mov	r0, r5
 800c122:	f001 ffc5 	bl	800e0b0 <_sbrk_r>
 800c126:	1c43      	adds	r3, r0, #1
 800c128:	d103      	bne.n	800c132 <sbrk_aligned+0x26>
 800c12a:	f04f 34ff 	mov.w	r4, #4294967295
 800c12e:	4620      	mov	r0, r4
 800c130:	bd70      	pop	{r4, r5, r6, pc}
 800c132:	1cc4      	adds	r4, r0, #3
 800c134:	f024 0403 	bic.w	r4, r4, #3
 800c138:	42a0      	cmp	r0, r4
 800c13a:	d0f8      	beq.n	800c12e <sbrk_aligned+0x22>
 800c13c:	1a21      	subs	r1, r4, r0
 800c13e:	4628      	mov	r0, r5
 800c140:	f001 ffb6 	bl	800e0b0 <_sbrk_r>
 800c144:	3001      	adds	r0, #1
 800c146:	d1f2      	bne.n	800c12e <sbrk_aligned+0x22>
 800c148:	e7ef      	b.n	800c12a <sbrk_aligned+0x1e>
 800c14a:	bf00      	nop
 800c14c:	200006e4 	.word	0x200006e4

0800c150 <_malloc_r>:
 800c150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c154:	1ccd      	adds	r5, r1, #3
 800c156:	f025 0503 	bic.w	r5, r5, #3
 800c15a:	3508      	adds	r5, #8
 800c15c:	2d0c      	cmp	r5, #12
 800c15e:	bf38      	it	cc
 800c160:	250c      	movcc	r5, #12
 800c162:	2d00      	cmp	r5, #0
 800c164:	4606      	mov	r6, r0
 800c166:	db01      	blt.n	800c16c <_malloc_r+0x1c>
 800c168:	42a9      	cmp	r1, r5
 800c16a:	d904      	bls.n	800c176 <_malloc_r+0x26>
 800c16c:	230c      	movs	r3, #12
 800c16e:	6033      	str	r3, [r6, #0]
 800c170:	2000      	movs	r0, #0
 800c172:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c176:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c24c <_malloc_r+0xfc>
 800c17a:	f000 f869 	bl	800c250 <__malloc_lock>
 800c17e:	f8d8 3000 	ldr.w	r3, [r8]
 800c182:	461c      	mov	r4, r3
 800c184:	bb44      	cbnz	r4, 800c1d8 <_malloc_r+0x88>
 800c186:	4629      	mov	r1, r5
 800c188:	4630      	mov	r0, r6
 800c18a:	f7ff ffbf 	bl	800c10c <sbrk_aligned>
 800c18e:	1c43      	adds	r3, r0, #1
 800c190:	4604      	mov	r4, r0
 800c192:	d158      	bne.n	800c246 <_malloc_r+0xf6>
 800c194:	f8d8 4000 	ldr.w	r4, [r8]
 800c198:	4627      	mov	r7, r4
 800c19a:	2f00      	cmp	r7, #0
 800c19c:	d143      	bne.n	800c226 <_malloc_r+0xd6>
 800c19e:	2c00      	cmp	r4, #0
 800c1a0:	d04b      	beq.n	800c23a <_malloc_r+0xea>
 800c1a2:	6823      	ldr	r3, [r4, #0]
 800c1a4:	4639      	mov	r1, r7
 800c1a6:	4630      	mov	r0, r6
 800c1a8:	eb04 0903 	add.w	r9, r4, r3
 800c1ac:	f001 ff80 	bl	800e0b0 <_sbrk_r>
 800c1b0:	4581      	cmp	r9, r0
 800c1b2:	d142      	bne.n	800c23a <_malloc_r+0xea>
 800c1b4:	6821      	ldr	r1, [r4, #0]
 800c1b6:	1a6d      	subs	r5, r5, r1
 800c1b8:	4629      	mov	r1, r5
 800c1ba:	4630      	mov	r0, r6
 800c1bc:	f7ff ffa6 	bl	800c10c <sbrk_aligned>
 800c1c0:	3001      	adds	r0, #1
 800c1c2:	d03a      	beq.n	800c23a <_malloc_r+0xea>
 800c1c4:	6823      	ldr	r3, [r4, #0]
 800c1c6:	442b      	add	r3, r5
 800c1c8:	6023      	str	r3, [r4, #0]
 800c1ca:	f8d8 3000 	ldr.w	r3, [r8]
 800c1ce:	685a      	ldr	r2, [r3, #4]
 800c1d0:	bb62      	cbnz	r2, 800c22c <_malloc_r+0xdc>
 800c1d2:	f8c8 7000 	str.w	r7, [r8]
 800c1d6:	e00f      	b.n	800c1f8 <_malloc_r+0xa8>
 800c1d8:	6822      	ldr	r2, [r4, #0]
 800c1da:	1b52      	subs	r2, r2, r5
 800c1dc:	d420      	bmi.n	800c220 <_malloc_r+0xd0>
 800c1de:	2a0b      	cmp	r2, #11
 800c1e0:	d917      	bls.n	800c212 <_malloc_r+0xc2>
 800c1e2:	1961      	adds	r1, r4, r5
 800c1e4:	42a3      	cmp	r3, r4
 800c1e6:	6025      	str	r5, [r4, #0]
 800c1e8:	bf18      	it	ne
 800c1ea:	6059      	strne	r1, [r3, #4]
 800c1ec:	6863      	ldr	r3, [r4, #4]
 800c1ee:	bf08      	it	eq
 800c1f0:	f8c8 1000 	streq.w	r1, [r8]
 800c1f4:	5162      	str	r2, [r4, r5]
 800c1f6:	604b      	str	r3, [r1, #4]
 800c1f8:	4630      	mov	r0, r6
 800c1fa:	f000 f82f 	bl	800c25c <__malloc_unlock>
 800c1fe:	f104 000b 	add.w	r0, r4, #11
 800c202:	1d23      	adds	r3, r4, #4
 800c204:	f020 0007 	bic.w	r0, r0, #7
 800c208:	1ac2      	subs	r2, r0, r3
 800c20a:	bf1c      	itt	ne
 800c20c:	1a1b      	subne	r3, r3, r0
 800c20e:	50a3      	strne	r3, [r4, r2]
 800c210:	e7af      	b.n	800c172 <_malloc_r+0x22>
 800c212:	6862      	ldr	r2, [r4, #4]
 800c214:	42a3      	cmp	r3, r4
 800c216:	bf0c      	ite	eq
 800c218:	f8c8 2000 	streq.w	r2, [r8]
 800c21c:	605a      	strne	r2, [r3, #4]
 800c21e:	e7eb      	b.n	800c1f8 <_malloc_r+0xa8>
 800c220:	4623      	mov	r3, r4
 800c222:	6864      	ldr	r4, [r4, #4]
 800c224:	e7ae      	b.n	800c184 <_malloc_r+0x34>
 800c226:	463c      	mov	r4, r7
 800c228:	687f      	ldr	r7, [r7, #4]
 800c22a:	e7b6      	b.n	800c19a <_malloc_r+0x4a>
 800c22c:	461a      	mov	r2, r3
 800c22e:	685b      	ldr	r3, [r3, #4]
 800c230:	42a3      	cmp	r3, r4
 800c232:	d1fb      	bne.n	800c22c <_malloc_r+0xdc>
 800c234:	2300      	movs	r3, #0
 800c236:	6053      	str	r3, [r2, #4]
 800c238:	e7de      	b.n	800c1f8 <_malloc_r+0xa8>
 800c23a:	230c      	movs	r3, #12
 800c23c:	6033      	str	r3, [r6, #0]
 800c23e:	4630      	mov	r0, r6
 800c240:	f000 f80c 	bl	800c25c <__malloc_unlock>
 800c244:	e794      	b.n	800c170 <_malloc_r+0x20>
 800c246:	6005      	str	r5, [r0, #0]
 800c248:	e7d6      	b.n	800c1f8 <_malloc_r+0xa8>
 800c24a:	bf00      	nop
 800c24c:	200006e8 	.word	0x200006e8

0800c250 <__malloc_lock>:
 800c250:	4801      	ldr	r0, [pc, #4]	@ (800c258 <__malloc_lock+0x8>)
 800c252:	f7ff b8a6 	b.w	800b3a2 <__retarget_lock_acquire_recursive>
 800c256:	bf00      	nop
 800c258:	200006e0 	.word	0x200006e0

0800c25c <__malloc_unlock>:
 800c25c:	4801      	ldr	r0, [pc, #4]	@ (800c264 <__malloc_unlock+0x8>)
 800c25e:	f7ff b8a1 	b.w	800b3a4 <__retarget_lock_release_recursive>
 800c262:	bf00      	nop
 800c264:	200006e0 	.word	0x200006e0

0800c268 <_Balloc>:
 800c268:	b570      	push	{r4, r5, r6, lr}
 800c26a:	69c6      	ldr	r6, [r0, #28]
 800c26c:	4604      	mov	r4, r0
 800c26e:	460d      	mov	r5, r1
 800c270:	b976      	cbnz	r6, 800c290 <_Balloc+0x28>
 800c272:	2010      	movs	r0, #16
 800c274:	f7ff ff42 	bl	800c0fc <malloc>
 800c278:	4602      	mov	r2, r0
 800c27a:	61e0      	str	r0, [r4, #28]
 800c27c:	b920      	cbnz	r0, 800c288 <_Balloc+0x20>
 800c27e:	4b18      	ldr	r3, [pc, #96]	@ (800c2e0 <_Balloc+0x78>)
 800c280:	4818      	ldr	r0, [pc, #96]	@ (800c2e4 <_Balloc+0x7c>)
 800c282:	216b      	movs	r1, #107	@ 0x6b
 800c284:	f001 ff3c 	bl	800e100 <__assert_func>
 800c288:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c28c:	6006      	str	r6, [r0, #0]
 800c28e:	60c6      	str	r6, [r0, #12]
 800c290:	69e6      	ldr	r6, [r4, #28]
 800c292:	68f3      	ldr	r3, [r6, #12]
 800c294:	b183      	cbz	r3, 800c2b8 <_Balloc+0x50>
 800c296:	69e3      	ldr	r3, [r4, #28]
 800c298:	68db      	ldr	r3, [r3, #12]
 800c29a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c29e:	b9b8      	cbnz	r0, 800c2d0 <_Balloc+0x68>
 800c2a0:	2101      	movs	r1, #1
 800c2a2:	fa01 f605 	lsl.w	r6, r1, r5
 800c2a6:	1d72      	adds	r2, r6, #5
 800c2a8:	0092      	lsls	r2, r2, #2
 800c2aa:	4620      	mov	r0, r4
 800c2ac:	f001 ff46 	bl	800e13c <_calloc_r>
 800c2b0:	b160      	cbz	r0, 800c2cc <_Balloc+0x64>
 800c2b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c2b6:	e00e      	b.n	800c2d6 <_Balloc+0x6e>
 800c2b8:	2221      	movs	r2, #33	@ 0x21
 800c2ba:	2104      	movs	r1, #4
 800c2bc:	4620      	mov	r0, r4
 800c2be:	f001 ff3d 	bl	800e13c <_calloc_r>
 800c2c2:	69e3      	ldr	r3, [r4, #28]
 800c2c4:	60f0      	str	r0, [r6, #12]
 800c2c6:	68db      	ldr	r3, [r3, #12]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d1e4      	bne.n	800c296 <_Balloc+0x2e>
 800c2cc:	2000      	movs	r0, #0
 800c2ce:	bd70      	pop	{r4, r5, r6, pc}
 800c2d0:	6802      	ldr	r2, [r0, #0]
 800c2d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c2dc:	e7f7      	b.n	800c2ce <_Balloc+0x66>
 800c2de:	bf00      	nop
 800c2e0:	0800f4de 	.word	0x0800f4de
 800c2e4:	0800f55e 	.word	0x0800f55e

0800c2e8 <_Bfree>:
 800c2e8:	b570      	push	{r4, r5, r6, lr}
 800c2ea:	69c6      	ldr	r6, [r0, #28]
 800c2ec:	4605      	mov	r5, r0
 800c2ee:	460c      	mov	r4, r1
 800c2f0:	b976      	cbnz	r6, 800c310 <_Bfree+0x28>
 800c2f2:	2010      	movs	r0, #16
 800c2f4:	f7ff ff02 	bl	800c0fc <malloc>
 800c2f8:	4602      	mov	r2, r0
 800c2fa:	61e8      	str	r0, [r5, #28]
 800c2fc:	b920      	cbnz	r0, 800c308 <_Bfree+0x20>
 800c2fe:	4b09      	ldr	r3, [pc, #36]	@ (800c324 <_Bfree+0x3c>)
 800c300:	4809      	ldr	r0, [pc, #36]	@ (800c328 <_Bfree+0x40>)
 800c302:	218f      	movs	r1, #143	@ 0x8f
 800c304:	f001 fefc 	bl	800e100 <__assert_func>
 800c308:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c30c:	6006      	str	r6, [r0, #0]
 800c30e:	60c6      	str	r6, [r0, #12]
 800c310:	b13c      	cbz	r4, 800c322 <_Bfree+0x3a>
 800c312:	69eb      	ldr	r3, [r5, #28]
 800c314:	6862      	ldr	r2, [r4, #4]
 800c316:	68db      	ldr	r3, [r3, #12]
 800c318:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c31c:	6021      	str	r1, [r4, #0]
 800c31e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c322:	bd70      	pop	{r4, r5, r6, pc}
 800c324:	0800f4de 	.word	0x0800f4de
 800c328:	0800f55e 	.word	0x0800f55e

0800c32c <__multadd>:
 800c32c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c330:	690d      	ldr	r5, [r1, #16]
 800c332:	4607      	mov	r7, r0
 800c334:	460c      	mov	r4, r1
 800c336:	461e      	mov	r6, r3
 800c338:	f101 0c14 	add.w	ip, r1, #20
 800c33c:	2000      	movs	r0, #0
 800c33e:	f8dc 3000 	ldr.w	r3, [ip]
 800c342:	b299      	uxth	r1, r3
 800c344:	fb02 6101 	mla	r1, r2, r1, r6
 800c348:	0c1e      	lsrs	r6, r3, #16
 800c34a:	0c0b      	lsrs	r3, r1, #16
 800c34c:	fb02 3306 	mla	r3, r2, r6, r3
 800c350:	b289      	uxth	r1, r1
 800c352:	3001      	adds	r0, #1
 800c354:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c358:	4285      	cmp	r5, r0
 800c35a:	f84c 1b04 	str.w	r1, [ip], #4
 800c35e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c362:	dcec      	bgt.n	800c33e <__multadd+0x12>
 800c364:	b30e      	cbz	r6, 800c3aa <__multadd+0x7e>
 800c366:	68a3      	ldr	r3, [r4, #8]
 800c368:	42ab      	cmp	r3, r5
 800c36a:	dc19      	bgt.n	800c3a0 <__multadd+0x74>
 800c36c:	6861      	ldr	r1, [r4, #4]
 800c36e:	4638      	mov	r0, r7
 800c370:	3101      	adds	r1, #1
 800c372:	f7ff ff79 	bl	800c268 <_Balloc>
 800c376:	4680      	mov	r8, r0
 800c378:	b928      	cbnz	r0, 800c386 <__multadd+0x5a>
 800c37a:	4602      	mov	r2, r0
 800c37c:	4b0c      	ldr	r3, [pc, #48]	@ (800c3b0 <__multadd+0x84>)
 800c37e:	480d      	ldr	r0, [pc, #52]	@ (800c3b4 <__multadd+0x88>)
 800c380:	21ba      	movs	r1, #186	@ 0xba
 800c382:	f001 febd 	bl	800e100 <__assert_func>
 800c386:	6922      	ldr	r2, [r4, #16]
 800c388:	3202      	adds	r2, #2
 800c38a:	f104 010c 	add.w	r1, r4, #12
 800c38e:	0092      	lsls	r2, r2, #2
 800c390:	300c      	adds	r0, #12
 800c392:	f001 fe9d 	bl	800e0d0 <memcpy>
 800c396:	4621      	mov	r1, r4
 800c398:	4638      	mov	r0, r7
 800c39a:	f7ff ffa5 	bl	800c2e8 <_Bfree>
 800c39e:	4644      	mov	r4, r8
 800c3a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c3a4:	3501      	adds	r5, #1
 800c3a6:	615e      	str	r6, [r3, #20]
 800c3a8:	6125      	str	r5, [r4, #16]
 800c3aa:	4620      	mov	r0, r4
 800c3ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3b0:	0800f54d 	.word	0x0800f54d
 800c3b4:	0800f55e 	.word	0x0800f55e

0800c3b8 <__s2b>:
 800c3b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3bc:	460c      	mov	r4, r1
 800c3be:	4615      	mov	r5, r2
 800c3c0:	461f      	mov	r7, r3
 800c3c2:	2209      	movs	r2, #9
 800c3c4:	3308      	adds	r3, #8
 800c3c6:	4606      	mov	r6, r0
 800c3c8:	fb93 f3f2 	sdiv	r3, r3, r2
 800c3cc:	2100      	movs	r1, #0
 800c3ce:	2201      	movs	r2, #1
 800c3d0:	429a      	cmp	r2, r3
 800c3d2:	db09      	blt.n	800c3e8 <__s2b+0x30>
 800c3d4:	4630      	mov	r0, r6
 800c3d6:	f7ff ff47 	bl	800c268 <_Balloc>
 800c3da:	b940      	cbnz	r0, 800c3ee <__s2b+0x36>
 800c3dc:	4602      	mov	r2, r0
 800c3de:	4b19      	ldr	r3, [pc, #100]	@ (800c444 <__s2b+0x8c>)
 800c3e0:	4819      	ldr	r0, [pc, #100]	@ (800c448 <__s2b+0x90>)
 800c3e2:	21d3      	movs	r1, #211	@ 0xd3
 800c3e4:	f001 fe8c 	bl	800e100 <__assert_func>
 800c3e8:	0052      	lsls	r2, r2, #1
 800c3ea:	3101      	adds	r1, #1
 800c3ec:	e7f0      	b.n	800c3d0 <__s2b+0x18>
 800c3ee:	9b08      	ldr	r3, [sp, #32]
 800c3f0:	6143      	str	r3, [r0, #20]
 800c3f2:	2d09      	cmp	r5, #9
 800c3f4:	f04f 0301 	mov.w	r3, #1
 800c3f8:	6103      	str	r3, [r0, #16]
 800c3fa:	dd16      	ble.n	800c42a <__s2b+0x72>
 800c3fc:	f104 0909 	add.w	r9, r4, #9
 800c400:	46c8      	mov	r8, r9
 800c402:	442c      	add	r4, r5
 800c404:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c408:	4601      	mov	r1, r0
 800c40a:	3b30      	subs	r3, #48	@ 0x30
 800c40c:	220a      	movs	r2, #10
 800c40e:	4630      	mov	r0, r6
 800c410:	f7ff ff8c 	bl	800c32c <__multadd>
 800c414:	45a0      	cmp	r8, r4
 800c416:	d1f5      	bne.n	800c404 <__s2b+0x4c>
 800c418:	f1a5 0408 	sub.w	r4, r5, #8
 800c41c:	444c      	add	r4, r9
 800c41e:	1b2d      	subs	r5, r5, r4
 800c420:	1963      	adds	r3, r4, r5
 800c422:	42bb      	cmp	r3, r7
 800c424:	db04      	blt.n	800c430 <__s2b+0x78>
 800c426:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c42a:	340a      	adds	r4, #10
 800c42c:	2509      	movs	r5, #9
 800c42e:	e7f6      	b.n	800c41e <__s2b+0x66>
 800c430:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c434:	4601      	mov	r1, r0
 800c436:	3b30      	subs	r3, #48	@ 0x30
 800c438:	220a      	movs	r2, #10
 800c43a:	4630      	mov	r0, r6
 800c43c:	f7ff ff76 	bl	800c32c <__multadd>
 800c440:	e7ee      	b.n	800c420 <__s2b+0x68>
 800c442:	bf00      	nop
 800c444:	0800f54d 	.word	0x0800f54d
 800c448:	0800f55e 	.word	0x0800f55e

0800c44c <__hi0bits>:
 800c44c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c450:	4603      	mov	r3, r0
 800c452:	bf36      	itet	cc
 800c454:	0403      	lslcc	r3, r0, #16
 800c456:	2000      	movcs	r0, #0
 800c458:	2010      	movcc	r0, #16
 800c45a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c45e:	bf3c      	itt	cc
 800c460:	021b      	lslcc	r3, r3, #8
 800c462:	3008      	addcc	r0, #8
 800c464:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c468:	bf3c      	itt	cc
 800c46a:	011b      	lslcc	r3, r3, #4
 800c46c:	3004      	addcc	r0, #4
 800c46e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c472:	bf3c      	itt	cc
 800c474:	009b      	lslcc	r3, r3, #2
 800c476:	3002      	addcc	r0, #2
 800c478:	2b00      	cmp	r3, #0
 800c47a:	db05      	blt.n	800c488 <__hi0bits+0x3c>
 800c47c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c480:	f100 0001 	add.w	r0, r0, #1
 800c484:	bf08      	it	eq
 800c486:	2020      	moveq	r0, #32
 800c488:	4770      	bx	lr

0800c48a <__lo0bits>:
 800c48a:	6803      	ldr	r3, [r0, #0]
 800c48c:	4602      	mov	r2, r0
 800c48e:	f013 0007 	ands.w	r0, r3, #7
 800c492:	d00b      	beq.n	800c4ac <__lo0bits+0x22>
 800c494:	07d9      	lsls	r1, r3, #31
 800c496:	d421      	bmi.n	800c4dc <__lo0bits+0x52>
 800c498:	0798      	lsls	r0, r3, #30
 800c49a:	bf49      	itett	mi
 800c49c:	085b      	lsrmi	r3, r3, #1
 800c49e:	089b      	lsrpl	r3, r3, #2
 800c4a0:	2001      	movmi	r0, #1
 800c4a2:	6013      	strmi	r3, [r2, #0]
 800c4a4:	bf5c      	itt	pl
 800c4a6:	6013      	strpl	r3, [r2, #0]
 800c4a8:	2002      	movpl	r0, #2
 800c4aa:	4770      	bx	lr
 800c4ac:	b299      	uxth	r1, r3
 800c4ae:	b909      	cbnz	r1, 800c4b4 <__lo0bits+0x2a>
 800c4b0:	0c1b      	lsrs	r3, r3, #16
 800c4b2:	2010      	movs	r0, #16
 800c4b4:	b2d9      	uxtb	r1, r3
 800c4b6:	b909      	cbnz	r1, 800c4bc <__lo0bits+0x32>
 800c4b8:	3008      	adds	r0, #8
 800c4ba:	0a1b      	lsrs	r3, r3, #8
 800c4bc:	0719      	lsls	r1, r3, #28
 800c4be:	bf04      	itt	eq
 800c4c0:	091b      	lsreq	r3, r3, #4
 800c4c2:	3004      	addeq	r0, #4
 800c4c4:	0799      	lsls	r1, r3, #30
 800c4c6:	bf04      	itt	eq
 800c4c8:	089b      	lsreq	r3, r3, #2
 800c4ca:	3002      	addeq	r0, #2
 800c4cc:	07d9      	lsls	r1, r3, #31
 800c4ce:	d403      	bmi.n	800c4d8 <__lo0bits+0x4e>
 800c4d0:	085b      	lsrs	r3, r3, #1
 800c4d2:	f100 0001 	add.w	r0, r0, #1
 800c4d6:	d003      	beq.n	800c4e0 <__lo0bits+0x56>
 800c4d8:	6013      	str	r3, [r2, #0]
 800c4da:	4770      	bx	lr
 800c4dc:	2000      	movs	r0, #0
 800c4de:	4770      	bx	lr
 800c4e0:	2020      	movs	r0, #32
 800c4e2:	4770      	bx	lr

0800c4e4 <__i2b>:
 800c4e4:	b510      	push	{r4, lr}
 800c4e6:	460c      	mov	r4, r1
 800c4e8:	2101      	movs	r1, #1
 800c4ea:	f7ff febd 	bl	800c268 <_Balloc>
 800c4ee:	4602      	mov	r2, r0
 800c4f0:	b928      	cbnz	r0, 800c4fe <__i2b+0x1a>
 800c4f2:	4b05      	ldr	r3, [pc, #20]	@ (800c508 <__i2b+0x24>)
 800c4f4:	4805      	ldr	r0, [pc, #20]	@ (800c50c <__i2b+0x28>)
 800c4f6:	f240 1145 	movw	r1, #325	@ 0x145
 800c4fa:	f001 fe01 	bl	800e100 <__assert_func>
 800c4fe:	2301      	movs	r3, #1
 800c500:	6144      	str	r4, [r0, #20]
 800c502:	6103      	str	r3, [r0, #16]
 800c504:	bd10      	pop	{r4, pc}
 800c506:	bf00      	nop
 800c508:	0800f54d 	.word	0x0800f54d
 800c50c:	0800f55e 	.word	0x0800f55e

0800c510 <__multiply>:
 800c510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c514:	4617      	mov	r7, r2
 800c516:	690a      	ldr	r2, [r1, #16]
 800c518:	693b      	ldr	r3, [r7, #16]
 800c51a:	429a      	cmp	r2, r3
 800c51c:	bfa8      	it	ge
 800c51e:	463b      	movge	r3, r7
 800c520:	4689      	mov	r9, r1
 800c522:	bfa4      	itt	ge
 800c524:	460f      	movge	r7, r1
 800c526:	4699      	movge	r9, r3
 800c528:	693d      	ldr	r5, [r7, #16]
 800c52a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c52e:	68bb      	ldr	r3, [r7, #8]
 800c530:	6879      	ldr	r1, [r7, #4]
 800c532:	eb05 060a 	add.w	r6, r5, sl
 800c536:	42b3      	cmp	r3, r6
 800c538:	b085      	sub	sp, #20
 800c53a:	bfb8      	it	lt
 800c53c:	3101      	addlt	r1, #1
 800c53e:	f7ff fe93 	bl	800c268 <_Balloc>
 800c542:	b930      	cbnz	r0, 800c552 <__multiply+0x42>
 800c544:	4602      	mov	r2, r0
 800c546:	4b41      	ldr	r3, [pc, #260]	@ (800c64c <__multiply+0x13c>)
 800c548:	4841      	ldr	r0, [pc, #260]	@ (800c650 <__multiply+0x140>)
 800c54a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c54e:	f001 fdd7 	bl	800e100 <__assert_func>
 800c552:	f100 0414 	add.w	r4, r0, #20
 800c556:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c55a:	4623      	mov	r3, r4
 800c55c:	2200      	movs	r2, #0
 800c55e:	4573      	cmp	r3, lr
 800c560:	d320      	bcc.n	800c5a4 <__multiply+0x94>
 800c562:	f107 0814 	add.w	r8, r7, #20
 800c566:	f109 0114 	add.w	r1, r9, #20
 800c56a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c56e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c572:	9302      	str	r3, [sp, #8]
 800c574:	1beb      	subs	r3, r5, r7
 800c576:	3b15      	subs	r3, #21
 800c578:	f023 0303 	bic.w	r3, r3, #3
 800c57c:	3304      	adds	r3, #4
 800c57e:	3715      	adds	r7, #21
 800c580:	42bd      	cmp	r5, r7
 800c582:	bf38      	it	cc
 800c584:	2304      	movcc	r3, #4
 800c586:	9301      	str	r3, [sp, #4]
 800c588:	9b02      	ldr	r3, [sp, #8]
 800c58a:	9103      	str	r1, [sp, #12]
 800c58c:	428b      	cmp	r3, r1
 800c58e:	d80c      	bhi.n	800c5aa <__multiply+0x9a>
 800c590:	2e00      	cmp	r6, #0
 800c592:	dd03      	ble.n	800c59c <__multiply+0x8c>
 800c594:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d055      	beq.n	800c648 <__multiply+0x138>
 800c59c:	6106      	str	r6, [r0, #16]
 800c59e:	b005      	add	sp, #20
 800c5a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5a4:	f843 2b04 	str.w	r2, [r3], #4
 800c5a8:	e7d9      	b.n	800c55e <__multiply+0x4e>
 800c5aa:	f8b1 a000 	ldrh.w	sl, [r1]
 800c5ae:	f1ba 0f00 	cmp.w	sl, #0
 800c5b2:	d01f      	beq.n	800c5f4 <__multiply+0xe4>
 800c5b4:	46c4      	mov	ip, r8
 800c5b6:	46a1      	mov	r9, r4
 800c5b8:	2700      	movs	r7, #0
 800c5ba:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c5be:	f8d9 3000 	ldr.w	r3, [r9]
 800c5c2:	fa1f fb82 	uxth.w	fp, r2
 800c5c6:	b29b      	uxth	r3, r3
 800c5c8:	fb0a 330b 	mla	r3, sl, fp, r3
 800c5cc:	443b      	add	r3, r7
 800c5ce:	f8d9 7000 	ldr.w	r7, [r9]
 800c5d2:	0c12      	lsrs	r2, r2, #16
 800c5d4:	0c3f      	lsrs	r7, r7, #16
 800c5d6:	fb0a 7202 	mla	r2, sl, r2, r7
 800c5da:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c5de:	b29b      	uxth	r3, r3
 800c5e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c5e4:	4565      	cmp	r5, ip
 800c5e6:	f849 3b04 	str.w	r3, [r9], #4
 800c5ea:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c5ee:	d8e4      	bhi.n	800c5ba <__multiply+0xaa>
 800c5f0:	9b01      	ldr	r3, [sp, #4]
 800c5f2:	50e7      	str	r7, [r4, r3]
 800c5f4:	9b03      	ldr	r3, [sp, #12]
 800c5f6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c5fa:	3104      	adds	r1, #4
 800c5fc:	f1b9 0f00 	cmp.w	r9, #0
 800c600:	d020      	beq.n	800c644 <__multiply+0x134>
 800c602:	6823      	ldr	r3, [r4, #0]
 800c604:	4647      	mov	r7, r8
 800c606:	46a4      	mov	ip, r4
 800c608:	f04f 0a00 	mov.w	sl, #0
 800c60c:	f8b7 b000 	ldrh.w	fp, [r7]
 800c610:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c614:	fb09 220b 	mla	r2, r9, fp, r2
 800c618:	4452      	add	r2, sl
 800c61a:	b29b      	uxth	r3, r3
 800c61c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c620:	f84c 3b04 	str.w	r3, [ip], #4
 800c624:	f857 3b04 	ldr.w	r3, [r7], #4
 800c628:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c62c:	f8bc 3000 	ldrh.w	r3, [ip]
 800c630:	fb09 330a 	mla	r3, r9, sl, r3
 800c634:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c638:	42bd      	cmp	r5, r7
 800c63a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c63e:	d8e5      	bhi.n	800c60c <__multiply+0xfc>
 800c640:	9a01      	ldr	r2, [sp, #4]
 800c642:	50a3      	str	r3, [r4, r2]
 800c644:	3404      	adds	r4, #4
 800c646:	e79f      	b.n	800c588 <__multiply+0x78>
 800c648:	3e01      	subs	r6, #1
 800c64a:	e7a1      	b.n	800c590 <__multiply+0x80>
 800c64c:	0800f54d 	.word	0x0800f54d
 800c650:	0800f55e 	.word	0x0800f55e

0800c654 <__pow5mult>:
 800c654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c658:	4615      	mov	r5, r2
 800c65a:	f012 0203 	ands.w	r2, r2, #3
 800c65e:	4607      	mov	r7, r0
 800c660:	460e      	mov	r6, r1
 800c662:	d007      	beq.n	800c674 <__pow5mult+0x20>
 800c664:	4c25      	ldr	r4, [pc, #148]	@ (800c6fc <__pow5mult+0xa8>)
 800c666:	3a01      	subs	r2, #1
 800c668:	2300      	movs	r3, #0
 800c66a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c66e:	f7ff fe5d 	bl	800c32c <__multadd>
 800c672:	4606      	mov	r6, r0
 800c674:	10ad      	asrs	r5, r5, #2
 800c676:	d03d      	beq.n	800c6f4 <__pow5mult+0xa0>
 800c678:	69fc      	ldr	r4, [r7, #28]
 800c67a:	b97c      	cbnz	r4, 800c69c <__pow5mult+0x48>
 800c67c:	2010      	movs	r0, #16
 800c67e:	f7ff fd3d 	bl	800c0fc <malloc>
 800c682:	4602      	mov	r2, r0
 800c684:	61f8      	str	r0, [r7, #28]
 800c686:	b928      	cbnz	r0, 800c694 <__pow5mult+0x40>
 800c688:	4b1d      	ldr	r3, [pc, #116]	@ (800c700 <__pow5mult+0xac>)
 800c68a:	481e      	ldr	r0, [pc, #120]	@ (800c704 <__pow5mult+0xb0>)
 800c68c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c690:	f001 fd36 	bl	800e100 <__assert_func>
 800c694:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c698:	6004      	str	r4, [r0, #0]
 800c69a:	60c4      	str	r4, [r0, #12]
 800c69c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c6a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c6a4:	b94c      	cbnz	r4, 800c6ba <__pow5mult+0x66>
 800c6a6:	f240 2171 	movw	r1, #625	@ 0x271
 800c6aa:	4638      	mov	r0, r7
 800c6ac:	f7ff ff1a 	bl	800c4e4 <__i2b>
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	f8c8 0008 	str.w	r0, [r8, #8]
 800c6b6:	4604      	mov	r4, r0
 800c6b8:	6003      	str	r3, [r0, #0]
 800c6ba:	f04f 0900 	mov.w	r9, #0
 800c6be:	07eb      	lsls	r3, r5, #31
 800c6c0:	d50a      	bpl.n	800c6d8 <__pow5mult+0x84>
 800c6c2:	4631      	mov	r1, r6
 800c6c4:	4622      	mov	r2, r4
 800c6c6:	4638      	mov	r0, r7
 800c6c8:	f7ff ff22 	bl	800c510 <__multiply>
 800c6cc:	4631      	mov	r1, r6
 800c6ce:	4680      	mov	r8, r0
 800c6d0:	4638      	mov	r0, r7
 800c6d2:	f7ff fe09 	bl	800c2e8 <_Bfree>
 800c6d6:	4646      	mov	r6, r8
 800c6d8:	106d      	asrs	r5, r5, #1
 800c6da:	d00b      	beq.n	800c6f4 <__pow5mult+0xa0>
 800c6dc:	6820      	ldr	r0, [r4, #0]
 800c6de:	b938      	cbnz	r0, 800c6f0 <__pow5mult+0x9c>
 800c6e0:	4622      	mov	r2, r4
 800c6e2:	4621      	mov	r1, r4
 800c6e4:	4638      	mov	r0, r7
 800c6e6:	f7ff ff13 	bl	800c510 <__multiply>
 800c6ea:	6020      	str	r0, [r4, #0]
 800c6ec:	f8c0 9000 	str.w	r9, [r0]
 800c6f0:	4604      	mov	r4, r0
 800c6f2:	e7e4      	b.n	800c6be <__pow5mult+0x6a>
 800c6f4:	4630      	mov	r0, r6
 800c6f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6fa:	bf00      	nop
 800c6fc:	0800f670 	.word	0x0800f670
 800c700:	0800f4de 	.word	0x0800f4de
 800c704:	0800f55e 	.word	0x0800f55e

0800c708 <__lshift>:
 800c708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c70c:	460c      	mov	r4, r1
 800c70e:	6849      	ldr	r1, [r1, #4]
 800c710:	6923      	ldr	r3, [r4, #16]
 800c712:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c716:	68a3      	ldr	r3, [r4, #8]
 800c718:	4607      	mov	r7, r0
 800c71a:	4691      	mov	r9, r2
 800c71c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c720:	f108 0601 	add.w	r6, r8, #1
 800c724:	42b3      	cmp	r3, r6
 800c726:	db0b      	blt.n	800c740 <__lshift+0x38>
 800c728:	4638      	mov	r0, r7
 800c72a:	f7ff fd9d 	bl	800c268 <_Balloc>
 800c72e:	4605      	mov	r5, r0
 800c730:	b948      	cbnz	r0, 800c746 <__lshift+0x3e>
 800c732:	4602      	mov	r2, r0
 800c734:	4b28      	ldr	r3, [pc, #160]	@ (800c7d8 <__lshift+0xd0>)
 800c736:	4829      	ldr	r0, [pc, #164]	@ (800c7dc <__lshift+0xd4>)
 800c738:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c73c:	f001 fce0 	bl	800e100 <__assert_func>
 800c740:	3101      	adds	r1, #1
 800c742:	005b      	lsls	r3, r3, #1
 800c744:	e7ee      	b.n	800c724 <__lshift+0x1c>
 800c746:	2300      	movs	r3, #0
 800c748:	f100 0114 	add.w	r1, r0, #20
 800c74c:	f100 0210 	add.w	r2, r0, #16
 800c750:	4618      	mov	r0, r3
 800c752:	4553      	cmp	r3, sl
 800c754:	db33      	blt.n	800c7be <__lshift+0xb6>
 800c756:	6920      	ldr	r0, [r4, #16]
 800c758:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c75c:	f104 0314 	add.w	r3, r4, #20
 800c760:	f019 091f 	ands.w	r9, r9, #31
 800c764:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c768:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c76c:	d02b      	beq.n	800c7c6 <__lshift+0xbe>
 800c76e:	f1c9 0e20 	rsb	lr, r9, #32
 800c772:	468a      	mov	sl, r1
 800c774:	2200      	movs	r2, #0
 800c776:	6818      	ldr	r0, [r3, #0]
 800c778:	fa00 f009 	lsl.w	r0, r0, r9
 800c77c:	4310      	orrs	r0, r2
 800c77e:	f84a 0b04 	str.w	r0, [sl], #4
 800c782:	f853 2b04 	ldr.w	r2, [r3], #4
 800c786:	459c      	cmp	ip, r3
 800c788:	fa22 f20e 	lsr.w	r2, r2, lr
 800c78c:	d8f3      	bhi.n	800c776 <__lshift+0x6e>
 800c78e:	ebac 0304 	sub.w	r3, ip, r4
 800c792:	3b15      	subs	r3, #21
 800c794:	f023 0303 	bic.w	r3, r3, #3
 800c798:	3304      	adds	r3, #4
 800c79a:	f104 0015 	add.w	r0, r4, #21
 800c79e:	4560      	cmp	r0, ip
 800c7a0:	bf88      	it	hi
 800c7a2:	2304      	movhi	r3, #4
 800c7a4:	50ca      	str	r2, [r1, r3]
 800c7a6:	b10a      	cbz	r2, 800c7ac <__lshift+0xa4>
 800c7a8:	f108 0602 	add.w	r6, r8, #2
 800c7ac:	3e01      	subs	r6, #1
 800c7ae:	4638      	mov	r0, r7
 800c7b0:	612e      	str	r6, [r5, #16]
 800c7b2:	4621      	mov	r1, r4
 800c7b4:	f7ff fd98 	bl	800c2e8 <_Bfree>
 800c7b8:	4628      	mov	r0, r5
 800c7ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7be:	f842 0f04 	str.w	r0, [r2, #4]!
 800c7c2:	3301      	adds	r3, #1
 800c7c4:	e7c5      	b.n	800c752 <__lshift+0x4a>
 800c7c6:	3904      	subs	r1, #4
 800c7c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7cc:	f841 2f04 	str.w	r2, [r1, #4]!
 800c7d0:	459c      	cmp	ip, r3
 800c7d2:	d8f9      	bhi.n	800c7c8 <__lshift+0xc0>
 800c7d4:	e7ea      	b.n	800c7ac <__lshift+0xa4>
 800c7d6:	bf00      	nop
 800c7d8:	0800f54d 	.word	0x0800f54d
 800c7dc:	0800f55e 	.word	0x0800f55e

0800c7e0 <__mcmp>:
 800c7e0:	690a      	ldr	r2, [r1, #16]
 800c7e2:	4603      	mov	r3, r0
 800c7e4:	6900      	ldr	r0, [r0, #16]
 800c7e6:	1a80      	subs	r0, r0, r2
 800c7e8:	b530      	push	{r4, r5, lr}
 800c7ea:	d10e      	bne.n	800c80a <__mcmp+0x2a>
 800c7ec:	3314      	adds	r3, #20
 800c7ee:	3114      	adds	r1, #20
 800c7f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c7f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c7f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c7fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c800:	4295      	cmp	r5, r2
 800c802:	d003      	beq.n	800c80c <__mcmp+0x2c>
 800c804:	d205      	bcs.n	800c812 <__mcmp+0x32>
 800c806:	f04f 30ff 	mov.w	r0, #4294967295
 800c80a:	bd30      	pop	{r4, r5, pc}
 800c80c:	42a3      	cmp	r3, r4
 800c80e:	d3f3      	bcc.n	800c7f8 <__mcmp+0x18>
 800c810:	e7fb      	b.n	800c80a <__mcmp+0x2a>
 800c812:	2001      	movs	r0, #1
 800c814:	e7f9      	b.n	800c80a <__mcmp+0x2a>
	...

0800c818 <__mdiff>:
 800c818:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c81c:	4689      	mov	r9, r1
 800c81e:	4606      	mov	r6, r0
 800c820:	4611      	mov	r1, r2
 800c822:	4648      	mov	r0, r9
 800c824:	4614      	mov	r4, r2
 800c826:	f7ff ffdb 	bl	800c7e0 <__mcmp>
 800c82a:	1e05      	subs	r5, r0, #0
 800c82c:	d112      	bne.n	800c854 <__mdiff+0x3c>
 800c82e:	4629      	mov	r1, r5
 800c830:	4630      	mov	r0, r6
 800c832:	f7ff fd19 	bl	800c268 <_Balloc>
 800c836:	4602      	mov	r2, r0
 800c838:	b928      	cbnz	r0, 800c846 <__mdiff+0x2e>
 800c83a:	4b3f      	ldr	r3, [pc, #252]	@ (800c938 <__mdiff+0x120>)
 800c83c:	f240 2137 	movw	r1, #567	@ 0x237
 800c840:	483e      	ldr	r0, [pc, #248]	@ (800c93c <__mdiff+0x124>)
 800c842:	f001 fc5d 	bl	800e100 <__assert_func>
 800c846:	2301      	movs	r3, #1
 800c848:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c84c:	4610      	mov	r0, r2
 800c84e:	b003      	add	sp, #12
 800c850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c854:	bfbc      	itt	lt
 800c856:	464b      	movlt	r3, r9
 800c858:	46a1      	movlt	r9, r4
 800c85a:	4630      	mov	r0, r6
 800c85c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c860:	bfba      	itte	lt
 800c862:	461c      	movlt	r4, r3
 800c864:	2501      	movlt	r5, #1
 800c866:	2500      	movge	r5, #0
 800c868:	f7ff fcfe 	bl	800c268 <_Balloc>
 800c86c:	4602      	mov	r2, r0
 800c86e:	b918      	cbnz	r0, 800c878 <__mdiff+0x60>
 800c870:	4b31      	ldr	r3, [pc, #196]	@ (800c938 <__mdiff+0x120>)
 800c872:	f240 2145 	movw	r1, #581	@ 0x245
 800c876:	e7e3      	b.n	800c840 <__mdiff+0x28>
 800c878:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c87c:	6926      	ldr	r6, [r4, #16]
 800c87e:	60c5      	str	r5, [r0, #12]
 800c880:	f109 0310 	add.w	r3, r9, #16
 800c884:	f109 0514 	add.w	r5, r9, #20
 800c888:	f104 0e14 	add.w	lr, r4, #20
 800c88c:	f100 0b14 	add.w	fp, r0, #20
 800c890:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c894:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c898:	9301      	str	r3, [sp, #4]
 800c89a:	46d9      	mov	r9, fp
 800c89c:	f04f 0c00 	mov.w	ip, #0
 800c8a0:	9b01      	ldr	r3, [sp, #4]
 800c8a2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c8a6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c8aa:	9301      	str	r3, [sp, #4]
 800c8ac:	fa1f f38a 	uxth.w	r3, sl
 800c8b0:	4619      	mov	r1, r3
 800c8b2:	b283      	uxth	r3, r0
 800c8b4:	1acb      	subs	r3, r1, r3
 800c8b6:	0c00      	lsrs	r0, r0, #16
 800c8b8:	4463      	add	r3, ip
 800c8ba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c8be:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c8c2:	b29b      	uxth	r3, r3
 800c8c4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c8c8:	4576      	cmp	r6, lr
 800c8ca:	f849 3b04 	str.w	r3, [r9], #4
 800c8ce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c8d2:	d8e5      	bhi.n	800c8a0 <__mdiff+0x88>
 800c8d4:	1b33      	subs	r3, r6, r4
 800c8d6:	3b15      	subs	r3, #21
 800c8d8:	f023 0303 	bic.w	r3, r3, #3
 800c8dc:	3415      	adds	r4, #21
 800c8de:	3304      	adds	r3, #4
 800c8e0:	42a6      	cmp	r6, r4
 800c8e2:	bf38      	it	cc
 800c8e4:	2304      	movcc	r3, #4
 800c8e6:	441d      	add	r5, r3
 800c8e8:	445b      	add	r3, fp
 800c8ea:	461e      	mov	r6, r3
 800c8ec:	462c      	mov	r4, r5
 800c8ee:	4544      	cmp	r4, r8
 800c8f0:	d30e      	bcc.n	800c910 <__mdiff+0xf8>
 800c8f2:	f108 0103 	add.w	r1, r8, #3
 800c8f6:	1b49      	subs	r1, r1, r5
 800c8f8:	f021 0103 	bic.w	r1, r1, #3
 800c8fc:	3d03      	subs	r5, #3
 800c8fe:	45a8      	cmp	r8, r5
 800c900:	bf38      	it	cc
 800c902:	2100      	movcc	r1, #0
 800c904:	440b      	add	r3, r1
 800c906:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c90a:	b191      	cbz	r1, 800c932 <__mdiff+0x11a>
 800c90c:	6117      	str	r7, [r2, #16]
 800c90e:	e79d      	b.n	800c84c <__mdiff+0x34>
 800c910:	f854 1b04 	ldr.w	r1, [r4], #4
 800c914:	46e6      	mov	lr, ip
 800c916:	0c08      	lsrs	r0, r1, #16
 800c918:	fa1c fc81 	uxtah	ip, ip, r1
 800c91c:	4471      	add	r1, lr
 800c91e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c922:	b289      	uxth	r1, r1
 800c924:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c928:	f846 1b04 	str.w	r1, [r6], #4
 800c92c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c930:	e7dd      	b.n	800c8ee <__mdiff+0xd6>
 800c932:	3f01      	subs	r7, #1
 800c934:	e7e7      	b.n	800c906 <__mdiff+0xee>
 800c936:	bf00      	nop
 800c938:	0800f54d 	.word	0x0800f54d
 800c93c:	0800f55e 	.word	0x0800f55e

0800c940 <__ulp>:
 800c940:	b082      	sub	sp, #8
 800c942:	ed8d 0b00 	vstr	d0, [sp]
 800c946:	9a01      	ldr	r2, [sp, #4]
 800c948:	4b0f      	ldr	r3, [pc, #60]	@ (800c988 <__ulp+0x48>)
 800c94a:	4013      	ands	r3, r2
 800c94c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c950:	2b00      	cmp	r3, #0
 800c952:	dc08      	bgt.n	800c966 <__ulp+0x26>
 800c954:	425b      	negs	r3, r3
 800c956:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c95a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c95e:	da04      	bge.n	800c96a <__ulp+0x2a>
 800c960:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c964:	4113      	asrs	r3, r2
 800c966:	2200      	movs	r2, #0
 800c968:	e008      	b.n	800c97c <__ulp+0x3c>
 800c96a:	f1a2 0314 	sub.w	r3, r2, #20
 800c96e:	2b1e      	cmp	r3, #30
 800c970:	bfda      	itte	le
 800c972:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c976:	40da      	lsrle	r2, r3
 800c978:	2201      	movgt	r2, #1
 800c97a:	2300      	movs	r3, #0
 800c97c:	4619      	mov	r1, r3
 800c97e:	4610      	mov	r0, r2
 800c980:	ec41 0b10 	vmov	d0, r0, r1
 800c984:	b002      	add	sp, #8
 800c986:	4770      	bx	lr
 800c988:	7ff00000 	.word	0x7ff00000

0800c98c <__b2d>:
 800c98c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c990:	6906      	ldr	r6, [r0, #16]
 800c992:	f100 0814 	add.w	r8, r0, #20
 800c996:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c99a:	1f37      	subs	r7, r6, #4
 800c99c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c9a0:	4610      	mov	r0, r2
 800c9a2:	f7ff fd53 	bl	800c44c <__hi0bits>
 800c9a6:	f1c0 0320 	rsb	r3, r0, #32
 800c9aa:	280a      	cmp	r0, #10
 800c9ac:	600b      	str	r3, [r1, #0]
 800c9ae:	491b      	ldr	r1, [pc, #108]	@ (800ca1c <__b2d+0x90>)
 800c9b0:	dc15      	bgt.n	800c9de <__b2d+0x52>
 800c9b2:	f1c0 0c0b 	rsb	ip, r0, #11
 800c9b6:	fa22 f30c 	lsr.w	r3, r2, ip
 800c9ba:	45b8      	cmp	r8, r7
 800c9bc:	ea43 0501 	orr.w	r5, r3, r1
 800c9c0:	bf34      	ite	cc
 800c9c2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c9c6:	2300      	movcs	r3, #0
 800c9c8:	3015      	adds	r0, #21
 800c9ca:	fa02 f000 	lsl.w	r0, r2, r0
 800c9ce:	fa23 f30c 	lsr.w	r3, r3, ip
 800c9d2:	4303      	orrs	r3, r0
 800c9d4:	461c      	mov	r4, r3
 800c9d6:	ec45 4b10 	vmov	d0, r4, r5
 800c9da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9de:	45b8      	cmp	r8, r7
 800c9e0:	bf3a      	itte	cc
 800c9e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c9e6:	f1a6 0708 	subcc.w	r7, r6, #8
 800c9ea:	2300      	movcs	r3, #0
 800c9ec:	380b      	subs	r0, #11
 800c9ee:	d012      	beq.n	800ca16 <__b2d+0x8a>
 800c9f0:	f1c0 0120 	rsb	r1, r0, #32
 800c9f4:	fa23 f401 	lsr.w	r4, r3, r1
 800c9f8:	4082      	lsls	r2, r0
 800c9fa:	4322      	orrs	r2, r4
 800c9fc:	4547      	cmp	r7, r8
 800c9fe:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ca02:	bf8c      	ite	hi
 800ca04:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ca08:	2200      	movls	r2, #0
 800ca0a:	4083      	lsls	r3, r0
 800ca0c:	40ca      	lsrs	r2, r1
 800ca0e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ca12:	4313      	orrs	r3, r2
 800ca14:	e7de      	b.n	800c9d4 <__b2d+0x48>
 800ca16:	ea42 0501 	orr.w	r5, r2, r1
 800ca1a:	e7db      	b.n	800c9d4 <__b2d+0x48>
 800ca1c:	3ff00000 	.word	0x3ff00000

0800ca20 <__d2b>:
 800ca20:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ca24:	460f      	mov	r7, r1
 800ca26:	2101      	movs	r1, #1
 800ca28:	ec59 8b10 	vmov	r8, r9, d0
 800ca2c:	4616      	mov	r6, r2
 800ca2e:	f7ff fc1b 	bl	800c268 <_Balloc>
 800ca32:	4604      	mov	r4, r0
 800ca34:	b930      	cbnz	r0, 800ca44 <__d2b+0x24>
 800ca36:	4602      	mov	r2, r0
 800ca38:	4b23      	ldr	r3, [pc, #140]	@ (800cac8 <__d2b+0xa8>)
 800ca3a:	4824      	ldr	r0, [pc, #144]	@ (800cacc <__d2b+0xac>)
 800ca3c:	f240 310f 	movw	r1, #783	@ 0x30f
 800ca40:	f001 fb5e 	bl	800e100 <__assert_func>
 800ca44:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ca48:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ca4c:	b10d      	cbz	r5, 800ca52 <__d2b+0x32>
 800ca4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ca52:	9301      	str	r3, [sp, #4]
 800ca54:	f1b8 0300 	subs.w	r3, r8, #0
 800ca58:	d023      	beq.n	800caa2 <__d2b+0x82>
 800ca5a:	4668      	mov	r0, sp
 800ca5c:	9300      	str	r3, [sp, #0]
 800ca5e:	f7ff fd14 	bl	800c48a <__lo0bits>
 800ca62:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ca66:	b1d0      	cbz	r0, 800ca9e <__d2b+0x7e>
 800ca68:	f1c0 0320 	rsb	r3, r0, #32
 800ca6c:	fa02 f303 	lsl.w	r3, r2, r3
 800ca70:	430b      	orrs	r3, r1
 800ca72:	40c2      	lsrs	r2, r0
 800ca74:	6163      	str	r3, [r4, #20]
 800ca76:	9201      	str	r2, [sp, #4]
 800ca78:	9b01      	ldr	r3, [sp, #4]
 800ca7a:	61a3      	str	r3, [r4, #24]
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	bf0c      	ite	eq
 800ca80:	2201      	moveq	r2, #1
 800ca82:	2202      	movne	r2, #2
 800ca84:	6122      	str	r2, [r4, #16]
 800ca86:	b1a5      	cbz	r5, 800cab2 <__d2b+0x92>
 800ca88:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ca8c:	4405      	add	r5, r0
 800ca8e:	603d      	str	r5, [r7, #0]
 800ca90:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ca94:	6030      	str	r0, [r6, #0]
 800ca96:	4620      	mov	r0, r4
 800ca98:	b003      	add	sp, #12
 800ca9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca9e:	6161      	str	r1, [r4, #20]
 800caa0:	e7ea      	b.n	800ca78 <__d2b+0x58>
 800caa2:	a801      	add	r0, sp, #4
 800caa4:	f7ff fcf1 	bl	800c48a <__lo0bits>
 800caa8:	9b01      	ldr	r3, [sp, #4]
 800caaa:	6163      	str	r3, [r4, #20]
 800caac:	3020      	adds	r0, #32
 800caae:	2201      	movs	r2, #1
 800cab0:	e7e8      	b.n	800ca84 <__d2b+0x64>
 800cab2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cab6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800caba:	6038      	str	r0, [r7, #0]
 800cabc:	6918      	ldr	r0, [r3, #16]
 800cabe:	f7ff fcc5 	bl	800c44c <__hi0bits>
 800cac2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cac6:	e7e5      	b.n	800ca94 <__d2b+0x74>
 800cac8:	0800f54d 	.word	0x0800f54d
 800cacc:	0800f55e 	.word	0x0800f55e

0800cad0 <__ratio>:
 800cad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cad4:	b085      	sub	sp, #20
 800cad6:	e9cd 1000 	strd	r1, r0, [sp]
 800cada:	a902      	add	r1, sp, #8
 800cadc:	f7ff ff56 	bl	800c98c <__b2d>
 800cae0:	9800      	ldr	r0, [sp, #0]
 800cae2:	a903      	add	r1, sp, #12
 800cae4:	ec55 4b10 	vmov	r4, r5, d0
 800cae8:	f7ff ff50 	bl	800c98c <__b2d>
 800caec:	9b01      	ldr	r3, [sp, #4]
 800caee:	6919      	ldr	r1, [r3, #16]
 800caf0:	9b00      	ldr	r3, [sp, #0]
 800caf2:	691b      	ldr	r3, [r3, #16]
 800caf4:	1ac9      	subs	r1, r1, r3
 800caf6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800cafa:	1a9b      	subs	r3, r3, r2
 800cafc:	ec5b ab10 	vmov	sl, fp, d0
 800cb00:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	bfce      	itee	gt
 800cb08:	462a      	movgt	r2, r5
 800cb0a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800cb0e:	465a      	movle	r2, fp
 800cb10:	462f      	mov	r7, r5
 800cb12:	46d9      	mov	r9, fp
 800cb14:	bfcc      	ite	gt
 800cb16:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800cb1a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800cb1e:	464b      	mov	r3, r9
 800cb20:	4652      	mov	r2, sl
 800cb22:	4620      	mov	r0, r4
 800cb24:	4639      	mov	r1, r7
 800cb26:	f7f3 feb1 	bl	800088c <__aeabi_ddiv>
 800cb2a:	ec41 0b10 	vmov	d0, r0, r1
 800cb2e:	b005      	add	sp, #20
 800cb30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cb34 <__copybits>:
 800cb34:	3901      	subs	r1, #1
 800cb36:	b570      	push	{r4, r5, r6, lr}
 800cb38:	1149      	asrs	r1, r1, #5
 800cb3a:	6914      	ldr	r4, [r2, #16]
 800cb3c:	3101      	adds	r1, #1
 800cb3e:	f102 0314 	add.w	r3, r2, #20
 800cb42:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cb46:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cb4a:	1f05      	subs	r5, r0, #4
 800cb4c:	42a3      	cmp	r3, r4
 800cb4e:	d30c      	bcc.n	800cb6a <__copybits+0x36>
 800cb50:	1aa3      	subs	r3, r4, r2
 800cb52:	3b11      	subs	r3, #17
 800cb54:	f023 0303 	bic.w	r3, r3, #3
 800cb58:	3211      	adds	r2, #17
 800cb5a:	42a2      	cmp	r2, r4
 800cb5c:	bf88      	it	hi
 800cb5e:	2300      	movhi	r3, #0
 800cb60:	4418      	add	r0, r3
 800cb62:	2300      	movs	r3, #0
 800cb64:	4288      	cmp	r0, r1
 800cb66:	d305      	bcc.n	800cb74 <__copybits+0x40>
 800cb68:	bd70      	pop	{r4, r5, r6, pc}
 800cb6a:	f853 6b04 	ldr.w	r6, [r3], #4
 800cb6e:	f845 6f04 	str.w	r6, [r5, #4]!
 800cb72:	e7eb      	b.n	800cb4c <__copybits+0x18>
 800cb74:	f840 3b04 	str.w	r3, [r0], #4
 800cb78:	e7f4      	b.n	800cb64 <__copybits+0x30>

0800cb7a <__any_on>:
 800cb7a:	f100 0214 	add.w	r2, r0, #20
 800cb7e:	6900      	ldr	r0, [r0, #16]
 800cb80:	114b      	asrs	r3, r1, #5
 800cb82:	4298      	cmp	r0, r3
 800cb84:	b510      	push	{r4, lr}
 800cb86:	db11      	blt.n	800cbac <__any_on+0x32>
 800cb88:	dd0a      	ble.n	800cba0 <__any_on+0x26>
 800cb8a:	f011 011f 	ands.w	r1, r1, #31
 800cb8e:	d007      	beq.n	800cba0 <__any_on+0x26>
 800cb90:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cb94:	fa24 f001 	lsr.w	r0, r4, r1
 800cb98:	fa00 f101 	lsl.w	r1, r0, r1
 800cb9c:	428c      	cmp	r4, r1
 800cb9e:	d10b      	bne.n	800cbb8 <__any_on+0x3e>
 800cba0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cba4:	4293      	cmp	r3, r2
 800cba6:	d803      	bhi.n	800cbb0 <__any_on+0x36>
 800cba8:	2000      	movs	r0, #0
 800cbaa:	bd10      	pop	{r4, pc}
 800cbac:	4603      	mov	r3, r0
 800cbae:	e7f7      	b.n	800cba0 <__any_on+0x26>
 800cbb0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cbb4:	2900      	cmp	r1, #0
 800cbb6:	d0f5      	beq.n	800cba4 <__any_on+0x2a>
 800cbb8:	2001      	movs	r0, #1
 800cbba:	e7f6      	b.n	800cbaa <__any_on+0x30>

0800cbbc <sulp>:
 800cbbc:	b570      	push	{r4, r5, r6, lr}
 800cbbe:	4604      	mov	r4, r0
 800cbc0:	460d      	mov	r5, r1
 800cbc2:	ec45 4b10 	vmov	d0, r4, r5
 800cbc6:	4616      	mov	r6, r2
 800cbc8:	f7ff feba 	bl	800c940 <__ulp>
 800cbcc:	ec51 0b10 	vmov	r0, r1, d0
 800cbd0:	b17e      	cbz	r6, 800cbf2 <sulp+0x36>
 800cbd2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800cbd6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	dd09      	ble.n	800cbf2 <sulp+0x36>
 800cbde:	051b      	lsls	r3, r3, #20
 800cbe0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800cbe4:	2400      	movs	r4, #0
 800cbe6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800cbea:	4622      	mov	r2, r4
 800cbec:	462b      	mov	r3, r5
 800cbee:	f7f3 fd23 	bl	8000638 <__aeabi_dmul>
 800cbf2:	ec41 0b10 	vmov	d0, r0, r1
 800cbf6:	bd70      	pop	{r4, r5, r6, pc}

0800cbf8 <_strtod_l>:
 800cbf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbfc:	b09f      	sub	sp, #124	@ 0x7c
 800cbfe:	460c      	mov	r4, r1
 800cc00:	9217      	str	r2, [sp, #92]	@ 0x5c
 800cc02:	2200      	movs	r2, #0
 800cc04:	921a      	str	r2, [sp, #104]	@ 0x68
 800cc06:	9005      	str	r0, [sp, #20]
 800cc08:	f04f 0a00 	mov.w	sl, #0
 800cc0c:	f04f 0b00 	mov.w	fp, #0
 800cc10:	460a      	mov	r2, r1
 800cc12:	9219      	str	r2, [sp, #100]	@ 0x64
 800cc14:	7811      	ldrb	r1, [r2, #0]
 800cc16:	292b      	cmp	r1, #43	@ 0x2b
 800cc18:	d04a      	beq.n	800ccb0 <_strtod_l+0xb8>
 800cc1a:	d838      	bhi.n	800cc8e <_strtod_l+0x96>
 800cc1c:	290d      	cmp	r1, #13
 800cc1e:	d832      	bhi.n	800cc86 <_strtod_l+0x8e>
 800cc20:	2908      	cmp	r1, #8
 800cc22:	d832      	bhi.n	800cc8a <_strtod_l+0x92>
 800cc24:	2900      	cmp	r1, #0
 800cc26:	d03b      	beq.n	800cca0 <_strtod_l+0xa8>
 800cc28:	2200      	movs	r2, #0
 800cc2a:	920e      	str	r2, [sp, #56]	@ 0x38
 800cc2c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800cc2e:	782a      	ldrb	r2, [r5, #0]
 800cc30:	2a30      	cmp	r2, #48	@ 0x30
 800cc32:	f040 80b2 	bne.w	800cd9a <_strtod_l+0x1a2>
 800cc36:	786a      	ldrb	r2, [r5, #1]
 800cc38:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cc3c:	2a58      	cmp	r2, #88	@ 0x58
 800cc3e:	d16e      	bne.n	800cd1e <_strtod_l+0x126>
 800cc40:	9302      	str	r3, [sp, #8]
 800cc42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc44:	9301      	str	r3, [sp, #4]
 800cc46:	ab1a      	add	r3, sp, #104	@ 0x68
 800cc48:	9300      	str	r3, [sp, #0]
 800cc4a:	4a8f      	ldr	r2, [pc, #572]	@ (800ce88 <_strtod_l+0x290>)
 800cc4c:	9805      	ldr	r0, [sp, #20]
 800cc4e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800cc50:	a919      	add	r1, sp, #100	@ 0x64
 800cc52:	f001 faef 	bl	800e234 <__gethex>
 800cc56:	f010 060f 	ands.w	r6, r0, #15
 800cc5a:	4604      	mov	r4, r0
 800cc5c:	d005      	beq.n	800cc6a <_strtod_l+0x72>
 800cc5e:	2e06      	cmp	r6, #6
 800cc60:	d128      	bne.n	800ccb4 <_strtod_l+0xbc>
 800cc62:	3501      	adds	r5, #1
 800cc64:	2300      	movs	r3, #0
 800cc66:	9519      	str	r5, [sp, #100]	@ 0x64
 800cc68:	930e      	str	r3, [sp, #56]	@ 0x38
 800cc6a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	f040 858e 	bne.w	800d78e <_strtod_l+0xb96>
 800cc72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc74:	b1cb      	cbz	r3, 800ccaa <_strtod_l+0xb2>
 800cc76:	4652      	mov	r2, sl
 800cc78:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800cc7c:	ec43 2b10 	vmov	d0, r2, r3
 800cc80:	b01f      	add	sp, #124	@ 0x7c
 800cc82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc86:	2920      	cmp	r1, #32
 800cc88:	d1ce      	bne.n	800cc28 <_strtod_l+0x30>
 800cc8a:	3201      	adds	r2, #1
 800cc8c:	e7c1      	b.n	800cc12 <_strtod_l+0x1a>
 800cc8e:	292d      	cmp	r1, #45	@ 0x2d
 800cc90:	d1ca      	bne.n	800cc28 <_strtod_l+0x30>
 800cc92:	2101      	movs	r1, #1
 800cc94:	910e      	str	r1, [sp, #56]	@ 0x38
 800cc96:	1c51      	adds	r1, r2, #1
 800cc98:	9119      	str	r1, [sp, #100]	@ 0x64
 800cc9a:	7852      	ldrb	r2, [r2, #1]
 800cc9c:	2a00      	cmp	r2, #0
 800cc9e:	d1c5      	bne.n	800cc2c <_strtod_l+0x34>
 800cca0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cca2:	9419      	str	r4, [sp, #100]	@ 0x64
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	f040 8570 	bne.w	800d78a <_strtod_l+0xb92>
 800ccaa:	4652      	mov	r2, sl
 800ccac:	465b      	mov	r3, fp
 800ccae:	e7e5      	b.n	800cc7c <_strtod_l+0x84>
 800ccb0:	2100      	movs	r1, #0
 800ccb2:	e7ef      	b.n	800cc94 <_strtod_l+0x9c>
 800ccb4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ccb6:	b13a      	cbz	r2, 800ccc8 <_strtod_l+0xd0>
 800ccb8:	2135      	movs	r1, #53	@ 0x35
 800ccba:	a81c      	add	r0, sp, #112	@ 0x70
 800ccbc:	f7ff ff3a 	bl	800cb34 <__copybits>
 800ccc0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ccc2:	9805      	ldr	r0, [sp, #20]
 800ccc4:	f7ff fb10 	bl	800c2e8 <_Bfree>
 800ccc8:	3e01      	subs	r6, #1
 800ccca:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800cccc:	2e04      	cmp	r6, #4
 800ccce:	d806      	bhi.n	800ccde <_strtod_l+0xe6>
 800ccd0:	e8df f006 	tbb	[pc, r6]
 800ccd4:	201d0314 	.word	0x201d0314
 800ccd8:	14          	.byte	0x14
 800ccd9:	00          	.byte	0x00
 800ccda:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ccde:	05e1      	lsls	r1, r4, #23
 800cce0:	bf48      	it	mi
 800cce2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800cce6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ccea:	0d1b      	lsrs	r3, r3, #20
 800ccec:	051b      	lsls	r3, r3, #20
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d1bb      	bne.n	800cc6a <_strtod_l+0x72>
 800ccf2:	f7fe fb2b 	bl	800b34c <__errno>
 800ccf6:	2322      	movs	r3, #34	@ 0x22
 800ccf8:	6003      	str	r3, [r0, #0]
 800ccfa:	e7b6      	b.n	800cc6a <_strtod_l+0x72>
 800ccfc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800cd00:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800cd04:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800cd08:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800cd0c:	e7e7      	b.n	800ccde <_strtod_l+0xe6>
 800cd0e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800ce90 <_strtod_l+0x298>
 800cd12:	e7e4      	b.n	800ccde <_strtod_l+0xe6>
 800cd14:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800cd18:	f04f 3aff 	mov.w	sl, #4294967295
 800cd1c:	e7df      	b.n	800ccde <_strtod_l+0xe6>
 800cd1e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cd20:	1c5a      	adds	r2, r3, #1
 800cd22:	9219      	str	r2, [sp, #100]	@ 0x64
 800cd24:	785b      	ldrb	r3, [r3, #1]
 800cd26:	2b30      	cmp	r3, #48	@ 0x30
 800cd28:	d0f9      	beq.n	800cd1e <_strtod_l+0x126>
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d09d      	beq.n	800cc6a <_strtod_l+0x72>
 800cd2e:	2301      	movs	r3, #1
 800cd30:	2700      	movs	r7, #0
 800cd32:	9308      	str	r3, [sp, #32]
 800cd34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cd36:	930c      	str	r3, [sp, #48]	@ 0x30
 800cd38:	970b      	str	r7, [sp, #44]	@ 0x2c
 800cd3a:	46b9      	mov	r9, r7
 800cd3c:	220a      	movs	r2, #10
 800cd3e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800cd40:	7805      	ldrb	r5, [r0, #0]
 800cd42:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800cd46:	b2d9      	uxtb	r1, r3
 800cd48:	2909      	cmp	r1, #9
 800cd4a:	d928      	bls.n	800cd9e <_strtod_l+0x1a6>
 800cd4c:	494f      	ldr	r1, [pc, #316]	@ (800ce8c <_strtod_l+0x294>)
 800cd4e:	2201      	movs	r2, #1
 800cd50:	f001 f97a 	bl	800e048 <strncmp>
 800cd54:	2800      	cmp	r0, #0
 800cd56:	d032      	beq.n	800cdbe <_strtod_l+0x1c6>
 800cd58:	2000      	movs	r0, #0
 800cd5a:	462a      	mov	r2, r5
 800cd5c:	900a      	str	r0, [sp, #40]	@ 0x28
 800cd5e:	464d      	mov	r5, r9
 800cd60:	4603      	mov	r3, r0
 800cd62:	2a65      	cmp	r2, #101	@ 0x65
 800cd64:	d001      	beq.n	800cd6a <_strtod_l+0x172>
 800cd66:	2a45      	cmp	r2, #69	@ 0x45
 800cd68:	d114      	bne.n	800cd94 <_strtod_l+0x19c>
 800cd6a:	b91d      	cbnz	r5, 800cd74 <_strtod_l+0x17c>
 800cd6c:	9a08      	ldr	r2, [sp, #32]
 800cd6e:	4302      	orrs	r2, r0
 800cd70:	d096      	beq.n	800cca0 <_strtod_l+0xa8>
 800cd72:	2500      	movs	r5, #0
 800cd74:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800cd76:	1c62      	adds	r2, r4, #1
 800cd78:	9219      	str	r2, [sp, #100]	@ 0x64
 800cd7a:	7862      	ldrb	r2, [r4, #1]
 800cd7c:	2a2b      	cmp	r2, #43	@ 0x2b
 800cd7e:	d07a      	beq.n	800ce76 <_strtod_l+0x27e>
 800cd80:	2a2d      	cmp	r2, #45	@ 0x2d
 800cd82:	d07e      	beq.n	800ce82 <_strtod_l+0x28a>
 800cd84:	f04f 0c00 	mov.w	ip, #0
 800cd88:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800cd8c:	2909      	cmp	r1, #9
 800cd8e:	f240 8085 	bls.w	800ce9c <_strtod_l+0x2a4>
 800cd92:	9419      	str	r4, [sp, #100]	@ 0x64
 800cd94:	f04f 0800 	mov.w	r8, #0
 800cd98:	e0a5      	b.n	800cee6 <_strtod_l+0x2ee>
 800cd9a:	2300      	movs	r3, #0
 800cd9c:	e7c8      	b.n	800cd30 <_strtod_l+0x138>
 800cd9e:	f1b9 0f08 	cmp.w	r9, #8
 800cda2:	bfd8      	it	le
 800cda4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800cda6:	f100 0001 	add.w	r0, r0, #1
 800cdaa:	bfda      	itte	le
 800cdac:	fb02 3301 	mlale	r3, r2, r1, r3
 800cdb0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800cdb2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800cdb6:	f109 0901 	add.w	r9, r9, #1
 800cdba:	9019      	str	r0, [sp, #100]	@ 0x64
 800cdbc:	e7bf      	b.n	800cd3e <_strtod_l+0x146>
 800cdbe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cdc0:	1c5a      	adds	r2, r3, #1
 800cdc2:	9219      	str	r2, [sp, #100]	@ 0x64
 800cdc4:	785a      	ldrb	r2, [r3, #1]
 800cdc6:	f1b9 0f00 	cmp.w	r9, #0
 800cdca:	d03b      	beq.n	800ce44 <_strtod_l+0x24c>
 800cdcc:	900a      	str	r0, [sp, #40]	@ 0x28
 800cdce:	464d      	mov	r5, r9
 800cdd0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800cdd4:	2b09      	cmp	r3, #9
 800cdd6:	d912      	bls.n	800cdfe <_strtod_l+0x206>
 800cdd8:	2301      	movs	r3, #1
 800cdda:	e7c2      	b.n	800cd62 <_strtod_l+0x16a>
 800cddc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cdde:	1c5a      	adds	r2, r3, #1
 800cde0:	9219      	str	r2, [sp, #100]	@ 0x64
 800cde2:	785a      	ldrb	r2, [r3, #1]
 800cde4:	3001      	adds	r0, #1
 800cde6:	2a30      	cmp	r2, #48	@ 0x30
 800cde8:	d0f8      	beq.n	800cddc <_strtod_l+0x1e4>
 800cdea:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800cdee:	2b08      	cmp	r3, #8
 800cdf0:	f200 84d2 	bhi.w	800d798 <_strtod_l+0xba0>
 800cdf4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cdf6:	900a      	str	r0, [sp, #40]	@ 0x28
 800cdf8:	2000      	movs	r0, #0
 800cdfa:	930c      	str	r3, [sp, #48]	@ 0x30
 800cdfc:	4605      	mov	r5, r0
 800cdfe:	3a30      	subs	r2, #48	@ 0x30
 800ce00:	f100 0301 	add.w	r3, r0, #1
 800ce04:	d018      	beq.n	800ce38 <_strtod_l+0x240>
 800ce06:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ce08:	4419      	add	r1, r3
 800ce0a:	910a      	str	r1, [sp, #40]	@ 0x28
 800ce0c:	462e      	mov	r6, r5
 800ce0e:	f04f 0e0a 	mov.w	lr, #10
 800ce12:	1c71      	adds	r1, r6, #1
 800ce14:	eba1 0c05 	sub.w	ip, r1, r5
 800ce18:	4563      	cmp	r3, ip
 800ce1a:	dc15      	bgt.n	800ce48 <_strtod_l+0x250>
 800ce1c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800ce20:	182b      	adds	r3, r5, r0
 800ce22:	2b08      	cmp	r3, #8
 800ce24:	f105 0501 	add.w	r5, r5, #1
 800ce28:	4405      	add	r5, r0
 800ce2a:	dc1a      	bgt.n	800ce62 <_strtod_l+0x26a>
 800ce2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ce2e:	230a      	movs	r3, #10
 800ce30:	fb03 2301 	mla	r3, r3, r1, r2
 800ce34:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ce36:	2300      	movs	r3, #0
 800ce38:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ce3a:	1c51      	adds	r1, r2, #1
 800ce3c:	9119      	str	r1, [sp, #100]	@ 0x64
 800ce3e:	7852      	ldrb	r2, [r2, #1]
 800ce40:	4618      	mov	r0, r3
 800ce42:	e7c5      	b.n	800cdd0 <_strtod_l+0x1d8>
 800ce44:	4648      	mov	r0, r9
 800ce46:	e7ce      	b.n	800cde6 <_strtod_l+0x1ee>
 800ce48:	2e08      	cmp	r6, #8
 800ce4a:	dc05      	bgt.n	800ce58 <_strtod_l+0x260>
 800ce4c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ce4e:	fb0e f606 	mul.w	r6, lr, r6
 800ce52:	960b      	str	r6, [sp, #44]	@ 0x2c
 800ce54:	460e      	mov	r6, r1
 800ce56:	e7dc      	b.n	800ce12 <_strtod_l+0x21a>
 800ce58:	2910      	cmp	r1, #16
 800ce5a:	bfd8      	it	le
 800ce5c:	fb0e f707 	mulle.w	r7, lr, r7
 800ce60:	e7f8      	b.n	800ce54 <_strtod_l+0x25c>
 800ce62:	2b0f      	cmp	r3, #15
 800ce64:	bfdc      	itt	le
 800ce66:	230a      	movle	r3, #10
 800ce68:	fb03 2707 	mlale	r7, r3, r7, r2
 800ce6c:	e7e3      	b.n	800ce36 <_strtod_l+0x23e>
 800ce6e:	2300      	movs	r3, #0
 800ce70:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce72:	2301      	movs	r3, #1
 800ce74:	e77a      	b.n	800cd6c <_strtod_l+0x174>
 800ce76:	f04f 0c00 	mov.w	ip, #0
 800ce7a:	1ca2      	adds	r2, r4, #2
 800ce7c:	9219      	str	r2, [sp, #100]	@ 0x64
 800ce7e:	78a2      	ldrb	r2, [r4, #2]
 800ce80:	e782      	b.n	800cd88 <_strtod_l+0x190>
 800ce82:	f04f 0c01 	mov.w	ip, #1
 800ce86:	e7f8      	b.n	800ce7a <_strtod_l+0x282>
 800ce88:	0800f784 	.word	0x0800f784
 800ce8c:	0800f5b7 	.word	0x0800f5b7
 800ce90:	7ff00000 	.word	0x7ff00000
 800ce94:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ce96:	1c51      	adds	r1, r2, #1
 800ce98:	9119      	str	r1, [sp, #100]	@ 0x64
 800ce9a:	7852      	ldrb	r2, [r2, #1]
 800ce9c:	2a30      	cmp	r2, #48	@ 0x30
 800ce9e:	d0f9      	beq.n	800ce94 <_strtod_l+0x29c>
 800cea0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800cea4:	2908      	cmp	r1, #8
 800cea6:	f63f af75 	bhi.w	800cd94 <_strtod_l+0x19c>
 800ceaa:	3a30      	subs	r2, #48	@ 0x30
 800ceac:	9209      	str	r2, [sp, #36]	@ 0x24
 800ceae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ceb0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ceb2:	f04f 080a 	mov.w	r8, #10
 800ceb6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ceb8:	1c56      	adds	r6, r2, #1
 800ceba:	9619      	str	r6, [sp, #100]	@ 0x64
 800cebc:	7852      	ldrb	r2, [r2, #1]
 800cebe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800cec2:	f1be 0f09 	cmp.w	lr, #9
 800cec6:	d939      	bls.n	800cf3c <_strtod_l+0x344>
 800cec8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ceca:	1a76      	subs	r6, r6, r1
 800cecc:	2e08      	cmp	r6, #8
 800cece:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ced2:	dc03      	bgt.n	800cedc <_strtod_l+0x2e4>
 800ced4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ced6:	4588      	cmp	r8, r1
 800ced8:	bfa8      	it	ge
 800ceda:	4688      	movge	r8, r1
 800cedc:	f1bc 0f00 	cmp.w	ip, #0
 800cee0:	d001      	beq.n	800cee6 <_strtod_l+0x2ee>
 800cee2:	f1c8 0800 	rsb	r8, r8, #0
 800cee6:	2d00      	cmp	r5, #0
 800cee8:	d14e      	bne.n	800cf88 <_strtod_l+0x390>
 800ceea:	9908      	ldr	r1, [sp, #32]
 800ceec:	4308      	orrs	r0, r1
 800ceee:	f47f aebc 	bne.w	800cc6a <_strtod_l+0x72>
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	f47f aed4 	bne.w	800cca0 <_strtod_l+0xa8>
 800cef8:	2a69      	cmp	r2, #105	@ 0x69
 800cefa:	d028      	beq.n	800cf4e <_strtod_l+0x356>
 800cefc:	dc25      	bgt.n	800cf4a <_strtod_l+0x352>
 800cefe:	2a49      	cmp	r2, #73	@ 0x49
 800cf00:	d025      	beq.n	800cf4e <_strtod_l+0x356>
 800cf02:	2a4e      	cmp	r2, #78	@ 0x4e
 800cf04:	f47f aecc 	bne.w	800cca0 <_strtod_l+0xa8>
 800cf08:	499a      	ldr	r1, [pc, #616]	@ (800d174 <_strtod_l+0x57c>)
 800cf0a:	a819      	add	r0, sp, #100	@ 0x64
 800cf0c:	f001 fbb4 	bl	800e678 <__match>
 800cf10:	2800      	cmp	r0, #0
 800cf12:	f43f aec5 	beq.w	800cca0 <_strtod_l+0xa8>
 800cf16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cf18:	781b      	ldrb	r3, [r3, #0]
 800cf1a:	2b28      	cmp	r3, #40	@ 0x28
 800cf1c:	d12e      	bne.n	800cf7c <_strtod_l+0x384>
 800cf1e:	4996      	ldr	r1, [pc, #600]	@ (800d178 <_strtod_l+0x580>)
 800cf20:	aa1c      	add	r2, sp, #112	@ 0x70
 800cf22:	a819      	add	r0, sp, #100	@ 0x64
 800cf24:	f001 fbbc 	bl	800e6a0 <__hexnan>
 800cf28:	2805      	cmp	r0, #5
 800cf2a:	d127      	bne.n	800cf7c <_strtod_l+0x384>
 800cf2c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cf2e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800cf32:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800cf36:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800cf3a:	e696      	b.n	800cc6a <_strtod_l+0x72>
 800cf3c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cf3e:	fb08 2101 	mla	r1, r8, r1, r2
 800cf42:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800cf46:	9209      	str	r2, [sp, #36]	@ 0x24
 800cf48:	e7b5      	b.n	800ceb6 <_strtod_l+0x2be>
 800cf4a:	2a6e      	cmp	r2, #110	@ 0x6e
 800cf4c:	e7da      	b.n	800cf04 <_strtod_l+0x30c>
 800cf4e:	498b      	ldr	r1, [pc, #556]	@ (800d17c <_strtod_l+0x584>)
 800cf50:	a819      	add	r0, sp, #100	@ 0x64
 800cf52:	f001 fb91 	bl	800e678 <__match>
 800cf56:	2800      	cmp	r0, #0
 800cf58:	f43f aea2 	beq.w	800cca0 <_strtod_l+0xa8>
 800cf5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cf5e:	4988      	ldr	r1, [pc, #544]	@ (800d180 <_strtod_l+0x588>)
 800cf60:	3b01      	subs	r3, #1
 800cf62:	a819      	add	r0, sp, #100	@ 0x64
 800cf64:	9319      	str	r3, [sp, #100]	@ 0x64
 800cf66:	f001 fb87 	bl	800e678 <__match>
 800cf6a:	b910      	cbnz	r0, 800cf72 <_strtod_l+0x37a>
 800cf6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cf6e:	3301      	adds	r3, #1
 800cf70:	9319      	str	r3, [sp, #100]	@ 0x64
 800cf72:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800d190 <_strtod_l+0x598>
 800cf76:	f04f 0a00 	mov.w	sl, #0
 800cf7a:	e676      	b.n	800cc6a <_strtod_l+0x72>
 800cf7c:	4881      	ldr	r0, [pc, #516]	@ (800d184 <_strtod_l+0x58c>)
 800cf7e:	f001 f8b7 	bl	800e0f0 <nan>
 800cf82:	ec5b ab10 	vmov	sl, fp, d0
 800cf86:	e670      	b.n	800cc6a <_strtod_l+0x72>
 800cf88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf8a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800cf8c:	eba8 0303 	sub.w	r3, r8, r3
 800cf90:	f1b9 0f00 	cmp.w	r9, #0
 800cf94:	bf08      	it	eq
 800cf96:	46a9      	moveq	r9, r5
 800cf98:	2d10      	cmp	r5, #16
 800cf9a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf9c:	462c      	mov	r4, r5
 800cf9e:	bfa8      	it	ge
 800cfa0:	2410      	movge	r4, #16
 800cfa2:	f7f3 facf 	bl	8000544 <__aeabi_ui2d>
 800cfa6:	2d09      	cmp	r5, #9
 800cfa8:	4682      	mov	sl, r0
 800cfaa:	468b      	mov	fp, r1
 800cfac:	dc13      	bgt.n	800cfd6 <_strtod_l+0x3de>
 800cfae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	f43f ae5a 	beq.w	800cc6a <_strtod_l+0x72>
 800cfb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfb8:	dd78      	ble.n	800d0ac <_strtod_l+0x4b4>
 800cfba:	2b16      	cmp	r3, #22
 800cfbc:	dc5f      	bgt.n	800d07e <_strtod_l+0x486>
 800cfbe:	4972      	ldr	r1, [pc, #456]	@ (800d188 <_strtod_l+0x590>)
 800cfc0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cfc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfc8:	4652      	mov	r2, sl
 800cfca:	465b      	mov	r3, fp
 800cfcc:	f7f3 fb34 	bl	8000638 <__aeabi_dmul>
 800cfd0:	4682      	mov	sl, r0
 800cfd2:	468b      	mov	fp, r1
 800cfd4:	e649      	b.n	800cc6a <_strtod_l+0x72>
 800cfd6:	4b6c      	ldr	r3, [pc, #432]	@ (800d188 <_strtod_l+0x590>)
 800cfd8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cfdc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800cfe0:	f7f3 fb2a 	bl	8000638 <__aeabi_dmul>
 800cfe4:	4682      	mov	sl, r0
 800cfe6:	4638      	mov	r0, r7
 800cfe8:	468b      	mov	fp, r1
 800cfea:	f7f3 faab 	bl	8000544 <__aeabi_ui2d>
 800cfee:	4602      	mov	r2, r0
 800cff0:	460b      	mov	r3, r1
 800cff2:	4650      	mov	r0, sl
 800cff4:	4659      	mov	r1, fp
 800cff6:	f7f3 f969 	bl	80002cc <__adddf3>
 800cffa:	2d0f      	cmp	r5, #15
 800cffc:	4682      	mov	sl, r0
 800cffe:	468b      	mov	fp, r1
 800d000:	ddd5      	ble.n	800cfae <_strtod_l+0x3b6>
 800d002:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d004:	1b2c      	subs	r4, r5, r4
 800d006:	441c      	add	r4, r3
 800d008:	2c00      	cmp	r4, #0
 800d00a:	f340 8093 	ble.w	800d134 <_strtod_l+0x53c>
 800d00e:	f014 030f 	ands.w	r3, r4, #15
 800d012:	d00a      	beq.n	800d02a <_strtod_l+0x432>
 800d014:	495c      	ldr	r1, [pc, #368]	@ (800d188 <_strtod_l+0x590>)
 800d016:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d01a:	4652      	mov	r2, sl
 800d01c:	465b      	mov	r3, fp
 800d01e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d022:	f7f3 fb09 	bl	8000638 <__aeabi_dmul>
 800d026:	4682      	mov	sl, r0
 800d028:	468b      	mov	fp, r1
 800d02a:	f034 040f 	bics.w	r4, r4, #15
 800d02e:	d073      	beq.n	800d118 <_strtod_l+0x520>
 800d030:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800d034:	dd49      	ble.n	800d0ca <_strtod_l+0x4d2>
 800d036:	2400      	movs	r4, #0
 800d038:	46a0      	mov	r8, r4
 800d03a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d03c:	46a1      	mov	r9, r4
 800d03e:	9a05      	ldr	r2, [sp, #20]
 800d040:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800d190 <_strtod_l+0x598>
 800d044:	2322      	movs	r3, #34	@ 0x22
 800d046:	6013      	str	r3, [r2, #0]
 800d048:	f04f 0a00 	mov.w	sl, #0
 800d04c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d04e:	2b00      	cmp	r3, #0
 800d050:	f43f ae0b 	beq.w	800cc6a <_strtod_l+0x72>
 800d054:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d056:	9805      	ldr	r0, [sp, #20]
 800d058:	f7ff f946 	bl	800c2e8 <_Bfree>
 800d05c:	9805      	ldr	r0, [sp, #20]
 800d05e:	4649      	mov	r1, r9
 800d060:	f7ff f942 	bl	800c2e8 <_Bfree>
 800d064:	9805      	ldr	r0, [sp, #20]
 800d066:	4641      	mov	r1, r8
 800d068:	f7ff f93e 	bl	800c2e8 <_Bfree>
 800d06c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d06e:	9805      	ldr	r0, [sp, #20]
 800d070:	f7ff f93a 	bl	800c2e8 <_Bfree>
 800d074:	9805      	ldr	r0, [sp, #20]
 800d076:	4621      	mov	r1, r4
 800d078:	f7ff f936 	bl	800c2e8 <_Bfree>
 800d07c:	e5f5      	b.n	800cc6a <_strtod_l+0x72>
 800d07e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d080:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800d084:	4293      	cmp	r3, r2
 800d086:	dbbc      	blt.n	800d002 <_strtod_l+0x40a>
 800d088:	4c3f      	ldr	r4, [pc, #252]	@ (800d188 <_strtod_l+0x590>)
 800d08a:	f1c5 050f 	rsb	r5, r5, #15
 800d08e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800d092:	4652      	mov	r2, sl
 800d094:	465b      	mov	r3, fp
 800d096:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d09a:	f7f3 facd 	bl	8000638 <__aeabi_dmul>
 800d09e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0a0:	1b5d      	subs	r5, r3, r5
 800d0a2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800d0a6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800d0aa:	e78f      	b.n	800cfcc <_strtod_l+0x3d4>
 800d0ac:	3316      	adds	r3, #22
 800d0ae:	dba8      	blt.n	800d002 <_strtod_l+0x40a>
 800d0b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0b2:	eba3 0808 	sub.w	r8, r3, r8
 800d0b6:	4b34      	ldr	r3, [pc, #208]	@ (800d188 <_strtod_l+0x590>)
 800d0b8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800d0bc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800d0c0:	4650      	mov	r0, sl
 800d0c2:	4659      	mov	r1, fp
 800d0c4:	f7f3 fbe2 	bl	800088c <__aeabi_ddiv>
 800d0c8:	e782      	b.n	800cfd0 <_strtod_l+0x3d8>
 800d0ca:	2300      	movs	r3, #0
 800d0cc:	4f2f      	ldr	r7, [pc, #188]	@ (800d18c <_strtod_l+0x594>)
 800d0ce:	1124      	asrs	r4, r4, #4
 800d0d0:	4650      	mov	r0, sl
 800d0d2:	4659      	mov	r1, fp
 800d0d4:	461e      	mov	r6, r3
 800d0d6:	2c01      	cmp	r4, #1
 800d0d8:	dc21      	bgt.n	800d11e <_strtod_l+0x526>
 800d0da:	b10b      	cbz	r3, 800d0e0 <_strtod_l+0x4e8>
 800d0dc:	4682      	mov	sl, r0
 800d0de:	468b      	mov	fp, r1
 800d0e0:	492a      	ldr	r1, [pc, #168]	@ (800d18c <_strtod_l+0x594>)
 800d0e2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800d0e6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800d0ea:	4652      	mov	r2, sl
 800d0ec:	465b      	mov	r3, fp
 800d0ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d0f2:	f7f3 faa1 	bl	8000638 <__aeabi_dmul>
 800d0f6:	4b26      	ldr	r3, [pc, #152]	@ (800d190 <_strtod_l+0x598>)
 800d0f8:	460a      	mov	r2, r1
 800d0fa:	400b      	ands	r3, r1
 800d0fc:	4925      	ldr	r1, [pc, #148]	@ (800d194 <_strtod_l+0x59c>)
 800d0fe:	428b      	cmp	r3, r1
 800d100:	4682      	mov	sl, r0
 800d102:	d898      	bhi.n	800d036 <_strtod_l+0x43e>
 800d104:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800d108:	428b      	cmp	r3, r1
 800d10a:	bf86      	itte	hi
 800d10c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800d198 <_strtod_l+0x5a0>
 800d110:	f04f 3aff 	movhi.w	sl, #4294967295
 800d114:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800d118:	2300      	movs	r3, #0
 800d11a:	9308      	str	r3, [sp, #32]
 800d11c:	e076      	b.n	800d20c <_strtod_l+0x614>
 800d11e:	07e2      	lsls	r2, r4, #31
 800d120:	d504      	bpl.n	800d12c <_strtod_l+0x534>
 800d122:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d126:	f7f3 fa87 	bl	8000638 <__aeabi_dmul>
 800d12a:	2301      	movs	r3, #1
 800d12c:	3601      	adds	r6, #1
 800d12e:	1064      	asrs	r4, r4, #1
 800d130:	3708      	adds	r7, #8
 800d132:	e7d0      	b.n	800d0d6 <_strtod_l+0x4de>
 800d134:	d0f0      	beq.n	800d118 <_strtod_l+0x520>
 800d136:	4264      	negs	r4, r4
 800d138:	f014 020f 	ands.w	r2, r4, #15
 800d13c:	d00a      	beq.n	800d154 <_strtod_l+0x55c>
 800d13e:	4b12      	ldr	r3, [pc, #72]	@ (800d188 <_strtod_l+0x590>)
 800d140:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d144:	4650      	mov	r0, sl
 800d146:	4659      	mov	r1, fp
 800d148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d14c:	f7f3 fb9e 	bl	800088c <__aeabi_ddiv>
 800d150:	4682      	mov	sl, r0
 800d152:	468b      	mov	fp, r1
 800d154:	1124      	asrs	r4, r4, #4
 800d156:	d0df      	beq.n	800d118 <_strtod_l+0x520>
 800d158:	2c1f      	cmp	r4, #31
 800d15a:	dd1f      	ble.n	800d19c <_strtod_l+0x5a4>
 800d15c:	2400      	movs	r4, #0
 800d15e:	46a0      	mov	r8, r4
 800d160:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d162:	46a1      	mov	r9, r4
 800d164:	9a05      	ldr	r2, [sp, #20]
 800d166:	2322      	movs	r3, #34	@ 0x22
 800d168:	f04f 0a00 	mov.w	sl, #0
 800d16c:	f04f 0b00 	mov.w	fp, #0
 800d170:	6013      	str	r3, [r2, #0]
 800d172:	e76b      	b.n	800d04c <_strtod_l+0x454>
 800d174:	0800f4a5 	.word	0x0800f4a5
 800d178:	0800f770 	.word	0x0800f770
 800d17c:	0800f49d 	.word	0x0800f49d
 800d180:	0800f4d4 	.word	0x0800f4d4
 800d184:	0800f60d 	.word	0x0800f60d
 800d188:	0800f6a8 	.word	0x0800f6a8
 800d18c:	0800f680 	.word	0x0800f680
 800d190:	7ff00000 	.word	0x7ff00000
 800d194:	7ca00000 	.word	0x7ca00000
 800d198:	7fefffff 	.word	0x7fefffff
 800d19c:	f014 0310 	ands.w	r3, r4, #16
 800d1a0:	bf18      	it	ne
 800d1a2:	236a      	movne	r3, #106	@ 0x6a
 800d1a4:	4ea9      	ldr	r6, [pc, #676]	@ (800d44c <_strtod_l+0x854>)
 800d1a6:	9308      	str	r3, [sp, #32]
 800d1a8:	4650      	mov	r0, sl
 800d1aa:	4659      	mov	r1, fp
 800d1ac:	2300      	movs	r3, #0
 800d1ae:	07e7      	lsls	r7, r4, #31
 800d1b0:	d504      	bpl.n	800d1bc <_strtod_l+0x5c4>
 800d1b2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d1b6:	f7f3 fa3f 	bl	8000638 <__aeabi_dmul>
 800d1ba:	2301      	movs	r3, #1
 800d1bc:	1064      	asrs	r4, r4, #1
 800d1be:	f106 0608 	add.w	r6, r6, #8
 800d1c2:	d1f4      	bne.n	800d1ae <_strtod_l+0x5b6>
 800d1c4:	b10b      	cbz	r3, 800d1ca <_strtod_l+0x5d2>
 800d1c6:	4682      	mov	sl, r0
 800d1c8:	468b      	mov	fp, r1
 800d1ca:	9b08      	ldr	r3, [sp, #32]
 800d1cc:	b1b3      	cbz	r3, 800d1fc <_strtod_l+0x604>
 800d1ce:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d1d2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	4659      	mov	r1, fp
 800d1da:	dd0f      	ble.n	800d1fc <_strtod_l+0x604>
 800d1dc:	2b1f      	cmp	r3, #31
 800d1de:	dd56      	ble.n	800d28e <_strtod_l+0x696>
 800d1e0:	2b34      	cmp	r3, #52	@ 0x34
 800d1e2:	bfde      	ittt	le
 800d1e4:	f04f 33ff 	movle.w	r3, #4294967295
 800d1e8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800d1ec:	4093      	lslle	r3, r2
 800d1ee:	f04f 0a00 	mov.w	sl, #0
 800d1f2:	bfcc      	ite	gt
 800d1f4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800d1f8:	ea03 0b01 	andle.w	fp, r3, r1
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	2300      	movs	r3, #0
 800d200:	4650      	mov	r0, sl
 800d202:	4659      	mov	r1, fp
 800d204:	f7f3 fc80 	bl	8000b08 <__aeabi_dcmpeq>
 800d208:	2800      	cmp	r0, #0
 800d20a:	d1a7      	bne.n	800d15c <_strtod_l+0x564>
 800d20c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d20e:	9300      	str	r3, [sp, #0]
 800d210:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d212:	9805      	ldr	r0, [sp, #20]
 800d214:	462b      	mov	r3, r5
 800d216:	464a      	mov	r2, r9
 800d218:	f7ff f8ce 	bl	800c3b8 <__s2b>
 800d21c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800d21e:	2800      	cmp	r0, #0
 800d220:	f43f af09 	beq.w	800d036 <_strtod_l+0x43e>
 800d224:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d226:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d228:	2a00      	cmp	r2, #0
 800d22a:	eba3 0308 	sub.w	r3, r3, r8
 800d22e:	bfa8      	it	ge
 800d230:	2300      	movge	r3, #0
 800d232:	9312      	str	r3, [sp, #72]	@ 0x48
 800d234:	2400      	movs	r4, #0
 800d236:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d23a:	9316      	str	r3, [sp, #88]	@ 0x58
 800d23c:	46a0      	mov	r8, r4
 800d23e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d240:	9805      	ldr	r0, [sp, #20]
 800d242:	6859      	ldr	r1, [r3, #4]
 800d244:	f7ff f810 	bl	800c268 <_Balloc>
 800d248:	4681      	mov	r9, r0
 800d24a:	2800      	cmp	r0, #0
 800d24c:	f43f aef7 	beq.w	800d03e <_strtod_l+0x446>
 800d250:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d252:	691a      	ldr	r2, [r3, #16]
 800d254:	3202      	adds	r2, #2
 800d256:	f103 010c 	add.w	r1, r3, #12
 800d25a:	0092      	lsls	r2, r2, #2
 800d25c:	300c      	adds	r0, #12
 800d25e:	f000 ff37 	bl	800e0d0 <memcpy>
 800d262:	ec4b ab10 	vmov	d0, sl, fp
 800d266:	9805      	ldr	r0, [sp, #20]
 800d268:	aa1c      	add	r2, sp, #112	@ 0x70
 800d26a:	a91b      	add	r1, sp, #108	@ 0x6c
 800d26c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800d270:	f7ff fbd6 	bl	800ca20 <__d2b>
 800d274:	901a      	str	r0, [sp, #104]	@ 0x68
 800d276:	2800      	cmp	r0, #0
 800d278:	f43f aee1 	beq.w	800d03e <_strtod_l+0x446>
 800d27c:	9805      	ldr	r0, [sp, #20]
 800d27e:	2101      	movs	r1, #1
 800d280:	f7ff f930 	bl	800c4e4 <__i2b>
 800d284:	4680      	mov	r8, r0
 800d286:	b948      	cbnz	r0, 800d29c <_strtod_l+0x6a4>
 800d288:	f04f 0800 	mov.w	r8, #0
 800d28c:	e6d7      	b.n	800d03e <_strtod_l+0x446>
 800d28e:	f04f 32ff 	mov.w	r2, #4294967295
 800d292:	fa02 f303 	lsl.w	r3, r2, r3
 800d296:	ea03 0a0a 	and.w	sl, r3, sl
 800d29a:	e7af      	b.n	800d1fc <_strtod_l+0x604>
 800d29c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800d29e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800d2a0:	2d00      	cmp	r5, #0
 800d2a2:	bfab      	itete	ge
 800d2a4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800d2a6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800d2a8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800d2aa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800d2ac:	bfac      	ite	ge
 800d2ae:	18ef      	addge	r7, r5, r3
 800d2b0:	1b5e      	sublt	r6, r3, r5
 800d2b2:	9b08      	ldr	r3, [sp, #32]
 800d2b4:	1aed      	subs	r5, r5, r3
 800d2b6:	4415      	add	r5, r2
 800d2b8:	4b65      	ldr	r3, [pc, #404]	@ (800d450 <_strtod_l+0x858>)
 800d2ba:	3d01      	subs	r5, #1
 800d2bc:	429d      	cmp	r5, r3
 800d2be:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d2c2:	da50      	bge.n	800d366 <_strtod_l+0x76e>
 800d2c4:	1b5b      	subs	r3, r3, r5
 800d2c6:	2b1f      	cmp	r3, #31
 800d2c8:	eba2 0203 	sub.w	r2, r2, r3
 800d2cc:	f04f 0101 	mov.w	r1, #1
 800d2d0:	dc3d      	bgt.n	800d34e <_strtod_l+0x756>
 800d2d2:	fa01 f303 	lsl.w	r3, r1, r3
 800d2d6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d2d8:	2300      	movs	r3, #0
 800d2da:	9310      	str	r3, [sp, #64]	@ 0x40
 800d2dc:	18bd      	adds	r5, r7, r2
 800d2de:	9b08      	ldr	r3, [sp, #32]
 800d2e0:	42af      	cmp	r7, r5
 800d2e2:	4416      	add	r6, r2
 800d2e4:	441e      	add	r6, r3
 800d2e6:	463b      	mov	r3, r7
 800d2e8:	bfa8      	it	ge
 800d2ea:	462b      	movge	r3, r5
 800d2ec:	42b3      	cmp	r3, r6
 800d2ee:	bfa8      	it	ge
 800d2f0:	4633      	movge	r3, r6
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	bfc2      	ittt	gt
 800d2f6:	1aed      	subgt	r5, r5, r3
 800d2f8:	1af6      	subgt	r6, r6, r3
 800d2fa:	1aff      	subgt	r7, r7, r3
 800d2fc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	dd16      	ble.n	800d330 <_strtod_l+0x738>
 800d302:	4641      	mov	r1, r8
 800d304:	9805      	ldr	r0, [sp, #20]
 800d306:	461a      	mov	r2, r3
 800d308:	f7ff f9a4 	bl	800c654 <__pow5mult>
 800d30c:	4680      	mov	r8, r0
 800d30e:	2800      	cmp	r0, #0
 800d310:	d0ba      	beq.n	800d288 <_strtod_l+0x690>
 800d312:	4601      	mov	r1, r0
 800d314:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d316:	9805      	ldr	r0, [sp, #20]
 800d318:	f7ff f8fa 	bl	800c510 <__multiply>
 800d31c:	900a      	str	r0, [sp, #40]	@ 0x28
 800d31e:	2800      	cmp	r0, #0
 800d320:	f43f ae8d 	beq.w	800d03e <_strtod_l+0x446>
 800d324:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d326:	9805      	ldr	r0, [sp, #20]
 800d328:	f7fe ffde 	bl	800c2e8 <_Bfree>
 800d32c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d32e:	931a      	str	r3, [sp, #104]	@ 0x68
 800d330:	2d00      	cmp	r5, #0
 800d332:	dc1d      	bgt.n	800d370 <_strtod_l+0x778>
 800d334:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d336:	2b00      	cmp	r3, #0
 800d338:	dd23      	ble.n	800d382 <_strtod_l+0x78a>
 800d33a:	4649      	mov	r1, r9
 800d33c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800d33e:	9805      	ldr	r0, [sp, #20]
 800d340:	f7ff f988 	bl	800c654 <__pow5mult>
 800d344:	4681      	mov	r9, r0
 800d346:	b9e0      	cbnz	r0, 800d382 <_strtod_l+0x78a>
 800d348:	f04f 0900 	mov.w	r9, #0
 800d34c:	e677      	b.n	800d03e <_strtod_l+0x446>
 800d34e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800d352:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800d356:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800d35a:	35e2      	adds	r5, #226	@ 0xe2
 800d35c:	fa01 f305 	lsl.w	r3, r1, r5
 800d360:	9310      	str	r3, [sp, #64]	@ 0x40
 800d362:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d364:	e7ba      	b.n	800d2dc <_strtod_l+0x6e4>
 800d366:	2300      	movs	r3, #0
 800d368:	9310      	str	r3, [sp, #64]	@ 0x40
 800d36a:	2301      	movs	r3, #1
 800d36c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d36e:	e7b5      	b.n	800d2dc <_strtod_l+0x6e4>
 800d370:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d372:	9805      	ldr	r0, [sp, #20]
 800d374:	462a      	mov	r2, r5
 800d376:	f7ff f9c7 	bl	800c708 <__lshift>
 800d37a:	901a      	str	r0, [sp, #104]	@ 0x68
 800d37c:	2800      	cmp	r0, #0
 800d37e:	d1d9      	bne.n	800d334 <_strtod_l+0x73c>
 800d380:	e65d      	b.n	800d03e <_strtod_l+0x446>
 800d382:	2e00      	cmp	r6, #0
 800d384:	dd07      	ble.n	800d396 <_strtod_l+0x79e>
 800d386:	4649      	mov	r1, r9
 800d388:	9805      	ldr	r0, [sp, #20]
 800d38a:	4632      	mov	r2, r6
 800d38c:	f7ff f9bc 	bl	800c708 <__lshift>
 800d390:	4681      	mov	r9, r0
 800d392:	2800      	cmp	r0, #0
 800d394:	d0d8      	beq.n	800d348 <_strtod_l+0x750>
 800d396:	2f00      	cmp	r7, #0
 800d398:	dd08      	ble.n	800d3ac <_strtod_l+0x7b4>
 800d39a:	4641      	mov	r1, r8
 800d39c:	9805      	ldr	r0, [sp, #20]
 800d39e:	463a      	mov	r2, r7
 800d3a0:	f7ff f9b2 	bl	800c708 <__lshift>
 800d3a4:	4680      	mov	r8, r0
 800d3a6:	2800      	cmp	r0, #0
 800d3a8:	f43f ae49 	beq.w	800d03e <_strtod_l+0x446>
 800d3ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d3ae:	9805      	ldr	r0, [sp, #20]
 800d3b0:	464a      	mov	r2, r9
 800d3b2:	f7ff fa31 	bl	800c818 <__mdiff>
 800d3b6:	4604      	mov	r4, r0
 800d3b8:	2800      	cmp	r0, #0
 800d3ba:	f43f ae40 	beq.w	800d03e <_strtod_l+0x446>
 800d3be:	68c3      	ldr	r3, [r0, #12]
 800d3c0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	60c3      	str	r3, [r0, #12]
 800d3c6:	4641      	mov	r1, r8
 800d3c8:	f7ff fa0a 	bl	800c7e0 <__mcmp>
 800d3cc:	2800      	cmp	r0, #0
 800d3ce:	da45      	bge.n	800d45c <_strtod_l+0x864>
 800d3d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d3d2:	ea53 030a 	orrs.w	r3, r3, sl
 800d3d6:	d16b      	bne.n	800d4b0 <_strtod_l+0x8b8>
 800d3d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d167      	bne.n	800d4b0 <_strtod_l+0x8b8>
 800d3e0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d3e4:	0d1b      	lsrs	r3, r3, #20
 800d3e6:	051b      	lsls	r3, r3, #20
 800d3e8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d3ec:	d960      	bls.n	800d4b0 <_strtod_l+0x8b8>
 800d3ee:	6963      	ldr	r3, [r4, #20]
 800d3f0:	b913      	cbnz	r3, 800d3f8 <_strtod_l+0x800>
 800d3f2:	6923      	ldr	r3, [r4, #16]
 800d3f4:	2b01      	cmp	r3, #1
 800d3f6:	dd5b      	ble.n	800d4b0 <_strtod_l+0x8b8>
 800d3f8:	4621      	mov	r1, r4
 800d3fa:	2201      	movs	r2, #1
 800d3fc:	9805      	ldr	r0, [sp, #20]
 800d3fe:	f7ff f983 	bl	800c708 <__lshift>
 800d402:	4641      	mov	r1, r8
 800d404:	4604      	mov	r4, r0
 800d406:	f7ff f9eb 	bl	800c7e0 <__mcmp>
 800d40a:	2800      	cmp	r0, #0
 800d40c:	dd50      	ble.n	800d4b0 <_strtod_l+0x8b8>
 800d40e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d412:	9a08      	ldr	r2, [sp, #32]
 800d414:	0d1b      	lsrs	r3, r3, #20
 800d416:	051b      	lsls	r3, r3, #20
 800d418:	2a00      	cmp	r2, #0
 800d41a:	d06a      	beq.n	800d4f2 <_strtod_l+0x8fa>
 800d41c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d420:	d867      	bhi.n	800d4f2 <_strtod_l+0x8fa>
 800d422:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d426:	f67f ae9d 	bls.w	800d164 <_strtod_l+0x56c>
 800d42a:	4b0a      	ldr	r3, [pc, #40]	@ (800d454 <_strtod_l+0x85c>)
 800d42c:	4650      	mov	r0, sl
 800d42e:	4659      	mov	r1, fp
 800d430:	2200      	movs	r2, #0
 800d432:	f7f3 f901 	bl	8000638 <__aeabi_dmul>
 800d436:	4b08      	ldr	r3, [pc, #32]	@ (800d458 <_strtod_l+0x860>)
 800d438:	400b      	ands	r3, r1
 800d43a:	4682      	mov	sl, r0
 800d43c:	468b      	mov	fp, r1
 800d43e:	2b00      	cmp	r3, #0
 800d440:	f47f ae08 	bne.w	800d054 <_strtod_l+0x45c>
 800d444:	9a05      	ldr	r2, [sp, #20]
 800d446:	2322      	movs	r3, #34	@ 0x22
 800d448:	6013      	str	r3, [r2, #0]
 800d44a:	e603      	b.n	800d054 <_strtod_l+0x45c>
 800d44c:	0800f798 	.word	0x0800f798
 800d450:	fffffc02 	.word	0xfffffc02
 800d454:	39500000 	.word	0x39500000
 800d458:	7ff00000 	.word	0x7ff00000
 800d45c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d460:	d165      	bne.n	800d52e <_strtod_l+0x936>
 800d462:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d464:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d468:	b35a      	cbz	r2, 800d4c2 <_strtod_l+0x8ca>
 800d46a:	4a9f      	ldr	r2, [pc, #636]	@ (800d6e8 <_strtod_l+0xaf0>)
 800d46c:	4293      	cmp	r3, r2
 800d46e:	d12b      	bne.n	800d4c8 <_strtod_l+0x8d0>
 800d470:	9b08      	ldr	r3, [sp, #32]
 800d472:	4651      	mov	r1, sl
 800d474:	b303      	cbz	r3, 800d4b8 <_strtod_l+0x8c0>
 800d476:	4b9d      	ldr	r3, [pc, #628]	@ (800d6ec <_strtod_l+0xaf4>)
 800d478:	465a      	mov	r2, fp
 800d47a:	4013      	ands	r3, r2
 800d47c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d480:	f04f 32ff 	mov.w	r2, #4294967295
 800d484:	d81b      	bhi.n	800d4be <_strtod_l+0x8c6>
 800d486:	0d1b      	lsrs	r3, r3, #20
 800d488:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d48c:	fa02 f303 	lsl.w	r3, r2, r3
 800d490:	4299      	cmp	r1, r3
 800d492:	d119      	bne.n	800d4c8 <_strtod_l+0x8d0>
 800d494:	4b96      	ldr	r3, [pc, #600]	@ (800d6f0 <_strtod_l+0xaf8>)
 800d496:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d498:	429a      	cmp	r2, r3
 800d49a:	d102      	bne.n	800d4a2 <_strtod_l+0x8aa>
 800d49c:	3101      	adds	r1, #1
 800d49e:	f43f adce 	beq.w	800d03e <_strtod_l+0x446>
 800d4a2:	4b92      	ldr	r3, [pc, #584]	@ (800d6ec <_strtod_l+0xaf4>)
 800d4a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d4a6:	401a      	ands	r2, r3
 800d4a8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800d4ac:	f04f 0a00 	mov.w	sl, #0
 800d4b0:	9b08      	ldr	r3, [sp, #32]
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d1b9      	bne.n	800d42a <_strtod_l+0x832>
 800d4b6:	e5cd      	b.n	800d054 <_strtod_l+0x45c>
 800d4b8:	f04f 33ff 	mov.w	r3, #4294967295
 800d4bc:	e7e8      	b.n	800d490 <_strtod_l+0x898>
 800d4be:	4613      	mov	r3, r2
 800d4c0:	e7e6      	b.n	800d490 <_strtod_l+0x898>
 800d4c2:	ea53 030a 	orrs.w	r3, r3, sl
 800d4c6:	d0a2      	beq.n	800d40e <_strtod_l+0x816>
 800d4c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d4ca:	b1db      	cbz	r3, 800d504 <_strtod_l+0x90c>
 800d4cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d4ce:	4213      	tst	r3, r2
 800d4d0:	d0ee      	beq.n	800d4b0 <_strtod_l+0x8b8>
 800d4d2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d4d4:	9a08      	ldr	r2, [sp, #32]
 800d4d6:	4650      	mov	r0, sl
 800d4d8:	4659      	mov	r1, fp
 800d4da:	b1bb      	cbz	r3, 800d50c <_strtod_l+0x914>
 800d4dc:	f7ff fb6e 	bl	800cbbc <sulp>
 800d4e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d4e4:	ec53 2b10 	vmov	r2, r3, d0
 800d4e8:	f7f2 fef0 	bl	80002cc <__adddf3>
 800d4ec:	4682      	mov	sl, r0
 800d4ee:	468b      	mov	fp, r1
 800d4f0:	e7de      	b.n	800d4b0 <_strtod_l+0x8b8>
 800d4f2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d4f6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d4fa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d4fe:	f04f 3aff 	mov.w	sl, #4294967295
 800d502:	e7d5      	b.n	800d4b0 <_strtod_l+0x8b8>
 800d504:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d506:	ea13 0f0a 	tst.w	r3, sl
 800d50a:	e7e1      	b.n	800d4d0 <_strtod_l+0x8d8>
 800d50c:	f7ff fb56 	bl	800cbbc <sulp>
 800d510:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d514:	ec53 2b10 	vmov	r2, r3, d0
 800d518:	f7f2 fed6 	bl	80002c8 <__aeabi_dsub>
 800d51c:	2200      	movs	r2, #0
 800d51e:	2300      	movs	r3, #0
 800d520:	4682      	mov	sl, r0
 800d522:	468b      	mov	fp, r1
 800d524:	f7f3 faf0 	bl	8000b08 <__aeabi_dcmpeq>
 800d528:	2800      	cmp	r0, #0
 800d52a:	d0c1      	beq.n	800d4b0 <_strtod_l+0x8b8>
 800d52c:	e61a      	b.n	800d164 <_strtod_l+0x56c>
 800d52e:	4641      	mov	r1, r8
 800d530:	4620      	mov	r0, r4
 800d532:	f7ff facd 	bl	800cad0 <__ratio>
 800d536:	ec57 6b10 	vmov	r6, r7, d0
 800d53a:	2200      	movs	r2, #0
 800d53c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d540:	4630      	mov	r0, r6
 800d542:	4639      	mov	r1, r7
 800d544:	f7f3 faf4 	bl	8000b30 <__aeabi_dcmple>
 800d548:	2800      	cmp	r0, #0
 800d54a:	d06f      	beq.n	800d62c <_strtod_l+0xa34>
 800d54c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d17a      	bne.n	800d648 <_strtod_l+0xa50>
 800d552:	f1ba 0f00 	cmp.w	sl, #0
 800d556:	d158      	bne.n	800d60a <_strtod_l+0xa12>
 800d558:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d55a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d15a      	bne.n	800d618 <_strtod_l+0xa20>
 800d562:	4b64      	ldr	r3, [pc, #400]	@ (800d6f4 <_strtod_l+0xafc>)
 800d564:	2200      	movs	r2, #0
 800d566:	4630      	mov	r0, r6
 800d568:	4639      	mov	r1, r7
 800d56a:	f7f3 fad7 	bl	8000b1c <__aeabi_dcmplt>
 800d56e:	2800      	cmp	r0, #0
 800d570:	d159      	bne.n	800d626 <_strtod_l+0xa2e>
 800d572:	4630      	mov	r0, r6
 800d574:	4639      	mov	r1, r7
 800d576:	4b60      	ldr	r3, [pc, #384]	@ (800d6f8 <_strtod_l+0xb00>)
 800d578:	2200      	movs	r2, #0
 800d57a:	f7f3 f85d 	bl	8000638 <__aeabi_dmul>
 800d57e:	4606      	mov	r6, r0
 800d580:	460f      	mov	r7, r1
 800d582:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d586:	9606      	str	r6, [sp, #24]
 800d588:	9307      	str	r3, [sp, #28]
 800d58a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d58e:	4d57      	ldr	r5, [pc, #348]	@ (800d6ec <_strtod_l+0xaf4>)
 800d590:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d594:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d596:	401d      	ands	r5, r3
 800d598:	4b58      	ldr	r3, [pc, #352]	@ (800d6fc <_strtod_l+0xb04>)
 800d59a:	429d      	cmp	r5, r3
 800d59c:	f040 80b2 	bne.w	800d704 <_strtod_l+0xb0c>
 800d5a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d5a2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d5a6:	ec4b ab10 	vmov	d0, sl, fp
 800d5aa:	f7ff f9c9 	bl	800c940 <__ulp>
 800d5ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d5b2:	ec51 0b10 	vmov	r0, r1, d0
 800d5b6:	f7f3 f83f 	bl	8000638 <__aeabi_dmul>
 800d5ba:	4652      	mov	r2, sl
 800d5bc:	465b      	mov	r3, fp
 800d5be:	f7f2 fe85 	bl	80002cc <__adddf3>
 800d5c2:	460b      	mov	r3, r1
 800d5c4:	4949      	ldr	r1, [pc, #292]	@ (800d6ec <_strtod_l+0xaf4>)
 800d5c6:	4a4e      	ldr	r2, [pc, #312]	@ (800d700 <_strtod_l+0xb08>)
 800d5c8:	4019      	ands	r1, r3
 800d5ca:	4291      	cmp	r1, r2
 800d5cc:	4682      	mov	sl, r0
 800d5ce:	d942      	bls.n	800d656 <_strtod_l+0xa5e>
 800d5d0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d5d2:	4b47      	ldr	r3, [pc, #284]	@ (800d6f0 <_strtod_l+0xaf8>)
 800d5d4:	429a      	cmp	r2, r3
 800d5d6:	d103      	bne.n	800d5e0 <_strtod_l+0x9e8>
 800d5d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d5da:	3301      	adds	r3, #1
 800d5dc:	f43f ad2f 	beq.w	800d03e <_strtod_l+0x446>
 800d5e0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d6f0 <_strtod_l+0xaf8>
 800d5e4:	f04f 3aff 	mov.w	sl, #4294967295
 800d5e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d5ea:	9805      	ldr	r0, [sp, #20]
 800d5ec:	f7fe fe7c 	bl	800c2e8 <_Bfree>
 800d5f0:	9805      	ldr	r0, [sp, #20]
 800d5f2:	4649      	mov	r1, r9
 800d5f4:	f7fe fe78 	bl	800c2e8 <_Bfree>
 800d5f8:	9805      	ldr	r0, [sp, #20]
 800d5fa:	4641      	mov	r1, r8
 800d5fc:	f7fe fe74 	bl	800c2e8 <_Bfree>
 800d600:	9805      	ldr	r0, [sp, #20]
 800d602:	4621      	mov	r1, r4
 800d604:	f7fe fe70 	bl	800c2e8 <_Bfree>
 800d608:	e619      	b.n	800d23e <_strtod_l+0x646>
 800d60a:	f1ba 0f01 	cmp.w	sl, #1
 800d60e:	d103      	bne.n	800d618 <_strtod_l+0xa20>
 800d610:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d612:	2b00      	cmp	r3, #0
 800d614:	f43f ada6 	beq.w	800d164 <_strtod_l+0x56c>
 800d618:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d6c8 <_strtod_l+0xad0>
 800d61c:	4f35      	ldr	r7, [pc, #212]	@ (800d6f4 <_strtod_l+0xafc>)
 800d61e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d622:	2600      	movs	r6, #0
 800d624:	e7b1      	b.n	800d58a <_strtod_l+0x992>
 800d626:	4f34      	ldr	r7, [pc, #208]	@ (800d6f8 <_strtod_l+0xb00>)
 800d628:	2600      	movs	r6, #0
 800d62a:	e7aa      	b.n	800d582 <_strtod_l+0x98a>
 800d62c:	4b32      	ldr	r3, [pc, #200]	@ (800d6f8 <_strtod_l+0xb00>)
 800d62e:	4630      	mov	r0, r6
 800d630:	4639      	mov	r1, r7
 800d632:	2200      	movs	r2, #0
 800d634:	f7f3 f800 	bl	8000638 <__aeabi_dmul>
 800d638:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d63a:	4606      	mov	r6, r0
 800d63c:	460f      	mov	r7, r1
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d09f      	beq.n	800d582 <_strtod_l+0x98a>
 800d642:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d646:	e7a0      	b.n	800d58a <_strtod_l+0x992>
 800d648:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d6d0 <_strtod_l+0xad8>
 800d64c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d650:	ec57 6b17 	vmov	r6, r7, d7
 800d654:	e799      	b.n	800d58a <_strtod_l+0x992>
 800d656:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d65a:	9b08      	ldr	r3, [sp, #32]
 800d65c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d660:	2b00      	cmp	r3, #0
 800d662:	d1c1      	bne.n	800d5e8 <_strtod_l+0x9f0>
 800d664:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d668:	0d1b      	lsrs	r3, r3, #20
 800d66a:	051b      	lsls	r3, r3, #20
 800d66c:	429d      	cmp	r5, r3
 800d66e:	d1bb      	bne.n	800d5e8 <_strtod_l+0x9f0>
 800d670:	4630      	mov	r0, r6
 800d672:	4639      	mov	r1, r7
 800d674:	f7f3 fb40 	bl	8000cf8 <__aeabi_d2lz>
 800d678:	f7f2 ffb0 	bl	80005dc <__aeabi_l2d>
 800d67c:	4602      	mov	r2, r0
 800d67e:	460b      	mov	r3, r1
 800d680:	4630      	mov	r0, r6
 800d682:	4639      	mov	r1, r7
 800d684:	f7f2 fe20 	bl	80002c8 <__aeabi_dsub>
 800d688:	460b      	mov	r3, r1
 800d68a:	4602      	mov	r2, r0
 800d68c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d690:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d694:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d696:	ea46 060a 	orr.w	r6, r6, sl
 800d69a:	431e      	orrs	r6, r3
 800d69c:	d06f      	beq.n	800d77e <_strtod_l+0xb86>
 800d69e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d6d8 <_strtod_l+0xae0>)
 800d6a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6a4:	f7f3 fa3a 	bl	8000b1c <__aeabi_dcmplt>
 800d6a8:	2800      	cmp	r0, #0
 800d6aa:	f47f acd3 	bne.w	800d054 <_strtod_l+0x45c>
 800d6ae:	a30c      	add	r3, pc, #48	@ (adr r3, 800d6e0 <_strtod_l+0xae8>)
 800d6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d6b8:	f7f3 fa4e 	bl	8000b58 <__aeabi_dcmpgt>
 800d6bc:	2800      	cmp	r0, #0
 800d6be:	d093      	beq.n	800d5e8 <_strtod_l+0x9f0>
 800d6c0:	e4c8      	b.n	800d054 <_strtod_l+0x45c>
 800d6c2:	bf00      	nop
 800d6c4:	f3af 8000 	nop.w
 800d6c8:	00000000 	.word	0x00000000
 800d6cc:	bff00000 	.word	0xbff00000
 800d6d0:	00000000 	.word	0x00000000
 800d6d4:	3ff00000 	.word	0x3ff00000
 800d6d8:	94a03595 	.word	0x94a03595
 800d6dc:	3fdfffff 	.word	0x3fdfffff
 800d6e0:	35afe535 	.word	0x35afe535
 800d6e4:	3fe00000 	.word	0x3fe00000
 800d6e8:	000fffff 	.word	0x000fffff
 800d6ec:	7ff00000 	.word	0x7ff00000
 800d6f0:	7fefffff 	.word	0x7fefffff
 800d6f4:	3ff00000 	.word	0x3ff00000
 800d6f8:	3fe00000 	.word	0x3fe00000
 800d6fc:	7fe00000 	.word	0x7fe00000
 800d700:	7c9fffff 	.word	0x7c9fffff
 800d704:	9b08      	ldr	r3, [sp, #32]
 800d706:	b323      	cbz	r3, 800d752 <_strtod_l+0xb5a>
 800d708:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d70c:	d821      	bhi.n	800d752 <_strtod_l+0xb5a>
 800d70e:	a328      	add	r3, pc, #160	@ (adr r3, 800d7b0 <_strtod_l+0xbb8>)
 800d710:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d714:	4630      	mov	r0, r6
 800d716:	4639      	mov	r1, r7
 800d718:	f7f3 fa0a 	bl	8000b30 <__aeabi_dcmple>
 800d71c:	b1a0      	cbz	r0, 800d748 <_strtod_l+0xb50>
 800d71e:	4639      	mov	r1, r7
 800d720:	4630      	mov	r0, r6
 800d722:	f7f3 fa61 	bl	8000be8 <__aeabi_d2uiz>
 800d726:	2801      	cmp	r0, #1
 800d728:	bf38      	it	cc
 800d72a:	2001      	movcc	r0, #1
 800d72c:	f7f2 ff0a 	bl	8000544 <__aeabi_ui2d>
 800d730:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d732:	4606      	mov	r6, r0
 800d734:	460f      	mov	r7, r1
 800d736:	b9fb      	cbnz	r3, 800d778 <_strtod_l+0xb80>
 800d738:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d73c:	9014      	str	r0, [sp, #80]	@ 0x50
 800d73e:	9315      	str	r3, [sp, #84]	@ 0x54
 800d740:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d744:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d748:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d74a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d74e:	1b5b      	subs	r3, r3, r5
 800d750:	9311      	str	r3, [sp, #68]	@ 0x44
 800d752:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d756:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d75a:	f7ff f8f1 	bl	800c940 <__ulp>
 800d75e:	4650      	mov	r0, sl
 800d760:	ec53 2b10 	vmov	r2, r3, d0
 800d764:	4659      	mov	r1, fp
 800d766:	f7f2 ff67 	bl	8000638 <__aeabi_dmul>
 800d76a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d76e:	f7f2 fdad 	bl	80002cc <__adddf3>
 800d772:	4682      	mov	sl, r0
 800d774:	468b      	mov	fp, r1
 800d776:	e770      	b.n	800d65a <_strtod_l+0xa62>
 800d778:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d77c:	e7e0      	b.n	800d740 <_strtod_l+0xb48>
 800d77e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d7b8 <_strtod_l+0xbc0>)
 800d780:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d784:	f7f3 f9ca 	bl	8000b1c <__aeabi_dcmplt>
 800d788:	e798      	b.n	800d6bc <_strtod_l+0xac4>
 800d78a:	2300      	movs	r3, #0
 800d78c:	930e      	str	r3, [sp, #56]	@ 0x38
 800d78e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d790:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d792:	6013      	str	r3, [r2, #0]
 800d794:	f7ff ba6d 	b.w	800cc72 <_strtod_l+0x7a>
 800d798:	2a65      	cmp	r2, #101	@ 0x65
 800d79a:	f43f ab68 	beq.w	800ce6e <_strtod_l+0x276>
 800d79e:	2a45      	cmp	r2, #69	@ 0x45
 800d7a0:	f43f ab65 	beq.w	800ce6e <_strtod_l+0x276>
 800d7a4:	2301      	movs	r3, #1
 800d7a6:	f7ff bba0 	b.w	800ceea <_strtod_l+0x2f2>
 800d7aa:	bf00      	nop
 800d7ac:	f3af 8000 	nop.w
 800d7b0:	ffc00000 	.word	0xffc00000
 800d7b4:	41dfffff 	.word	0x41dfffff
 800d7b8:	94a03595 	.word	0x94a03595
 800d7bc:	3fcfffff 	.word	0x3fcfffff

0800d7c0 <_strtod_r>:
 800d7c0:	4b01      	ldr	r3, [pc, #4]	@ (800d7c8 <_strtod_r+0x8>)
 800d7c2:	f7ff ba19 	b.w	800cbf8 <_strtod_l>
 800d7c6:	bf00      	nop
 800d7c8:	20000074 	.word	0x20000074

0800d7cc <_strtol_l.isra.0>:
 800d7cc:	2b24      	cmp	r3, #36	@ 0x24
 800d7ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7d2:	4686      	mov	lr, r0
 800d7d4:	4690      	mov	r8, r2
 800d7d6:	d801      	bhi.n	800d7dc <_strtol_l.isra.0+0x10>
 800d7d8:	2b01      	cmp	r3, #1
 800d7da:	d106      	bne.n	800d7ea <_strtol_l.isra.0+0x1e>
 800d7dc:	f7fd fdb6 	bl	800b34c <__errno>
 800d7e0:	2316      	movs	r3, #22
 800d7e2:	6003      	str	r3, [r0, #0]
 800d7e4:	2000      	movs	r0, #0
 800d7e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7ea:	4834      	ldr	r0, [pc, #208]	@ (800d8bc <_strtol_l.isra.0+0xf0>)
 800d7ec:	460d      	mov	r5, r1
 800d7ee:	462a      	mov	r2, r5
 800d7f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d7f4:	5d06      	ldrb	r6, [r0, r4]
 800d7f6:	f016 0608 	ands.w	r6, r6, #8
 800d7fa:	d1f8      	bne.n	800d7ee <_strtol_l.isra.0+0x22>
 800d7fc:	2c2d      	cmp	r4, #45	@ 0x2d
 800d7fe:	d110      	bne.n	800d822 <_strtol_l.isra.0+0x56>
 800d800:	782c      	ldrb	r4, [r5, #0]
 800d802:	2601      	movs	r6, #1
 800d804:	1c95      	adds	r5, r2, #2
 800d806:	f033 0210 	bics.w	r2, r3, #16
 800d80a:	d115      	bne.n	800d838 <_strtol_l.isra.0+0x6c>
 800d80c:	2c30      	cmp	r4, #48	@ 0x30
 800d80e:	d10d      	bne.n	800d82c <_strtol_l.isra.0+0x60>
 800d810:	782a      	ldrb	r2, [r5, #0]
 800d812:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d816:	2a58      	cmp	r2, #88	@ 0x58
 800d818:	d108      	bne.n	800d82c <_strtol_l.isra.0+0x60>
 800d81a:	786c      	ldrb	r4, [r5, #1]
 800d81c:	3502      	adds	r5, #2
 800d81e:	2310      	movs	r3, #16
 800d820:	e00a      	b.n	800d838 <_strtol_l.isra.0+0x6c>
 800d822:	2c2b      	cmp	r4, #43	@ 0x2b
 800d824:	bf04      	itt	eq
 800d826:	782c      	ldrbeq	r4, [r5, #0]
 800d828:	1c95      	addeq	r5, r2, #2
 800d82a:	e7ec      	b.n	800d806 <_strtol_l.isra.0+0x3a>
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d1f6      	bne.n	800d81e <_strtol_l.isra.0+0x52>
 800d830:	2c30      	cmp	r4, #48	@ 0x30
 800d832:	bf14      	ite	ne
 800d834:	230a      	movne	r3, #10
 800d836:	2308      	moveq	r3, #8
 800d838:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d83c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d840:	2200      	movs	r2, #0
 800d842:	fbbc f9f3 	udiv	r9, ip, r3
 800d846:	4610      	mov	r0, r2
 800d848:	fb03 ca19 	mls	sl, r3, r9, ip
 800d84c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d850:	2f09      	cmp	r7, #9
 800d852:	d80f      	bhi.n	800d874 <_strtol_l.isra.0+0xa8>
 800d854:	463c      	mov	r4, r7
 800d856:	42a3      	cmp	r3, r4
 800d858:	dd1b      	ble.n	800d892 <_strtol_l.isra.0+0xc6>
 800d85a:	1c57      	adds	r7, r2, #1
 800d85c:	d007      	beq.n	800d86e <_strtol_l.isra.0+0xa2>
 800d85e:	4581      	cmp	r9, r0
 800d860:	d314      	bcc.n	800d88c <_strtol_l.isra.0+0xc0>
 800d862:	d101      	bne.n	800d868 <_strtol_l.isra.0+0x9c>
 800d864:	45a2      	cmp	sl, r4
 800d866:	db11      	blt.n	800d88c <_strtol_l.isra.0+0xc0>
 800d868:	fb00 4003 	mla	r0, r0, r3, r4
 800d86c:	2201      	movs	r2, #1
 800d86e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d872:	e7eb      	b.n	800d84c <_strtol_l.isra.0+0x80>
 800d874:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d878:	2f19      	cmp	r7, #25
 800d87a:	d801      	bhi.n	800d880 <_strtol_l.isra.0+0xb4>
 800d87c:	3c37      	subs	r4, #55	@ 0x37
 800d87e:	e7ea      	b.n	800d856 <_strtol_l.isra.0+0x8a>
 800d880:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d884:	2f19      	cmp	r7, #25
 800d886:	d804      	bhi.n	800d892 <_strtol_l.isra.0+0xc6>
 800d888:	3c57      	subs	r4, #87	@ 0x57
 800d88a:	e7e4      	b.n	800d856 <_strtol_l.isra.0+0x8a>
 800d88c:	f04f 32ff 	mov.w	r2, #4294967295
 800d890:	e7ed      	b.n	800d86e <_strtol_l.isra.0+0xa2>
 800d892:	1c53      	adds	r3, r2, #1
 800d894:	d108      	bne.n	800d8a8 <_strtol_l.isra.0+0xdc>
 800d896:	2322      	movs	r3, #34	@ 0x22
 800d898:	f8ce 3000 	str.w	r3, [lr]
 800d89c:	4660      	mov	r0, ip
 800d89e:	f1b8 0f00 	cmp.w	r8, #0
 800d8a2:	d0a0      	beq.n	800d7e6 <_strtol_l.isra.0+0x1a>
 800d8a4:	1e69      	subs	r1, r5, #1
 800d8a6:	e006      	b.n	800d8b6 <_strtol_l.isra.0+0xea>
 800d8a8:	b106      	cbz	r6, 800d8ac <_strtol_l.isra.0+0xe0>
 800d8aa:	4240      	negs	r0, r0
 800d8ac:	f1b8 0f00 	cmp.w	r8, #0
 800d8b0:	d099      	beq.n	800d7e6 <_strtol_l.isra.0+0x1a>
 800d8b2:	2a00      	cmp	r2, #0
 800d8b4:	d1f6      	bne.n	800d8a4 <_strtol_l.isra.0+0xd8>
 800d8b6:	f8c8 1000 	str.w	r1, [r8]
 800d8ba:	e794      	b.n	800d7e6 <_strtol_l.isra.0+0x1a>
 800d8bc:	0800f7c1 	.word	0x0800f7c1

0800d8c0 <_strtol_r>:
 800d8c0:	f7ff bf84 	b.w	800d7cc <_strtol_l.isra.0>

0800d8c4 <__ssputs_r>:
 800d8c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8c8:	688e      	ldr	r6, [r1, #8]
 800d8ca:	461f      	mov	r7, r3
 800d8cc:	42be      	cmp	r6, r7
 800d8ce:	680b      	ldr	r3, [r1, #0]
 800d8d0:	4682      	mov	sl, r0
 800d8d2:	460c      	mov	r4, r1
 800d8d4:	4690      	mov	r8, r2
 800d8d6:	d82d      	bhi.n	800d934 <__ssputs_r+0x70>
 800d8d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d8dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d8e0:	d026      	beq.n	800d930 <__ssputs_r+0x6c>
 800d8e2:	6965      	ldr	r5, [r4, #20]
 800d8e4:	6909      	ldr	r1, [r1, #16]
 800d8e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d8ea:	eba3 0901 	sub.w	r9, r3, r1
 800d8ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d8f2:	1c7b      	adds	r3, r7, #1
 800d8f4:	444b      	add	r3, r9
 800d8f6:	106d      	asrs	r5, r5, #1
 800d8f8:	429d      	cmp	r5, r3
 800d8fa:	bf38      	it	cc
 800d8fc:	461d      	movcc	r5, r3
 800d8fe:	0553      	lsls	r3, r2, #21
 800d900:	d527      	bpl.n	800d952 <__ssputs_r+0x8e>
 800d902:	4629      	mov	r1, r5
 800d904:	f7fe fc24 	bl	800c150 <_malloc_r>
 800d908:	4606      	mov	r6, r0
 800d90a:	b360      	cbz	r0, 800d966 <__ssputs_r+0xa2>
 800d90c:	6921      	ldr	r1, [r4, #16]
 800d90e:	464a      	mov	r2, r9
 800d910:	f000 fbde 	bl	800e0d0 <memcpy>
 800d914:	89a3      	ldrh	r3, [r4, #12]
 800d916:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d91a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d91e:	81a3      	strh	r3, [r4, #12]
 800d920:	6126      	str	r6, [r4, #16]
 800d922:	6165      	str	r5, [r4, #20]
 800d924:	444e      	add	r6, r9
 800d926:	eba5 0509 	sub.w	r5, r5, r9
 800d92a:	6026      	str	r6, [r4, #0]
 800d92c:	60a5      	str	r5, [r4, #8]
 800d92e:	463e      	mov	r6, r7
 800d930:	42be      	cmp	r6, r7
 800d932:	d900      	bls.n	800d936 <__ssputs_r+0x72>
 800d934:	463e      	mov	r6, r7
 800d936:	6820      	ldr	r0, [r4, #0]
 800d938:	4632      	mov	r2, r6
 800d93a:	4641      	mov	r1, r8
 800d93c:	f000 fb6a 	bl	800e014 <memmove>
 800d940:	68a3      	ldr	r3, [r4, #8]
 800d942:	1b9b      	subs	r3, r3, r6
 800d944:	60a3      	str	r3, [r4, #8]
 800d946:	6823      	ldr	r3, [r4, #0]
 800d948:	4433      	add	r3, r6
 800d94a:	6023      	str	r3, [r4, #0]
 800d94c:	2000      	movs	r0, #0
 800d94e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d952:	462a      	mov	r2, r5
 800d954:	f000 ff51 	bl	800e7fa <_realloc_r>
 800d958:	4606      	mov	r6, r0
 800d95a:	2800      	cmp	r0, #0
 800d95c:	d1e0      	bne.n	800d920 <__ssputs_r+0x5c>
 800d95e:	6921      	ldr	r1, [r4, #16]
 800d960:	4650      	mov	r0, sl
 800d962:	f7fe fb81 	bl	800c068 <_free_r>
 800d966:	230c      	movs	r3, #12
 800d968:	f8ca 3000 	str.w	r3, [sl]
 800d96c:	89a3      	ldrh	r3, [r4, #12]
 800d96e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d972:	81a3      	strh	r3, [r4, #12]
 800d974:	f04f 30ff 	mov.w	r0, #4294967295
 800d978:	e7e9      	b.n	800d94e <__ssputs_r+0x8a>
	...

0800d97c <_svfiprintf_r>:
 800d97c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d980:	4698      	mov	r8, r3
 800d982:	898b      	ldrh	r3, [r1, #12]
 800d984:	061b      	lsls	r3, r3, #24
 800d986:	b09d      	sub	sp, #116	@ 0x74
 800d988:	4607      	mov	r7, r0
 800d98a:	460d      	mov	r5, r1
 800d98c:	4614      	mov	r4, r2
 800d98e:	d510      	bpl.n	800d9b2 <_svfiprintf_r+0x36>
 800d990:	690b      	ldr	r3, [r1, #16]
 800d992:	b973      	cbnz	r3, 800d9b2 <_svfiprintf_r+0x36>
 800d994:	2140      	movs	r1, #64	@ 0x40
 800d996:	f7fe fbdb 	bl	800c150 <_malloc_r>
 800d99a:	6028      	str	r0, [r5, #0]
 800d99c:	6128      	str	r0, [r5, #16]
 800d99e:	b930      	cbnz	r0, 800d9ae <_svfiprintf_r+0x32>
 800d9a0:	230c      	movs	r3, #12
 800d9a2:	603b      	str	r3, [r7, #0]
 800d9a4:	f04f 30ff 	mov.w	r0, #4294967295
 800d9a8:	b01d      	add	sp, #116	@ 0x74
 800d9aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9ae:	2340      	movs	r3, #64	@ 0x40
 800d9b0:	616b      	str	r3, [r5, #20]
 800d9b2:	2300      	movs	r3, #0
 800d9b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9b6:	2320      	movs	r3, #32
 800d9b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d9bc:	f8cd 800c 	str.w	r8, [sp, #12]
 800d9c0:	2330      	movs	r3, #48	@ 0x30
 800d9c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800db60 <_svfiprintf_r+0x1e4>
 800d9c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d9ca:	f04f 0901 	mov.w	r9, #1
 800d9ce:	4623      	mov	r3, r4
 800d9d0:	469a      	mov	sl, r3
 800d9d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d9d6:	b10a      	cbz	r2, 800d9dc <_svfiprintf_r+0x60>
 800d9d8:	2a25      	cmp	r2, #37	@ 0x25
 800d9da:	d1f9      	bne.n	800d9d0 <_svfiprintf_r+0x54>
 800d9dc:	ebba 0b04 	subs.w	fp, sl, r4
 800d9e0:	d00b      	beq.n	800d9fa <_svfiprintf_r+0x7e>
 800d9e2:	465b      	mov	r3, fp
 800d9e4:	4622      	mov	r2, r4
 800d9e6:	4629      	mov	r1, r5
 800d9e8:	4638      	mov	r0, r7
 800d9ea:	f7ff ff6b 	bl	800d8c4 <__ssputs_r>
 800d9ee:	3001      	adds	r0, #1
 800d9f0:	f000 80a7 	beq.w	800db42 <_svfiprintf_r+0x1c6>
 800d9f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d9f6:	445a      	add	r2, fp
 800d9f8:	9209      	str	r2, [sp, #36]	@ 0x24
 800d9fa:	f89a 3000 	ldrb.w	r3, [sl]
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	f000 809f 	beq.w	800db42 <_svfiprintf_r+0x1c6>
 800da04:	2300      	movs	r3, #0
 800da06:	f04f 32ff 	mov.w	r2, #4294967295
 800da0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800da0e:	f10a 0a01 	add.w	sl, sl, #1
 800da12:	9304      	str	r3, [sp, #16]
 800da14:	9307      	str	r3, [sp, #28]
 800da16:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800da1a:	931a      	str	r3, [sp, #104]	@ 0x68
 800da1c:	4654      	mov	r4, sl
 800da1e:	2205      	movs	r2, #5
 800da20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da24:	484e      	ldr	r0, [pc, #312]	@ (800db60 <_svfiprintf_r+0x1e4>)
 800da26:	f7f2 fbf3 	bl	8000210 <memchr>
 800da2a:	9a04      	ldr	r2, [sp, #16]
 800da2c:	b9d8      	cbnz	r0, 800da66 <_svfiprintf_r+0xea>
 800da2e:	06d0      	lsls	r0, r2, #27
 800da30:	bf44      	itt	mi
 800da32:	2320      	movmi	r3, #32
 800da34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800da38:	0711      	lsls	r1, r2, #28
 800da3a:	bf44      	itt	mi
 800da3c:	232b      	movmi	r3, #43	@ 0x2b
 800da3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800da42:	f89a 3000 	ldrb.w	r3, [sl]
 800da46:	2b2a      	cmp	r3, #42	@ 0x2a
 800da48:	d015      	beq.n	800da76 <_svfiprintf_r+0xfa>
 800da4a:	9a07      	ldr	r2, [sp, #28]
 800da4c:	4654      	mov	r4, sl
 800da4e:	2000      	movs	r0, #0
 800da50:	f04f 0c0a 	mov.w	ip, #10
 800da54:	4621      	mov	r1, r4
 800da56:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da5a:	3b30      	subs	r3, #48	@ 0x30
 800da5c:	2b09      	cmp	r3, #9
 800da5e:	d94b      	bls.n	800daf8 <_svfiprintf_r+0x17c>
 800da60:	b1b0      	cbz	r0, 800da90 <_svfiprintf_r+0x114>
 800da62:	9207      	str	r2, [sp, #28]
 800da64:	e014      	b.n	800da90 <_svfiprintf_r+0x114>
 800da66:	eba0 0308 	sub.w	r3, r0, r8
 800da6a:	fa09 f303 	lsl.w	r3, r9, r3
 800da6e:	4313      	orrs	r3, r2
 800da70:	9304      	str	r3, [sp, #16]
 800da72:	46a2      	mov	sl, r4
 800da74:	e7d2      	b.n	800da1c <_svfiprintf_r+0xa0>
 800da76:	9b03      	ldr	r3, [sp, #12]
 800da78:	1d19      	adds	r1, r3, #4
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	9103      	str	r1, [sp, #12]
 800da7e:	2b00      	cmp	r3, #0
 800da80:	bfbb      	ittet	lt
 800da82:	425b      	neglt	r3, r3
 800da84:	f042 0202 	orrlt.w	r2, r2, #2
 800da88:	9307      	strge	r3, [sp, #28]
 800da8a:	9307      	strlt	r3, [sp, #28]
 800da8c:	bfb8      	it	lt
 800da8e:	9204      	strlt	r2, [sp, #16]
 800da90:	7823      	ldrb	r3, [r4, #0]
 800da92:	2b2e      	cmp	r3, #46	@ 0x2e
 800da94:	d10a      	bne.n	800daac <_svfiprintf_r+0x130>
 800da96:	7863      	ldrb	r3, [r4, #1]
 800da98:	2b2a      	cmp	r3, #42	@ 0x2a
 800da9a:	d132      	bne.n	800db02 <_svfiprintf_r+0x186>
 800da9c:	9b03      	ldr	r3, [sp, #12]
 800da9e:	1d1a      	adds	r2, r3, #4
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	9203      	str	r2, [sp, #12]
 800daa4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800daa8:	3402      	adds	r4, #2
 800daaa:	9305      	str	r3, [sp, #20]
 800daac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800db70 <_svfiprintf_r+0x1f4>
 800dab0:	7821      	ldrb	r1, [r4, #0]
 800dab2:	2203      	movs	r2, #3
 800dab4:	4650      	mov	r0, sl
 800dab6:	f7f2 fbab 	bl	8000210 <memchr>
 800daba:	b138      	cbz	r0, 800dacc <_svfiprintf_r+0x150>
 800dabc:	9b04      	ldr	r3, [sp, #16]
 800dabe:	eba0 000a 	sub.w	r0, r0, sl
 800dac2:	2240      	movs	r2, #64	@ 0x40
 800dac4:	4082      	lsls	r2, r0
 800dac6:	4313      	orrs	r3, r2
 800dac8:	3401      	adds	r4, #1
 800daca:	9304      	str	r3, [sp, #16]
 800dacc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dad0:	4824      	ldr	r0, [pc, #144]	@ (800db64 <_svfiprintf_r+0x1e8>)
 800dad2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dad6:	2206      	movs	r2, #6
 800dad8:	f7f2 fb9a 	bl	8000210 <memchr>
 800dadc:	2800      	cmp	r0, #0
 800dade:	d036      	beq.n	800db4e <_svfiprintf_r+0x1d2>
 800dae0:	4b21      	ldr	r3, [pc, #132]	@ (800db68 <_svfiprintf_r+0x1ec>)
 800dae2:	bb1b      	cbnz	r3, 800db2c <_svfiprintf_r+0x1b0>
 800dae4:	9b03      	ldr	r3, [sp, #12]
 800dae6:	3307      	adds	r3, #7
 800dae8:	f023 0307 	bic.w	r3, r3, #7
 800daec:	3308      	adds	r3, #8
 800daee:	9303      	str	r3, [sp, #12]
 800daf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800daf2:	4433      	add	r3, r6
 800daf4:	9309      	str	r3, [sp, #36]	@ 0x24
 800daf6:	e76a      	b.n	800d9ce <_svfiprintf_r+0x52>
 800daf8:	fb0c 3202 	mla	r2, ip, r2, r3
 800dafc:	460c      	mov	r4, r1
 800dafe:	2001      	movs	r0, #1
 800db00:	e7a8      	b.n	800da54 <_svfiprintf_r+0xd8>
 800db02:	2300      	movs	r3, #0
 800db04:	3401      	adds	r4, #1
 800db06:	9305      	str	r3, [sp, #20]
 800db08:	4619      	mov	r1, r3
 800db0a:	f04f 0c0a 	mov.w	ip, #10
 800db0e:	4620      	mov	r0, r4
 800db10:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db14:	3a30      	subs	r2, #48	@ 0x30
 800db16:	2a09      	cmp	r2, #9
 800db18:	d903      	bls.n	800db22 <_svfiprintf_r+0x1a6>
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d0c6      	beq.n	800daac <_svfiprintf_r+0x130>
 800db1e:	9105      	str	r1, [sp, #20]
 800db20:	e7c4      	b.n	800daac <_svfiprintf_r+0x130>
 800db22:	fb0c 2101 	mla	r1, ip, r1, r2
 800db26:	4604      	mov	r4, r0
 800db28:	2301      	movs	r3, #1
 800db2a:	e7f0      	b.n	800db0e <_svfiprintf_r+0x192>
 800db2c:	ab03      	add	r3, sp, #12
 800db2e:	9300      	str	r3, [sp, #0]
 800db30:	462a      	mov	r2, r5
 800db32:	4b0e      	ldr	r3, [pc, #56]	@ (800db6c <_svfiprintf_r+0x1f0>)
 800db34:	a904      	add	r1, sp, #16
 800db36:	4638      	mov	r0, r7
 800db38:	f7fc fb0a 	bl	800a150 <_printf_float>
 800db3c:	1c42      	adds	r2, r0, #1
 800db3e:	4606      	mov	r6, r0
 800db40:	d1d6      	bne.n	800daf0 <_svfiprintf_r+0x174>
 800db42:	89ab      	ldrh	r3, [r5, #12]
 800db44:	065b      	lsls	r3, r3, #25
 800db46:	f53f af2d 	bmi.w	800d9a4 <_svfiprintf_r+0x28>
 800db4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800db4c:	e72c      	b.n	800d9a8 <_svfiprintf_r+0x2c>
 800db4e:	ab03      	add	r3, sp, #12
 800db50:	9300      	str	r3, [sp, #0]
 800db52:	462a      	mov	r2, r5
 800db54:	4b05      	ldr	r3, [pc, #20]	@ (800db6c <_svfiprintf_r+0x1f0>)
 800db56:	a904      	add	r1, sp, #16
 800db58:	4638      	mov	r0, r7
 800db5a:	f7fc fd91 	bl	800a680 <_printf_i>
 800db5e:	e7ed      	b.n	800db3c <_svfiprintf_r+0x1c0>
 800db60:	0800f5b9 	.word	0x0800f5b9
 800db64:	0800f5c3 	.word	0x0800f5c3
 800db68:	0800a151 	.word	0x0800a151
 800db6c:	0800d8c5 	.word	0x0800d8c5
 800db70:	0800f5bf 	.word	0x0800f5bf

0800db74 <__sfputc_r>:
 800db74:	6893      	ldr	r3, [r2, #8]
 800db76:	3b01      	subs	r3, #1
 800db78:	2b00      	cmp	r3, #0
 800db7a:	b410      	push	{r4}
 800db7c:	6093      	str	r3, [r2, #8]
 800db7e:	da08      	bge.n	800db92 <__sfputc_r+0x1e>
 800db80:	6994      	ldr	r4, [r2, #24]
 800db82:	42a3      	cmp	r3, r4
 800db84:	db01      	blt.n	800db8a <__sfputc_r+0x16>
 800db86:	290a      	cmp	r1, #10
 800db88:	d103      	bne.n	800db92 <__sfputc_r+0x1e>
 800db8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800db8e:	f7fd baf6 	b.w	800b17e <__swbuf_r>
 800db92:	6813      	ldr	r3, [r2, #0]
 800db94:	1c58      	adds	r0, r3, #1
 800db96:	6010      	str	r0, [r2, #0]
 800db98:	7019      	strb	r1, [r3, #0]
 800db9a:	4608      	mov	r0, r1
 800db9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dba0:	4770      	bx	lr

0800dba2 <__sfputs_r>:
 800dba2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dba4:	4606      	mov	r6, r0
 800dba6:	460f      	mov	r7, r1
 800dba8:	4614      	mov	r4, r2
 800dbaa:	18d5      	adds	r5, r2, r3
 800dbac:	42ac      	cmp	r4, r5
 800dbae:	d101      	bne.n	800dbb4 <__sfputs_r+0x12>
 800dbb0:	2000      	movs	r0, #0
 800dbb2:	e007      	b.n	800dbc4 <__sfputs_r+0x22>
 800dbb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbb8:	463a      	mov	r2, r7
 800dbba:	4630      	mov	r0, r6
 800dbbc:	f7ff ffda 	bl	800db74 <__sfputc_r>
 800dbc0:	1c43      	adds	r3, r0, #1
 800dbc2:	d1f3      	bne.n	800dbac <__sfputs_r+0xa>
 800dbc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dbc8 <_vfiprintf_r>:
 800dbc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbcc:	460d      	mov	r5, r1
 800dbce:	b09d      	sub	sp, #116	@ 0x74
 800dbd0:	4614      	mov	r4, r2
 800dbd2:	4698      	mov	r8, r3
 800dbd4:	4606      	mov	r6, r0
 800dbd6:	b118      	cbz	r0, 800dbe0 <_vfiprintf_r+0x18>
 800dbd8:	6a03      	ldr	r3, [r0, #32]
 800dbda:	b90b      	cbnz	r3, 800dbe0 <_vfiprintf_r+0x18>
 800dbdc:	f7fd f908 	bl	800adf0 <__sinit>
 800dbe0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dbe2:	07d9      	lsls	r1, r3, #31
 800dbe4:	d405      	bmi.n	800dbf2 <_vfiprintf_r+0x2a>
 800dbe6:	89ab      	ldrh	r3, [r5, #12]
 800dbe8:	059a      	lsls	r2, r3, #22
 800dbea:	d402      	bmi.n	800dbf2 <_vfiprintf_r+0x2a>
 800dbec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dbee:	f7fd fbd8 	bl	800b3a2 <__retarget_lock_acquire_recursive>
 800dbf2:	89ab      	ldrh	r3, [r5, #12]
 800dbf4:	071b      	lsls	r3, r3, #28
 800dbf6:	d501      	bpl.n	800dbfc <_vfiprintf_r+0x34>
 800dbf8:	692b      	ldr	r3, [r5, #16]
 800dbfa:	b99b      	cbnz	r3, 800dc24 <_vfiprintf_r+0x5c>
 800dbfc:	4629      	mov	r1, r5
 800dbfe:	4630      	mov	r0, r6
 800dc00:	f7fd fafc 	bl	800b1fc <__swsetup_r>
 800dc04:	b170      	cbz	r0, 800dc24 <_vfiprintf_r+0x5c>
 800dc06:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dc08:	07dc      	lsls	r4, r3, #31
 800dc0a:	d504      	bpl.n	800dc16 <_vfiprintf_r+0x4e>
 800dc0c:	f04f 30ff 	mov.w	r0, #4294967295
 800dc10:	b01d      	add	sp, #116	@ 0x74
 800dc12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc16:	89ab      	ldrh	r3, [r5, #12]
 800dc18:	0598      	lsls	r0, r3, #22
 800dc1a:	d4f7      	bmi.n	800dc0c <_vfiprintf_r+0x44>
 800dc1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc1e:	f7fd fbc1 	bl	800b3a4 <__retarget_lock_release_recursive>
 800dc22:	e7f3      	b.n	800dc0c <_vfiprintf_r+0x44>
 800dc24:	2300      	movs	r3, #0
 800dc26:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc28:	2320      	movs	r3, #32
 800dc2a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dc2e:	f8cd 800c 	str.w	r8, [sp, #12]
 800dc32:	2330      	movs	r3, #48	@ 0x30
 800dc34:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800dde4 <_vfiprintf_r+0x21c>
 800dc38:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dc3c:	f04f 0901 	mov.w	r9, #1
 800dc40:	4623      	mov	r3, r4
 800dc42:	469a      	mov	sl, r3
 800dc44:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc48:	b10a      	cbz	r2, 800dc4e <_vfiprintf_r+0x86>
 800dc4a:	2a25      	cmp	r2, #37	@ 0x25
 800dc4c:	d1f9      	bne.n	800dc42 <_vfiprintf_r+0x7a>
 800dc4e:	ebba 0b04 	subs.w	fp, sl, r4
 800dc52:	d00b      	beq.n	800dc6c <_vfiprintf_r+0xa4>
 800dc54:	465b      	mov	r3, fp
 800dc56:	4622      	mov	r2, r4
 800dc58:	4629      	mov	r1, r5
 800dc5a:	4630      	mov	r0, r6
 800dc5c:	f7ff ffa1 	bl	800dba2 <__sfputs_r>
 800dc60:	3001      	adds	r0, #1
 800dc62:	f000 80a7 	beq.w	800ddb4 <_vfiprintf_r+0x1ec>
 800dc66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc68:	445a      	add	r2, fp
 800dc6a:	9209      	str	r2, [sp, #36]	@ 0x24
 800dc6c:	f89a 3000 	ldrb.w	r3, [sl]
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	f000 809f 	beq.w	800ddb4 <_vfiprintf_r+0x1ec>
 800dc76:	2300      	movs	r3, #0
 800dc78:	f04f 32ff 	mov.w	r2, #4294967295
 800dc7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dc80:	f10a 0a01 	add.w	sl, sl, #1
 800dc84:	9304      	str	r3, [sp, #16]
 800dc86:	9307      	str	r3, [sp, #28]
 800dc88:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dc8c:	931a      	str	r3, [sp, #104]	@ 0x68
 800dc8e:	4654      	mov	r4, sl
 800dc90:	2205      	movs	r2, #5
 800dc92:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc96:	4853      	ldr	r0, [pc, #332]	@ (800dde4 <_vfiprintf_r+0x21c>)
 800dc98:	f7f2 faba 	bl	8000210 <memchr>
 800dc9c:	9a04      	ldr	r2, [sp, #16]
 800dc9e:	b9d8      	cbnz	r0, 800dcd8 <_vfiprintf_r+0x110>
 800dca0:	06d1      	lsls	r1, r2, #27
 800dca2:	bf44      	itt	mi
 800dca4:	2320      	movmi	r3, #32
 800dca6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dcaa:	0713      	lsls	r3, r2, #28
 800dcac:	bf44      	itt	mi
 800dcae:	232b      	movmi	r3, #43	@ 0x2b
 800dcb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dcb4:	f89a 3000 	ldrb.w	r3, [sl]
 800dcb8:	2b2a      	cmp	r3, #42	@ 0x2a
 800dcba:	d015      	beq.n	800dce8 <_vfiprintf_r+0x120>
 800dcbc:	9a07      	ldr	r2, [sp, #28]
 800dcbe:	4654      	mov	r4, sl
 800dcc0:	2000      	movs	r0, #0
 800dcc2:	f04f 0c0a 	mov.w	ip, #10
 800dcc6:	4621      	mov	r1, r4
 800dcc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dccc:	3b30      	subs	r3, #48	@ 0x30
 800dcce:	2b09      	cmp	r3, #9
 800dcd0:	d94b      	bls.n	800dd6a <_vfiprintf_r+0x1a2>
 800dcd2:	b1b0      	cbz	r0, 800dd02 <_vfiprintf_r+0x13a>
 800dcd4:	9207      	str	r2, [sp, #28]
 800dcd6:	e014      	b.n	800dd02 <_vfiprintf_r+0x13a>
 800dcd8:	eba0 0308 	sub.w	r3, r0, r8
 800dcdc:	fa09 f303 	lsl.w	r3, r9, r3
 800dce0:	4313      	orrs	r3, r2
 800dce2:	9304      	str	r3, [sp, #16]
 800dce4:	46a2      	mov	sl, r4
 800dce6:	e7d2      	b.n	800dc8e <_vfiprintf_r+0xc6>
 800dce8:	9b03      	ldr	r3, [sp, #12]
 800dcea:	1d19      	adds	r1, r3, #4
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	9103      	str	r1, [sp, #12]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	bfbb      	ittet	lt
 800dcf4:	425b      	neglt	r3, r3
 800dcf6:	f042 0202 	orrlt.w	r2, r2, #2
 800dcfa:	9307      	strge	r3, [sp, #28]
 800dcfc:	9307      	strlt	r3, [sp, #28]
 800dcfe:	bfb8      	it	lt
 800dd00:	9204      	strlt	r2, [sp, #16]
 800dd02:	7823      	ldrb	r3, [r4, #0]
 800dd04:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd06:	d10a      	bne.n	800dd1e <_vfiprintf_r+0x156>
 800dd08:	7863      	ldrb	r3, [r4, #1]
 800dd0a:	2b2a      	cmp	r3, #42	@ 0x2a
 800dd0c:	d132      	bne.n	800dd74 <_vfiprintf_r+0x1ac>
 800dd0e:	9b03      	ldr	r3, [sp, #12]
 800dd10:	1d1a      	adds	r2, r3, #4
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	9203      	str	r2, [sp, #12]
 800dd16:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dd1a:	3402      	adds	r4, #2
 800dd1c:	9305      	str	r3, [sp, #20]
 800dd1e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ddf4 <_vfiprintf_r+0x22c>
 800dd22:	7821      	ldrb	r1, [r4, #0]
 800dd24:	2203      	movs	r2, #3
 800dd26:	4650      	mov	r0, sl
 800dd28:	f7f2 fa72 	bl	8000210 <memchr>
 800dd2c:	b138      	cbz	r0, 800dd3e <_vfiprintf_r+0x176>
 800dd2e:	9b04      	ldr	r3, [sp, #16]
 800dd30:	eba0 000a 	sub.w	r0, r0, sl
 800dd34:	2240      	movs	r2, #64	@ 0x40
 800dd36:	4082      	lsls	r2, r0
 800dd38:	4313      	orrs	r3, r2
 800dd3a:	3401      	adds	r4, #1
 800dd3c:	9304      	str	r3, [sp, #16]
 800dd3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd42:	4829      	ldr	r0, [pc, #164]	@ (800dde8 <_vfiprintf_r+0x220>)
 800dd44:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dd48:	2206      	movs	r2, #6
 800dd4a:	f7f2 fa61 	bl	8000210 <memchr>
 800dd4e:	2800      	cmp	r0, #0
 800dd50:	d03f      	beq.n	800ddd2 <_vfiprintf_r+0x20a>
 800dd52:	4b26      	ldr	r3, [pc, #152]	@ (800ddec <_vfiprintf_r+0x224>)
 800dd54:	bb1b      	cbnz	r3, 800dd9e <_vfiprintf_r+0x1d6>
 800dd56:	9b03      	ldr	r3, [sp, #12]
 800dd58:	3307      	adds	r3, #7
 800dd5a:	f023 0307 	bic.w	r3, r3, #7
 800dd5e:	3308      	adds	r3, #8
 800dd60:	9303      	str	r3, [sp, #12]
 800dd62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd64:	443b      	add	r3, r7
 800dd66:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd68:	e76a      	b.n	800dc40 <_vfiprintf_r+0x78>
 800dd6a:	fb0c 3202 	mla	r2, ip, r2, r3
 800dd6e:	460c      	mov	r4, r1
 800dd70:	2001      	movs	r0, #1
 800dd72:	e7a8      	b.n	800dcc6 <_vfiprintf_r+0xfe>
 800dd74:	2300      	movs	r3, #0
 800dd76:	3401      	adds	r4, #1
 800dd78:	9305      	str	r3, [sp, #20]
 800dd7a:	4619      	mov	r1, r3
 800dd7c:	f04f 0c0a 	mov.w	ip, #10
 800dd80:	4620      	mov	r0, r4
 800dd82:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd86:	3a30      	subs	r2, #48	@ 0x30
 800dd88:	2a09      	cmp	r2, #9
 800dd8a:	d903      	bls.n	800dd94 <_vfiprintf_r+0x1cc>
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d0c6      	beq.n	800dd1e <_vfiprintf_r+0x156>
 800dd90:	9105      	str	r1, [sp, #20]
 800dd92:	e7c4      	b.n	800dd1e <_vfiprintf_r+0x156>
 800dd94:	fb0c 2101 	mla	r1, ip, r1, r2
 800dd98:	4604      	mov	r4, r0
 800dd9a:	2301      	movs	r3, #1
 800dd9c:	e7f0      	b.n	800dd80 <_vfiprintf_r+0x1b8>
 800dd9e:	ab03      	add	r3, sp, #12
 800dda0:	9300      	str	r3, [sp, #0]
 800dda2:	462a      	mov	r2, r5
 800dda4:	4b12      	ldr	r3, [pc, #72]	@ (800ddf0 <_vfiprintf_r+0x228>)
 800dda6:	a904      	add	r1, sp, #16
 800dda8:	4630      	mov	r0, r6
 800ddaa:	f7fc f9d1 	bl	800a150 <_printf_float>
 800ddae:	4607      	mov	r7, r0
 800ddb0:	1c78      	adds	r0, r7, #1
 800ddb2:	d1d6      	bne.n	800dd62 <_vfiprintf_r+0x19a>
 800ddb4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ddb6:	07d9      	lsls	r1, r3, #31
 800ddb8:	d405      	bmi.n	800ddc6 <_vfiprintf_r+0x1fe>
 800ddba:	89ab      	ldrh	r3, [r5, #12]
 800ddbc:	059a      	lsls	r2, r3, #22
 800ddbe:	d402      	bmi.n	800ddc6 <_vfiprintf_r+0x1fe>
 800ddc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ddc2:	f7fd faef 	bl	800b3a4 <__retarget_lock_release_recursive>
 800ddc6:	89ab      	ldrh	r3, [r5, #12]
 800ddc8:	065b      	lsls	r3, r3, #25
 800ddca:	f53f af1f 	bmi.w	800dc0c <_vfiprintf_r+0x44>
 800ddce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ddd0:	e71e      	b.n	800dc10 <_vfiprintf_r+0x48>
 800ddd2:	ab03      	add	r3, sp, #12
 800ddd4:	9300      	str	r3, [sp, #0]
 800ddd6:	462a      	mov	r2, r5
 800ddd8:	4b05      	ldr	r3, [pc, #20]	@ (800ddf0 <_vfiprintf_r+0x228>)
 800ddda:	a904      	add	r1, sp, #16
 800dddc:	4630      	mov	r0, r6
 800ddde:	f7fc fc4f 	bl	800a680 <_printf_i>
 800dde2:	e7e4      	b.n	800ddae <_vfiprintf_r+0x1e6>
 800dde4:	0800f5b9 	.word	0x0800f5b9
 800dde8:	0800f5c3 	.word	0x0800f5c3
 800ddec:	0800a151 	.word	0x0800a151
 800ddf0:	0800dba3 	.word	0x0800dba3
 800ddf4:	0800f5bf 	.word	0x0800f5bf

0800ddf8 <__sflush_r>:
 800ddf8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ddfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de00:	0716      	lsls	r6, r2, #28
 800de02:	4605      	mov	r5, r0
 800de04:	460c      	mov	r4, r1
 800de06:	d454      	bmi.n	800deb2 <__sflush_r+0xba>
 800de08:	684b      	ldr	r3, [r1, #4]
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	dc02      	bgt.n	800de14 <__sflush_r+0x1c>
 800de0e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800de10:	2b00      	cmp	r3, #0
 800de12:	dd48      	ble.n	800dea6 <__sflush_r+0xae>
 800de14:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800de16:	2e00      	cmp	r6, #0
 800de18:	d045      	beq.n	800dea6 <__sflush_r+0xae>
 800de1a:	2300      	movs	r3, #0
 800de1c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800de20:	682f      	ldr	r7, [r5, #0]
 800de22:	6a21      	ldr	r1, [r4, #32]
 800de24:	602b      	str	r3, [r5, #0]
 800de26:	d030      	beq.n	800de8a <__sflush_r+0x92>
 800de28:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800de2a:	89a3      	ldrh	r3, [r4, #12]
 800de2c:	0759      	lsls	r1, r3, #29
 800de2e:	d505      	bpl.n	800de3c <__sflush_r+0x44>
 800de30:	6863      	ldr	r3, [r4, #4]
 800de32:	1ad2      	subs	r2, r2, r3
 800de34:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800de36:	b10b      	cbz	r3, 800de3c <__sflush_r+0x44>
 800de38:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800de3a:	1ad2      	subs	r2, r2, r3
 800de3c:	2300      	movs	r3, #0
 800de3e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800de40:	6a21      	ldr	r1, [r4, #32]
 800de42:	4628      	mov	r0, r5
 800de44:	47b0      	blx	r6
 800de46:	1c43      	adds	r3, r0, #1
 800de48:	89a3      	ldrh	r3, [r4, #12]
 800de4a:	d106      	bne.n	800de5a <__sflush_r+0x62>
 800de4c:	6829      	ldr	r1, [r5, #0]
 800de4e:	291d      	cmp	r1, #29
 800de50:	d82b      	bhi.n	800deaa <__sflush_r+0xb2>
 800de52:	4a2a      	ldr	r2, [pc, #168]	@ (800defc <__sflush_r+0x104>)
 800de54:	40ca      	lsrs	r2, r1
 800de56:	07d6      	lsls	r6, r2, #31
 800de58:	d527      	bpl.n	800deaa <__sflush_r+0xb2>
 800de5a:	2200      	movs	r2, #0
 800de5c:	6062      	str	r2, [r4, #4]
 800de5e:	04d9      	lsls	r1, r3, #19
 800de60:	6922      	ldr	r2, [r4, #16]
 800de62:	6022      	str	r2, [r4, #0]
 800de64:	d504      	bpl.n	800de70 <__sflush_r+0x78>
 800de66:	1c42      	adds	r2, r0, #1
 800de68:	d101      	bne.n	800de6e <__sflush_r+0x76>
 800de6a:	682b      	ldr	r3, [r5, #0]
 800de6c:	b903      	cbnz	r3, 800de70 <__sflush_r+0x78>
 800de6e:	6560      	str	r0, [r4, #84]	@ 0x54
 800de70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800de72:	602f      	str	r7, [r5, #0]
 800de74:	b1b9      	cbz	r1, 800dea6 <__sflush_r+0xae>
 800de76:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800de7a:	4299      	cmp	r1, r3
 800de7c:	d002      	beq.n	800de84 <__sflush_r+0x8c>
 800de7e:	4628      	mov	r0, r5
 800de80:	f7fe f8f2 	bl	800c068 <_free_r>
 800de84:	2300      	movs	r3, #0
 800de86:	6363      	str	r3, [r4, #52]	@ 0x34
 800de88:	e00d      	b.n	800dea6 <__sflush_r+0xae>
 800de8a:	2301      	movs	r3, #1
 800de8c:	4628      	mov	r0, r5
 800de8e:	47b0      	blx	r6
 800de90:	4602      	mov	r2, r0
 800de92:	1c50      	adds	r0, r2, #1
 800de94:	d1c9      	bne.n	800de2a <__sflush_r+0x32>
 800de96:	682b      	ldr	r3, [r5, #0]
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d0c6      	beq.n	800de2a <__sflush_r+0x32>
 800de9c:	2b1d      	cmp	r3, #29
 800de9e:	d001      	beq.n	800dea4 <__sflush_r+0xac>
 800dea0:	2b16      	cmp	r3, #22
 800dea2:	d11e      	bne.n	800dee2 <__sflush_r+0xea>
 800dea4:	602f      	str	r7, [r5, #0]
 800dea6:	2000      	movs	r0, #0
 800dea8:	e022      	b.n	800def0 <__sflush_r+0xf8>
 800deaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800deae:	b21b      	sxth	r3, r3
 800deb0:	e01b      	b.n	800deea <__sflush_r+0xf2>
 800deb2:	690f      	ldr	r7, [r1, #16]
 800deb4:	2f00      	cmp	r7, #0
 800deb6:	d0f6      	beq.n	800dea6 <__sflush_r+0xae>
 800deb8:	0793      	lsls	r3, r2, #30
 800deba:	680e      	ldr	r6, [r1, #0]
 800debc:	bf08      	it	eq
 800debe:	694b      	ldreq	r3, [r1, #20]
 800dec0:	600f      	str	r7, [r1, #0]
 800dec2:	bf18      	it	ne
 800dec4:	2300      	movne	r3, #0
 800dec6:	eba6 0807 	sub.w	r8, r6, r7
 800deca:	608b      	str	r3, [r1, #8]
 800decc:	f1b8 0f00 	cmp.w	r8, #0
 800ded0:	dde9      	ble.n	800dea6 <__sflush_r+0xae>
 800ded2:	6a21      	ldr	r1, [r4, #32]
 800ded4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ded6:	4643      	mov	r3, r8
 800ded8:	463a      	mov	r2, r7
 800deda:	4628      	mov	r0, r5
 800dedc:	47b0      	blx	r6
 800dede:	2800      	cmp	r0, #0
 800dee0:	dc08      	bgt.n	800def4 <__sflush_r+0xfc>
 800dee2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dee6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800deea:	81a3      	strh	r3, [r4, #12]
 800deec:	f04f 30ff 	mov.w	r0, #4294967295
 800def0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800def4:	4407      	add	r7, r0
 800def6:	eba8 0800 	sub.w	r8, r8, r0
 800defa:	e7e7      	b.n	800decc <__sflush_r+0xd4>
 800defc:	20400001 	.word	0x20400001

0800df00 <_fflush_r>:
 800df00:	b538      	push	{r3, r4, r5, lr}
 800df02:	690b      	ldr	r3, [r1, #16]
 800df04:	4605      	mov	r5, r0
 800df06:	460c      	mov	r4, r1
 800df08:	b913      	cbnz	r3, 800df10 <_fflush_r+0x10>
 800df0a:	2500      	movs	r5, #0
 800df0c:	4628      	mov	r0, r5
 800df0e:	bd38      	pop	{r3, r4, r5, pc}
 800df10:	b118      	cbz	r0, 800df1a <_fflush_r+0x1a>
 800df12:	6a03      	ldr	r3, [r0, #32]
 800df14:	b90b      	cbnz	r3, 800df1a <_fflush_r+0x1a>
 800df16:	f7fc ff6b 	bl	800adf0 <__sinit>
 800df1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d0f3      	beq.n	800df0a <_fflush_r+0xa>
 800df22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800df24:	07d0      	lsls	r0, r2, #31
 800df26:	d404      	bmi.n	800df32 <_fflush_r+0x32>
 800df28:	0599      	lsls	r1, r3, #22
 800df2a:	d402      	bmi.n	800df32 <_fflush_r+0x32>
 800df2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df2e:	f7fd fa38 	bl	800b3a2 <__retarget_lock_acquire_recursive>
 800df32:	4628      	mov	r0, r5
 800df34:	4621      	mov	r1, r4
 800df36:	f7ff ff5f 	bl	800ddf8 <__sflush_r>
 800df3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800df3c:	07da      	lsls	r2, r3, #31
 800df3e:	4605      	mov	r5, r0
 800df40:	d4e4      	bmi.n	800df0c <_fflush_r+0xc>
 800df42:	89a3      	ldrh	r3, [r4, #12]
 800df44:	059b      	lsls	r3, r3, #22
 800df46:	d4e1      	bmi.n	800df0c <_fflush_r+0xc>
 800df48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df4a:	f7fd fa2b 	bl	800b3a4 <__retarget_lock_release_recursive>
 800df4e:	e7dd      	b.n	800df0c <_fflush_r+0xc>

0800df50 <__swhatbuf_r>:
 800df50:	b570      	push	{r4, r5, r6, lr}
 800df52:	460c      	mov	r4, r1
 800df54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df58:	2900      	cmp	r1, #0
 800df5a:	b096      	sub	sp, #88	@ 0x58
 800df5c:	4615      	mov	r5, r2
 800df5e:	461e      	mov	r6, r3
 800df60:	da0d      	bge.n	800df7e <__swhatbuf_r+0x2e>
 800df62:	89a3      	ldrh	r3, [r4, #12]
 800df64:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800df68:	f04f 0100 	mov.w	r1, #0
 800df6c:	bf14      	ite	ne
 800df6e:	2340      	movne	r3, #64	@ 0x40
 800df70:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800df74:	2000      	movs	r0, #0
 800df76:	6031      	str	r1, [r6, #0]
 800df78:	602b      	str	r3, [r5, #0]
 800df7a:	b016      	add	sp, #88	@ 0x58
 800df7c:	bd70      	pop	{r4, r5, r6, pc}
 800df7e:	466a      	mov	r2, sp
 800df80:	f000 f874 	bl	800e06c <_fstat_r>
 800df84:	2800      	cmp	r0, #0
 800df86:	dbec      	blt.n	800df62 <__swhatbuf_r+0x12>
 800df88:	9901      	ldr	r1, [sp, #4]
 800df8a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800df8e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800df92:	4259      	negs	r1, r3
 800df94:	4159      	adcs	r1, r3
 800df96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800df9a:	e7eb      	b.n	800df74 <__swhatbuf_r+0x24>

0800df9c <__smakebuf_r>:
 800df9c:	898b      	ldrh	r3, [r1, #12]
 800df9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dfa0:	079d      	lsls	r5, r3, #30
 800dfa2:	4606      	mov	r6, r0
 800dfa4:	460c      	mov	r4, r1
 800dfa6:	d507      	bpl.n	800dfb8 <__smakebuf_r+0x1c>
 800dfa8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dfac:	6023      	str	r3, [r4, #0]
 800dfae:	6123      	str	r3, [r4, #16]
 800dfb0:	2301      	movs	r3, #1
 800dfb2:	6163      	str	r3, [r4, #20]
 800dfb4:	b003      	add	sp, #12
 800dfb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dfb8:	ab01      	add	r3, sp, #4
 800dfba:	466a      	mov	r2, sp
 800dfbc:	f7ff ffc8 	bl	800df50 <__swhatbuf_r>
 800dfc0:	9f00      	ldr	r7, [sp, #0]
 800dfc2:	4605      	mov	r5, r0
 800dfc4:	4639      	mov	r1, r7
 800dfc6:	4630      	mov	r0, r6
 800dfc8:	f7fe f8c2 	bl	800c150 <_malloc_r>
 800dfcc:	b948      	cbnz	r0, 800dfe2 <__smakebuf_r+0x46>
 800dfce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dfd2:	059a      	lsls	r2, r3, #22
 800dfd4:	d4ee      	bmi.n	800dfb4 <__smakebuf_r+0x18>
 800dfd6:	f023 0303 	bic.w	r3, r3, #3
 800dfda:	f043 0302 	orr.w	r3, r3, #2
 800dfde:	81a3      	strh	r3, [r4, #12]
 800dfe0:	e7e2      	b.n	800dfa8 <__smakebuf_r+0xc>
 800dfe2:	89a3      	ldrh	r3, [r4, #12]
 800dfe4:	6020      	str	r0, [r4, #0]
 800dfe6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dfea:	81a3      	strh	r3, [r4, #12]
 800dfec:	9b01      	ldr	r3, [sp, #4]
 800dfee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dff2:	b15b      	cbz	r3, 800e00c <__smakebuf_r+0x70>
 800dff4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dff8:	4630      	mov	r0, r6
 800dffa:	f000 f849 	bl	800e090 <_isatty_r>
 800dffe:	b128      	cbz	r0, 800e00c <__smakebuf_r+0x70>
 800e000:	89a3      	ldrh	r3, [r4, #12]
 800e002:	f023 0303 	bic.w	r3, r3, #3
 800e006:	f043 0301 	orr.w	r3, r3, #1
 800e00a:	81a3      	strh	r3, [r4, #12]
 800e00c:	89a3      	ldrh	r3, [r4, #12]
 800e00e:	431d      	orrs	r5, r3
 800e010:	81a5      	strh	r5, [r4, #12]
 800e012:	e7cf      	b.n	800dfb4 <__smakebuf_r+0x18>

0800e014 <memmove>:
 800e014:	4288      	cmp	r0, r1
 800e016:	b510      	push	{r4, lr}
 800e018:	eb01 0402 	add.w	r4, r1, r2
 800e01c:	d902      	bls.n	800e024 <memmove+0x10>
 800e01e:	4284      	cmp	r4, r0
 800e020:	4623      	mov	r3, r4
 800e022:	d807      	bhi.n	800e034 <memmove+0x20>
 800e024:	1e43      	subs	r3, r0, #1
 800e026:	42a1      	cmp	r1, r4
 800e028:	d008      	beq.n	800e03c <memmove+0x28>
 800e02a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e02e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e032:	e7f8      	b.n	800e026 <memmove+0x12>
 800e034:	4402      	add	r2, r0
 800e036:	4601      	mov	r1, r0
 800e038:	428a      	cmp	r2, r1
 800e03a:	d100      	bne.n	800e03e <memmove+0x2a>
 800e03c:	bd10      	pop	{r4, pc}
 800e03e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e042:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e046:	e7f7      	b.n	800e038 <memmove+0x24>

0800e048 <strncmp>:
 800e048:	b510      	push	{r4, lr}
 800e04a:	b16a      	cbz	r2, 800e068 <strncmp+0x20>
 800e04c:	3901      	subs	r1, #1
 800e04e:	1884      	adds	r4, r0, r2
 800e050:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e054:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e058:	429a      	cmp	r2, r3
 800e05a:	d103      	bne.n	800e064 <strncmp+0x1c>
 800e05c:	42a0      	cmp	r0, r4
 800e05e:	d001      	beq.n	800e064 <strncmp+0x1c>
 800e060:	2a00      	cmp	r2, #0
 800e062:	d1f5      	bne.n	800e050 <strncmp+0x8>
 800e064:	1ad0      	subs	r0, r2, r3
 800e066:	bd10      	pop	{r4, pc}
 800e068:	4610      	mov	r0, r2
 800e06a:	e7fc      	b.n	800e066 <strncmp+0x1e>

0800e06c <_fstat_r>:
 800e06c:	b538      	push	{r3, r4, r5, lr}
 800e06e:	4d07      	ldr	r5, [pc, #28]	@ (800e08c <_fstat_r+0x20>)
 800e070:	2300      	movs	r3, #0
 800e072:	4604      	mov	r4, r0
 800e074:	4608      	mov	r0, r1
 800e076:	4611      	mov	r1, r2
 800e078:	602b      	str	r3, [r5, #0]
 800e07a:	f7f5 fa73 	bl	8003564 <_fstat>
 800e07e:	1c43      	adds	r3, r0, #1
 800e080:	d102      	bne.n	800e088 <_fstat_r+0x1c>
 800e082:	682b      	ldr	r3, [r5, #0]
 800e084:	b103      	cbz	r3, 800e088 <_fstat_r+0x1c>
 800e086:	6023      	str	r3, [r4, #0]
 800e088:	bd38      	pop	{r3, r4, r5, pc}
 800e08a:	bf00      	nop
 800e08c:	200006dc 	.word	0x200006dc

0800e090 <_isatty_r>:
 800e090:	b538      	push	{r3, r4, r5, lr}
 800e092:	4d06      	ldr	r5, [pc, #24]	@ (800e0ac <_isatty_r+0x1c>)
 800e094:	2300      	movs	r3, #0
 800e096:	4604      	mov	r4, r0
 800e098:	4608      	mov	r0, r1
 800e09a:	602b      	str	r3, [r5, #0]
 800e09c:	f7f5 fa72 	bl	8003584 <_isatty>
 800e0a0:	1c43      	adds	r3, r0, #1
 800e0a2:	d102      	bne.n	800e0aa <_isatty_r+0x1a>
 800e0a4:	682b      	ldr	r3, [r5, #0]
 800e0a6:	b103      	cbz	r3, 800e0aa <_isatty_r+0x1a>
 800e0a8:	6023      	str	r3, [r4, #0]
 800e0aa:	bd38      	pop	{r3, r4, r5, pc}
 800e0ac:	200006dc 	.word	0x200006dc

0800e0b0 <_sbrk_r>:
 800e0b0:	b538      	push	{r3, r4, r5, lr}
 800e0b2:	4d06      	ldr	r5, [pc, #24]	@ (800e0cc <_sbrk_r+0x1c>)
 800e0b4:	2300      	movs	r3, #0
 800e0b6:	4604      	mov	r4, r0
 800e0b8:	4608      	mov	r0, r1
 800e0ba:	602b      	str	r3, [r5, #0]
 800e0bc:	f7f5 fa7a 	bl	80035b4 <_sbrk>
 800e0c0:	1c43      	adds	r3, r0, #1
 800e0c2:	d102      	bne.n	800e0ca <_sbrk_r+0x1a>
 800e0c4:	682b      	ldr	r3, [r5, #0]
 800e0c6:	b103      	cbz	r3, 800e0ca <_sbrk_r+0x1a>
 800e0c8:	6023      	str	r3, [r4, #0]
 800e0ca:	bd38      	pop	{r3, r4, r5, pc}
 800e0cc:	200006dc 	.word	0x200006dc

0800e0d0 <memcpy>:
 800e0d0:	440a      	add	r2, r1
 800e0d2:	4291      	cmp	r1, r2
 800e0d4:	f100 33ff 	add.w	r3, r0, #4294967295
 800e0d8:	d100      	bne.n	800e0dc <memcpy+0xc>
 800e0da:	4770      	bx	lr
 800e0dc:	b510      	push	{r4, lr}
 800e0de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e0e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e0e6:	4291      	cmp	r1, r2
 800e0e8:	d1f9      	bne.n	800e0de <memcpy+0xe>
 800e0ea:	bd10      	pop	{r4, pc}
 800e0ec:	0000      	movs	r0, r0
	...

0800e0f0 <nan>:
 800e0f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e0f8 <nan+0x8>
 800e0f4:	4770      	bx	lr
 800e0f6:	bf00      	nop
 800e0f8:	00000000 	.word	0x00000000
 800e0fc:	7ff80000 	.word	0x7ff80000

0800e100 <__assert_func>:
 800e100:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e102:	4614      	mov	r4, r2
 800e104:	461a      	mov	r2, r3
 800e106:	4b09      	ldr	r3, [pc, #36]	@ (800e12c <__assert_func+0x2c>)
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	4605      	mov	r5, r0
 800e10c:	68d8      	ldr	r0, [r3, #12]
 800e10e:	b14c      	cbz	r4, 800e124 <__assert_func+0x24>
 800e110:	4b07      	ldr	r3, [pc, #28]	@ (800e130 <__assert_func+0x30>)
 800e112:	9100      	str	r1, [sp, #0]
 800e114:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e118:	4906      	ldr	r1, [pc, #24]	@ (800e134 <__assert_func+0x34>)
 800e11a:	462b      	mov	r3, r5
 800e11c:	f000 fba8 	bl	800e870 <fiprintf>
 800e120:	f000 fbb8 	bl	800e894 <abort>
 800e124:	4b04      	ldr	r3, [pc, #16]	@ (800e138 <__assert_func+0x38>)
 800e126:	461c      	mov	r4, r3
 800e128:	e7f3      	b.n	800e112 <__assert_func+0x12>
 800e12a:	bf00      	nop
 800e12c:	20000024 	.word	0x20000024
 800e130:	0800f5d2 	.word	0x0800f5d2
 800e134:	0800f5df 	.word	0x0800f5df
 800e138:	0800f60d 	.word	0x0800f60d

0800e13c <_calloc_r>:
 800e13c:	b570      	push	{r4, r5, r6, lr}
 800e13e:	fba1 5402 	umull	r5, r4, r1, r2
 800e142:	b934      	cbnz	r4, 800e152 <_calloc_r+0x16>
 800e144:	4629      	mov	r1, r5
 800e146:	f7fe f803 	bl	800c150 <_malloc_r>
 800e14a:	4606      	mov	r6, r0
 800e14c:	b928      	cbnz	r0, 800e15a <_calloc_r+0x1e>
 800e14e:	4630      	mov	r0, r6
 800e150:	bd70      	pop	{r4, r5, r6, pc}
 800e152:	220c      	movs	r2, #12
 800e154:	6002      	str	r2, [r0, #0]
 800e156:	2600      	movs	r6, #0
 800e158:	e7f9      	b.n	800e14e <_calloc_r+0x12>
 800e15a:	462a      	mov	r2, r5
 800e15c:	4621      	mov	r1, r4
 800e15e:	f7fd f8a3 	bl	800b2a8 <memset>
 800e162:	e7f4      	b.n	800e14e <_calloc_r+0x12>

0800e164 <rshift>:
 800e164:	6903      	ldr	r3, [r0, #16]
 800e166:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e16a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e16e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e172:	f100 0414 	add.w	r4, r0, #20
 800e176:	dd45      	ble.n	800e204 <rshift+0xa0>
 800e178:	f011 011f 	ands.w	r1, r1, #31
 800e17c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e180:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e184:	d10c      	bne.n	800e1a0 <rshift+0x3c>
 800e186:	f100 0710 	add.w	r7, r0, #16
 800e18a:	4629      	mov	r1, r5
 800e18c:	42b1      	cmp	r1, r6
 800e18e:	d334      	bcc.n	800e1fa <rshift+0x96>
 800e190:	1a9b      	subs	r3, r3, r2
 800e192:	009b      	lsls	r3, r3, #2
 800e194:	1eea      	subs	r2, r5, #3
 800e196:	4296      	cmp	r6, r2
 800e198:	bf38      	it	cc
 800e19a:	2300      	movcc	r3, #0
 800e19c:	4423      	add	r3, r4
 800e19e:	e015      	b.n	800e1cc <rshift+0x68>
 800e1a0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e1a4:	f1c1 0820 	rsb	r8, r1, #32
 800e1a8:	40cf      	lsrs	r7, r1
 800e1aa:	f105 0e04 	add.w	lr, r5, #4
 800e1ae:	46a1      	mov	r9, r4
 800e1b0:	4576      	cmp	r6, lr
 800e1b2:	46f4      	mov	ip, lr
 800e1b4:	d815      	bhi.n	800e1e2 <rshift+0x7e>
 800e1b6:	1a9a      	subs	r2, r3, r2
 800e1b8:	0092      	lsls	r2, r2, #2
 800e1ba:	3a04      	subs	r2, #4
 800e1bc:	3501      	adds	r5, #1
 800e1be:	42ae      	cmp	r6, r5
 800e1c0:	bf38      	it	cc
 800e1c2:	2200      	movcc	r2, #0
 800e1c4:	18a3      	adds	r3, r4, r2
 800e1c6:	50a7      	str	r7, [r4, r2]
 800e1c8:	b107      	cbz	r7, 800e1cc <rshift+0x68>
 800e1ca:	3304      	adds	r3, #4
 800e1cc:	1b1a      	subs	r2, r3, r4
 800e1ce:	42a3      	cmp	r3, r4
 800e1d0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e1d4:	bf08      	it	eq
 800e1d6:	2300      	moveq	r3, #0
 800e1d8:	6102      	str	r2, [r0, #16]
 800e1da:	bf08      	it	eq
 800e1dc:	6143      	streq	r3, [r0, #20]
 800e1de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e1e2:	f8dc c000 	ldr.w	ip, [ip]
 800e1e6:	fa0c fc08 	lsl.w	ip, ip, r8
 800e1ea:	ea4c 0707 	orr.w	r7, ip, r7
 800e1ee:	f849 7b04 	str.w	r7, [r9], #4
 800e1f2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e1f6:	40cf      	lsrs	r7, r1
 800e1f8:	e7da      	b.n	800e1b0 <rshift+0x4c>
 800e1fa:	f851 cb04 	ldr.w	ip, [r1], #4
 800e1fe:	f847 cf04 	str.w	ip, [r7, #4]!
 800e202:	e7c3      	b.n	800e18c <rshift+0x28>
 800e204:	4623      	mov	r3, r4
 800e206:	e7e1      	b.n	800e1cc <rshift+0x68>

0800e208 <__hexdig_fun>:
 800e208:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800e20c:	2b09      	cmp	r3, #9
 800e20e:	d802      	bhi.n	800e216 <__hexdig_fun+0xe>
 800e210:	3820      	subs	r0, #32
 800e212:	b2c0      	uxtb	r0, r0
 800e214:	4770      	bx	lr
 800e216:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800e21a:	2b05      	cmp	r3, #5
 800e21c:	d801      	bhi.n	800e222 <__hexdig_fun+0x1a>
 800e21e:	3847      	subs	r0, #71	@ 0x47
 800e220:	e7f7      	b.n	800e212 <__hexdig_fun+0xa>
 800e222:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800e226:	2b05      	cmp	r3, #5
 800e228:	d801      	bhi.n	800e22e <__hexdig_fun+0x26>
 800e22a:	3827      	subs	r0, #39	@ 0x27
 800e22c:	e7f1      	b.n	800e212 <__hexdig_fun+0xa>
 800e22e:	2000      	movs	r0, #0
 800e230:	4770      	bx	lr
	...

0800e234 <__gethex>:
 800e234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e238:	b085      	sub	sp, #20
 800e23a:	468a      	mov	sl, r1
 800e23c:	9302      	str	r3, [sp, #8]
 800e23e:	680b      	ldr	r3, [r1, #0]
 800e240:	9001      	str	r0, [sp, #4]
 800e242:	4690      	mov	r8, r2
 800e244:	1c9c      	adds	r4, r3, #2
 800e246:	46a1      	mov	r9, r4
 800e248:	f814 0b01 	ldrb.w	r0, [r4], #1
 800e24c:	2830      	cmp	r0, #48	@ 0x30
 800e24e:	d0fa      	beq.n	800e246 <__gethex+0x12>
 800e250:	eba9 0303 	sub.w	r3, r9, r3
 800e254:	f1a3 0b02 	sub.w	fp, r3, #2
 800e258:	f7ff ffd6 	bl	800e208 <__hexdig_fun>
 800e25c:	4605      	mov	r5, r0
 800e25e:	2800      	cmp	r0, #0
 800e260:	d168      	bne.n	800e334 <__gethex+0x100>
 800e262:	49a0      	ldr	r1, [pc, #640]	@ (800e4e4 <__gethex+0x2b0>)
 800e264:	2201      	movs	r2, #1
 800e266:	4648      	mov	r0, r9
 800e268:	f7ff feee 	bl	800e048 <strncmp>
 800e26c:	4607      	mov	r7, r0
 800e26e:	2800      	cmp	r0, #0
 800e270:	d167      	bne.n	800e342 <__gethex+0x10e>
 800e272:	f899 0001 	ldrb.w	r0, [r9, #1]
 800e276:	4626      	mov	r6, r4
 800e278:	f7ff ffc6 	bl	800e208 <__hexdig_fun>
 800e27c:	2800      	cmp	r0, #0
 800e27e:	d062      	beq.n	800e346 <__gethex+0x112>
 800e280:	4623      	mov	r3, r4
 800e282:	7818      	ldrb	r0, [r3, #0]
 800e284:	2830      	cmp	r0, #48	@ 0x30
 800e286:	4699      	mov	r9, r3
 800e288:	f103 0301 	add.w	r3, r3, #1
 800e28c:	d0f9      	beq.n	800e282 <__gethex+0x4e>
 800e28e:	f7ff ffbb 	bl	800e208 <__hexdig_fun>
 800e292:	fab0 f580 	clz	r5, r0
 800e296:	096d      	lsrs	r5, r5, #5
 800e298:	f04f 0b01 	mov.w	fp, #1
 800e29c:	464a      	mov	r2, r9
 800e29e:	4616      	mov	r6, r2
 800e2a0:	3201      	adds	r2, #1
 800e2a2:	7830      	ldrb	r0, [r6, #0]
 800e2a4:	f7ff ffb0 	bl	800e208 <__hexdig_fun>
 800e2a8:	2800      	cmp	r0, #0
 800e2aa:	d1f8      	bne.n	800e29e <__gethex+0x6a>
 800e2ac:	498d      	ldr	r1, [pc, #564]	@ (800e4e4 <__gethex+0x2b0>)
 800e2ae:	2201      	movs	r2, #1
 800e2b0:	4630      	mov	r0, r6
 800e2b2:	f7ff fec9 	bl	800e048 <strncmp>
 800e2b6:	2800      	cmp	r0, #0
 800e2b8:	d13f      	bne.n	800e33a <__gethex+0x106>
 800e2ba:	b944      	cbnz	r4, 800e2ce <__gethex+0x9a>
 800e2bc:	1c74      	adds	r4, r6, #1
 800e2be:	4622      	mov	r2, r4
 800e2c0:	4616      	mov	r6, r2
 800e2c2:	3201      	adds	r2, #1
 800e2c4:	7830      	ldrb	r0, [r6, #0]
 800e2c6:	f7ff ff9f 	bl	800e208 <__hexdig_fun>
 800e2ca:	2800      	cmp	r0, #0
 800e2cc:	d1f8      	bne.n	800e2c0 <__gethex+0x8c>
 800e2ce:	1ba4      	subs	r4, r4, r6
 800e2d0:	00a7      	lsls	r7, r4, #2
 800e2d2:	7833      	ldrb	r3, [r6, #0]
 800e2d4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800e2d8:	2b50      	cmp	r3, #80	@ 0x50
 800e2da:	d13e      	bne.n	800e35a <__gethex+0x126>
 800e2dc:	7873      	ldrb	r3, [r6, #1]
 800e2de:	2b2b      	cmp	r3, #43	@ 0x2b
 800e2e0:	d033      	beq.n	800e34a <__gethex+0x116>
 800e2e2:	2b2d      	cmp	r3, #45	@ 0x2d
 800e2e4:	d034      	beq.n	800e350 <__gethex+0x11c>
 800e2e6:	1c71      	adds	r1, r6, #1
 800e2e8:	2400      	movs	r4, #0
 800e2ea:	7808      	ldrb	r0, [r1, #0]
 800e2ec:	f7ff ff8c 	bl	800e208 <__hexdig_fun>
 800e2f0:	1e43      	subs	r3, r0, #1
 800e2f2:	b2db      	uxtb	r3, r3
 800e2f4:	2b18      	cmp	r3, #24
 800e2f6:	d830      	bhi.n	800e35a <__gethex+0x126>
 800e2f8:	f1a0 0210 	sub.w	r2, r0, #16
 800e2fc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e300:	f7ff ff82 	bl	800e208 <__hexdig_fun>
 800e304:	f100 3cff 	add.w	ip, r0, #4294967295
 800e308:	fa5f fc8c 	uxtb.w	ip, ip
 800e30c:	f1bc 0f18 	cmp.w	ip, #24
 800e310:	f04f 030a 	mov.w	r3, #10
 800e314:	d91e      	bls.n	800e354 <__gethex+0x120>
 800e316:	b104      	cbz	r4, 800e31a <__gethex+0xe6>
 800e318:	4252      	negs	r2, r2
 800e31a:	4417      	add	r7, r2
 800e31c:	f8ca 1000 	str.w	r1, [sl]
 800e320:	b1ed      	cbz	r5, 800e35e <__gethex+0x12a>
 800e322:	f1bb 0f00 	cmp.w	fp, #0
 800e326:	bf0c      	ite	eq
 800e328:	2506      	moveq	r5, #6
 800e32a:	2500      	movne	r5, #0
 800e32c:	4628      	mov	r0, r5
 800e32e:	b005      	add	sp, #20
 800e330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e334:	2500      	movs	r5, #0
 800e336:	462c      	mov	r4, r5
 800e338:	e7b0      	b.n	800e29c <__gethex+0x68>
 800e33a:	2c00      	cmp	r4, #0
 800e33c:	d1c7      	bne.n	800e2ce <__gethex+0x9a>
 800e33e:	4627      	mov	r7, r4
 800e340:	e7c7      	b.n	800e2d2 <__gethex+0x9e>
 800e342:	464e      	mov	r6, r9
 800e344:	462f      	mov	r7, r5
 800e346:	2501      	movs	r5, #1
 800e348:	e7c3      	b.n	800e2d2 <__gethex+0x9e>
 800e34a:	2400      	movs	r4, #0
 800e34c:	1cb1      	adds	r1, r6, #2
 800e34e:	e7cc      	b.n	800e2ea <__gethex+0xb6>
 800e350:	2401      	movs	r4, #1
 800e352:	e7fb      	b.n	800e34c <__gethex+0x118>
 800e354:	fb03 0002 	mla	r0, r3, r2, r0
 800e358:	e7ce      	b.n	800e2f8 <__gethex+0xc4>
 800e35a:	4631      	mov	r1, r6
 800e35c:	e7de      	b.n	800e31c <__gethex+0xe8>
 800e35e:	eba6 0309 	sub.w	r3, r6, r9
 800e362:	3b01      	subs	r3, #1
 800e364:	4629      	mov	r1, r5
 800e366:	2b07      	cmp	r3, #7
 800e368:	dc0a      	bgt.n	800e380 <__gethex+0x14c>
 800e36a:	9801      	ldr	r0, [sp, #4]
 800e36c:	f7fd ff7c 	bl	800c268 <_Balloc>
 800e370:	4604      	mov	r4, r0
 800e372:	b940      	cbnz	r0, 800e386 <__gethex+0x152>
 800e374:	4b5c      	ldr	r3, [pc, #368]	@ (800e4e8 <__gethex+0x2b4>)
 800e376:	4602      	mov	r2, r0
 800e378:	21e4      	movs	r1, #228	@ 0xe4
 800e37a:	485c      	ldr	r0, [pc, #368]	@ (800e4ec <__gethex+0x2b8>)
 800e37c:	f7ff fec0 	bl	800e100 <__assert_func>
 800e380:	3101      	adds	r1, #1
 800e382:	105b      	asrs	r3, r3, #1
 800e384:	e7ef      	b.n	800e366 <__gethex+0x132>
 800e386:	f100 0a14 	add.w	sl, r0, #20
 800e38a:	2300      	movs	r3, #0
 800e38c:	4655      	mov	r5, sl
 800e38e:	469b      	mov	fp, r3
 800e390:	45b1      	cmp	r9, r6
 800e392:	d337      	bcc.n	800e404 <__gethex+0x1d0>
 800e394:	f845 bb04 	str.w	fp, [r5], #4
 800e398:	eba5 050a 	sub.w	r5, r5, sl
 800e39c:	10ad      	asrs	r5, r5, #2
 800e39e:	6125      	str	r5, [r4, #16]
 800e3a0:	4658      	mov	r0, fp
 800e3a2:	f7fe f853 	bl	800c44c <__hi0bits>
 800e3a6:	016d      	lsls	r5, r5, #5
 800e3a8:	f8d8 6000 	ldr.w	r6, [r8]
 800e3ac:	1a2d      	subs	r5, r5, r0
 800e3ae:	42b5      	cmp	r5, r6
 800e3b0:	dd54      	ble.n	800e45c <__gethex+0x228>
 800e3b2:	1bad      	subs	r5, r5, r6
 800e3b4:	4629      	mov	r1, r5
 800e3b6:	4620      	mov	r0, r4
 800e3b8:	f7fe fbdf 	bl	800cb7a <__any_on>
 800e3bc:	4681      	mov	r9, r0
 800e3be:	b178      	cbz	r0, 800e3e0 <__gethex+0x1ac>
 800e3c0:	1e6b      	subs	r3, r5, #1
 800e3c2:	1159      	asrs	r1, r3, #5
 800e3c4:	f003 021f 	and.w	r2, r3, #31
 800e3c8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800e3cc:	f04f 0901 	mov.w	r9, #1
 800e3d0:	fa09 f202 	lsl.w	r2, r9, r2
 800e3d4:	420a      	tst	r2, r1
 800e3d6:	d003      	beq.n	800e3e0 <__gethex+0x1ac>
 800e3d8:	454b      	cmp	r3, r9
 800e3da:	dc36      	bgt.n	800e44a <__gethex+0x216>
 800e3dc:	f04f 0902 	mov.w	r9, #2
 800e3e0:	4629      	mov	r1, r5
 800e3e2:	4620      	mov	r0, r4
 800e3e4:	f7ff febe 	bl	800e164 <rshift>
 800e3e8:	442f      	add	r7, r5
 800e3ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e3ee:	42bb      	cmp	r3, r7
 800e3f0:	da42      	bge.n	800e478 <__gethex+0x244>
 800e3f2:	9801      	ldr	r0, [sp, #4]
 800e3f4:	4621      	mov	r1, r4
 800e3f6:	f7fd ff77 	bl	800c2e8 <_Bfree>
 800e3fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e3fc:	2300      	movs	r3, #0
 800e3fe:	6013      	str	r3, [r2, #0]
 800e400:	25a3      	movs	r5, #163	@ 0xa3
 800e402:	e793      	b.n	800e32c <__gethex+0xf8>
 800e404:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800e408:	2a2e      	cmp	r2, #46	@ 0x2e
 800e40a:	d012      	beq.n	800e432 <__gethex+0x1fe>
 800e40c:	2b20      	cmp	r3, #32
 800e40e:	d104      	bne.n	800e41a <__gethex+0x1e6>
 800e410:	f845 bb04 	str.w	fp, [r5], #4
 800e414:	f04f 0b00 	mov.w	fp, #0
 800e418:	465b      	mov	r3, fp
 800e41a:	7830      	ldrb	r0, [r6, #0]
 800e41c:	9303      	str	r3, [sp, #12]
 800e41e:	f7ff fef3 	bl	800e208 <__hexdig_fun>
 800e422:	9b03      	ldr	r3, [sp, #12]
 800e424:	f000 000f 	and.w	r0, r0, #15
 800e428:	4098      	lsls	r0, r3
 800e42a:	ea4b 0b00 	orr.w	fp, fp, r0
 800e42e:	3304      	adds	r3, #4
 800e430:	e7ae      	b.n	800e390 <__gethex+0x15c>
 800e432:	45b1      	cmp	r9, r6
 800e434:	d8ea      	bhi.n	800e40c <__gethex+0x1d8>
 800e436:	492b      	ldr	r1, [pc, #172]	@ (800e4e4 <__gethex+0x2b0>)
 800e438:	9303      	str	r3, [sp, #12]
 800e43a:	2201      	movs	r2, #1
 800e43c:	4630      	mov	r0, r6
 800e43e:	f7ff fe03 	bl	800e048 <strncmp>
 800e442:	9b03      	ldr	r3, [sp, #12]
 800e444:	2800      	cmp	r0, #0
 800e446:	d1e1      	bne.n	800e40c <__gethex+0x1d8>
 800e448:	e7a2      	b.n	800e390 <__gethex+0x15c>
 800e44a:	1ea9      	subs	r1, r5, #2
 800e44c:	4620      	mov	r0, r4
 800e44e:	f7fe fb94 	bl	800cb7a <__any_on>
 800e452:	2800      	cmp	r0, #0
 800e454:	d0c2      	beq.n	800e3dc <__gethex+0x1a8>
 800e456:	f04f 0903 	mov.w	r9, #3
 800e45a:	e7c1      	b.n	800e3e0 <__gethex+0x1ac>
 800e45c:	da09      	bge.n	800e472 <__gethex+0x23e>
 800e45e:	1b75      	subs	r5, r6, r5
 800e460:	4621      	mov	r1, r4
 800e462:	9801      	ldr	r0, [sp, #4]
 800e464:	462a      	mov	r2, r5
 800e466:	f7fe f94f 	bl	800c708 <__lshift>
 800e46a:	1b7f      	subs	r7, r7, r5
 800e46c:	4604      	mov	r4, r0
 800e46e:	f100 0a14 	add.w	sl, r0, #20
 800e472:	f04f 0900 	mov.w	r9, #0
 800e476:	e7b8      	b.n	800e3ea <__gethex+0x1b6>
 800e478:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e47c:	42bd      	cmp	r5, r7
 800e47e:	dd6f      	ble.n	800e560 <__gethex+0x32c>
 800e480:	1bed      	subs	r5, r5, r7
 800e482:	42ae      	cmp	r6, r5
 800e484:	dc34      	bgt.n	800e4f0 <__gethex+0x2bc>
 800e486:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e48a:	2b02      	cmp	r3, #2
 800e48c:	d022      	beq.n	800e4d4 <__gethex+0x2a0>
 800e48e:	2b03      	cmp	r3, #3
 800e490:	d024      	beq.n	800e4dc <__gethex+0x2a8>
 800e492:	2b01      	cmp	r3, #1
 800e494:	d115      	bne.n	800e4c2 <__gethex+0x28e>
 800e496:	42ae      	cmp	r6, r5
 800e498:	d113      	bne.n	800e4c2 <__gethex+0x28e>
 800e49a:	2e01      	cmp	r6, #1
 800e49c:	d10b      	bne.n	800e4b6 <__gethex+0x282>
 800e49e:	9a02      	ldr	r2, [sp, #8]
 800e4a0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e4a4:	6013      	str	r3, [r2, #0]
 800e4a6:	2301      	movs	r3, #1
 800e4a8:	6123      	str	r3, [r4, #16]
 800e4aa:	f8ca 3000 	str.w	r3, [sl]
 800e4ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e4b0:	2562      	movs	r5, #98	@ 0x62
 800e4b2:	601c      	str	r4, [r3, #0]
 800e4b4:	e73a      	b.n	800e32c <__gethex+0xf8>
 800e4b6:	1e71      	subs	r1, r6, #1
 800e4b8:	4620      	mov	r0, r4
 800e4ba:	f7fe fb5e 	bl	800cb7a <__any_on>
 800e4be:	2800      	cmp	r0, #0
 800e4c0:	d1ed      	bne.n	800e49e <__gethex+0x26a>
 800e4c2:	9801      	ldr	r0, [sp, #4]
 800e4c4:	4621      	mov	r1, r4
 800e4c6:	f7fd ff0f 	bl	800c2e8 <_Bfree>
 800e4ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e4cc:	2300      	movs	r3, #0
 800e4ce:	6013      	str	r3, [r2, #0]
 800e4d0:	2550      	movs	r5, #80	@ 0x50
 800e4d2:	e72b      	b.n	800e32c <__gethex+0xf8>
 800e4d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d1f3      	bne.n	800e4c2 <__gethex+0x28e>
 800e4da:	e7e0      	b.n	800e49e <__gethex+0x26a>
 800e4dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d1dd      	bne.n	800e49e <__gethex+0x26a>
 800e4e2:	e7ee      	b.n	800e4c2 <__gethex+0x28e>
 800e4e4:	0800f5b7 	.word	0x0800f5b7
 800e4e8:	0800f54d 	.word	0x0800f54d
 800e4ec:	0800f60e 	.word	0x0800f60e
 800e4f0:	1e6f      	subs	r7, r5, #1
 800e4f2:	f1b9 0f00 	cmp.w	r9, #0
 800e4f6:	d130      	bne.n	800e55a <__gethex+0x326>
 800e4f8:	b127      	cbz	r7, 800e504 <__gethex+0x2d0>
 800e4fa:	4639      	mov	r1, r7
 800e4fc:	4620      	mov	r0, r4
 800e4fe:	f7fe fb3c 	bl	800cb7a <__any_on>
 800e502:	4681      	mov	r9, r0
 800e504:	117a      	asrs	r2, r7, #5
 800e506:	2301      	movs	r3, #1
 800e508:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e50c:	f007 071f 	and.w	r7, r7, #31
 800e510:	40bb      	lsls	r3, r7
 800e512:	4213      	tst	r3, r2
 800e514:	4629      	mov	r1, r5
 800e516:	4620      	mov	r0, r4
 800e518:	bf18      	it	ne
 800e51a:	f049 0902 	orrne.w	r9, r9, #2
 800e51e:	f7ff fe21 	bl	800e164 <rshift>
 800e522:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e526:	1b76      	subs	r6, r6, r5
 800e528:	2502      	movs	r5, #2
 800e52a:	f1b9 0f00 	cmp.w	r9, #0
 800e52e:	d047      	beq.n	800e5c0 <__gethex+0x38c>
 800e530:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e534:	2b02      	cmp	r3, #2
 800e536:	d015      	beq.n	800e564 <__gethex+0x330>
 800e538:	2b03      	cmp	r3, #3
 800e53a:	d017      	beq.n	800e56c <__gethex+0x338>
 800e53c:	2b01      	cmp	r3, #1
 800e53e:	d109      	bne.n	800e554 <__gethex+0x320>
 800e540:	f019 0f02 	tst.w	r9, #2
 800e544:	d006      	beq.n	800e554 <__gethex+0x320>
 800e546:	f8da 3000 	ldr.w	r3, [sl]
 800e54a:	ea49 0903 	orr.w	r9, r9, r3
 800e54e:	f019 0f01 	tst.w	r9, #1
 800e552:	d10e      	bne.n	800e572 <__gethex+0x33e>
 800e554:	f045 0510 	orr.w	r5, r5, #16
 800e558:	e032      	b.n	800e5c0 <__gethex+0x38c>
 800e55a:	f04f 0901 	mov.w	r9, #1
 800e55e:	e7d1      	b.n	800e504 <__gethex+0x2d0>
 800e560:	2501      	movs	r5, #1
 800e562:	e7e2      	b.n	800e52a <__gethex+0x2f6>
 800e564:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e566:	f1c3 0301 	rsb	r3, r3, #1
 800e56a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e56c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d0f0      	beq.n	800e554 <__gethex+0x320>
 800e572:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e576:	f104 0314 	add.w	r3, r4, #20
 800e57a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e57e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e582:	f04f 0c00 	mov.w	ip, #0
 800e586:	4618      	mov	r0, r3
 800e588:	f853 2b04 	ldr.w	r2, [r3], #4
 800e58c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e590:	d01b      	beq.n	800e5ca <__gethex+0x396>
 800e592:	3201      	adds	r2, #1
 800e594:	6002      	str	r2, [r0, #0]
 800e596:	2d02      	cmp	r5, #2
 800e598:	f104 0314 	add.w	r3, r4, #20
 800e59c:	d13c      	bne.n	800e618 <__gethex+0x3e4>
 800e59e:	f8d8 2000 	ldr.w	r2, [r8]
 800e5a2:	3a01      	subs	r2, #1
 800e5a4:	42b2      	cmp	r2, r6
 800e5a6:	d109      	bne.n	800e5bc <__gethex+0x388>
 800e5a8:	1171      	asrs	r1, r6, #5
 800e5aa:	2201      	movs	r2, #1
 800e5ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e5b0:	f006 061f 	and.w	r6, r6, #31
 800e5b4:	fa02 f606 	lsl.w	r6, r2, r6
 800e5b8:	421e      	tst	r6, r3
 800e5ba:	d13a      	bne.n	800e632 <__gethex+0x3fe>
 800e5bc:	f045 0520 	orr.w	r5, r5, #32
 800e5c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e5c2:	601c      	str	r4, [r3, #0]
 800e5c4:	9b02      	ldr	r3, [sp, #8]
 800e5c6:	601f      	str	r7, [r3, #0]
 800e5c8:	e6b0      	b.n	800e32c <__gethex+0xf8>
 800e5ca:	4299      	cmp	r1, r3
 800e5cc:	f843 cc04 	str.w	ip, [r3, #-4]
 800e5d0:	d8d9      	bhi.n	800e586 <__gethex+0x352>
 800e5d2:	68a3      	ldr	r3, [r4, #8]
 800e5d4:	459b      	cmp	fp, r3
 800e5d6:	db17      	blt.n	800e608 <__gethex+0x3d4>
 800e5d8:	6861      	ldr	r1, [r4, #4]
 800e5da:	9801      	ldr	r0, [sp, #4]
 800e5dc:	3101      	adds	r1, #1
 800e5de:	f7fd fe43 	bl	800c268 <_Balloc>
 800e5e2:	4681      	mov	r9, r0
 800e5e4:	b918      	cbnz	r0, 800e5ee <__gethex+0x3ba>
 800e5e6:	4b1a      	ldr	r3, [pc, #104]	@ (800e650 <__gethex+0x41c>)
 800e5e8:	4602      	mov	r2, r0
 800e5ea:	2184      	movs	r1, #132	@ 0x84
 800e5ec:	e6c5      	b.n	800e37a <__gethex+0x146>
 800e5ee:	6922      	ldr	r2, [r4, #16]
 800e5f0:	3202      	adds	r2, #2
 800e5f2:	f104 010c 	add.w	r1, r4, #12
 800e5f6:	0092      	lsls	r2, r2, #2
 800e5f8:	300c      	adds	r0, #12
 800e5fa:	f7ff fd69 	bl	800e0d0 <memcpy>
 800e5fe:	4621      	mov	r1, r4
 800e600:	9801      	ldr	r0, [sp, #4]
 800e602:	f7fd fe71 	bl	800c2e8 <_Bfree>
 800e606:	464c      	mov	r4, r9
 800e608:	6923      	ldr	r3, [r4, #16]
 800e60a:	1c5a      	adds	r2, r3, #1
 800e60c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e610:	6122      	str	r2, [r4, #16]
 800e612:	2201      	movs	r2, #1
 800e614:	615a      	str	r2, [r3, #20]
 800e616:	e7be      	b.n	800e596 <__gethex+0x362>
 800e618:	6922      	ldr	r2, [r4, #16]
 800e61a:	455a      	cmp	r2, fp
 800e61c:	dd0b      	ble.n	800e636 <__gethex+0x402>
 800e61e:	2101      	movs	r1, #1
 800e620:	4620      	mov	r0, r4
 800e622:	f7ff fd9f 	bl	800e164 <rshift>
 800e626:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e62a:	3701      	adds	r7, #1
 800e62c:	42bb      	cmp	r3, r7
 800e62e:	f6ff aee0 	blt.w	800e3f2 <__gethex+0x1be>
 800e632:	2501      	movs	r5, #1
 800e634:	e7c2      	b.n	800e5bc <__gethex+0x388>
 800e636:	f016 061f 	ands.w	r6, r6, #31
 800e63a:	d0fa      	beq.n	800e632 <__gethex+0x3fe>
 800e63c:	4453      	add	r3, sl
 800e63e:	f1c6 0620 	rsb	r6, r6, #32
 800e642:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e646:	f7fd ff01 	bl	800c44c <__hi0bits>
 800e64a:	42b0      	cmp	r0, r6
 800e64c:	dbe7      	blt.n	800e61e <__gethex+0x3ea>
 800e64e:	e7f0      	b.n	800e632 <__gethex+0x3fe>
 800e650:	0800f54d 	.word	0x0800f54d

0800e654 <L_shift>:
 800e654:	f1c2 0208 	rsb	r2, r2, #8
 800e658:	0092      	lsls	r2, r2, #2
 800e65a:	b570      	push	{r4, r5, r6, lr}
 800e65c:	f1c2 0620 	rsb	r6, r2, #32
 800e660:	6843      	ldr	r3, [r0, #4]
 800e662:	6804      	ldr	r4, [r0, #0]
 800e664:	fa03 f506 	lsl.w	r5, r3, r6
 800e668:	432c      	orrs	r4, r5
 800e66a:	40d3      	lsrs	r3, r2
 800e66c:	6004      	str	r4, [r0, #0]
 800e66e:	f840 3f04 	str.w	r3, [r0, #4]!
 800e672:	4288      	cmp	r0, r1
 800e674:	d3f4      	bcc.n	800e660 <L_shift+0xc>
 800e676:	bd70      	pop	{r4, r5, r6, pc}

0800e678 <__match>:
 800e678:	b530      	push	{r4, r5, lr}
 800e67a:	6803      	ldr	r3, [r0, #0]
 800e67c:	3301      	adds	r3, #1
 800e67e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e682:	b914      	cbnz	r4, 800e68a <__match+0x12>
 800e684:	6003      	str	r3, [r0, #0]
 800e686:	2001      	movs	r0, #1
 800e688:	bd30      	pop	{r4, r5, pc}
 800e68a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e68e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e692:	2d19      	cmp	r5, #25
 800e694:	bf98      	it	ls
 800e696:	3220      	addls	r2, #32
 800e698:	42a2      	cmp	r2, r4
 800e69a:	d0f0      	beq.n	800e67e <__match+0x6>
 800e69c:	2000      	movs	r0, #0
 800e69e:	e7f3      	b.n	800e688 <__match+0x10>

0800e6a0 <__hexnan>:
 800e6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6a4:	680b      	ldr	r3, [r1, #0]
 800e6a6:	6801      	ldr	r1, [r0, #0]
 800e6a8:	115e      	asrs	r6, r3, #5
 800e6aa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e6ae:	f013 031f 	ands.w	r3, r3, #31
 800e6b2:	b087      	sub	sp, #28
 800e6b4:	bf18      	it	ne
 800e6b6:	3604      	addne	r6, #4
 800e6b8:	2500      	movs	r5, #0
 800e6ba:	1f37      	subs	r7, r6, #4
 800e6bc:	4682      	mov	sl, r0
 800e6be:	4690      	mov	r8, r2
 800e6c0:	9301      	str	r3, [sp, #4]
 800e6c2:	f846 5c04 	str.w	r5, [r6, #-4]
 800e6c6:	46b9      	mov	r9, r7
 800e6c8:	463c      	mov	r4, r7
 800e6ca:	9502      	str	r5, [sp, #8]
 800e6cc:	46ab      	mov	fp, r5
 800e6ce:	784a      	ldrb	r2, [r1, #1]
 800e6d0:	1c4b      	adds	r3, r1, #1
 800e6d2:	9303      	str	r3, [sp, #12]
 800e6d4:	b342      	cbz	r2, 800e728 <__hexnan+0x88>
 800e6d6:	4610      	mov	r0, r2
 800e6d8:	9105      	str	r1, [sp, #20]
 800e6da:	9204      	str	r2, [sp, #16]
 800e6dc:	f7ff fd94 	bl	800e208 <__hexdig_fun>
 800e6e0:	2800      	cmp	r0, #0
 800e6e2:	d151      	bne.n	800e788 <__hexnan+0xe8>
 800e6e4:	9a04      	ldr	r2, [sp, #16]
 800e6e6:	9905      	ldr	r1, [sp, #20]
 800e6e8:	2a20      	cmp	r2, #32
 800e6ea:	d818      	bhi.n	800e71e <__hexnan+0x7e>
 800e6ec:	9b02      	ldr	r3, [sp, #8]
 800e6ee:	459b      	cmp	fp, r3
 800e6f0:	dd13      	ble.n	800e71a <__hexnan+0x7a>
 800e6f2:	454c      	cmp	r4, r9
 800e6f4:	d206      	bcs.n	800e704 <__hexnan+0x64>
 800e6f6:	2d07      	cmp	r5, #7
 800e6f8:	dc04      	bgt.n	800e704 <__hexnan+0x64>
 800e6fa:	462a      	mov	r2, r5
 800e6fc:	4649      	mov	r1, r9
 800e6fe:	4620      	mov	r0, r4
 800e700:	f7ff ffa8 	bl	800e654 <L_shift>
 800e704:	4544      	cmp	r4, r8
 800e706:	d952      	bls.n	800e7ae <__hexnan+0x10e>
 800e708:	2300      	movs	r3, #0
 800e70a:	f1a4 0904 	sub.w	r9, r4, #4
 800e70e:	f844 3c04 	str.w	r3, [r4, #-4]
 800e712:	f8cd b008 	str.w	fp, [sp, #8]
 800e716:	464c      	mov	r4, r9
 800e718:	461d      	mov	r5, r3
 800e71a:	9903      	ldr	r1, [sp, #12]
 800e71c:	e7d7      	b.n	800e6ce <__hexnan+0x2e>
 800e71e:	2a29      	cmp	r2, #41	@ 0x29
 800e720:	d157      	bne.n	800e7d2 <__hexnan+0x132>
 800e722:	3102      	adds	r1, #2
 800e724:	f8ca 1000 	str.w	r1, [sl]
 800e728:	f1bb 0f00 	cmp.w	fp, #0
 800e72c:	d051      	beq.n	800e7d2 <__hexnan+0x132>
 800e72e:	454c      	cmp	r4, r9
 800e730:	d206      	bcs.n	800e740 <__hexnan+0xa0>
 800e732:	2d07      	cmp	r5, #7
 800e734:	dc04      	bgt.n	800e740 <__hexnan+0xa0>
 800e736:	462a      	mov	r2, r5
 800e738:	4649      	mov	r1, r9
 800e73a:	4620      	mov	r0, r4
 800e73c:	f7ff ff8a 	bl	800e654 <L_shift>
 800e740:	4544      	cmp	r4, r8
 800e742:	d936      	bls.n	800e7b2 <__hexnan+0x112>
 800e744:	f1a8 0204 	sub.w	r2, r8, #4
 800e748:	4623      	mov	r3, r4
 800e74a:	f853 1b04 	ldr.w	r1, [r3], #4
 800e74e:	f842 1f04 	str.w	r1, [r2, #4]!
 800e752:	429f      	cmp	r7, r3
 800e754:	d2f9      	bcs.n	800e74a <__hexnan+0xaa>
 800e756:	1b3b      	subs	r3, r7, r4
 800e758:	f023 0303 	bic.w	r3, r3, #3
 800e75c:	3304      	adds	r3, #4
 800e75e:	3401      	adds	r4, #1
 800e760:	3e03      	subs	r6, #3
 800e762:	42b4      	cmp	r4, r6
 800e764:	bf88      	it	hi
 800e766:	2304      	movhi	r3, #4
 800e768:	4443      	add	r3, r8
 800e76a:	2200      	movs	r2, #0
 800e76c:	f843 2b04 	str.w	r2, [r3], #4
 800e770:	429f      	cmp	r7, r3
 800e772:	d2fb      	bcs.n	800e76c <__hexnan+0xcc>
 800e774:	683b      	ldr	r3, [r7, #0]
 800e776:	b91b      	cbnz	r3, 800e780 <__hexnan+0xe0>
 800e778:	4547      	cmp	r7, r8
 800e77a:	d128      	bne.n	800e7ce <__hexnan+0x12e>
 800e77c:	2301      	movs	r3, #1
 800e77e:	603b      	str	r3, [r7, #0]
 800e780:	2005      	movs	r0, #5
 800e782:	b007      	add	sp, #28
 800e784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e788:	3501      	adds	r5, #1
 800e78a:	2d08      	cmp	r5, #8
 800e78c:	f10b 0b01 	add.w	fp, fp, #1
 800e790:	dd06      	ble.n	800e7a0 <__hexnan+0x100>
 800e792:	4544      	cmp	r4, r8
 800e794:	d9c1      	bls.n	800e71a <__hexnan+0x7a>
 800e796:	2300      	movs	r3, #0
 800e798:	f844 3c04 	str.w	r3, [r4, #-4]
 800e79c:	2501      	movs	r5, #1
 800e79e:	3c04      	subs	r4, #4
 800e7a0:	6822      	ldr	r2, [r4, #0]
 800e7a2:	f000 000f 	and.w	r0, r0, #15
 800e7a6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e7aa:	6020      	str	r0, [r4, #0]
 800e7ac:	e7b5      	b.n	800e71a <__hexnan+0x7a>
 800e7ae:	2508      	movs	r5, #8
 800e7b0:	e7b3      	b.n	800e71a <__hexnan+0x7a>
 800e7b2:	9b01      	ldr	r3, [sp, #4]
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d0dd      	beq.n	800e774 <__hexnan+0xd4>
 800e7b8:	f1c3 0320 	rsb	r3, r3, #32
 800e7bc:	f04f 32ff 	mov.w	r2, #4294967295
 800e7c0:	40da      	lsrs	r2, r3
 800e7c2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e7c6:	4013      	ands	r3, r2
 800e7c8:	f846 3c04 	str.w	r3, [r6, #-4]
 800e7cc:	e7d2      	b.n	800e774 <__hexnan+0xd4>
 800e7ce:	3f04      	subs	r7, #4
 800e7d0:	e7d0      	b.n	800e774 <__hexnan+0xd4>
 800e7d2:	2004      	movs	r0, #4
 800e7d4:	e7d5      	b.n	800e782 <__hexnan+0xe2>

0800e7d6 <__ascii_mbtowc>:
 800e7d6:	b082      	sub	sp, #8
 800e7d8:	b901      	cbnz	r1, 800e7dc <__ascii_mbtowc+0x6>
 800e7da:	a901      	add	r1, sp, #4
 800e7dc:	b142      	cbz	r2, 800e7f0 <__ascii_mbtowc+0x1a>
 800e7de:	b14b      	cbz	r3, 800e7f4 <__ascii_mbtowc+0x1e>
 800e7e0:	7813      	ldrb	r3, [r2, #0]
 800e7e2:	600b      	str	r3, [r1, #0]
 800e7e4:	7812      	ldrb	r2, [r2, #0]
 800e7e6:	1e10      	subs	r0, r2, #0
 800e7e8:	bf18      	it	ne
 800e7ea:	2001      	movne	r0, #1
 800e7ec:	b002      	add	sp, #8
 800e7ee:	4770      	bx	lr
 800e7f0:	4610      	mov	r0, r2
 800e7f2:	e7fb      	b.n	800e7ec <__ascii_mbtowc+0x16>
 800e7f4:	f06f 0001 	mvn.w	r0, #1
 800e7f8:	e7f8      	b.n	800e7ec <__ascii_mbtowc+0x16>

0800e7fa <_realloc_r>:
 800e7fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7fe:	4607      	mov	r7, r0
 800e800:	4614      	mov	r4, r2
 800e802:	460d      	mov	r5, r1
 800e804:	b921      	cbnz	r1, 800e810 <_realloc_r+0x16>
 800e806:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e80a:	4611      	mov	r1, r2
 800e80c:	f7fd bca0 	b.w	800c150 <_malloc_r>
 800e810:	b92a      	cbnz	r2, 800e81e <_realloc_r+0x24>
 800e812:	f7fd fc29 	bl	800c068 <_free_r>
 800e816:	4625      	mov	r5, r4
 800e818:	4628      	mov	r0, r5
 800e81a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e81e:	f000 f840 	bl	800e8a2 <_malloc_usable_size_r>
 800e822:	4284      	cmp	r4, r0
 800e824:	4606      	mov	r6, r0
 800e826:	d802      	bhi.n	800e82e <_realloc_r+0x34>
 800e828:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e82c:	d8f4      	bhi.n	800e818 <_realloc_r+0x1e>
 800e82e:	4621      	mov	r1, r4
 800e830:	4638      	mov	r0, r7
 800e832:	f7fd fc8d 	bl	800c150 <_malloc_r>
 800e836:	4680      	mov	r8, r0
 800e838:	b908      	cbnz	r0, 800e83e <_realloc_r+0x44>
 800e83a:	4645      	mov	r5, r8
 800e83c:	e7ec      	b.n	800e818 <_realloc_r+0x1e>
 800e83e:	42b4      	cmp	r4, r6
 800e840:	4622      	mov	r2, r4
 800e842:	4629      	mov	r1, r5
 800e844:	bf28      	it	cs
 800e846:	4632      	movcs	r2, r6
 800e848:	f7ff fc42 	bl	800e0d0 <memcpy>
 800e84c:	4629      	mov	r1, r5
 800e84e:	4638      	mov	r0, r7
 800e850:	f7fd fc0a 	bl	800c068 <_free_r>
 800e854:	e7f1      	b.n	800e83a <_realloc_r+0x40>

0800e856 <__ascii_wctomb>:
 800e856:	4603      	mov	r3, r0
 800e858:	4608      	mov	r0, r1
 800e85a:	b141      	cbz	r1, 800e86e <__ascii_wctomb+0x18>
 800e85c:	2aff      	cmp	r2, #255	@ 0xff
 800e85e:	d904      	bls.n	800e86a <__ascii_wctomb+0x14>
 800e860:	228a      	movs	r2, #138	@ 0x8a
 800e862:	601a      	str	r2, [r3, #0]
 800e864:	f04f 30ff 	mov.w	r0, #4294967295
 800e868:	4770      	bx	lr
 800e86a:	700a      	strb	r2, [r1, #0]
 800e86c:	2001      	movs	r0, #1
 800e86e:	4770      	bx	lr

0800e870 <fiprintf>:
 800e870:	b40e      	push	{r1, r2, r3}
 800e872:	b503      	push	{r0, r1, lr}
 800e874:	4601      	mov	r1, r0
 800e876:	ab03      	add	r3, sp, #12
 800e878:	4805      	ldr	r0, [pc, #20]	@ (800e890 <fiprintf+0x20>)
 800e87a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e87e:	6800      	ldr	r0, [r0, #0]
 800e880:	9301      	str	r3, [sp, #4]
 800e882:	f7ff f9a1 	bl	800dbc8 <_vfiprintf_r>
 800e886:	b002      	add	sp, #8
 800e888:	f85d eb04 	ldr.w	lr, [sp], #4
 800e88c:	b003      	add	sp, #12
 800e88e:	4770      	bx	lr
 800e890:	20000024 	.word	0x20000024

0800e894 <abort>:
 800e894:	b508      	push	{r3, lr}
 800e896:	2006      	movs	r0, #6
 800e898:	f000 f834 	bl	800e904 <raise>
 800e89c:	2001      	movs	r0, #1
 800e89e:	f7f4 fe11 	bl	80034c4 <_exit>

0800e8a2 <_malloc_usable_size_r>:
 800e8a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e8a6:	1f18      	subs	r0, r3, #4
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	bfbc      	itt	lt
 800e8ac:	580b      	ldrlt	r3, [r1, r0]
 800e8ae:	18c0      	addlt	r0, r0, r3
 800e8b0:	4770      	bx	lr

0800e8b2 <_raise_r>:
 800e8b2:	291f      	cmp	r1, #31
 800e8b4:	b538      	push	{r3, r4, r5, lr}
 800e8b6:	4605      	mov	r5, r0
 800e8b8:	460c      	mov	r4, r1
 800e8ba:	d904      	bls.n	800e8c6 <_raise_r+0x14>
 800e8bc:	2316      	movs	r3, #22
 800e8be:	6003      	str	r3, [r0, #0]
 800e8c0:	f04f 30ff 	mov.w	r0, #4294967295
 800e8c4:	bd38      	pop	{r3, r4, r5, pc}
 800e8c6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e8c8:	b112      	cbz	r2, 800e8d0 <_raise_r+0x1e>
 800e8ca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e8ce:	b94b      	cbnz	r3, 800e8e4 <_raise_r+0x32>
 800e8d0:	4628      	mov	r0, r5
 800e8d2:	f000 f831 	bl	800e938 <_getpid_r>
 800e8d6:	4622      	mov	r2, r4
 800e8d8:	4601      	mov	r1, r0
 800e8da:	4628      	mov	r0, r5
 800e8dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e8e0:	f000 b818 	b.w	800e914 <_kill_r>
 800e8e4:	2b01      	cmp	r3, #1
 800e8e6:	d00a      	beq.n	800e8fe <_raise_r+0x4c>
 800e8e8:	1c59      	adds	r1, r3, #1
 800e8ea:	d103      	bne.n	800e8f4 <_raise_r+0x42>
 800e8ec:	2316      	movs	r3, #22
 800e8ee:	6003      	str	r3, [r0, #0]
 800e8f0:	2001      	movs	r0, #1
 800e8f2:	e7e7      	b.n	800e8c4 <_raise_r+0x12>
 800e8f4:	2100      	movs	r1, #0
 800e8f6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e8fa:	4620      	mov	r0, r4
 800e8fc:	4798      	blx	r3
 800e8fe:	2000      	movs	r0, #0
 800e900:	e7e0      	b.n	800e8c4 <_raise_r+0x12>
	...

0800e904 <raise>:
 800e904:	4b02      	ldr	r3, [pc, #8]	@ (800e910 <raise+0xc>)
 800e906:	4601      	mov	r1, r0
 800e908:	6818      	ldr	r0, [r3, #0]
 800e90a:	f7ff bfd2 	b.w	800e8b2 <_raise_r>
 800e90e:	bf00      	nop
 800e910:	20000024 	.word	0x20000024

0800e914 <_kill_r>:
 800e914:	b538      	push	{r3, r4, r5, lr}
 800e916:	4d07      	ldr	r5, [pc, #28]	@ (800e934 <_kill_r+0x20>)
 800e918:	2300      	movs	r3, #0
 800e91a:	4604      	mov	r4, r0
 800e91c:	4608      	mov	r0, r1
 800e91e:	4611      	mov	r1, r2
 800e920:	602b      	str	r3, [r5, #0]
 800e922:	f7f4 fdbf 	bl	80034a4 <_kill>
 800e926:	1c43      	adds	r3, r0, #1
 800e928:	d102      	bne.n	800e930 <_kill_r+0x1c>
 800e92a:	682b      	ldr	r3, [r5, #0]
 800e92c:	b103      	cbz	r3, 800e930 <_kill_r+0x1c>
 800e92e:	6023      	str	r3, [r4, #0]
 800e930:	bd38      	pop	{r3, r4, r5, pc}
 800e932:	bf00      	nop
 800e934:	200006dc 	.word	0x200006dc

0800e938 <_getpid_r>:
 800e938:	f7f4 bdac 	b.w	8003494 <_getpid>

0800e93c <fmodf>:
 800e93c:	b508      	push	{r3, lr}
 800e93e:	ed2d 8b02 	vpush	{d8}
 800e942:	eef0 8a40 	vmov.f32	s17, s0
 800e946:	eeb0 8a60 	vmov.f32	s16, s1
 800e94a:	f000 f86d 	bl	800ea28 <__ieee754_fmodf>
 800e94e:	eef4 8a48 	vcmp.f32	s17, s16
 800e952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e956:	d60c      	bvs.n	800e972 <fmodf+0x36>
 800e958:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800e978 <fmodf+0x3c>
 800e95c:	eeb4 8a68 	vcmp.f32	s16, s17
 800e960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e964:	d105      	bne.n	800e972 <fmodf+0x36>
 800e966:	f7fc fcf1 	bl	800b34c <__errno>
 800e96a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800e96e:	2321      	movs	r3, #33	@ 0x21
 800e970:	6003      	str	r3, [r0, #0]
 800e972:	ecbd 8b02 	vpop	{d8}
 800e976:	bd08      	pop	{r3, pc}
 800e978:	00000000 	.word	0x00000000

0800e97c <fmaxf>:
 800e97c:	b508      	push	{r3, lr}
 800e97e:	ed2d 8b02 	vpush	{d8}
 800e982:	eeb0 8a40 	vmov.f32	s16, s0
 800e986:	eef0 8a60 	vmov.f32	s17, s1
 800e98a:	f000 f831 	bl	800e9f0 <__fpclassifyf>
 800e98e:	b930      	cbnz	r0, 800e99e <fmaxf+0x22>
 800e990:	eeb0 8a68 	vmov.f32	s16, s17
 800e994:	eeb0 0a48 	vmov.f32	s0, s16
 800e998:	ecbd 8b02 	vpop	{d8}
 800e99c:	bd08      	pop	{r3, pc}
 800e99e:	eeb0 0a68 	vmov.f32	s0, s17
 800e9a2:	f000 f825 	bl	800e9f0 <__fpclassifyf>
 800e9a6:	2800      	cmp	r0, #0
 800e9a8:	d0f4      	beq.n	800e994 <fmaxf+0x18>
 800e9aa:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e9ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e9b2:	dded      	ble.n	800e990 <fmaxf+0x14>
 800e9b4:	e7ee      	b.n	800e994 <fmaxf+0x18>

0800e9b6 <fminf>:
 800e9b6:	b508      	push	{r3, lr}
 800e9b8:	ed2d 8b02 	vpush	{d8}
 800e9bc:	eeb0 8a40 	vmov.f32	s16, s0
 800e9c0:	eef0 8a60 	vmov.f32	s17, s1
 800e9c4:	f000 f814 	bl	800e9f0 <__fpclassifyf>
 800e9c8:	b930      	cbnz	r0, 800e9d8 <fminf+0x22>
 800e9ca:	eeb0 8a68 	vmov.f32	s16, s17
 800e9ce:	eeb0 0a48 	vmov.f32	s0, s16
 800e9d2:	ecbd 8b02 	vpop	{d8}
 800e9d6:	bd08      	pop	{r3, pc}
 800e9d8:	eeb0 0a68 	vmov.f32	s0, s17
 800e9dc:	f000 f808 	bl	800e9f0 <__fpclassifyf>
 800e9e0:	2800      	cmp	r0, #0
 800e9e2:	d0f4      	beq.n	800e9ce <fminf+0x18>
 800e9e4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e9e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e9ec:	d5ed      	bpl.n	800e9ca <fminf+0x14>
 800e9ee:	e7ee      	b.n	800e9ce <fminf+0x18>

0800e9f0 <__fpclassifyf>:
 800e9f0:	ee10 3a10 	vmov	r3, s0
 800e9f4:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800e9f8:	d00d      	beq.n	800ea16 <__fpclassifyf+0x26>
 800e9fa:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800e9fe:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800ea02:	d30a      	bcc.n	800ea1a <__fpclassifyf+0x2a>
 800ea04:	4b07      	ldr	r3, [pc, #28]	@ (800ea24 <__fpclassifyf+0x34>)
 800ea06:	1e42      	subs	r2, r0, #1
 800ea08:	429a      	cmp	r2, r3
 800ea0a:	d908      	bls.n	800ea1e <__fpclassifyf+0x2e>
 800ea0c:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800ea10:	4258      	negs	r0, r3
 800ea12:	4158      	adcs	r0, r3
 800ea14:	4770      	bx	lr
 800ea16:	2002      	movs	r0, #2
 800ea18:	4770      	bx	lr
 800ea1a:	2004      	movs	r0, #4
 800ea1c:	4770      	bx	lr
 800ea1e:	2003      	movs	r0, #3
 800ea20:	4770      	bx	lr
 800ea22:	bf00      	nop
 800ea24:	007ffffe 	.word	0x007ffffe

0800ea28 <__ieee754_fmodf>:
 800ea28:	b570      	push	{r4, r5, r6, lr}
 800ea2a:	ee10 6a90 	vmov	r6, s1
 800ea2e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ea32:	1e5a      	subs	r2, r3, #1
 800ea34:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800ea38:	d206      	bcs.n	800ea48 <__ieee754_fmodf+0x20>
 800ea3a:	ee10 4a10 	vmov	r4, s0
 800ea3e:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 800ea42:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ea46:	d304      	bcc.n	800ea52 <__ieee754_fmodf+0x2a>
 800ea48:	ee60 0a20 	vmul.f32	s1, s0, s1
 800ea4c:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800ea50:	bd70      	pop	{r4, r5, r6, pc}
 800ea52:	4299      	cmp	r1, r3
 800ea54:	dbfc      	blt.n	800ea50 <__ieee754_fmodf+0x28>
 800ea56:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 800ea5a:	d105      	bne.n	800ea68 <__ieee754_fmodf+0x40>
 800ea5c:	4b32      	ldr	r3, [pc, #200]	@ (800eb28 <__ieee754_fmodf+0x100>)
 800ea5e:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 800ea62:	ed93 0a00 	vldr	s0, [r3]
 800ea66:	e7f3      	b.n	800ea50 <__ieee754_fmodf+0x28>
 800ea68:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800ea6c:	d146      	bne.n	800eafc <__ieee754_fmodf+0xd4>
 800ea6e:	020a      	lsls	r2, r1, #8
 800ea70:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 800ea74:	2a00      	cmp	r2, #0
 800ea76:	dc3e      	bgt.n	800eaf6 <__ieee754_fmodf+0xce>
 800ea78:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800ea7c:	bf01      	itttt	eq
 800ea7e:	021a      	lsleq	r2, r3, #8
 800ea80:	fab2 f282 	clzeq	r2, r2
 800ea84:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 800ea88:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 800ea8c:	bf16      	itet	ne
 800ea8e:	15da      	asrne	r2, r3, #23
 800ea90:	3282      	addeq	r2, #130	@ 0x82
 800ea92:	3a7f      	subne	r2, #127	@ 0x7f
 800ea94:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 800ea98:	bfbb      	ittet	lt
 800ea9a:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800ea9e:	1a24      	sublt	r4, r4, r0
 800eaa0:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 800eaa4:	40a1      	lsllt	r1, r4
 800eaa6:	bfa8      	it	ge
 800eaa8:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 800eaac:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800eab0:	bfb5      	itete	lt
 800eab2:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800eab6:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 800eaba:	1aa4      	sublt	r4, r4, r2
 800eabc:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 800eac0:	bfb8      	it	lt
 800eac2:	fa03 f404 	lsllt.w	r4, r3, r4
 800eac6:	1a80      	subs	r0, r0, r2
 800eac8:	1b0b      	subs	r3, r1, r4
 800eaca:	b9d0      	cbnz	r0, 800eb02 <__ieee754_fmodf+0xda>
 800eacc:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 800ead0:	bf28      	it	cs
 800ead2:	460b      	movcs	r3, r1
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d0c1      	beq.n	800ea5c <__ieee754_fmodf+0x34>
 800ead8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800eadc:	db19      	blt.n	800eb12 <__ieee754_fmodf+0xea>
 800eade:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800eae2:	db19      	blt.n	800eb18 <__ieee754_fmodf+0xf0>
 800eae4:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800eae8:	327f      	adds	r2, #127	@ 0x7f
 800eaea:	432b      	orrs	r3, r5
 800eaec:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800eaf0:	ee00 3a10 	vmov	s0, r3
 800eaf4:	e7ac      	b.n	800ea50 <__ieee754_fmodf+0x28>
 800eaf6:	3801      	subs	r0, #1
 800eaf8:	0052      	lsls	r2, r2, #1
 800eafa:	e7bb      	b.n	800ea74 <__ieee754_fmodf+0x4c>
 800eafc:	15c8      	asrs	r0, r1, #23
 800eafe:	387f      	subs	r0, #127	@ 0x7f
 800eb00:	e7ba      	b.n	800ea78 <__ieee754_fmodf+0x50>
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	da02      	bge.n	800eb0c <__ieee754_fmodf+0xe4>
 800eb06:	0049      	lsls	r1, r1, #1
 800eb08:	3801      	subs	r0, #1
 800eb0a:	e7dd      	b.n	800eac8 <__ieee754_fmodf+0xa0>
 800eb0c:	d0a6      	beq.n	800ea5c <__ieee754_fmodf+0x34>
 800eb0e:	0059      	lsls	r1, r3, #1
 800eb10:	e7fa      	b.n	800eb08 <__ieee754_fmodf+0xe0>
 800eb12:	005b      	lsls	r3, r3, #1
 800eb14:	3a01      	subs	r2, #1
 800eb16:	e7df      	b.n	800ead8 <__ieee754_fmodf+0xb0>
 800eb18:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 800eb1c:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 800eb20:	3282      	adds	r2, #130	@ 0x82
 800eb22:	4113      	asrs	r3, r2
 800eb24:	432b      	orrs	r3, r5
 800eb26:	e7e3      	b.n	800eaf0 <__ieee754_fmodf+0xc8>
 800eb28:	0800f8c4 	.word	0x0800f8c4

0800eb2c <_init>:
 800eb2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb2e:	bf00      	nop
 800eb30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eb32:	bc08      	pop	{r3}
 800eb34:	469e      	mov	lr, r3
 800eb36:	4770      	bx	lr

0800eb38 <_fini>:
 800eb38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb3a:	bf00      	nop
 800eb3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eb3e:	bc08      	pop	{r3}
 800eb40:	469e      	mov	lr, r3
 800eb42:	4770      	bx	lr
