
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/643_vitis_ggeethak/ip_repo/axi_rlnn_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vivado/2021.1/data/ip'.
Command: link_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ip/design_1_axi_rlnn_0_0/design_1_axi_rlnn_0_0.dcp' for cell 'design_1_i/axi_rlnn_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2998.449 ; gain = 0.000 ; free physical = 69296 ; free virtual = 124992
INFO: [Netlist 29-17] Analyzing 9265 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/scratch/643_vitis_ggeethak/project_6/project_6.srcs/constrs_1/new/constraints_6.xdc]
Finished Parsing XDC File [/scratch/643_vitis_ggeethak/project_6/project_6.srcs/constrs_1/new/constraints_6.xdc]
Parsing XDC File [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3470.395 ; gain = 0.000 ; free physical = 68970 ; free virtual = 124666
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8455 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 256 instances
  RAM16X1S => RAM32X1S (RAMS32): 4096 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM512X1S => RAM512X1S (MUXF7(x4), MUXF8(x2), MUXF9, RAMS64E1(x8)): 4096 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 3470.395 ; gain = 791.512 ; free physical = 68970 ; free virtual = 124666
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3486.746 ; gain = 16.352 ; free physical = 68952 ; free virtual = 124648

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15a78be60

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 3920.621 ; gain = 433.875 ; free physical = 68494 ; free virtual = 124190

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 9 inverter(s) to 13976 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 3146ba25

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4105.434 ; gain = 0.004 ; free physical = 68590 ; free virtual = 124286
INFO: [Opt 31-389] Phase Retarget created 37 cells and removed 320 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8e54a0cc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 4105.434 ; gain = 0.004 ; free physical = 68590 ; free virtual = 124286
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8f56c2d0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 4105.434 ; gain = 0.004 ; free physical = 68587 ; free virtual = 124283
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 242 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 8f56c2d0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 4105.434 ; gain = 0.004 ; free physical = 68586 ; free virtual = 124282
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 8f56c2d0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 4105.434 ; gain = 0.004 ; free physical = 68587 ; free virtual = 124283
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8f56c2d0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 4105.434 ; gain = 0.004 ; free physical = 68581 ; free virtual = 124277
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              37  |             320  |                                             27  |
|  Constant propagation         |               0  |               8  |                                             27  |
|  Sweep                        |               0  |             242  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4105.434 ; gain = 0.000 ; free physical = 68582 ; free virtual = 124278
Ending Logic Optimization Task | Checksum: 18561b238

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 4105.434 ; gain = 0.004 ; free physical = 68582 ; free virtual = 124278

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 132 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 128 newly gated: 0 Total Ports: 264
Ending PowerOpt Patch Enables Task | Checksum: 16e23b326

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5299.246 ; gain = 0.000 ; free physical = 68071 ; free virtual = 123767
Ending Power Optimization Task | Checksum: 16e23b326

Time (s): cpu = 00:01:14 ; elapsed = 00:00:29 . Memory (MB): peak = 5299.246 ; gain = 1193.812 ; free physical = 68161 ; free virtual = 123857

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16e23b326

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5299.246 ; gain = 0.000 ; free physical = 68161 ; free virtual = 123857

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5299.246 ; gain = 0.000 ; free physical = 68161 ; free virtual = 123857
Ending Netlist Obfuscation Task | Checksum: 101605166

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5299.246 ; gain = 0.000 ; free physical = 68161 ; free virtual = 123857
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:21 ; elapsed = 00:01:01 . Memory (MB): peak = 5299.246 ; gain = 1828.852 ; free physical = 68162 ; free virtual = 123858
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/scratch/643_vitis_ggeethak/project_6/project_6.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 5299.246 ; gain = 0.000 ; free physical = 68157 ; free virtual = 123871
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /scratch/643_vitis_ggeethak/project_6/project_6.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:27 ; elapsed = 00:00:37 . Memory (MB): peak = 5616.086 ; gain = 316.840 ; free physical = 67568 ; free virtual = 123285
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5616.086 ; gain = 0.000 ; free physical = 67557 ; free virtual = 123274
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ecc551fb

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5616.086 ; gain = 0.000 ; free physical = 67557 ; free virtual = 123274
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5616.086 ; gain = 0.000 ; free physical = 67558 ; free virtual = 123275

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14c6ba426

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5616.086 ; gain = 0.000 ; free physical = 67649 ; free virtual = 123366

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23cc0d6fa

Time (s): cpu = 00:01:14 ; elapsed = 00:00:36 . Memory (MB): peak = 5837.156 ; gain = 221.070 ; free physical = 67351 ; free virtual = 123068

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23cc0d6fa

Time (s): cpu = 00:01:14 ; elapsed = 00:00:36 . Memory (MB): peak = 5837.156 ; gain = 221.070 ; free physical = 67351 ; free virtual = 123068
Phase 1 Placer Initialization | Checksum: 23cc0d6fa

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 5837.156 ; gain = 221.070 ; free physical = 67340 ; free virtual = 123057

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1c9989796

Time (s): cpu = 00:03:21 ; elapsed = 00:01:31 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67165 ; free virtual = 122883

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 14e7a9d6b

Time (s): cpu = 00:03:24 ; elapsed = 00:01:35 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67282 ; free virtual = 123000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 14e7a9d6b

Time (s): cpu = 00:03:26 ; elapsed = 00:01:36 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67255 ; free virtual = 122973

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1c2038b2b

Time (s): cpu = 00:03:37 ; elapsed = 00:01:40 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67245 ; free virtual = 122963

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1c2038b2b

Time (s): cpu = 00:03:37 ; elapsed = 00:01:40 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67245 ; free virtual = 122963
Phase 2.1.1 Partition Driven Placement | Checksum: 1c2038b2b

Time (s): cpu = 00:03:37 ; elapsed = 00:01:40 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67253 ; free virtual = 122971
Phase 2.1 Floorplanning | Checksum: 1a78c3458

Time (s): cpu = 00:03:37 ; elapsed = 00:01:40 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67254 ; free virtual = 122972

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a78c3458

Time (s): cpu = 00:03:37 ; elapsed = 00:01:40 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67254 ; free virtual = 122972

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1cca0eae3

Time (s): cpu = 00:03:38 ; elapsed = 00:01:41 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67254 ; free virtual = 122972

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2528 LUTNM shape to break, 1059 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 2528, total 2080, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2570 nets or LUTs. Breaked 2080 LUTs, combined 490 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 35 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 20 nets.  Re-placed 651 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 0 new cell, deleted 175 existing cells and moved 651 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.42 . Memory (MB): peak = 5879.496 ; gain = 0.000 ; free physical = 67200 ; free virtual = 122917
INFO: [Physopt 32-76] Pass 1. Identified 10 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/A[4]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/A[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/A[1]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/A[2]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/A[3]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/A[7]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/A[6]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/A[5]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/A[8]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]. Replicated 37 times.
INFO: [Physopt 32-232] Optimized 10 nets. Created 240 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 240 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.55 . Memory (MB): peak = 5879.496 ; gain = 0.000 ; free physical = 67576 ; free virtual = 123284
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5879.496 ; gain = 0.000 ; free physical = 67582 ; free virtual = 123291

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         2080  |            490  |                  2570  |           0  |           1  |  00:00:04  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |            175  |                    20  |           0  |           1  |  00:00:19  |
|  Very High Fanout                                 |          240  |              0  |                    10  |           0  |           1  |  00:01:42  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         2320  |            665  |                  2600  |           0  |          10  |  00:02:06  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 148506fa5

Time (s): cpu = 00:09:43 ; elapsed = 00:05:43 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67577 ; free virtual = 123286
Phase 2.4 Global Placement Core | Checksum: d5477ab0

Time (s): cpu = 00:10:21 ; elapsed = 00:06:03 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67584 ; free virtual = 123293
Phase 2 Global Placement | Checksum: d5477ab0

Time (s): cpu = 00:10:21 ; elapsed = 00:06:04 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67623 ; free virtual = 123332

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d663db40

Time (s): cpu = 00:10:34 ; elapsed = 00:06:09 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67620 ; free virtual = 123329

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1926e756e

Time (s): cpu = 00:11:13 ; elapsed = 00:06:31 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67574 ; free virtual = 123283

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: c18a4d9e

Time (s): cpu = 00:12:44 ; elapsed = 00:07:10 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67511 ; free virtual = 123220

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: c21023ed

Time (s): cpu = 00:12:47 ; elapsed = 00:07:13 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67509 ; free virtual = 123218

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 151b21777

Time (s): cpu = 00:12:56 ; elapsed = 00:07:20 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67469 ; free virtual = 123179
Phase 3.3 Small Shape DP | Checksum: 13ee81d7c

Time (s): cpu = 00:13:16 ; elapsed = 00:07:28 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67505 ; free virtual = 123214

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: d531cd6e

Time (s): cpu = 00:13:20 ; elapsed = 00:07:32 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67517 ; free virtual = 123226

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 89441ebb

Time (s): cpu = 00:13:21 ; elapsed = 00:07:33 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67516 ; free virtual = 123225

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 10ce0c443

Time (s): cpu = 00:15:27 ; elapsed = 00:08:28 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67541 ; free virtual = 123207
Phase 3 Detail Placement | Checksum: 10ce0c443

Time (s): cpu = 00:15:28 ; elapsed = 00:08:29 . Memory (MB): peak = 5879.496 ; gain = 263.410 ; free physical = 67541 ; free virtual = 123207

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c002a9ea

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.394 | TNS=-186.633 |
Phase 1 Physical Synthesis Initialization | Checksum: ae63dd22

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 5880.773 ; gain = 0.000 ; free physical = 67570 ; free virtual = 123235
INFO: [Place 46-35] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/state_reg[0]_0[0], inserted BUFG to drive 10240 loads.
INFO: [Place 46-35] Processed net design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0], inserted BUFG to drive 9844 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/model_grad_bias_mem_addr[1]_i_2_n_0, inserted BUFG to drive 2168 loads.
INFO: [Place 46-35] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/int_op_mem_data_in[2047]_i_1_n_0, inserted BUFG to drive 2048 loads.
INFO: [Place 46-35] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/int_op_mem_data_in[2047]_i_2_n_0, inserted BUFG to drive 2048 loads.
INFO: [Place 46-35] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/sipo_shift, inserted BUFG to drive 2048 loads.
INFO: [Place 46-35] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/E[0], inserted BUFG to drive 2048 loads.
INFO: [Place 46-56] BUFG insertion identified 7 candidate nets. Inserted BUFG: 7, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 0c75620e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 5880.773 ; gain = 0.000 ; free physical = 67557 ; free virtual = 123222
Phase 4.1.1.1 BUFG Insertion | Checksum: eaf3e3ee

Time (s): cpu = 00:17:23 ; elapsed = 00:09:15 . Memory (MB): peak = 5880.773 ; gain = 264.688 ; free physical = 67567 ; free virtual = 123232

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-10.554. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: ce475cd0

Time (s): cpu = 00:20:21 ; elapsed = 00:10:44 . Memory (MB): peak = 5880.773 ; gain = 264.688 ; free physical = 67608 ; free virtual = 123275

Time (s): cpu = 00:20:21 ; elapsed = 00:10:44 . Memory (MB): peak = 5880.773 ; gain = 264.688 ; free physical = 67610 ; free virtual = 123276
Phase 4.1 Post Commit Optimization | Checksum: ce475cd0

Time (s): cpu = 00:20:22 ; elapsed = 00:10:45 . Memory (MB): peak = 5880.773 ; gain = 264.688 ; free physical = 67611 ; free virtual = 123277
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.37 . Memory (MB): peak = 5992.785 ; gain = 0.000 ; free physical = 67588 ; free virtual = 123254

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a38d4e38

Time (s): cpu = 00:20:55 ; elapsed = 00:11:04 . Memory (MB): peak = 5992.785 ; gain = 376.699 ; free physical = 67598 ; free virtual = 123264

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                2x2|              16x16|                4x4|
|___________|___________________|___________________|___________________|
|      South|                4x4|              16x16|                4x4|
|___________|___________________|___________________|___________________|
|       East|                2x2|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       West|                2x2|                8x8|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a38d4e38

Time (s): cpu = 00:20:56 ; elapsed = 00:11:05 . Memory (MB): peak = 5992.785 ; gain = 376.699 ; free physical = 67600 ; free virtual = 123267
Phase 4.3 Placer Reporting | Checksum: 1a38d4e38

Time (s): cpu = 00:20:57 ; elapsed = 00:11:06 . Memory (MB): peak = 5992.785 ; gain = 376.699 ; free physical = 67601 ; free virtual = 123267

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5992.785 ; gain = 0.000 ; free physical = 67601 ; free virtual = 123268

Time (s): cpu = 00:20:57 ; elapsed = 00:11:06 . Memory (MB): peak = 5992.785 ; gain = 376.699 ; free physical = 67601 ; free virtual = 123268
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e52955c3

Time (s): cpu = 00:20:58 ; elapsed = 00:11:07 . Memory (MB): peak = 5992.785 ; gain = 376.699 ; free physical = 67601 ; free virtual = 123267
Ending Placer Task | Checksum: 1619969da

Time (s): cpu = 00:20:58 ; elapsed = 00:11:07 . Memory (MB): peak = 5992.785 ; gain = 376.699 ; free physical = 67602 ; free virtual = 123268
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:21:07 ; elapsed = 00:11:11 . Memory (MB): peak = 5992.785 ; gain = 376.699 ; free physical = 67861 ; free virtual = 123527
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 5992.785 ; gain = 0.000 ; free physical = 67596 ; free virtual = 123493
report_design_analysis: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 5992.785 ; gain = 0.000 ; free physical = 67608 ; free virtual = 123510
INFO: [Common 17-1381] The checkpoint '/scratch/643_vitis_ggeethak/project_6/project_6.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 5992.785 ; gain = 0.000 ; free physical = 67808 ; free virtual = 123517
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.37 . Memory (MB): peak = 5992.785 ; gain = 0.000 ; free physical = 67779 ; free virtual = 123488
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5992.785 ; gain = 0.000 ; free physical = 67805 ; free virtual = 123515
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 86.69s |  WALL: 36.07s
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5992.785 ; gain = 0.000 ; free physical = 67731 ; free virtual = 123441

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.548 | TNS=-172.890 |
Phase 1 Physical Synthesis Initialization | Checksum: ad52ed05

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 5992.785 ; gain = 0.000 ; free physical = 67593 ; free virtual = 123303
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.548 | TNS=-172.890 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: ad52ed05

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 5992.785 ; gain = 0.000 ; free physical = 67552 ; free virtual = 123263

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.548 | TNS=-172.890 |
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_SIPO/dldA[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[127].INST_SRAM/DOUTADOUT[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/state_reg[2]_rep__31_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_bias/result0/P[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_bias/result0/DSP_ALU.ALU_OUT<15>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/C[7].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_9__62
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/C[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.542 | TNS=-172.794 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/C[1].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_15__62
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/C[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_bias/result0/DSP_C_DATA.C_DATA<1>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0/P[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0/DSP_ALU.ALU_OUT<15>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[8].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_8__61
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.542 | TNS=-172.794 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[6].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_10__61
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.541 | TNS=-172.778 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[7].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_9__61
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.539 | TNS=-172.746 |
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_TARGET_WEIGHT_MEM/sram_bank[127].INST_SRAM/memory_file_reg_bram_0_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[4].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_28__61
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.535 | TNS=-172.682 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[8].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_8__61
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.534 | TNS=-172.666 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[6].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_26__61
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.534 | TNS=-172.666 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[1].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_31__61
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/pos_ovf was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/pos_ovf.  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_35__29
INFO: [Physopt 32-710] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[1]. Critical path length was reduced through logic transformation on cell design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_31__61_comp.
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/pos_ovf. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.534 | TNS=-172.666 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[7].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_25__61
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.534 | TNS=-172.666 |
INFO: [Physopt 32-572] Net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/neg_ovf was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/neg_ovf.  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_36__29
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/neg_ovf. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.533 | TNS=-172.650 |
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_SIPO/dldA[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[127].INST_SRAM/DOUTADOUT[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/state_reg[2]_rep__31_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_bias/result0/P[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_bias/result0/DSP_ALU.ALU_OUT<15>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/C[1].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_15__62
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/C[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_bias/result0/DSP_C_DATA.C_DATA<1>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0/P[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0/DSP_ALU.ALU_OUT<15>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[5].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_11__61
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.531 | TNS=-172.618 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[7].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_9__61
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.530 | TNS=-172.602 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[3].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_13__61
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.529 | TNS=-172.586 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[2].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_14__61
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.527 | TNS=-172.554 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[8].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_8__61
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[1].inst_adder_layer6/pos_ovf.  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_33__29
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[1].inst_adder_layer6/pos_ovf. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.523 | TNS=-172.490 |
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_TARGET_WEIGHT_MEM/sram_bank[127].INST_SRAM/memory_file_reg_bram_0_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[9].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_23__61
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/pos_ovf.  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_35__29
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/pos_ovf. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0/DSP_C_DATA.C_DATA<9>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/result0/P[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/result0/DSP_ALU.ALU_OUT<15>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_55[1].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_31__59
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_55[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer5[0].inst_adder_layer5/neg_ovf.  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_36__27
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer5[0].inst_adder_layer5/neg_ovf. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/result0/DSP_C_DATA.C_DATA<1>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer5[0].inst_adder_layer5/result0/P[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer5[0].inst_adder_layer5/result0/DSP_ALU.ALU_OUT<15>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[1].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_31__55
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.518 | TNS=-172.410 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[4].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_28__55
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.517 | TNS=-172.394 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[0].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_32__55
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.510 | TNS=-172.282 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/A[6]_repN_1.  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/model_grad_weight_mem_addr_reg[6]_replica_1
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/A[6]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.506 | TNS=-172.218 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[4].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_28__55
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.505 | TNS=-172.202 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[8].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_24__55
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.504 | TNS=-172.186 |
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_TARGET_WEIGHT_MEM/sram_bank[127].INST_SRAM/memory_file_reg_bram_0_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_48[12].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_4__55
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_48[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.503 | TNS=-172.170 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[9].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_23__55
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.503 | TNS=-172.170 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[2].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_30__55
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.502 | TNS=-172.154 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[6].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_26__55
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.501 | TNS=-172.138 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[4].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_12__61
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.499 | TNS=-172.106 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.499 | TNS=-172.106 |
Phase 3 Critical Path Optimization | Checksum: ad52ed05

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 5992.785 ; gain = 0.000 ; free physical = 67585 ; free virtual = 123296

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.499 | TNS=-172.106 |
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_SIPO/dldA[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_TARGET_WEIGHT_MEM/sram_bank[127].INST_SRAM/memory_file_reg_bram_0_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/state_reg[2]_rep__31_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_bias/result0/P[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_bias/result0/DSP_ALU.ALU_OUT<15>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/C[1].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_15__62
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/C[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_bias/result0/DSP_C_DATA.C_DATA<1>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0/P[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0/DSP_ALU.ALU_OUT<15>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[9].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_23__61
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/pos_ovf was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/pos_ovf.  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_35__29
INFO: [Physopt 32-710] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[9]. Critical path length was reduced through logic transformation on cell design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_23__61_comp.
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/pos_ovf. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.495 | TNS=-172.042 |
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[127].INST_SRAM/DOUTADOUT[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[1].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_15__61
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.493 | TNS=-172.010 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[14].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_18__61
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.493 | TNS=-172.010 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[8].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_8__61
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[1].inst_adder_layer6/pos_ovf was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[1].inst_adder_layer6/pos_ovf.  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_33__29
INFO: [Physopt 32-572] Net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[1].inst_adder_layer6/pos_ovf was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[1].inst_adder_layer6/pos_ovf. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.485 | TNS=-171.882 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[13].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_3__61
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.484 | TNS=-171.866 |
INFO: [Physopt 32-572] Net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[1].inst_adder_layer6/neg_ovf was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[1].inst_adder_layer6/neg_ovf.  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_34__29
INFO: [Physopt 32-572] Net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[1].inst_adder_layer6/neg_ovf was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[1].inst_adder_layer6/neg_ovf. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0/DSP_A_B_DATA.B_ALU<8>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer6[1].inst_adder_layer6/result0/P[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer6[1].inst_adder_layer6/result0/DSP_ALU.ALU_OUT<15>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_58[11].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_5__60
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_58[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.479 | TNS=-171.786 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[14].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_18__61
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/pos_ovf was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/pos_ovf.  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_35__29
INFO: [Physopt 32-710] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[14]. Critical path length was reduced through logic transformation on cell design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_18__61_comp.
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/pos_ovf. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.479 | TNS=-171.786 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[13].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_19__61
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/pos_ovf. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/pos_ovf. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.479 | TNS=-171.786 |
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[127].INST_SRAM/DOUTADOUT[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_57[1].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_31__60
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_57[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.477 | TNS=-171.754 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[1].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_31__61_comp
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/neg_ovf was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/neg_ovf.  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_36__29
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/neg_ovf. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.477 | TNS=-171.754 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_57[5].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_27__60
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_57[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.476 | TNS=-171.738 |
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_SIPO/dldA[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[127].INST_SRAM/DOUTADOUT[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/state_reg[2]_rep__31_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_bias/result0/P[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_bias/result0/DSP_ALU.ALU_OUT<15>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/C[1].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_15__62
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/C[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_bias/result0/DSP_C_DATA.C_DATA<1>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0/P[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0/DSP_ALU.ALU_OUT<15>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[8].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_8__61
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.475 | TNS=-171.722 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[4].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_12__61
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[1]_125[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[1].inst_adder_layer6/neg_ovf.  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_34__29
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[1].inst_adder_layer6/neg_ovf. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0/DSP_A_B_DATA.B_ALU<4>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer6[1].inst_adder_layer6/result0/P[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer6[1].inst_adder_layer6/result0/DSP_ALU.ALU_OUT<15>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_58[10].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_6__60
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_58[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.468 | TNS=-171.610 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_58[14].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_2__60
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_58[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.459 | TNS=-171.466 |
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_TARGET_WEIGHT_MEM/sram_bank[127].INST_SRAM/memory_file_reg_bram_0_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[1].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_31__61_comp
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/layer6[0]_124[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/neg_ovf.  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_36__29
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/neg_ovf. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0/DSP_C_DATA.C_DATA<1>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/result0/P[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/result0/DSP_ALU.ALU_OUT<15>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_55[1].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_31__59
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_55[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer5[0].inst_adder_layer5/neg_ovf.  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_36__27
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer5[0].inst_adder_layer5/neg_ovf. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer6[0].inst_adder_layer6/result0/DSP_C_DATA.C_DATA<1>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer5[0].inst_adder_layer5/result0/P[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer5[0].inst_adder_layer5/result0/DSP_ALU.ALU_OUT<15>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[1].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_31__55
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.456 | TNS=-171.418 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[7].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_25__55
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.456 | TNS=-171.418 |
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[127].INST_SRAM/DOUTADOUT[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_57[8].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_24__60
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_57[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.455 | TNS=-171.402 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[2].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_30__55
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.453 | TNS=-171.370 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_57[1].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_31__60
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_57[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.452 | TNS=-171.354 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[5].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_27__55
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.451 | TNS=-171.338 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[9].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_23__55
INFO: [Physopt 32-702] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_47[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer4[0].inst_adder_layer4/pos_ovf.  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_35__23
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/INST_MAC/INST_ADDER_TREE/tree_layer4[0].inst_adder_layer4/pos_ovf. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.451 | TNS=-171.338 |
INFO: [Physopt 32-663] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_58[13].  Re-placed instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_3__60
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_58[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.449 | TNS=-171.306 |
INFO: [Physopt 32-662] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_57[5].  Did not re-place instance design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/result0_i_27__60
INFO: [Physopt 32-735] Processed net design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/DSP_OUTPUT_INST_57[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.449 | TNS=-171.306 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.449 | TNS=-171.306 |
Phase 4 Critical Path Optimization | Checksum: ad52ed05

Time (s): cpu = 00:02:50 ; elapsed = 00:01:41 . Memory (MB): peak = 6000.789 ; gain = 8.004 ; free physical = 67588 ; free virtual = 123299
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 6000.789 ; gain = 0.000 ; free physical = 67593 ; free virtual = 123304
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6000.789 ; gain = 0.000 ; free physical = 67592 ; free virtual = 123303
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-10.449 | TNS=-171.306 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.099  |          1.584  |            1  |              0  |                    49  |           0  |           2  |  00:01:19  |
|  Total          |          0.099  |          1.584  |            1  |              0  |                    49  |           0  |           3  |  00:01:20  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6000.789 ; gain = 0.000 ; free physical = 67592 ; free virtual = 123303
Ending Physical Synthesis Task | Checksum: 2b122c9c8

Time (s): cpu = 00:02:53 ; elapsed = 00:01:44 . Memory (MB): peak = 6000.789 ; gain = 8.004 ; free physical = 67593 ; free virtual = 123304
INFO: [Common 17-83] Releasing license: Implementation
388 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:17 ; elapsed = 00:02:22 . Memory (MB): peak = 6000.789 ; gain = 8.004 ; free physical = 67738 ; free virtual = 123449
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 6000.789 ; gain = 0.000 ; free physical = 67470 ; free virtual = 123411
INFO: [Common 17-1381] The checkpoint '/scratch/643_vitis_ggeethak/project_6/project_6.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 6000.789 ; gain = 0.000 ; free physical = 67791 ; free virtual = 123545
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7ef6db1a ConstDB: 0 ShapeSum: cae9b833 RouteDB: 9e66c0ad

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.69 . Memory (MB): peak = 6000.789 ; gain = 0.000 ; free physical = 67585 ; free virtual = 123343
Phase 1 Build RT Design | Checksum: e39d5445

Time (s): cpu = 00:01:14 ; elapsed = 00:00:18 . Memory (MB): peak = 6000.789 ; gain = 0.000 ; free physical = 67560 ; free virtual = 123318
Post Restoration Checksum: NetGraph: ac2eb99f NumContArr: 4663c158 Constraints: 934436a5 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 185d6b19c

Time (s): cpu = 00:01:16 ; elapsed = 00:00:20 . Memory (MB): peak = 6000.789 ; gain = 0.000 ; free physical = 67482 ; free virtual = 123242

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 185d6b19c

Time (s): cpu = 00:01:16 ; elapsed = 00:00:20 . Memory (MB): peak = 6000.789 ; gain = 0.000 ; free physical = 67482 ; free virtual = 123242
INFO: [Route 35-445] Local routing congestion detected. At least 4096 CLBs have high pin utilization, which can impact runtime and timing closure. Top ten contiguous CLBs with high pin utilization are:
	[CLEM_X30Y149 -> CLEM_X30Y120]
	[CLEM_X34Y149 -> CLEM_X34Y120]
	[CLEM_X39Y89 -> CLEM_X39Y60]
	[CLEM_X41Y149 -> CLEM_X41Y120]
	[CLEM_X42Y119 -> CLEM_X42Y90]
	[CLEM_X43Y119 -> CLEM_X43Y90]
	[CLEM_X29Y119 -> CLEM_X29Y96]
	[CLEM_X28Y82 -> CLEM_X28Y60]
	[CLEM_X28Y139 -> CLEM_X28Y123]
	[CLEM_X24Y197 -> CLEM_X24Y183]

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 176faf504

Time (s): cpu = 00:01:28 ; elapsed = 00:00:30 . Memory (MB): peak = 6001.785 ; gain = 0.996 ; free physical = 67465 ; free virtual = 123224

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20f99be14

Time (s): cpu = 00:02:26 ; elapsed = 00:00:57 . Memory (MB): peak = 6001.785 ; gain = 0.996 ; free physical = 67370 ; free virtual = 123129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.816 | TNS=-160.508| WHS=-0.089 | THS=-73.168|

Phase 2 Router Initialization | Checksum: 23a2ec416

Time (s): cpu = 00:03:52 ; elapsed = 00:01:26 . Memory (MB): peak = 6221.773 ; gain = 220.984 ; free physical = 67343 ; free virtual = 123102
INFO: [Route 35-445] Local routing congestion detected. At least 4096 CLBs have high pin utilization, which can impact runtime and timing closure. Top ten contiguous CLBs with high pin utilization are:
	[CLEM_X30Y149 -> CLEM_X30Y120]
	[CLEM_X34Y149 -> CLEM_X34Y120]
	[CLEM_X39Y89 -> CLEM_X39Y60]
	[CLEM_X41Y149 -> CLEM_X41Y120]
	[CLEM_X42Y119 -> CLEM_X42Y90]
	[CLEM_X43Y119 -> CLEM_X43Y90]
	[CLEM_X29Y119 -> CLEM_X29Y96]
	[CLEM_X28Y82 -> CLEM_X28Y60]
	[CLEM_X28Y139 -> CLEM_X28Y123]
	[CLEM_X24Y197 -> CLEM_X24Y183]

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0120384 %
  Global Horizontal Routing Utilization  = 0.00493072 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 69990
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 43999
  Number of Partially Routed Nets     = 25991
  Number of Node Overlaps             = 36


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 23a2ec416

Time (s): cpu = 00:03:57 ; elapsed = 00:01:28 . Memory (MB): peak = 6221.773 ; gain = 220.984 ; free physical = 67341 ; free virtual = 123100

Phase 3.2 Update Timing
Phase 3.2 Update Timing | Checksum: 2a858d8d1

Time (s): cpu = 00:12:59 ; elapsed = 00:04:27 . Memory (MB): peak = 6563.477 ; gain = 562.688 ; free physical = 67193 ; free virtual = 122917
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 3 Initial Routing | Checksum: 13e78683d

Time (s): cpu = 00:14:02 ; elapsed = 00:04:46 . Memory (MB): peak = 6563.477 ; gain = 562.688 ; free physical = 67187 ; free virtual = 122910

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   32x32|      2.41|   32x32|      3.09|   32x32|      2.38|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   64x64|      9.12|   64x64|     10.97|   32x32|      5.76|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      1.01|     8x8|      0.55|   32x32|      3.35|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      1.42|   16x16|      1.60|   16x16|      2.77|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X32Y63->INT_X47Y110 (BRAM_X32Y60->CLEL_R_X47Y110)
	INT_X32Y68->INT_X47Y83 (BRAM_X32Y65->CLEL_R_X47Y83)
	INT_X32Y67->INT_X47Y82 (BRAM_X32Y65->CLEL_R_X47Y82)
	INT_X32Y66->INT_X47Y81 (BRAM_X32Y65->CLEL_R_X47Y81)
	INT_X32Y97->INT_X47Y112 (BRAM_X32Y95->CLEL_R_X47Y112)
SOUTH
	INT_X24Y103->INT_X55Y230 (PSS_ALTO_X0Y0->CLEL_R_X55Y230)
	NULL_X53Y137->INT_X31Y163 (NULL_X53Y137->CLEL_R_X31Y163)
	INT_X32Y132->INT_X63Y163 (BRAM_X32Y130->CLEL_R_X63Y163)
	INT_X32Y131->INT_X63Y162 (BRAM_X32Y130->CLEL_R_X63Y162)
	INT_X32Y130->INT_X63Y161 (BRAM_X32Y130->CLEL_R_X63Y161)
EAST
	INT_X39Y100->INT_X54Y115 (CLEM_X39Y100->CLEL_R_X54Y115)
	INT_X39Y99->INT_X54Y114 (CLEM_X39Y99->CLEL_R_X54Y114)
	INT_X39Y102->INT_X54Y117 (CLEM_X39Y102->CLEL_R_X54Y117)
	INT_X39Y101->INT_X54Y116 (CLEM_X39Y101->CLEL_R_X54Y116)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X25Y58->INT_X48Y113 (CLEM_X25Y58->CLEL_R_X48Y113)
	NULL_X134Y71->INT_X49Y99 (NULL_X134Y71->DSP_X49Y95)
	NULL_X134Y70->INT_X49Y98 (NULL_X134Y70->DSP_X49Y95)
	NULL_X134Y69->INT_X49Y97 (NULL_X134Y69->DSP_X49Y95)
	NULL_X134Y68->INT_X49Y96 (NULL_X134Y68->DSP_X49Y95)
SOUTH
	INT_X24Y100->INT_X55Y227 (PSS_ALTO_X0Y0->CLEL_R_X55Y227)
	NULL_X53Y166->INT_X63Y223 (NULL_X53Y166->CLEL_R_X63Y223)
	NULL_X53Y165->INT_X63Y222 (NULL_X53Y165->CLEL_R_X63Y222)
	NULL_X53Y164->INT_X63Y221 (NULL_X53Y164->CLEL_R_X63Y221)
	NULL_X53Y163->INT_X63Y220 (NULL_X53Y163->CLEL_R_X63Y220)
WEST
	INT_X24Y180->INT_X31Y195 (CLEM_X24Y180->CLEL_R_X31Y195)
	INT_X24Y180->INT_X31Y187 (CLEM_X24Y180->CLEL_R_X31Y187)
	INT_X24Y187->INT_X31Y194 (CLEM_X24Y187->CLEL_R_X31Y194)
	INT_X24Y179->INT_X31Y186 (PSS_ALTO_X0Y0->CLEL_R_X31Y186)
	INT_X24Y186->INT_X31Y193 (CLEM_X24Y186->CLEL_R_X31Y193)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X28Y74->INT_X51Y113 (CLEM_X28Y74->DSP_X51Y110)
	INT_X33Y99->INT_X48Y114 (CLEM_X33Y99->CLEL_R_X48Y114)
	INT_X33Y98->INT_X48Y113 (CLEM_X33Y98->CLEL_R_X48Y113)
	INT_X33Y97->INT_X48Y112 (CLEM_X33Y97->CLEL_R_X48Y112)
	INT_X33Y96->INT_X48Y111 (CLEM_X33Y96->CLEL_R_X48Y111)
SOUTH
	INT_X27Y114->INT_X42Y209 (CLEM_X27Y114->CLEL_R_X42Y209)
	INT_X32Y196->INT_X47Y211 (BRAM_X32Y195->CLEL_R_X47Y211)
	INT_X32Y195->INT_X47Y210 (BRAM_X32Y195->CLEL_R_X47Y210)
	INT_X32Y194->INT_X47Y209 (BRAM_X32Y190->CLEL_R_X47Y209)
	INT_X32Y130->INT_X47Y145 (BRAM_X32Y130->CLEL_R_X47Y145)
EAST
	INT_X31Y77->INT_X46Y124 (CLEM_X31Y77->CLEL_R_X46Y124)
	INT_X32Y100->INT_X47Y115 (BRAM_X32Y100->CLEL_R_X47Y115)
	INT_X32Y99->INT_X47Y114 (BRAM_X32Y95->CLEL_R_X47Y114)
	INT_X32Y98->INT_X47Y113 (BRAM_X32Y95->CLEL_R_X47Y113)
	INT_X32Y97->INT_X47Y112 (BRAM_X32Y95->CLEL_R_X47Y112)
WEST
	INT_X37Y100->INT_X52Y115 (CLEM_X37Y100->CLEL_R_X52Y115)
	INT_X37Y103->INT_X52Y118 (CLEM_X37Y103->CLEL_R_X52Y118)
	INT_X37Y102->INT_X52Y117 (CLEM_X37Y102->CLEL_R_X52Y117)
	INT_X37Y101->INT_X52Y116 (CLEM_X37Y101->CLEL_R_X52Y116)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 6 (64x64). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 6 (64x64). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 13e78683d

Time (s): cpu = 00:14:22 ; elapsed = 00:04:50 . Memory (MB): peak = 6563.477 ; gain = 562.688 ; free physical = 67186 ; free virtual = 122910

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 74217
 Number of Nodes with overlaps = 4879
 Number of Nodes with overlaps = 483
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.943| TNS=-981.407| WHS=-0.046 | THS=-1.389 |

Phase 4.2 Global Iteration 1 | Checksum: 21601aad2

Time (s): cpu = 00:24:47 ; elapsed = 00:09:39 . Memory (MB): peak = 6713.477 ; gain = 712.688 ; free physical = 67079 ; free virtual = 122803

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 198
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.943| TNS=-981.407| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2841af71c

Time (s): cpu = 00:26:29 ; elapsed = 00:10:34 . Memory (MB): peak = 6713.477 ; gain = 712.688 ; free physical = 67070 ; free virtual = 122794

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 389
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.815| TNS=-979.040| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: d74cd25d

Time (s): cpu = 00:27:48 ; elapsed = 00:11:26 . Memory (MB): peak = 6713.477 ; gain = 712.688 ; free physical = 67071 ; free virtual = 122795

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.644| TNS=-976.098| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 18b72f0c2

Time (s): cpu = 00:28:26 ; elapsed = 00:11:56 . Memory (MB): peak = 6713.477 ; gain = 712.688 ; free physical = 67109 ; free virtual = 122833
Phase 4 Rip-up And Reroute | Checksum: 18b72f0c2

Time (s): cpu = 00:28:26 ; elapsed = 00:11:57 . Memory (MB): peak = 6713.477 ; gain = 712.688 ; free physical = 67109 ; free virtual = 122833

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14c9a5787

Time (s): cpu = 00:29:10 ; elapsed = 00:12:13 . Memory (MB): peak = 6713.477 ; gain = 712.688 ; free physical = 67109 ; free virtual = 122833
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.644| TNS=-976.098| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d5cf1ab5

Time (s): cpu = 00:29:18 ; elapsed = 00:12:16 . Memory (MB): peak = 6713.477 ; gain = 712.688 ; free physical = 67070 ; free virtual = 122794

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d5cf1ab5

Time (s): cpu = 00:29:19 ; elapsed = 00:12:16 . Memory (MB): peak = 6713.477 ; gain = 712.688 ; free physical = 67071 ; free virtual = 122796
Phase 5 Delay and Skew Optimization | Checksum: 1d5cf1ab5

Time (s): cpu = 00:29:19 ; elapsed = 00:12:17 . Memory (MB): peak = 6713.477 ; gain = 712.688 ; free physical = 67071 ; free virtual = 122795

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bc9ec892

Time (s): cpu = 00:29:56 ; elapsed = 00:12:30 . Memory (MB): peak = 6713.477 ; gain = 712.688 ; free physical = 67074 ; free virtual = 122798
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.338| TNS=-325.283| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e40a6259

Time (s): cpu = 00:29:57 ; elapsed = 00:12:30 . Memory (MB): peak = 6713.477 ; gain = 712.688 ; free physical = 67074 ; free virtual = 122798
Phase 6 Post Hold Fix | Checksum: 1e40a6259

Time (s): cpu = 00:29:57 ; elapsed = 00:12:31 . Memory (MB): peak = 6713.477 ; gain = 712.688 ; free physical = 67075 ; free virtual = 122799

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.4725 %
  Global Horizontal Routing Utilization  = 8.65217 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 75.1174%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 88.6256%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X41Y183 -> INT_X41Y183
   INT_X24Y179 -> INT_X24Y179
   INT_X24Y178 -> INT_X24Y178
   INT_X29Y176 -> INT_X29Y176
   INT_X30Y176 -> INT_X30Y176
East Dir 1x1 Area, Max Cong = 81.7308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 89.4231%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X25Y180 -> INT_X25Y180

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: 208a0ca9f

Time (s): cpu = 00:30:01 ; elapsed = 00:12:32 . Memory (MB): peak = 6713.477 ; gain = 712.688 ; free physical = 67069 ; free virtual = 122793

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 208a0ca9f

Time (s): cpu = 00:30:01 ; elapsed = 00:12:33 . Memory (MB): peak = 6713.477 ; gain = 712.688 ; free physical = 67067 ; free virtual = 122791

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 208a0ca9f

Time (s): cpu = 00:30:09 ; elapsed = 00:12:38 . Memory (MB): peak = 6745.488 ; gain = 744.699 ; free physical = 67069 ; free virtual = 122794

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 208a0ca9f

Time (s): cpu = 00:30:10 ; elapsed = 00:12:40 . Memory (MB): peak = 6745.488 ; gain = 744.699 ; free physical = 67074 ; free virtual = 122798

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-13.338| TNS=-325.283| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 208a0ca9f

Time (s): cpu = 00:30:31 ; elapsed = 00:12:44 . Memory (MB): peak = 6745.488 ; gain = 744.699 ; free physical = 67077 ; free virtual = 122802
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-13.246 | TNS=-314.406 | WHS=0.010 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 208a0ca9f

Time (s): cpu = 00:32:10 ; elapsed = 00:13:21 . Memory (MB): peak = 6745.488 ; gain = 744.699 ; free physical = 66978 ; free virtual = 122702
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-13.246 | TNS=-314.406 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -13.232. Path group: clk_pl_0. Processed net: design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_SIPO/dldA[4].
INFO: [Physopt 32-952] Improved path group WNS = -13.181. Path group: clk_pl_0. Processed net: design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_SIPO/dldA[15].
INFO: [Physopt 32-952] Improved path group WNS = -13.129. Path group: clk_pl_0. Processed net: design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_SIPO/dldA[2].
INFO: [Physopt 32-952] Improved path group WNS = -13.092. Path group: clk_pl_0. Processed net: design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_SIPO/dldA[14].
INFO: [Physopt 32-952] Improved path group WNS = -13.080. Path group: clk_pl_0. Processed net: design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_SIPO/dldA[11].
INFO: [Physopt 32-952] Improved path group WNS = -13.070. Path group: clk_pl_0. Processed net: design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_SIPO/dldA[8].
INFO: [Physopt 32-952] Improved path group WNS = -13.053. Path group: clk_pl_0. Processed net: design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_SIPO/dldA[0].
INFO: [Physopt 32-952] Improved path group WNS = -12.990. Path group: clk_pl_0. Processed net: design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_SIPO/dldA[11].
INFO: [Physopt 32-952] Improved path group WNS = -12.905. Path group: clk_pl_0. Processed net: design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_SIPO/dldA[11].
INFO: [Physopt 32-952] Improved path group WNS = -12.885. Path group: clk_pl_0. Processed net: design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_SIPO/dldA[11].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_SIPO/dldA[4].
INFO: [Physopt 32-952] Improved path group WNS = -12.873. Path group: clk_pl_0. Processed net: design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_BIAS_MEM/sram_bank[127].INST_SRAM/model_bias_mem_data_out[31].
INFO: [Physopt 32-952] Improved path group WNS = -12.853. Path group: clk_pl_0. Processed net: design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_TARGET_BIAS_MEM/sram_bank[127].INST_SRAM/target_bias_mem_data_out[31].
INFO: [Physopt 32-952] Improved path group WNS = -12.838. Path group: clk_pl_0. Processed net: design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_BIAS_MEM/sram_bank[127].INST_SRAM/model_bias_mem_data_out[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_TARGET_BIAS_MEM/sram_bank[127].INST_SRAM/target_bias_mem_data_out[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/state_reg[2]_rep__31_3.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-12.838 | TNS=-307.896 | WHS=0.010 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 1ec4f223f

Time (s): cpu = 00:35:31 ; elapsed = 00:13:53 . Memory (MB): peak = 6745.488 ; gain = 744.699 ; free physical = 66973 ; free virtual = 122699
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6745.488 ; gain = 0.000 ; free physical = 66971 ; free virtual = 122697
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-12.838 | TNS=-307.896 | WHS=0.010 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 1b15c787b

Time (s): cpu = 00:35:33 ; elapsed = 00:13:55 . Memory (MB): peak = 6745.488 ; gain = 744.699 ; free physical = 66986 ; free virtual = 122712
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:35:33 ; elapsed = 00:13:55 . Memory (MB): peak = 6745.488 ; gain = 744.699 ; free physical = 67333 ; free virtual = 123059
INFO: [Common 17-83] Releasing license: Implementation
434 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:36:13 ; elapsed = 00:14:11 . Memory (MB): peak = 6745.488 ; gain = 744.699 ; free physical = 67333 ; free virtual = 123059
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 6745.488 ; gain = 0.000 ; free physical = 67022 ; free virtual = 123020
report_design_analysis: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 6745.488 ; gain = 0.000 ; free physical = 67006 ; free virtual = 123013
INFO: [Common 17-1381] The checkpoint '/scratch/643_vitis_ggeethak/project_6/project_6.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 6745.488 ; gain = 0.000 ; free physical = 67240 ; free virtual = 123022
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /scratch/643_vitis_ggeethak/project_6/project_6.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 6745.496 ; gain = 0.008 ; free physical = 67209 ; free virtual = 122992
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /scratch/643_vitis_ggeethak/project_6/project_6.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:31 ; elapsed = 00:00:20 . Memory (MB): peak = 6745.496 ; gain = 0.000 ; free physical = 67204 ; free virtual = 122987
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
446 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:07 ; elapsed = 00:00:27 . Memory (MB): peak = 6769.504 ; gain = 24.008 ; free physical = 67116 ; free virtual = 122913
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 6769.504 ; gain = 0.000 ; free physical = 67072 ; free virtual = 122870
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6769.504 ; gain = 0.000 ; free physical = 67057 ; free virtual = 122856
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_bias/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_bias/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[0].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[0].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[0].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[0].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[10].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[10].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[10].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[10].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[11].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[11].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[11].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[11].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[12].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[12].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[12].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[12].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[13].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[13].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[13].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[13].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[14].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[14].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[14].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[14].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[15].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[15].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[15].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[15].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[16].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[16].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[16].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[16].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[17].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[17].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[17].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[17].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[18].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[18].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[18].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[18].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[19].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[19].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[19].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[19].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[1].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[1].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[1].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[1].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[20].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[20].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[20].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[20].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[21].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[21].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[21].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[21].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[22].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[22].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[22].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[22].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[23].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[23].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[23].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[23].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[24].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[24].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[24].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[24].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[25].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[25].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[25].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[25].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[26].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[26].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[26].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[26].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[27].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[27].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[27].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[27].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[28].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[28].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[28].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[28].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[29].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[29].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[29].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[29].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[2].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[2].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[2].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[2].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[30].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[30].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[30].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[30].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[31].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[31].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[31].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[31].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[32].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[32].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[32].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[32].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[33].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[33].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[33].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[33].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[34].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[34].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[34].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[34].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[35].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[35].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[35].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[35].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[36].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[36].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[36].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[36].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[37].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[37].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[37].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[37].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[38].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[38].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[38].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[38].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[39].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[39].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[39].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[39].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[3].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[3].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[3].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[3].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[40].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[40].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[40].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[40].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[41].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[41].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[41].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[41].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[42].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[42].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[42].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[42].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[43].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[43].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[43].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[43].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[44].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[44].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[44].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[44].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[45].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[45].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[45].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[45].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[46].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[46].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[46].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[46].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[47].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[47].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[47].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[47].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[48].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[48].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[48].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[48].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[49].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[49].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[49].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[49].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[4].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[4].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[4].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[4].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[50].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[50].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[50].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[50].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[51].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[51].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[51].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[51].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[52].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[52].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[52].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[52].inst_adder_layer1/result0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[53].inst_adder_layer1/result0 input design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[53].inst_adder_layer1/result0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_bias/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_bias/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/inst_adder_layer7/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[0].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[0].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[10].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[10].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[11].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[11].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[12].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[12].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[13].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[13].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[14].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[14].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[15].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[15].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[16].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[16].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[17].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[17].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[18].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[18].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[19].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[19].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[1].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[1].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[20].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[20].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[21].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[21].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[22].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[22].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[23].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[23].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[24].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[24].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[25].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[25].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[26].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[26].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[27].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[27].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[28].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[28].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[29].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[29].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[2].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[2].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[30].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[30].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[31].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[31].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[32].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[32].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[33].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[33].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[34].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[34].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[35].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[35].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[36].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[36].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[37].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[37].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[38].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[38].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[39].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[39].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[3].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[3].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[40].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[40].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[41].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[41].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[42].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[42].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[43].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[43].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[44].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[44].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[45].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[45].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[46].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[46].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[47].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[47].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[48].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[48].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[49].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[49].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[4].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[4].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[50].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[50].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[51].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[51].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[52].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[52].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[53].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[53].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[54].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[54].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[55].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[55].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[56].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[56].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[57].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[57].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[58].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[58].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[59].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[59].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[5].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[5].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[60].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[60].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[61].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[61].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[62].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[62].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[63].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[63].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[6].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[6].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[7].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[7].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[8].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[8].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[9].inst_adder_layer1/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer1[9].inst_adder_layer1/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[0].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[0].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[10].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[10].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[11].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[11].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[12].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[12].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[13].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[13].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[14].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[14].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[15].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[15].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[16].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[16].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[17].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[17].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[18].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[18].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[19].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[19].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[1].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[1].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[20].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[20].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[21].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[21].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[22].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[22].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[23].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[23].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[24].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[24].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[25].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[25].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[26].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[26].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[27].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[27].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[28].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[28].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[29].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[29].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[2].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[2].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[30].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[30].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[31].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[31].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[3].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[3].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[4].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[4].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[5].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[5].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[6].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[6].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[7].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[7].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[8].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[8].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[9].inst_adder_layer2/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer2[9].inst_adder_layer2/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer3[0].inst_adder_layer3/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer3[0].inst_adder_layer3/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer3[10].inst_adder_layer3/result0 output design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_ADDER_TREE/tree_layer3[10].inst_adder_layer3/result0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[0].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[0].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[100].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[100].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[101].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[101].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[102].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[102].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[103].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[103].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[104].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[104].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[105].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[105].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[106].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[106].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[107].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[107].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[108].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[108].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[109].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[109].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[10].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[10].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[110].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[110].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[111].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[111].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[112].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[112].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[113].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[113].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[114].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[114].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[115].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[115].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[116].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[116].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[117].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[117].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[118].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[118].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[119].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[119].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[11].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[11].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[120].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[120].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[121].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[121].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[122].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[122].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[123].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[123].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[124].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[124].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[125].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[125].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[126].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[126].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[127].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[127].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[12].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[12].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[13].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[13].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[14].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[14].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[15].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[15].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[16].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[16].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[17].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[17].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[18].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[18].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[19].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[19].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[1].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[1].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[20].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[20].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[21].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[21].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[22].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[22].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[23].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[23].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[24].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[24].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[25].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[25].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[26].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[26].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[27].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[27].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[28].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[28].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[29].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[29].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[2].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[2].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[30].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[30].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[31].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[31].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[32].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[32].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[33].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[33].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[34].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[34].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[35].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[35].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[36].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[36].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[37].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[37].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[38].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[38].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[39].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[39].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[3].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[3].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[40].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[40].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[41].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[41].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[42].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[42].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[43].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[43].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[44].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[44].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[45].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[45].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[46].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[46].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[47].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[47].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[48].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[48].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[49].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[49].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[4].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[4].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[50].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[50].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[51].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[51].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[52].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[52].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[53].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[53].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[54].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[54].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[55].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[55].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[56].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[56].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[57].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[57].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[58].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[58].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[59].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[59].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[5].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[5].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[60].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[60].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[61].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[61].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[62].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[62].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[63].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[63].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[64].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[64].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[65].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[65].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[66].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[66].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[67].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[67].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[68].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[68].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[69].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[69].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[6].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[6].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[70].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[70].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[71].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[71].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[72].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[72].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[73].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[73].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[74].INST_MAC/result multiplier stage design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MAC/INST_MAC/mac_128[74].INST_MAC/result/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 144 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/int_op_mem_addr[0]_rep__1_i_1_n_0, design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/int_op_mem_addr[0]_rep__2_i_1_n_0, design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/int_op_mem_addr[0]_rep__5_i_1_n_0, design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/int_op_mem_addr[0]_rep__7_i_1_n_0, design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/int_op_mem_addr[0]_rep__8_i_1_n_0, design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/int_op_mem_addr[0]_rep__10_i_1_n_0, design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/int_op_mem_addr[0]_rep__12_i_1_n_0, design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/int_op_mem_addr[0]_rep__13_i_1_n_0, design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/int_op_mem_addr[0]_rep__15_i_1_n_0, design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/int_op_mem_addr[0]_rep__16_i_1_n_0, design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/int_op_mem_addr[0]_rep__18_i_1_n_0, design_1_i/axi_rlnn_0/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_CU/int_op_mem_addr[0]_rep__22_i_1_n_0... and (the first 15 of 132 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1027 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 304 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 6769.504 ; gain = 0.000 ; free physical = 66827 ; free virtual = 122654
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 23:34:58 2023...
