{"vcs1":{"timestamp_begin":1738063438.815197711, "rt":0.24, "ut":0.12, "st":0.08}}
{"vcselab":{"timestamp_begin":1738063439.139473424, "rt":0.24, "ut":0.16, "st":0.07}}
{"link":{"timestamp_begin":1738063439.439528887, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738063438.590154937}
{"VCS_COMP_START_TIME": 1738063438.590154937}
{"VCS_COMP_END_TIME": 1738063439.655385938}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150352}}
