

================================================================
== Vitis HLS Report for 'Block_split1_proc'
================================================================
* Date:           Thu Mar 31 04:00:17 2022

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        lab4_saxpy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.317 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39| 0.390 us | 0.390 us |   39|   39|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1284|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   26|    1349|   2958|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    557|    -|
|Register         |        -|    -|    2281|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   26|    3630|   4799|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   11|       3|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U8   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U9   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  26| 1349| 2958|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln27_1_fu_510_p2  |     +    |   0|  0|  71|          64|           4|
    |add_ln27_2_fu_535_p2  |     +    |   0|  0|  71|          64|           4|
    |add_ln27_3_fu_560_p2  |     +    |   0|  0|  71|          64|           5|
    |add_ln27_4_fu_585_p2  |     +    |   0|  0|  71|          64|           5|
    |add_ln27_5_fu_610_p2  |     +    |   0|  0|  71|          64|           5|
    |add_ln27_6_fu_635_p2  |     +    |   0|  0|  71|          64|           5|
    |add_ln27_7_fu_660_p2  |     +    |   0|  0|  71|          64|           6|
    |add_ln27_8_fu_685_p2  |     +    |   0|  0|  71|          64|           6|
    |add_ln27_fu_484_p2    |     +    |   0|  0|  71|          64|           3|
    |add_ln32_1_fu_757_p2  |     +    |   0|  0|  71|          64|           4|
    |add_ln32_2_fu_782_p2  |     +    |   0|  0|  71|          64|           4|
    |add_ln32_3_fu_807_p2  |     +    |   0|  0|  71|          64|           5|
    |add_ln32_4_fu_832_p2  |     +    |   0|  0|  71|          64|           5|
    |add_ln32_5_fu_861_p2  |     +    |   0|  0|  71|          64|           5|
    |add_ln32_6_fu_890_p2  |     +    |   0|  0|  71|          64|           5|
    |add_ln32_7_fu_947_p2  |     +    |   0|  0|  71|          64|           6|
    |add_ln32_8_fu_972_p2  |     +    |   0|  0|  71|          64|           6|
    |add_ln32_fu_731_p2    |     +    |   0|  0|  71|          64|           3|
    |ap_block_state1       |    or    |   0|  0|   2|           1|           1|
    |ap_block_state20_io   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state26_io   |    or    |   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|1284|        1155|          89|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  181|         41|    1|         41|
    |ap_done            |    9|          2|    1|          2|
    |gmem_blk_n_AR      |    9|          2|    1|          2|
    |gmem_blk_n_AW      |    9|          2|    1|          2|
    |gmem_blk_n_B       |    9|          2|    1|          2|
    |gmem_blk_n_R       |    9|          2|    1|          2|
    |gmem_blk_n_W       |    9|          2|    1|          2|
    |grp_fu_418_p0      |   50|         11|   32|        352|
    |grp_fu_418_p1      |   50|         11|   32|        352|
    |grp_fu_422_p0      |   21|          4|   32|        128|
    |m_axi_gmem_ARADDR  |  101|         21|   64|       1344|
    |m_axi_gmem_AWADDR  |   50|         11|   64|        704|
    |m_axi_gmem_WDATA   |   50|         11|   32|        352|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  557|        122|  263|       3285|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  40|   0|   40|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |buf_10_reg_1358             |  32|   0|   32|          0|
    |buf_11_reg_1373             |  32|   0|   32|          0|
    |buf_12_reg_1388             |  32|   0|   32|          0|
    |buf_13_reg_1393             |  32|   0|   32|          0|
    |buf_14_reg_1398             |  32|   0|   32|          0|
    |buf_15_reg_1403             |  32|   0|   32|          0|
    |buf_16_reg_1408             |  32|   0|   32|          0|
    |buf_17_reg_1413             |  32|   0|   32|          0|
    |buf_18_reg_1418             |  32|   0|   32|          0|
    |buf_19_reg_1423             |  32|   0|   32|          0|
    |gmem_addr_10_read_reg_1353  |  32|   0|   32|          0|
    |gmem_addr_10_reg_1191       |  64|   0|   64|          0|
    |gmem_addr_11_read_reg_1368  |  32|   0|   32|          0|
    |gmem_addr_11_reg_1198       |  64|   0|   64|          0|
    |gmem_addr_12_read_reg_1383  |  32|   0|   32|          0|
    |gmem_addr_12_reg_1210       |  64|   0|   64|          0|
    |gmem_addr_13_read_reg_1433  |  32|   0|   32|          0|
    |gmem_addr_13_reg_1222       |  64|   0|   64|          0|
    |gmem_addr_14_read_reg_1443  |  32|   0|   32|          0|
    |gmem_addr_14_reg_1234       |  64|   0|   64|          0|
    |gmem_addr_15_read_reg_1453  |  32|   0|   32|          0|
    |gmem_addr_15_reg_1246       |  64|   0|   64|          0|
    |gmem_addr_16_read_reg_1463  |  32|   0|   32|          0|
    |gmem_addr_16_reg_1275       |  64|   0|   64|          0|
    |gmem_addr_17_read_reg_1473  |  32|   0|   32|          0|
    |gmem_addr_17_reg_1292       |  64|   0|   64|          0|
    |gmem_addr_18_read_reg_1483  |  32|   0|   32|          0|
    |gmem_addr_18_reg_1339       |  64|   0|   64|          0|
    |gmem_addr_19_read_reg_1493  |  32|   0|   32|          0|
    |gmem_addr_19_reg_1346       |  64|   0|   64|          0|
    |gmem_addr_1_read_reg_1164   |  32|   0|   32|          0|
    |gmem_addr_1_reg_1105        |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_1169   |  32|   0|   32|          0|
    |gmem_addr_2_reg_1111        |  64|   0|   64|          0|
    |gmem_addr_3_read_reg_1186   |  32|   0|   32|          0|
    |gmem_addr_3_reg_1117        |  64|   0|   64|          0|
    |gmem_addr_4_read_reg_1205   |  32|   0|   32|          0|
    |gmem_addr_4_reg_1123        |  64|   0|   64|          0|
    |gmem_addr_5_read_reg_1217   |  32|   0|   32|          0|
    |gmem_addr_5_reg_1129        |  64|   0|   64|          0|
    |gmem_addr_6_read_reg_1229   |  32|   0|   32|          0|
    |gmem_addr_6_reg_1135        |  64|   0|   64|          0|
    |gmem_addr_7_read_reg_1241   |  32|   0|   32|          0|
    |gmem_addr_7_reg_1141        |  64|   0|   64|          0|
    |gmem_addr_8_read_reg_1270   |  32|   0|   32|          0|
    |gmem_addr_8_reg_1152        |  64|   0|   64|          0|
    |gmem_addr_9_read_reg_1287   |  32|   0|   32|          0|
    |gmem_addr_9_reg_1158        |  64|   0|   64|          0|
    |gmem_addr_read_reg_1147     |  32|   0|   32|          0|
    |reg_455                     |  32|   0|   32|          0|
    |reg_459                     |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |2281|   0| 2281|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Block_.split1_proc | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Block_.split1_proc | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Block_.split1_proc | return value |
|ap_done              | out |    1| ap_ctrl_hs | Block_.split1_proc | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | Block_.split1_proc | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Block_.split1_proc | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Block_.split1_proc | return value |
|x                    |  in |   64|   ap_none  |          x         |    scalar    |
|m_axi_gmem_AWVALID   | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWREADY   |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWADDR    | out |   64|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWID      | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWLEN     | out |   32|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWSIZE    | out |    3|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWBURST   | out |    2|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWLOCK    | out |    2|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWCACHE   | out |    4|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWPROT    | out |    3|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWQOS     | out |    4|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWREGION  | out |    4|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_AWUSER    | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_WVALID    | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_WREADY    |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_WDATA     | out |   32|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_WSTRB     | out |    4|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_WLAST     | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_WID       | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_WUSER     | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARVALID   | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARREADY   |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARADDR    | out |   64|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARID      | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARLEN     | out |   32|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARSIZE    | out |    3|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARBURST   | out |    2|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARLOCK    | out |    2|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARCACHE   | out |    4|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARPROT    | out |    3|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARQOS     | out |    4|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARREGION  | out |    4|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_ARUSER    | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_RVALID    |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_RREADY    | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_RDATA     |  in |   32|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_RLAST     |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_RID       |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_RUSER     |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_RRESP     |  in |    2|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_BVALID    |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_BREADY    | out |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_BRESP     |  in |    2|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_BID       |  in |    1|    m_axi   |        gmem        |    pointer   |
|m_axi_gmem_BUSER     |  in |    1|    m_axi   |        gmem        |    pointer   |
|y                    |  in |   64|   ap_none  |          y         |    scalar    |
|a                    |  in |   32|   ap_none  |          a         |    scalar    |
+---------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x" [../saxpy.cpp:27]   --->   Operation 41 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_read, i32, i32" [../saxpy.cpp:27]   --->   Operation 42 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i62 %trunc_ln" [../saxpy.cpp:27]   --->   Operation 43 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln27" [../saxpy.cpp:27]   --->   Operation 44 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr, i32" [../saxpy.cpp:27]   --->   Operation 45 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 46 [1/1] (3.52ns)   --->   "%add_ln27 = add i64 %x_read, i64" [../saxpy.cpp:27]   --->   Operation 46 'add' 'add_ln27' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27, i32, i32" [../saxpy.cpp:27]   --->   Operation 47 'partselect' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln27_1 = sext i62 %trunc_ln27_1" [../saxpy.cpp:27]   --->   Operation 48 'sext' 'sext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln27_1" [../saxpy.cpp:27]   --->   Operation 49 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 50 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr, i32" [../saxpy.cpp:27]   --->   Operation 50 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 51 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_1, i32, i1 %gmem_load_req" [../saxpy.cpp:27]   --->   Operation 51 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 52 [1/1] (3.52ns)   --->   "%add_ln27_1 = add i64 %x_read, i64" [../saxpy.cpp:27]   --->   Operation 52 'add' 'add_ln27_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_1, i32, i32" [../saxpy.cpp:27]   --->   Operation 53 'partselect' 'trunc_ln27_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln27_2 = sext i62 %trunc_ln27_2" [../saxpy.cpp:27]   --->   Operation 54 'sext' 'sext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln27_2" [../saxpy.cpp:27]   --->   Operation 55 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 56 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr, i32" [../saxpy.cpp:27]   --->   Operation 56 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 57 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_1, i32, i1 %gmem_load_req" [../saxpy.cpp:27]   --->   Operation 57 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 58 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_2, i32, i1 %gmem_load_1_req" [../saxpy.cpp:27]   --->   Operation 58 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 59 [1/1] (3.52ns)   --->   "%add_ln27_2 = add i64 %x_read, i64" [../saxpy.cpp:27]   --->   Operation 59 'add' 'add_ln27_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln27_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_2, i32, i32" [../saxpy.cpp:27]   --->   Operation 60 'partselect' 'trunc_ln27_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln27_3 = sext i62 %trunc_ln27_3" [../saxpy.cpp:27]   --->   Operation 61 'sext' 'sext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln27_3" [../saxpy.cpp:27]   --->   Operation 62 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 63 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr, i32" [../saxpy.cpp:27]   --->   Operation 63 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 64 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_1, i32, i1 %gmem_load_req" [../saxpy.cpp:27]   --->   Operation 64 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 65 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_2, i32, i1 %gmem_load_1_req" [../saxpy.cpp:27]   --->   Operation 65 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 66 [7/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_3, i32, i1 %gmem_load_2_req" [../saxpy.cpp:27]   --->   Operation 66 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 67 [1/1] (3.52ns)   --->   "%add_ln27_3 = add i64 %x_read, i64" [../saxpy.cpp:27]   --->   Operation 67 'add' 'add_ln27_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln27_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_3, i32, i32" [../saxpy.cpp:27]   --->   Operation 68 'partselect' 'trunc_ln27_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln27_4 = sext i62 %trunc_ln27_4" [../saxpy.cpp:27]   --->   Operation 69 'sext' 'sext_ln27_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln27_4" [../saxpy.cpp:27]   --->   Operation 70 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 71 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr, i32" [../saxpy.cpp:27]   --->   Operation 71 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 72 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_1, i32, i1 %gmem_load_req" [../saxpy.cpp:27]   --->   Operation 72 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 73 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_2, i32, i1 %gmem_load_1_req" [../saxpy.cpp:27]   --->   Operation 73 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 74 [6/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_3, i32, i1 %gmem_load_2_req" [../saxpy.cpp:27]   --->   Operation 74 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 75 [7/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_4, i32, i1 %gmem_load_3_req" [../saxpy.cpp:27]   --->   Operation 75 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 76 [1/1] (3.52ns)   --->   "%add_ln27_4 = add i64 %x_read, i64" [../saxpy.cpp:27]   --->   Operation 76 'add' 'add_ln27_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln27_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_4, i32, i32" [../saxpy.cpp:27]   --->   Operation 77 'partselect' 'trunc_ln27_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln27_5 = sext i62 %trunc_ln27_5" [../saxpy.cpp:27]   --->   Operation 78 'sext' 'sext_ln27_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln27_5" [../saxpy.cpp:27]   --->   Operation 79 'getelementptr' 'gmem_addr_5' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 80 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr, i32" [../saxpy.cpp:27]   --->   Operation 80 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 81 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_1, i32, i1 %gmem_load_req" [../saxpy.cpp:27]   --->   Operation 81 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 82 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_2, i32, i1 %gmem_load_1_req" [../saxpy.cpp:27]   --->   Operation 82 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 83 [5/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_3, i32, i1 %gmem_load_2_req" [../saxpy.cpp:27]   --->   Operation 83 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 84 [6/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_4, i32, i1 %gmem_load_3_req" [../saxpy.cpp:27]   --->   Operation 84 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 85 [7/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_5, i32, i1 %gmem_load_4_req" [../saxpy.cpp:27]   --->   Operation 85 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 86 [1/1] (3.52ns)   --->   "%add_ln27_5 = add i64 %x_read, i64" [../saxpy.cpp:27]   --->   Operation 86 'add' 'add_ln27_5' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln27_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_5, i32, i32" [../saxpy.cpp:27]   --->   Operation 87 'partselect' 'trunc_ln27_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln27_6 = sext i62 %trunc_ln27_6" [../saxpy.cpp:27]   --->   Operation 88 'sext' 'sext_ln27_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln27_6" [../saxpy.cpp:27]   --->   Operation 89 'getelementptr' 'gmem_addr_6' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 90 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr, i32" [../saxpy.cpp:27]   --->   Operation 90 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 91 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_1, i32, i1 %gmem_load_req" [../saxpy.cpp:27]   --->   Operation 91 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 92 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_2, i32, i1 %gmem_load_1_req" [../saxpy.cpp:27]   --->   Operation 92 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 93 [4/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_3, i32, i1 %gmem_load_2_req" [../saxpy.cpp:27]   --->   Operation 93 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 94 [5/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_4, i32, i1 %gmem_load_3_req" [../saxpy.cpp:27]   --->   Operation 94 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 95 [6/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_5, i32, i1 %gmem_load_4_req" [../saxpy.cpp:27]   --->   Operation 95 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 96 [7/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_6, i32, i1 %gmem_load_5_req" [../saxpy.cpp:27]   --->   Operation 96 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 97 [1/1] (3.52ns)   --->   "%add_ln27_6 = add i64 %x_read, i64" [../saxpy.cpp:27]   --->   Operation 97 'add' 'add_ln27_6' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln27_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_6, i32, i32" [../saxpy.cpp:27]   --->   Operation 98 'partselect' 'trunc_ln27_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln27_7 = sext i62 %trunc_ln27_7" [../saxpy.cpp:27]   --->   Operation 99 'sext' 'sext_ln27_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln27_7" [../saxpy.cpp:27]   --->   Operation 100 'getelementptr' 'gmem_addr_7' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr, i1 %gmem_load_req" [../saxpy.cpp:27]   --->   Operation 101 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 102 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_1, i32, i1 %gmem_load_req" [../saxpy.cpp:27]   --->   Operation 102 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 103 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_2, i32, i1 %gmem_load_1_req" [../saxpy.cpp:27]   --->   Operation 103 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 104 [3/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_3, i32, i1 %gmem_load_2_req" [../saxpy.cpp:27]   --->   Operation 104 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 105 [4/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_4, i32, i1 %gmem_load_3_req" [../saxpy.cpp:27]   --->   Operation 105 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 106 [5/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_5, i32, i1 %gmem_load_4_req" [../saxpy.cpp:27]   --->   Operation 106 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 107 [6/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_6, i32, i1 %gmem_load_5_req" [../saxpy.cpp:27]   --->   Operation 107 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 108 [7/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_7, i32, i1 %gmem_load_6_req" [../saxpy.cpp:27]   --->   Operation 108 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 109 [1/1] (3.52ns)   --->   "%add_ln27_7 = add i64 %x_read, i64" [../saxpy.cpp:27]   --->   Operation 109 'add' 'add_ln27_7' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln27_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_7, i32, i32" [../saxpy.cpp:27]   --->   Operation 110 'partselect' 'trunc_ln27_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln27_8 = sext i62 %trunc_ln27_8" [../saxpy.cpp:27]   --->   Operation 111 'sext' 'sext_ln27_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln27_8" [../saxpy.cpp:27]   --->   Operation 112 'getelementptr' 'gmem_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (3.52ns)   --->   "%add_ln27_8 = add i64 %x_read, i64" [../saxpy.cpp:27]   --->   Operation 113 'add' 'add_ln27_8' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln27_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_8, i32, i32" [../saxpy.cpp:27]   --->   Operation 114 'partselect' 'trunc_ln27_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln27_9 = sext i62 %trunc_ln27_9" [../saxpy.cpp:27]   --->   Operation 115 'sext' 'sext_ln27_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln27_9" [../saxpy.cpp:27]   --->   Operation 116 'getelementptr' 'gmem_addr_9' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 117 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_1, i1 %gmem_load_1_req, i32 %gmem_addr_read" [../saxpy.cpp:27]   --->   Operation 117 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 118 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_2, i32, i1 %gmem_load_1_req" [../saxpy.cpp:27]   --->   Operation 118 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 119 [2/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_3, i32, i1 %gmem_load_2_req" [../saxpy.cpp:27]   --->   Operation 119 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 120 [3/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_4, i32, i1 %gmem_load_3_req" [../saxpy.cpp:27]   --->   Operation 120 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 121 [4/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_5, i32, i1 %gmem_load_4_req" [../saxpy.cpp:27]   --->   Operation 121 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 122 [5/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_6, i32, i1 %gmem_load_5_req" [../saxpy.cpp:27]   --->   Operation 122 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 123 [6/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_7, i32, i1 %gmem_load_6_req" [../saxpy.cpp:27]   --->   Operation 123 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 124 [7/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_8, i32, i1 %gmem_load_7_req" [../saxpy.cpp:27]   --->   Operation 124 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 125 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_2, i1 %gmem_load_2_req, i32 %gmem_addr_1_read" [../saxpy.cpp:27]   --->   Operation 125 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 126 [1/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_3, i32, i1 %gmem_load_2_req" [../saxpy.cpp:27]   --->   Operation 126 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 127 [2/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_4, i32, i1 %gmem_load_3_req" [../saxpy.cpp:27]   --->   Operation 127 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 128 [3/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_5, i32, i1 %gmem_load_4_req" [../saxpy.cpp:27]   --->   Operation 128 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 129 [4/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_6, i32, i1 %gmem_load_5_req" [../saxpy.cpp:27]   --->   Operation 129 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 130 [5/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_7, i32, i1 %gmem_load_6_req" [../saxpy.cpp:27]   --->   Operation 130 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 131 [6/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_8, i32, i1 %gmem_load_7_req" [../saxpy.cpp:27]   --->   Operation 131 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 132 [7/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_9, i32, i1 %gmem_load_8_req" [../saxpy.cpp:27]   --->   Operation 132 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y" [../saxpy.cpp:27]   --->   Operation 133 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_3, i1 %gmem_load_3_req, i32 %gmem_addr_2_read" [../saxpy.cpp:27]   --->   Operation 134 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 135 [1/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_4, i32, i1 %gmem_load_3_req" [../saxpy.cpp:27]   --->   Operation 135 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 136 [2/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_5, i32, i1 %gmem_load_4_req" [../saxpy.cpp:27]   --->   Operation 136 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 137 [3/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_6, i32, i1 %gmem_load_5_req" [../saxpy.cpp:27]   --->   Operation 137 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 138 [4/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_7, i32, i1 %gmem_load_6_req" [../saxpy.cpp:27]   --->   Operation 138 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 139 [5/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_8, i32, i1 %gmem_load_7_req" [../saxpy.cpp:27]   --->   Operation 139 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 140 [6/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_9, i32, i1 %gmem_load_8_req" [../saxpy.cpp:27]   --->   Operation 140 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %y_read, i32, i32" [../saxpy.cpp:32]   --->   Operation 141 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i62 %trunc_ln1" [../saxpy.cpp:32]   --->   Operation 142 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln32" [../saxpy.cpp:32]   --->   Operation 143 'getelementptr' 'gmem_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [7/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_10, i32, i1 %gmem_load_9_req" [../saxpy.cpp:32]   --->   Operation 144 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 145 [1/1] (3.52ns)   --->   "%add_ln32 = add i64 %y_read, i64" [../saxpy.cpp:32]   --->   Operation 145 'add' 'add_ln32' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32, i32, i32" [../saxpy.cpp:32]   --->   Operation 146 'partselect' 'trunc_ln32_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i62 %trunc_ln32_1" [../saxpy.cpp:32]   --->   Operation 147 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln32_1" [../saxpy.cpp:32]   --->   Operation 148 'getelementptr' 'gmem_addr_11' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 149 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_4, i1 %gmem_load_4_req, i32 %gmem_addr_3_read" [../saxpy.cpp:27]   --->   Operation 149 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 150 [1/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_5, i32, i1 %gmem_load_4_req" [../saxpy.cpp:27]   --->   Operation 150 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 151 [2/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_6, i32, i1 %gmem_load_5_req" [../saxpy.cpp:27]   --->   Operation 151 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 152 [3/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_7, i32, i1 %gmem_load_6_req" [../saxpy.cpp:27]   --->   Operation 152 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 153 [4/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_8, i32, i1 %gmem_load_7_req" [../saxpy.cpp:27]   --->   Operation 153 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 154 [5/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_9, i32, i1 %gmem_load_8_req" [../saxpy.cpp:27]   --->   Operation 154 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 155 [6/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_10, i32, i1 %gmem_load_9_req" [../saxpy.cpp:32]   --->   Operation 155 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 156 [7/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_11, i32, i1 %gmem_load_10_req" [../saxpy.cpp:32]   --->   Operation 156 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 157 [1/1] (3.52ns)   --->   "%add_ln32_1 = add i64 %y_read, i64" [../saxpy.cpp:32]   --->   Operation 157 'add' 'add_ln32_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_1, i32, i32" [../saxpy.cpp:32]   --->   Operation 158 'partselect' 'trunc_ln32_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln32_2 = sext i62 %trunc_ln32_2" [../saxpy.cpp:32]   --->   Operation 159 'sext' 'sext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln32_2" [../saxpy.cpp:32]   --->   Operation 160 'getelementptr' 'gmem_addr_12' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 161 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_5, i1 %gmem_load_5_req, i32 %gmem_addr_4_read" [../saxpy.cpp:27]   --->   Operation 161 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 162 [1/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_6, i32, i1 %gmem_load_5_req" [../saxpy.cpp:27]   --->   Operation 162 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 163 [2/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_7, i32, i1 %gmem_load_6_req" [../saxpy.cpp:27]   --->   Operation 163 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 164 [3/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_8, i32, i1 %gmem_load_7_req" [../saxpy.cpp:27]   --->   Operation 164 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 165 [4/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_9, i32, i1 %gmem_load_8_req" [../saxpy.cpp:27]   --->   Operation 165 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 166 [5/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_10, i32, i1 %gmem_load_9_req" [../saxpy.cpp:32]   --->   Operation 166 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 167 [6/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_11, i32, i1 %gmem_load_10_req" [../saxpy.cpp:32]   --->   Operation 167 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 168 [7/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_12, i32, i1 %gmem_load_11_req" [../saxpy.cpp:32]   --->   Operation 168 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 169 [1/1] (3.52ns)   --->   "%add_ln32_2 = add i64 %y_read, i64" [../saxpy.cpp:32]   --->   Operation 169 'add' 'add_ln32_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln32_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_2, i32, i32" [../saxpy.cpp:32]   --->   Operation 170 'partselect' 'trunc_ln32_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln32_3 = sext i62 %trunc_ln32_3" [../saxpy.cpp:32]   --->   Operation 171 'sext' 'sext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln32_3" [../saxpy.cpp:32]   --->   Operation 172 'getelementptr' 'gmem_addr_13' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 173 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_6, i1 %gmem_load_6_req, i32 %gmem_addr_5_read" [../saxpy.cpp:27]   --->   Operation 173 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 174 [1/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_7, i32, i1 %gmem_load_6_req" [../saxpy.cpp:27]   --->   Operation 174 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 175 [2/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_8, i32, i1 %gmem_load_7_req" [../saxpy.cpp:27]   --->   Operation 175 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 176 [3/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_9, i32, i1 %gmem_load_8_req" [../saxpy.cpp:27]   --->   Operation 176 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 177 [4/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_10, i32, i1 %gmem_load_9_req" [../saxpy.cpp:32]   --->   Operation 177 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 178 [5/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_11, i32, i1 %gmem_load_10_req" [../saxpy.cpp:32]   --->   Operation 178 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 179 [6/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_12, i32, i1 %gmem_load_11_req" [../saxpy.cpp:32]   --->   Operation 179 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 180 [7/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_13, i32, i1 %gmem_load_12_req" [../saxpy.cpp:32]   --->   Operation 180 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 181 [1/1] (3.52ns)   --->   "%add_ln32_3 = add i64 %y_read, i64" [../saxpy.cpp:32]   --->   Operation 181 'add' 'add_ln32_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln32_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_3, i32, i32" [../saxpy.cpp:32]   --->   Operation 182 'partselect' 'trunc_ln32_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln32_4 = sext i62 %trunc_ln32_4" [../saxpy.cpp:32]   --->   Operation 183 'sext' 'sext_ln32_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln32_4" [../saxpy.cpp:32]   --->   Operation 184 'getelementptr' 'gmem_addr_14' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 185 [1/1] (7.30ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_7, i1 %gmem_load_7_req, i32 %gmem_addr_6_read" [../saxpy.cpp:27]   --->   Operation 185 'read' 'gmem_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 186 [1/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_8, i32, i1 %gmem_load_7_req" [../saxpy.cpp:27]   --->   Operation 186 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 187 [2/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_9, i32, i1 %gmem_load_8_req" [../saxpy.cpp:27]   --->   Operation 187 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 188 [3/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_10, i32, i1 %gmem_load_9_req" [../saxpy.cpp:32]   --->   Operation 188 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 189 [4/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_11, i32, i1 %gmem_load_10_req" [../saxpy.cpp:32]   --->   Operation 189 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 190 [5/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_12, i32, i1 %gmem_load_11_req" [../saxpy.cpp:32]   --->   Operation 190 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 191 [6/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_13, i32, i1 %gmem_load_12_req" [../saxpy.cpp:32]   --->   Operation 191 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 192 [7/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_14, i32, i1 %gmem_load_13_req" [../saxpy.cpp:32]   --->   Operation 192 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 193 [1/1] (3.52ns)   --->   "%add_ln32_4 = add i64 %y_read, i64" [../saxpy.cpp:32]   --->   Operation 193 'add' 'add_ln32_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln32_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_4, i32, i32" [../saxpy.cpp:32]   --->   Operation 194 'partselect' 'trunc_ln32_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln32_5 = sext i62 %trunc_ln32_5" [../saxpy.cpp:32]   --->   Operation 195 'sext' 'sext_ln32_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln32_5" [../saxpy.cpp:32]   --->   Operation 196 'getelementptr' 'gmem_addr_15' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a" [../saxpy.cpp:27]   --->   Operation 197 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%buf = bitcast i32 %gmem_addr_read" [../saxpy.cpp:27]   --->   Operation 198 'bitcast' 'buf' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (7.30ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_8, i1 %gmem_load_8_req, i32 %gmem_addr_7_read" [../saxpy.cpp:27]   --->   Operation 199 'read' 'gmem_addr_8_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 200 [1/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_9, i32, i1 %gmem_load_8_req" [../saxpy.cpp:27]   --->   Operation 200 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 201 [2/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_10, i32, i1 %gmem_load_9_req" [../saxpy.cpp:32]   --->   Operation 201 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 202 [3/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_11, i32, i1 %gmem_load_10_req" [../saxpy.cpp:32]   --->   Operation 202 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 203 [4/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_12, i32, i1 %gmem_load_11_req" [../saxpy.cpp:32]   --->   Operation 203 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 204 [5/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_13, i32, i1 %gmem_load_12_req" [../saxpy.cpp:32]   --->   Operation 204 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 205 [6/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_14, i32, i1 %gmem_load_13_req" [../saxpy.cpp:32]   --->   Operation 205 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 206 [7/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_15, i32, i1 %gmem_load_14_req" [../saxpy.cpp:32]   --->   Operation 206 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 207 [1/1] (3.52ns)   --->   "%add_ln32_5 = add i64 %y_read, i64" [../saxpy.cpp:32]   --->   Operation 207 'add' 'add_ln32_5' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln32_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_5, i32, i32" [../saxpy.cpp:32]   --->   Operation 208 'partselect' 'trunc_ln32_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln32_6 = sext i62 %trunc_ln32_6" [../saxpy.cpp:32]   --->   Operation 209 'sext' 'sext_ln32_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln32_6" [../saxpy.cpp:32]   --->   Operation 210 'getelementptr' 'gmem_addr_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [4/4] (5.70ns)   --->   "%buf_10 = fmul i32 %buf, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 211 'fmul' 'buf_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%buf_1 = bitcast i32 %gmem_addr_1_read" [../saxpy.cpp:27]   --->   Operation 212 'bitcast' 'buf_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (7.30ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_9, i1 %gmem_load_9_req, i32 %gmem_addr_8_read" [../saxpy.cpp:27]   --->   Operation 213 'read' 'gmem_addr_9_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 214 [1/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_10, i32, i1 %gmem_load_9_req" [../saxpy.cpp:32]   --->   Operation 214 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 215 [2/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_11, i32, i1 %gmem_load_10_req" [../saxpy.cpp:32]   --->   Operation 215 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 216 [3/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_12, i32, i1 %gmem_load_11_req" [../saxpy.cpp:32]   --->   Operation 216 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 217 [4/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_13, i32, i1 %gmem_load_12_req" [../saxpy.cpp:32]   --->   Operation 217 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 218 [5/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_14, i32, i1 %gmem_load_13_req" [../saxpy.cpp:32]   --->   Operation 218 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 219 [6/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_15, i32, i1 %gmem_load_14_req" [../saxpy.cpp:32]   --->   Operation 219 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 220 [7/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_16, i32, i1 %gmem_load_15_req" [../saxpy.cpp:32]   --->   Operation 220 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 221 [1/1] (3.52ns)   --->   "%add_ln32_6 = add i64 %y_read, i64" [../saxpy.cpp:32]   --->   Operation 221 'add' 'add_ln32_6' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln32_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_6, i32, i32" [../saxpy.cpp:32]   --->   Operation 222 'partselect' 'trunc_ln32_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln32_7 = sext i62 %trunc_ln32_7" [../saxpy.cpp:32]   --->   Operation 223 'sext' 'sext_ln32_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln32_7" [../saxpy.cpp:32]   --->   Operation 224 'getelementptr' 'gmem_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 225 [3/4] (5.70ns)   --->   "%buf_10 = fmul i32 %buf, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 225 'fmul' 'buf_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 226 [4/4] (5.70ns)   --->   "%buf_11 = fmul i32 %buf_1, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 226 'fmul' 'buf_11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%buf_2 = bitcast i32 %gmem_addr_2_read" [../saxpy.cpp:27]   --->   Operation 227 'bitcast' 'buf_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%buf_3 = bitcast i32 %gmem_addr_3_read" [../saxpy.cpp:27]   --->   Operation 228 'bitcast' 'buf_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%buf_4 = bitcast i32 %gmem_addr_4_read" [../saxpy.cpp:27]   --->   Operation 229 'bitcast' 'buf_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%buf_5 = bitcast i32 %gmem_addr_5_read" [../saxpy.cpp:27]   --->   Operation 230 'bitcast' 'buf_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%buf_6 = bitcast i32 %gmem_addr_6_read" [../saxpy.cpp:27]   --->   Operation 231 'bitcast' 'buf_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%buf_7 = bitcast i32 %gmem_addr_7_read" [../saxpy.cpp:27]   --->   Operation 232 'bitcast' 'buf_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%buf_8 = bitcast i32 %gmem_addr_8_read" [../saxpy.cpp:27]   --->   Operation 233 'bitcast' 'buf_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%buf_9 = bitcast i32 %gmem_addr_9_read" [../saxpy.cpp:27]   --->   Operation 234 'bitcast' 'buf_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 235 [1/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_11, i32, i1 %gmem_load_10_req" [../saxpy.cpp:32]   --->   Operation 235 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 236 [2/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_12, i32, i1 %gmem_load_11_req" [../saxpy.cpp:32]   --->   Operation 236 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 237 [3/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_13, i32, i1 %gmem_load_12_req" [../saxpy.cpp:32]   --->   Operation 237 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 238 [4/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_14, i32, i1 %gmem_load_13_req" [../saxpy.cpp:32]   --->   Operation 238 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 239 [5/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_15, i32, i1 %gmem_load_14_req" [../saxpy.cpp:32]   --->   Operation 239 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 240 [6/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_16, i32, i1 %gmem_load_15_req" [../saxpy.cpp:32]   --->   Operation 240 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 241 [7/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_17, i32, i1 %gmem_load_16_req" [../saxpy.cpp:32]   --->   Operation 241 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 242 [1/1] (3.52ns)   --->   "%add_ln32_7 = add i64 %y_read, i64" [../saxpy.cpp:32]   --->   Operation 242 'add' 'add_ln32_7' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln32_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_7, i32, i32" [../saxpy.cpp:32]   --->   Operation 243 'partselect' 'trunc_ln32_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln32_8 = sext i62 %trunc_ln32_8" [../saxpy.cpp:32]   --->   Operation 244 'sext' 'sext_ln32_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln32_8" [../saxpy.cpp:32]   --->   Operation 245 'getelementptr' 'gmem_addr_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (3.52ns)   --->   "%add_ln32_8 = add i64 %y_read, i64" [../saxpy.cpp:32]   --->   Operation 246 'add' 'add_ln32_8' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln32_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32_8, i32, i32" [../saxpy.cpp:32]   --->   Operation 247 'partselect' 'trunc_ln32_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln32_9 = sext i62 %trunc_ln32_9" [../saxpy.cpp:32]   --->   Operation 248 'sext' 'sext_ln32_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln32_9" [../saxpy.cpp:32]   --->   Operation 249 'getelementptr' 'gmem_addr_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [2/4] (5.70ns)   --->   "%buf_10 = fmul i32 %buf, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 250 'fmul' 'buf_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 251 [3/4] (5.70ns)   --->   "%buf_11 = fmul i32 %buf_1, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 251 'fmul' 'buf_11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 252 [4/4] (5.70ns)   --->   "%buf_12 = fmul i32 %buf_2, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 252 'fmul' 'buf_12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 253 [4/4] (5.70ns)   --->   "%buf_13 = fmul i32 %buf_3, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 253 'fmul' 'buf_13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 254 [4/4] (5.70ns)   --->   "%buf_14 = fmul i32 %buf_4, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 254 'fmul' 'buf_14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 255 [4/4] (5.70ns)   --->   "%buf_15 = fmul i32 %buf_5, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 255 'fmul' 'buf_15' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 256 [4/4] (5.70ns)   --->   "%buf_16 = fmul i32 %buf_6, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 256 'fmul' 'buf_16' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [4/4] (5.70ns)   --->   "%buf_17 = fmul i32 %buf_7, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 257 'fmul' 'buf_17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 258 [4/4] (5.70ns)   --->   "%buf_18 = fmul i32 %buf_8, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 258 'fmul' 'buf_18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 259 [4/4] (5.70ns)   --->   "%buf_19 = fmul i32 %buf_9, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 259 'fmul' 'buf_19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 260 [1/1] (7.30ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_10, i1 %gmem_load_10_req, i32 %gmem_addr_9_read" [../saxpy.cpp:32]   --->   Operation 260 'read' 'gmem_addr_10_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 261 [1/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_12, i32, i1 %gmem_load_11_req" [../saxpy.cpp:32]   --->   Operation 261 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 262 [2/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_13, i32, i1 %gmem_load_12_req" [../saxpy.cpp:32]   --->   Operation 262 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 263 [3/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_14, i32, i1 %gmem_load_13_req" [../saxpy.cpp:32]   --->   Operation 263 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 264 [4/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_15, i32, i1 %gmem_load_14_req" [../saxpy.cpp:32]   --->   Operation 264 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 265 [5/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_16, i32, i1 %gmem_load_15_req" [../saxpy.cpp:32]   --->   Operation 265 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 266 [6/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_17, i32, i1 %gmem_load_16_req" [../saxpy.cpp:32]   --->   Operation 266 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 267 [7/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_18, i32, i1 %gmem_load_17_req" [../saxpy.cpp:32]   --->   Operation 267 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 268 [1/4] (5.70ns)   --->   "%buf_10 = fmul i32 %buf, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 268 'fmul' 'buf_10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 269 [2/4] (5.70ns)   --->   "%buf_11 = fmul i32 %buf_1, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 269 'fmul' 'buf_11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 270 [3/4] (5.70ns)   --->   "%buf_12 = fmul i32 %buf_2, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 270 'fmul' 'buf_12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 271 [3/4] (5.70ns)   --->   "%buf_13 = fmul i32 %buf_3, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 271 'fmul' 'buf_13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 272 [3/4] (5.70ns)   --->   "%buf_14 = fmul i32 %buf_4, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 272 'fmul' 'buf_14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 273 [3/4] (5.70ns)   --->   "%buf_15 = fmul i32 %buf_5, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 273 'fmul' 'buf_15' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 274 [3/4] (5.70ns)   --->   "%buf_16 = fmul i32 %buf_6, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 274 'fmul' 'buf_16' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 275 [3/4] (5.70ns)   --->   "%buf_17 = fmul i32 %buf_7, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 275 'fmul' 'buf_17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 276 [3/4] (5.70ns)   --->   "%buf_18 = fmul i32 %buf_8, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 276 'fmul' 'buf_18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 277 [3/4] (5.70ns)   --->   "%buf_19 = fmul i32 %buf_9, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 277 'fmul' 'buf_19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.31>
ST_20 : Operation 278 [1/1] (0.00ns)   --->   "%ybuf = bitcast i32 %gmem_addr_10_read" [../saxpy.cpp:32]   --->   Operation 278 'bitcast' 'ybuf' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 279 [1/1] (7.30ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_11, i1 %gmem_load_11_req, i32 %gmem_addr_10_read" [../saxpy.cpp:32]   --->   Operation 279 'read' 'gmem_addr_11_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 280 [1/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_13, i32, i1 %gmem_load_12_req" [../saxpy.cpp:32]   --->   Operation 280 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 281 [2/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_14, i32, i1 %gmem_load_13_req" [../saxpy.cpp:32]   --->   Operation 281 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 282 [3/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_15, i32, i1 %gmem_load_14_req" [../saxpy.cpp:32]   --->   Operation 282 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 283 [4/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_16, i32, i1 %gmem_load_15_req" [../saxpy.cpp:32]   --->   Operation 283 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 284 [5/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_17, i32, i1 %gmem_load_16_req" [../saxpy.cpp:32]   --->   Operation 284 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 285 [6/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_18, i32, i1 %gmem_load_17_req" [../saxpy.cpp:32]   --->   Operation 285 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 286 [7/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_19, i32, i1 %gmem_load_18_req" [../saxpy.cpp:32]   --->   Operation 286 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 287 [5/5] (8.31ns)   --->   "%ybuf_19 = fadd i32 %ybuf, i32 %buf_10" [../saxpy.cpp:42]   --->   Operation 287 'fadd' 'ybuf_19' <Predicate = true> <Delay = 8.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 288 [1/4] (5.70ns)   --->   "%buf_11 = fmul i32 %buf_1, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 288 'fmul' 'buf_11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 289 [2/4] (5.70ns)   --->   "%buf_12 = fmul i32 %buf_2, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 289 'fmul' 'buf_12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 290 [2/4] (5.70ns)   --->   "%buf_13 = fmul i32 %buf_3, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 290 'fmul' 'buf_13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 291 [2/4] (5.70ns)   --->   "%buf_14 = fmul i32 %buf_4, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 291 'fmul' 'buf_14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 292 [2/4] (5.70ns)   --->   "%buf_15 = fmul i32 %buf_5, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 292 'fmul' 'buf_15' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 293 [2/4] (5.70ns)   --->   "%buf_16 = fmul i32 %buf_6, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 293 'fmul' 'buf_16' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 294 [2/4] (5.70ns)   --->   "%buf_17 = fmul i32 %buf_7, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 294 'fmul' 'buf_17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [2/4] (5.70ns)   --->   "%buf_18 = fmul i32 %buf_8, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 295 'fmul' 'buf_18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [2/4] (5.70ns)   --->   "%buf_19 = fmul i32 %buf_9, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 296 'fmul' 'buf_19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 297 [1/1] (7.30ns)   --->   "%gmem_addr_10_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i64 %gmem_addr_10, i32, i32 %gmem_addr_10_read" [../saxpy.cpp:47]   --->   Operation 297 'writereq' 'gmem_addr_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.31>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%ybuf_1 = bitcast i32 %gmem_addr_11_read" [../saxpy.cpp:32]   --->   Operation 298 'bitcast' 'ybuf_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (7.30ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_12, i1 %gmem_load_12_req, i32 %gmem_addr_11_read" [../saxpy.cpp:32]   --->   Operation 299 'read' 'gmem_addr_12_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 300 [1/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_14, i32, i1 %gmem_load_13_req" [../saxpy.cpp:32]   --->   Operation 300 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 301 [2/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_15, i32, i1 %gmem_load_14_req" [../saxpy.cpp:32]   --->   Operation 301 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 302 [3/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_16, i32, i1 %gmem_load_15_req" [../saxpy.cpp:32]   --->   Operation 302 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 303 [4/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_17, i32, i1 %gmem_load_16_req" [../saxpy.cpp:32]   --->   Operation 303 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 304 [5/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_18, i32, i1 %gmem_load_17_req" [../saxpy.cpp:32]   --->   Operation 304 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 305 [6/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_19, i32, i1 %gmem_load_18_req" [../saxpy.cpp:32]   --->   Operation 305 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 306 [4/5] (7.25ns)   --->   "%ybuf_19 = fadd i32 %ybuf, i32 %buf_10" [../saxpy.cpp:42]   --->   Operation 306 'fadd' 'ybuf_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 307 [5/5] (8.31ns)   --->   "%ybuf_10 = fadd i32 %ybuf_1, i32 %buf_11" [../saxpy.cpp:42]   --->   Operation 307 'fadd' 'ybuf_10' <Predicate = true> <Delay = 8.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 308 [1/4] (5.70ns)   --->   "%buf_12 = fmul i32 %buf_2, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 308 'fmul' 'buf_12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 309 [1/4] (5.70ns)   --->   "%buf_13 = fmul i32 %buf_3, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 309 'fmul' 'buf_13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 310 [1/4] (5.70ns)   --->   "%buf_14 = fmul i32 %buf_4, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 310 'fmul' 'buf_14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 311 [1/4] (5.70ns)   --->   "%buf_15 = fmul i32 %buf_5, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 311 'fmul' 'buf_15' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 312 [1/4] (5.70ns)   --->   "%buf_16 = fmul i32 %buf_6, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 312 'fmul' 'buf_16' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 313 [1/4] (5.70ns)   --->   "%buf_17 = fmul i32 %buf_7, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 313 'fmul' 'buf_17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 314 [1/4] (5.70ns)   --->   "%buf_18 = fmul i32 %buf_8, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 314 'fmul' 'buf_18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 315 [1/4] (5.70ns)   --->   "%buf_19 = fmul i32 %buf_9, i32 %a_read" [../saxpy.cpp:37]   --->   Operation 315 'fmul' 'buf_19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 316 [1/1] (7.30ns)   --->   "%gmem_addr_11_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i64 %gmem_addr_11, i32, i1 %gmem_addr_10_req, i32 %gmem_addr_11_read" [../saxpy.cpp:47]   --->   Operation 316 'writereq' 'gmem_addr_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.31>
ST_22 : Operation 317 [1/1] (0.00ns)   --->   "%ybuf_2 = bitcast i32 %gmem_addr_12_read" [../saxpy.cpp:32]   --->   Operation 317 'bitcast' 'ybuf_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 318 [1/1] (7.30ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_13, i1 %gmem_load_13_req, i32 %gmem_addr_12_read" [../saxpy.cpp:32]   --->   Operation 318 'read' 'gmem_addr_13_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 319 [1/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_15, i32, i1 %gmem_load_14_req" [../saxpy.cpp:32]   --->   Operation 319 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 320 [2/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_16, i32, i1 %gmem_load_15_req" [../saxpy.cpp:32]   --->   Operation 320 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 321 [3/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_17, i32, i1 %gmem_load_16_req" [../saxpy.cpp:32]   --->   Operation 321 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 322 [4/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_18, i32, i1 %gmem_load_17_req" [../saxpy.cpp:32]   --->   Operation 322 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 323 [5/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_19, i32, i1 %gmem_load_18_req" [../saxpy.cpp:32]   --->   Operation 323 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 324 [3/5] (7.25ns)   --->   "%ybuf_19 = fadd i32 %ybuf, i32 %buf_10" [../saxpy.cpp:42]   --->   Operation 324 'fadd' 'ybuf_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 325 [4/5] (7.25ns)   --->   "%ybuf_10 = fadd i32 %ybuf_1, i32 %buf_11" [../saxpy.cpp:42]   --->   Operation 325 'fadd' 'ybuf_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 326 [5/5] (8.31ns)   --->   "%ybuf_11 = fadd i32 %ybuf_2, i32 %buf_12" [../saxpy.cpp:42]   --->   Operation 326 'fadd' 'ybuf_11' <Predicate = true> <Delay = 8.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 327 [1/1] (7.30ns)   --->   "%gmem_addr_12_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i64 %gmem_addr_12, i32, i1 %gmem_addr_11_req, i32 %gmem_addr_12_read" [../saxpy.cpp:47]   --->   Operation 327 'writereq' 'gmem_addr_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.31>
ST_23 : Operation 328 [1/1] (0.00ns)   --->   "%ybuf_3 = bitcast i32 %gmem_addr_13_read" [../saxpy.cpp:32]   --->   Operation 328 'bitcast' 'ybuf_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 329 [1/1] (7.30ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_14, i1 %gmem_load_14_req, i32 %gmem_addr_13_read" [../saxpy.cpp:32]   --->   Operation 329 'read' 'gmem_addr_14_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 330 [1/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_16, i32, i1 %gmem_load_15_req" [../saxpy.cpp:32]   --->   Operation 330 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 331 [2/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_17, i32, i1 %gmem_load_16_req" [../saxpy.cpp:32]   --->   Operation 331 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 332 [3/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_18, i32, i1 %gmem_load_17_req" [../saxpy.cpp:32]   --->   Operation 332 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 333 [4/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_19, i32, i1 %gmem_load_18_req" [../saxpy.cpp:32]   --->   Operation 333 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 334 [2/5] (7.25ns)   --->   "%ybuf_19 = fadd i32 %ybuf, i32 %buf_10" [../saxpy.cpp:42]   --->   Operation 334 'fadd' 'ybuf_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 335 [3/5] (7.25ns)   --->   "%ybuf_10 = fadd i32 %ybuf_1, i32 %buf_11" [../saxpy.cpp:42]   --->   Operation 335 'fadd' 'ybuf_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 336 [4/5] (7.25ns)   --->   "%ybuf_11 = fadd i32 %ybuf_2, i32 %buf_12" [../saxpy.cpp:42]   --->   Operation 336 'fadd' 'ybuf_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 337 [5/5] (8.31ns)   --->   "%ybuf_12 = fadd i32 %ybuf_3, i32 %buf_13" [../saxpy.cpp:42]   --->   Operation 337 'fadd' 'ybuf_12' <Predicate = true> <Delay = 8.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 338 [1/1] (7.30ns)   --->   "%gmem_addr_13_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i64 %gmem_addr_13, i32, i1 %gmem_addr_12_req, i32 %gmem_addr_13_read" [../saxpy.cpp:47]   --->   Operation 338 'writereq' 'gmem_addr_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.31>
ST_24 : Operation 339 [1/1] (0.00ns)   --->   "%ybuf_4 = bitcast i32 %gmem_addr_14_read" [../saxpy.cpp:32]   --->   Operation 339 'bitcast' 'ybuf_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 340 [1/1] (7.30ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_15, i1 %gmem_load_15_req, i32 %gmem_addr_14_read" [../saxpy.cpp:32]   --->   Operation 340 'read' 'gmem_addr_15_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 341 [1/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_17, i32, i1 %gmem_load_16_req" [../saxpy.cpp:32]   --->   Operation 341 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 342 [2/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_18, i32, i1 %gmem_load_17_req" [../saxpy.cpp:32]   --->   Operation 342 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 343 [3/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_19, i32, i1 %gmem_load_18_req" [../saxpy.cpp:32]   --->   Operation 343 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 344 [1/5] (7.25ns)   --->   "%ybuf_19 = fadd i32 %ybuf, i32 %buf_10" [../saxpy.cpp:42]   --->   Operation 344 'fadd' 'ybuf_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 345 [2/5] (7.25ns)   --->   "%ybuf_10 = fadd i32 %ybuf_1, i32 %buf_11" [../saxpy.cpp:42]   --->   Operation 345 'fadd' 'ybuf_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 346 [3/5] (7.25ns)   --->   "%ybuf_11 = fadd i32 %ybuf_2, i32 %buf_12" [../saxpy.cpp:42]   --->   Operation 346 'fadd' 'ybuf_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 347 [4/5] (7.25ns)   --->   "%ybuf_12 = fadd i32 %ybuf_3, i32 %buf_13" [../saxpy.cpp:42]   --->   Operation 347 'fadd' 'ybuf_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 348 [5/5] (8.31ns)   --->   "%ybuf_13 = fadd i32 %ybuf_4, i32 %buf_14" [../saxpy.cpp:42]   --->   Operation 348 'fadd' 'ybuf_13' <Predicate = true> <Delay = 8.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 349 [1/1] (7.30ns)   --->   "%gmem_addr_14_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i64 %gmem_addr_14, i32, i1 %gmem_addr_13_req, i32 %gmem_addr_14_read" [../saxpy.cpp:47]   --->   Operation 349 'writereq' 'gmem_addr_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 8.31>
ST_25 : Operation 350 [1/1] (0.00ns)   --->   "%ybuf_5 = bitcast i32 %gmem_addr_15_read" [../saxpy.cpp:32]   --->   Operation 350 'bitcast' 'ybuf_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 351 [1/1] (7.30ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_16, i1 %gmem_load_16_req, i32 %gmem_addr_15_read" [../saxpy.cpp:32]   --->   Operation 351 'read' 'gmem_addr_16_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 352 [1/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_18, i32, i1 %gmem_load_17_req" [../saxpy.cpp:32]   --->   Operation 352 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 353 [2/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_19, i32, i1 %gmem_load_18_req" [../saxpy.cpp:32]   --->   Operation 353 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 354 [1/5] (7.25ns)   --->   "%ybuf_10 = fadd i32 %ybuf_1, i32 %buf_11" [../saxpy.cpp:42]   --->   Operation 354 'fadd' 'ybuf_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 355 [2/5] (7.25ns)   --->   "%ybuf_11 = fadd i32 %ybuf_2, i32 %buf_12" [../saxpy.cpp:42]   --->   Operation 355 'fadd' 'ybuf_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 356 [3/5] (7.25ns)   --->   "%ybuf_12 = fadd i32 %ybuf_3, i32 %buf_13" [../saxpy.cpp:42]   --->   Operation 356 'fadd' 'ybuf_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 357 [4/5] (7.25ns)   --->   "%ybuf_13 = fadd i32 %ybuf_4, i32 %buf_14" [../saxpy.cpp:42]   --->   Operation 357 'fadd' 'ybuf_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 358 [5/5] (8.31ns)   --->   "%ybuf_14 = fadd i32 %ybuf_5, i32 %buf_15" [../saxpy.cpp:42]   --->   Operation 358 'fadd' 'ybuf_14' <Predicate = true> <Delay = 8.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 359 [1/1] (7.30ns)   --->   "%gmem_addr_15_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i64 %gmem_addr_15, i32, i1 %gmem_addr_14_req, i32 %gmem_addr_15_read" [../saxpy.cpp:47]   --->   Operation 359 'writereq' 'gmem_addr_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 8.31>
ST_26 : Operation 360 [1/1] (0.00ns)   --->   "%ybuf_6 = bitcast i32 %gmem_addr_16_read" [../saxpy.cpp:32]   --->   Operation 360 'bitcast' 'ybuf_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 361 [1/1] (7.30ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_17, i1 %gmem_load_17_req, i32 %gmem_addr_16_read" [../saxpy.cpp:32]   --->   Operation 361 'read' 'gmem_addr_17_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 362 [1/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_19, i32, i1 %gmem_load_18_req" [../saxpy.cpp:32]   --->   Operation 362 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 363 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %ybuf_19" [../saxpy.cpp:47]   --->   Operation 363 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 364 [1/5] (7.25ns)   --->   "%ybuf_11 = fadd i32 %ybuf_2, i32 %buf_12" [../saxpy.cpp:42]   --->   Operation 364 'fadd' 'ybuf_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 365 [2/5] (7.25ns)   --->   "%ybuf_12 = fadd i32 %ybuf_3, i32 %buf_13" [../saxpy.cpp:42]   --->   Operation 365 'fadd' 'ybuf_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 366 [3/5] (7.25ns)   --->   "%ybuf_13 = fadd i32 %ybuf_4, i32 %buf_14" [../saxpy.cpp:42]   --->   Operation 366 'fadd' 'ybuf_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 367 [4/5] (7.25ns)   --->   "%ybuf_14 = fadd i32 %ybuf_5, i32 %buf_15" [../saxpy.cpp:42]   --->   Operation 367 'fadd' 'ybuf_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 368 [5/5] (8.31ns)   --->   "%ybuf_15 = fadd i32 %ybuf_6, i32 %buf_16" [../saxpy.cpp:42]   --->   Operation 368 'fadd' 'ybuf_15' <Predicate = true> <Delay = 8.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 369 [1/1] (7.30ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i64 %gmem_addr_10, i32 %bitcast_ln47, i4, i1 %gmem_addr_10_req, i1 %gmem_load_19_req, i1 %gmem_load_18_req, i1 %gmem_load_17_req, i1 %gmem_load_16_req, i1 %gmem_load_15_req, i1 %gmem_load_14_req, i1 %gmem_load_13_req, i1 %gmem_load_12_req, i1 %gmem_load_11_req" [../saxpy.cpp:47]   --->   Operation 369 'write' 'write_ln47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 370 [1/1] (7.30ns)   --->   "%gmem_addr_16_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i64 %gmem_addr_16, i32, i1 %gmem_addr_15_req, i32 %gmem_addr_16_read" [../saxpy.cpp:47]   --->   Operation 370 'writereq' 'gmem_addr_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.31>
ST_27 : Operation 371 [1/1] (0.00ns)   --->   "%ybuf_7 = bitcast i32 %gmem_addr_17_read" [../saxpy.cpp:32]   --->   Operation 371 'bitcast' 'ybuf_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 372 [1/1] (7.30ns)   --->   "%gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_18, i1 %gmem_load_18_req, i32 %gmem_addr_17_read" [../saxpy.cpp:32]   --->   Operation 372 'read' 'gmem_addr_18_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 373 [1/1] (0.00ns)   --->   "%bitcast_ln47_1 = bitcast i32 %ybuf_10" [../saxpy.cpp:47]   --->   Operation 373 'bitcast' 'bitcast_ln47_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 374 [1/5] (7.25ns)   --->   "%ybuf_12 = fadd i32 %ybuf_3, i32 %buf_13" [../saxpy.cpp:42]   --->   Operation 374 'fadd' 'ybuf_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 375 [2/5] (7.25ns)   --->   "%ybuf_13 = fadd i32 %ybuf_4, i32 %buf_14" [../saxpy.cpp:42]   --->   Operation 375 'fadd' 'ybuf_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 376 [3/5] (7.25ns)   --->   "%ybuf_14 = fadd i32 %ybuf_5, i32 %buf_15" [../saxpy.cpp:42]   --->   Operation 376 'fadd' 'ybuf_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 377 [4/5] (7.25ns)   --->   "%ybuf_15 = fadd i32 %ybuf_6, i32 %buf_16" [../saxpy.cpp:42]   --->   Operation 377 'fadd' 'ybuf_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 378 [5/5] (8.31ns)   --->   "%ybuf_16 = fadd i32 %ybuf_7, i32 %buf_17" [../saxpy.cpp:42]   --->   Operation 378 'fadd' 'ybuf_16' <Predicate = true> <Delay = 8.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 379 [5/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_10, void %write_ln47" [../saxpy.cpp:47]   --->   Operation 379 'writeresp' 'gmem_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 380 [1/1] (7.30ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i64 %gmem_addr_11, i32 %bitcast_ln47_1, i4, i1 %gmem_addr_11_req, void %write_ln47" [../saxpy.cpp:47]   --->   Operation 380 'write' 'write_ln47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 381 [1/1] (7.30ns)   --->   "%gmem_addr_17_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i64 %gmem_addr_17, i32, i1 %gmem_addr_16_req, i32 %gmem_addr_17_read" [../saxpy.cpp:47]   --->   Operation 381 'writereq' 'gmem_addr_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.31>
ST_28 : Operation 382 [1/1] (0.00ns)   --->   "%ybuf_8 = bitcast i32 %gmem_addr_18_read" [../saxpy.cpp:32]   --->   Operation 382 'bitcast' 'ybuf_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 383 [1/1] (7.30ns)   --->   "%gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_19, i1 %gmem_load_19_req, i32 %gmem_addr_18_read" [../saxpy.cpp:32]   --->   Operation 383 'read' 'gmem_addr_19_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 384 [1/1] (0.00ns)   --->   "%bitcast_ln47_2 = bitcast i32 %ybuf_11" [../saxpy.cpp:47]   --->   Operation 384 'bitcast' 'bitcast_ln47_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 385 [1/5] (7.25ns)   --->   "%ybuf_13 = fadd i32 %ybuf_4, i32 %buf_14" [../saxpy.cpp:42]   --->   Operation 385 'fadd' 'ybuf_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 386 [2/5] (7.25ns)   --->   "%ybuf_14 = fadd i32 %ybuf_5, i32 %buf_15" [../saxpy.cpp:42]   --->   Operation 386 'fadd' 'ybuf_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 387 [3/5] (7.25ns)   --->   "%ybuf_15 = fadd i32 %ybuf_6, i32 %buf_16" [../saxpy.cpp:42]   --->   Operation 387 'fadd' 'ybuf_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 388 [4/5] (7.25ns)   --->   "%ybuf_16 = fadd i32 %ybuf_7, i32 %buf_17" [../saxpy.cpp:42]   --->   Operation 388 'fadd' 'ybuf_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 389 [5/5] (8.31ns)   --->   "%ybuf_17 = fadd i32 %ybuf_8, i32 %buf_18" [../saxpy.cpp:42]   --->   Operation 389 'fadd' 'ybuf_17' <Predicate = true> <Delay = 8.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 390 [4/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_10, void %write_ln47" [../saxpy.cpp:47]   --->   Operation 390 'writeresp' 'gmem_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 391 [5/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_11, void %write_ln47, i1 %gmem_addr_10_resp" [../saxpy.cpp:47]   --->   Operation 391 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 392 [1/1] (7.30ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i64 %gmem_addr_12, i32 %bitcast_ln47_2, i4, i1 %gmem_addr_12_req, void %write_ln47" [../saxpy.cpp:47]   --->   Operation 392 'write' 'write_ln47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 393 [1/1] (7.30ns)   --->   "%gmem_addr_18_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i64 %gmem_addr_18, i32, i1 %gmem_addr_17_req, i32 %gmem_addr_18_read" [../saxpy.cpp:47]   --->   Operation 393 'writereq' 'gmem_addr_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 8.31>
ST_29 : Operation 394 [1/1] (0.00ns)   --->   "%ybuf_9 = bitcast i32 %gmem_addr_19_read" [../saxpy.cpp:32]   --->   Operation 394 'bitcast' 'ybuf_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 395 [1/1] (0.00ns)   --->   "%bitcast_ln47_3 = bitcast i32 %ybuf_12" [../saxpy.cpp:47]   --->   Operation 395 'bitcast' 'bitcast_ln47_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 396 [1/5] (7.25ns)   --->   "%ybuf_14 = fadd i32 %ybuf_5, i32 %buf_15" [../saxpy.cpp:42]   --->   Operation 396 'fadd' 'ybuf_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 397 [2/5] (7.25ns)   --->   "%ybuf_15 = fadd i32 %ybuf_6, i32 %buf_16" [../saxpy.cpp:42]   --->   Operation 397 'fadd' 'ybuf_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 398 [3/5] (7.25ns)   --->   "%ybuf_16 = fadd i32 %ybuf_7, i32 %buf_17" [../saxpy.cpp:42]   --->   Operation 398 'fadd' 'ybuf_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 399 [4/5] (7.25ns)   --->   "%ybuf_17 = fadd i32 %ybuf_8, i32 %buf_18" [../saxpy.cpp:42]   --->   Operation 399 'fadd' 'ybuf_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 400 [5/5] (8.31ns)   --->   "%ybuf_18 = fadd i32 %ybuf_9, i32 %buf_19" [../saxpy.cpp:42]   --->   Operation 400 'fadd' 'ybuf_18' <Predicate = true> <Delay = 8.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 401 [3/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_10, void %write_ln47" [../saxpy.cpp:47]   --->   Operation 401 'writeresp' 'gmem_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 402 [4/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_11, void %write_ln47, i1 %gmem_addr_10_resp" [../saxpy.cpp:47]   --->   Operation 402 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 403 [5/5] (7.30ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_12, void %write_ln47, i1 %gmem_addr_11_resp" [../saxpy.cpp:47]   --->   Operation 403 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 404 [1/1] (7.30ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i64 %gmem_addr_13, i32 %bitcast_ln47_3, i4, i1 %gmem_addr_13_req, void %write_ln47" [../saxpy.cpp:47]   --->   Operation 404 'write' 'write_ln47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 405 [1/1] (7.30ns)   --->   "%gmem_addr_19_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i64 %gmem_addr_19, i32, i1 %gmem_addr_18_req, i32 %gmem_addr_19_read" [../saxpy.cpp:47]   --->   Operation 405 'writereq' 'gmem_addr_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln47_4 = bitcast i32 %ybuf_13" [../saxpy.cpp:47]   --->   Operation 406 'bitcast' 'bitcast_ln47_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 407 [1/5] (7.25ns)   --->   "%ybuf_15 = fadd i32 %ybuf_6, i32 %buf_16" [../saxpy.cpp:42]   --->   Operation 407 'fadd' 'ybuf_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 408 [2/5] (7.25ns)   --->   "%ybuf_16 = fadd i32 %ybuf_7, i32 %buf_17" [../saxpy.cpp:42]   --->   Operation 408 'fadd' 'ybuf_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 409 [3/5] (7.25ns)   --->   "%ybuf_17 = fadd i32 %ybuf_8, i32 %buf_18" [../saxpy.cpp:42]   --->   Operation 409 'fadd' 'ybuf_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 410 [4/5] (7.25ns)   --->   "%ybuf_18 = fadd i32 %ybuf_9, i32 %buf_19" [../saxpy.cpp:42]   --->   Operation 410 'fadd' 'ybuf_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 411 [2/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_10, void %write_ln47" [../saxpy.cpp:47]   --->   Operation 411 'writeresp' 'gmem_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 412 [3/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_11, void %write_ln47, i1 %gmem_addr_10_resp" [../saxpy.cpp:47]   --->   Operation 412 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 413 [4/5] (7.30ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_12, void %write_ln47, i1 %gmem_addr_11_resp" [../saxpy.cpp:47]   --->   Operation 413 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 414 [5/5] (7.30ns)   --->   "%gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_13, void %write_ln47, i1 %gmem_addr_12_resp" [../saxpy.cpp:47]   --->   Operation 414 'writeresp' 'gmem_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 415 [1/1] (7.30ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i64 %gmem_addr_14, i32 %bitcast_ln47_4, i4, i1 %gmem_addr_14_req, void %write_ln47" [../saxpy.cpp:47]   --->   Operation 415 'write' 'write_ln47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 416 [1/1] (0.00ns)   --->   "%bitcast_ln47_5 = bitcast i32 %ybuf_14" [../saxpy.cpp:47]   --->   Operation 416 'bitcast' 'bitcast_ln47_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 417 [1/5] (7.25ns)   --->   "%ybuf_16 = fadd i32 %ybuf_7, i32 %buf_17" [../saxpy.cpp:42]   --->   Operation 417 'fadd' 'ybuf_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 418 [2/5] (7.25ns)   --->   "%ybuf_17 = fadd i32 %ybuf_8, i32 %buf_18" [../saxpy.cpp:42]   --->   Operation 418 'fadd' 'ybuf_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 419 [3/5] (7.25ns)   --->   "%ybuf_18 = fadd i32 %ybuf_9, i32 %buf_19" [../saxpy.cpp:42]   --->   Operation 419 'fadd' 'ybuf_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 420 [1/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_10, void %write_ln47" [../saxpy.cpp:47]   --->   Operation 420 'writeresp' 'gmem_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 421 [2/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_11, void %write_ln47, i1 %gmem_addr_10_resp" [../saxpy.cpp:47]   --->   Operation 421 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 422 [3/5] (7.30ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_12, void %write_ln47, i1 %gmem_addr_11_resp" [../saxpy.cpp:47]   --->   Operation 422 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 423 [4/5] (7.30ns)   --->   "%gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_13, void %write_ln47, i1 %gmem_addr_12_resp" [../saxpy.cpp:47]   --->   Operation 423 'writeresp' 'gmem_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 424 [5/5] (7.30ns)   --->   "%gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_14, void %write_ln47, i1 %gmem_addr_13_resp" [../saxpy.cpp:47]   --->   Operation 424 'writeresp' 'gmem_addr_14_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 425 [1/1] (7.30ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i64 %gmem_addr_15, i32 %bitcast_ln47_5, i4, i1 %gmem_addr_15_req, void %write_ln47" [../saxpy.cpp:47]   --->   Operation 425 'write' 'write_ln47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 426 [1/1] (0.00ns)   --->   "%bitcast_ln47_6 = bitcast i32 %ybuf_15" [../saxpy.cpp:47]   --->   Operation 426 'bitcast' 'bitcast_ln47_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 427 [1/5] (7.25ns)   --->   "%ybuf_17 = fadd i32 %ybuf_8, i32 %buf_18" [../saxpy.cpp:42]   --->   Operation 427 'fadd' 'ybuf_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 428 [2/5] (7.25ns)   --->   "%ybuf_18 = fadd i32 %ybuf_9, i32 %buf_19" [../saxpy.cpp:42]   --->   Operation 428 'fadd' 'ybuf_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 429 [1/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_11, void %write_ln47, i1 %gmem_addr_10_resp" [../saxpy.cpp:47]   --->   Operation 429 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 430 [2/5] (7.30ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_12, void %write_ln47, i1 %gmem_addr_11_resp" [../saxpy.cpp:47]   --->   Operation 430 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 431 [3/5] (7.30ns)   --->   "%gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_13, void %write_ln47, i1 %gmem_addr_12_resp" [../saxpy.cpp:47]   --->   Operation 431 'writeresp' 'gmem_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 432 [4/5] (7.30ns)   --->   "%gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_14, void %write_ln47, i1 %gmem_addr_13_resp" [../saxpy.cpp:47]   --->   Operation 432 'writeresp' 'gmem_addr_14_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 433 [5/5] (7.30ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_15, void %write_ln47, i1 %gmem_addr_14_resp" [../saxpy.cpp:47]   --->   Operation 433 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 434 [1/1] (7.30ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i64 %gmem_addr_16, i32 %bitcast_ln47_6, i4, i1 %gmem_addr_16_req, void %write_ln47" [../saxpy.cpp:47]   --->   Operation 434 'write' 'write_ln47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 435 [1/1] (0.00ns)   --->   "%bitcast_ln47_7 = bitcast i32 %ybuf_16" [../saxpy.cpp:47]   --->   Operation 435 'bitcast' 'bitcast_ln47_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 436 [1/5] (7.25ns)   --->   "%ybuf_18 = fadd i32 %ybuf_9, i32 %buf_19" [../saxpy.cpp:42]   --->   Operation 436 'fadd' 'ybuf_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 437 [1/5] (7.30ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_12, void %write_ln47, i1 %gmem_addr_11_resp" [../saxpy.cpp:47]   --->   Operation 437 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 438 [2/5] (7.30ns)   --->   "%gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_13, void %write_ln47, i1 %gmem_addr_12_resp" [../saxpy.cpp:47]   --->   Operation 438 'writeresp' 'gmem_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 439 [3/5] (7.30ns)   --->   "%gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_14, void %write_ln47, i1 %gmem_addr_13_resp" [../saxpy.cpp:47]   --->   Operation 439 'writeresp' 'gmem_addr_14_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 440 [4/5] (7.30ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_15, void %write_ln47, i1 %gmem_addr_14_resp" [../saxpy.cpp:47]   --->   Operation 440 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 441 [5/5] (7.30ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_16, void %write_ln47, i1 %gmem_addr_15_resp" [../saxpy.cpp:47]   --->   Operation 441 'writeresp' 'gmem_addr_16_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 442 [1/1] (7.30ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i64 %gmem_addr_17, i32 %bitcast_ln47_7, i4, i1 %gmem_addr_17_req, void %write_ln47" [../saxpy.cpp:47]   --->   Operation 442 'write' 'write_ln47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln47_8 = bitcast i32 %ybuf_17" [../saxpy.cpp:47]   --->   Operation 443 'bitcast' 'bitcast_ln47_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 444 [1/5] (7.30ns)   --->   "%gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_13, void %write_ln47, i1 %gmem_addr_12_resp" [../saxpy.cpp:47]   --->   Operation 444 'writeresp' 'gmem_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 445 [2/5] (7.30ns)   --->   "%gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_14, void %write_ln47, i1 %gmem_addr_13_resp" [../saxpy.cpp:47]   --->   Operation 445 'writeresp' 'gmem_addr_14_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 446 [3/5] (7.30ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_15, void %write_ln47, i1 %gmem_addr_14_resp" [../saxpy.cpp:47]   --->   Operation 446 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 447 [4/5] (7.30ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_16, void %write_ln47, i1 %gmem_addr_15_resp" [../saxpy.cpp:47]   --->   Operation 447 'writeresp' 'gmem_addr_16_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 448 [5/5] (7.30ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_17, void %write_ln47, i1 %gmem_addr_16_resp" [../saxpy.cpp:47]   --->   Operation 448 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 449 [1/1] (7.30ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i64 %gmem_addr_18, i32 %bitcast_ln47_8, i4, i1 %gmem_addr_18_req, void %write_ln47" [../saxpy.cpp:47]   --->   Operation 449 'write' 'write_ln47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 450 [1/1] (0.00ns)   --->   "%bitcast_ln47_9 = bitcast i32 %ybuf_18" [../saxpy.cpp:47]   --->   Operation 450 'bitcast' 'bitcast_ln47_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 451 [1/5] (7.30ns)   --->   "%gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_14, void %write_ln47, i1 %gmem_addr_13_resp" [../saxpy.cpp:47]   --->   Operation 451 'writeresp' 'gmem_addr_14_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 452 [2/5] (7.30ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_15, void %write_ln47, i1 %gmem_addr_14_resp" [../saxpy.cpp:47]   --->   Operation 452 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 453 [3/5] (7.30ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_16, void %write_ln47, i1 %gmem_addr_15_resp" [../saxpy.cpp:47]   --->   Operation 453 'writeresp' 'gmem_addr_16_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 454 [4/5] (7.30ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_17, void %write_ln47, i1 %gmem_addr_16_resp" [../saxpy.cpp:47]   --->   Operation 454 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 455 [5/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_18, void %write_ln47, i1 %gmem_addr_17_resp" [../saxpy.cpp:47]   --->   Operation 455 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 456 [1/1] (7.30ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.m_axi.i32P, i64 %gmem_addr_19, i32 %bitcast_ln47_9, i4, i1 %gmem_addr_19_req, void %write_ln47" [../saxpy.cpp:47]   --->   Operation 456 'write' 'write_ln47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 457 [1/5] (7.30ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_15, void %write_ln47, i1 %gmem_addr_14_resp" [../saxpy.cpp:47]   --->   Operation 457 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 458 [2/5] (7.30ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_16, void %write_ln47, i1 %gmem_addr_15_resp" [../saxpy.cpp:47]   --->   Operation 458 'writeresp' 'gmem_addr_16_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 459 [3/5] (7.30ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_17, void %write_ln47, i1 %gmem_addr_16_resp" [../saxpy.cpp:47]   --->   Operation 459 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 460 [4/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_18, void %write_ln47, i1 %gmem_addr_17_resp" [../saxpy.cpp:47]   --->   Operation 460 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 461 [5/5] (7.30ns)   --->   "%gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_19, void %write_ln47, i1 %gmem_addr_18_resp" [../saxpy.cpp:47]   --->   Operation 461 'writeresp' 'gmem_addr_19_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 462 [1/5] (7.30ns)   --->   "%gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_16, void %write_ln47, i1 %gmem_addr_15_resp" [../saxpy.cpp:47]   --->   Operation 462 'writeresp' 'gmem_addr_16_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 463 [2/5] (7.30ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_17, void %write_ln47, i1 %gmem_addr_16_resp" [../saxpy.cpp:47]   --->   Operation 463 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 464 [3/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_18, void %write_ln47, i1 %gmem_addr_17_resp" [../saxpy.cpp:47]   --->   Operation 464 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 465 [4/5] (7.30ns)   --->   "%gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_19, void %write_ln47, i1 %gmem_addr_18_resp" [../saxpy.cpp:47]   --->   Operation 465 'writeresp' 'gmem_addr_19_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 466 [1/5] (7.30ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_17, void %write_ln47, i1 %gmem_addr_16_resp" [../saxpy.cpp:47]   --->   Operation 466 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 467 [2/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_18, void %write_ln47, i1 %gmem_addr_17_resp" [../saxpy.cpp:47]   --->   Operation 467 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 468 [3/5] (7.30ns)   --->   "%gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_19, void %write_ln47, i1 %gmem_addr_18_resp" [../saxpy.cpp:47]   --->   Operation 468 'writeresp' 'gmem_addr_19_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 469 [1/5] (7.30ns)   --->   "%gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_18, void %write_ln47, i1 %gmem_addr_17_resp" [../saxpy.cpp:47]   --->   Operation 469 'writeresp' 'gmem_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 470 [2/5] (7.30ns)   --->   "%gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_19, void %write_ln47, i1 %gmem_addr_18_resp" [../saxpy.cpp:47]   --->   Operation 470 'writeresp' 'gmem_addr_19_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 471 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 471 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 472 [1/5] (7.30ns)   --->   "%gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_19, void %write_ln47, i1 %gmem_addr_18_resp" [../saxpy.cpp:47]   --->   Operation 472 'writeresp' 'gmem_addr_19_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 473 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 473 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read            (read         ) [ 00111111100000000000000000000000000000000]
trunc_ln          (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln27         (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr         (getelementptr) [ 00111111100000000000000000000000000000000]
add_ln27          (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln27_1      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln27_1       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_1       (getelementptr) [ 00111111110000000000000000000000000000000]
add_ln27_1        (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln27_2      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln27_2       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_2       (getelementptr) [ 00011111111000000000000000000000000000000]
add_ln27_2        (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln27_3      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln27_3       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_3       (getelementptr) [ 00001111111100000000000000000000000000000]
add_ln27_3        (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln27_4      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln27_4       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_4       (getelementptr) [ 00000111111110000000000000000000000000000]
add_ln27_4        (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln27_5      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln27_5       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_5       (getelementptr) [ 00000011111111000000000000000000000000000]
add_ln27_5        (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln27_6      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln27_6       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_6       (getelementptr) [ 00000001111111100000000000000000000000000]
gmem_load_req     (readreq      ) [ 00000000000000000000000000000000000000000]
add_ln27_6        (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln27_7      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln27_7       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_7       (getelementptr) [ 00000000111111110000000000000000000000000]
gmem_addr_read    (read         ) [ 00000000011111111000000000000000000000000]
gmem_load_1_req   (readreq      ) [ 00000000000000000000000000000000000000000]
add_ln27_7        (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln27_8      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln27_8       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_8       (getelementptr) [ 00000000011111111000000000000000000000000]
add_ln27_8        (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln27_9      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln27_9       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_9       (getelementptr) [ 00000000011111111100000000000000000000000]
gmem_addr_1_read  (read         ) [ 00000000001111111100000000000000000000000]
gmem_load_2_req   (readreq      ) [ 00000000000000000000000000000000000000000]
gmem_addr_2_read  (read         ) [ 00000000000111111110000000000000000000000]
gmem_load_3_req   (readreq      ) [ 00000000000000000000000000000000000000000]
y_read            (read         ) [ 00000000000011111110000000000000000000000]
gmem_addr_3_read  (read         ) [ 00000000000011111110000000000000000000000]
gmem_load_4_req   (readreq      ) [ 00000000000000000000000000000000000000000]
trunc_ln1         (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln32         (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_10      (getelementptr) [ 00000000000011111111111111111111000000000]
add_ln32          (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln32_1      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln32_1       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_11      (getelementptr) [ 00000000000011111111111111111111100000000]
gmem_addr_4_read  (read         ) [ 00000000000001111110000000000000000000000]
gmem_load_5_req   (readreq      ) [ 00000000000000000000000000000000000000000]
add_ln32_1        (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln32_2      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln32_2       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_12      (getelementptr) [ 00000000000001111111111111111111110000000]
gmem_addr_5_read  (read         ) [ 00000000000000111110000000000000000000000]
gmem_load_6_req   (readreq      ) [ 00000000000000000000000000000000000000000]
add_ln32_2        (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln32_3      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln32_3       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_13      (getelementptr) [ 00000000000000111111111111111111111000000]
gmem_addr_6_read  (read         ) [ 00000000000000011110000000000000000000000]
gmem_load_7_req   (readreq      ) [ 00000000000000000000000000000000000000000]
add_ln32_3        (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln32_4      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln32_4       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_14      (getelementptr) [ 00000000000000011111111111111111111100000]
gmem_addr_7_read  (read         ) [ 00000000000000001110000000000000000000000]
gmem_load_8_req   (readreq      ) [ 00000000000000000000000000000000000000000]
add_ln32_4        (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln32_5      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln32_5       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_15      (getelementptr) [ 00000000000000001111111111111111111110000]
a_read            (read         ) [ 00000000000000000111110000000000000000000]
buf               (bitcast      ) [ 00000000000000000111000000000000000000000]
gmem_addr_8_read  (read         ) [ 00000000000000000110000000000000000000000]
gmem_load_9_req   (readreq      ) [ 00000000000000000000000000000000000000000]
add_ln32_5        (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln32_6      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln32_6       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_16      (getelementptr) [ 00000000000000000111111111111111111111000]
buf_1             (bitcast      ) [ 00000000000000000011100000000000000000000]
gmem_addr_9_read  (read         ) [ 00000000000000000010000000000000000000000]
gmem_load_10_req  (readreq      ) [ 00000000000000000000000000000000000000000]
add_ln32_6        (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln32_7      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln32_7       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_17      (getelementptr) [ 00000000000000000011111111111111111111100]
buf_2             (bitcast      ) [ 00000000000000000001110000000000000000000]
buf_3             (bitcast      ) [ 00000000000000000001110000000000000000000]
buf_4             (bitcast      ) [ 00000000000000000001110000000000000000000]
buf_5             (bitcast      ) [ 00000000000000000001110000000000000000000]
buf_6             (bitcast      ) [ 00000000000000000001110000000000000000000]
buf_7             (bitcast      ) [ 00000000000000000001110000000000000000000]
buf_8             (bitcast      ) [ 00000000000000000001110000000000000000000]
buf_9             (bitcast      ) [ 00000000000000000001110000000000000000000]
gmem_load_11_req  (readreq      ) [ 00000000000000000000000000000000000000000]
add_ln32_7        (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln32_8      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln32_8       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_18      (getelementptr) [ 00000000000000000001111111111111111111110]
add_ln32_8        (add          ) [ 00000000000000000000000000000000000000000]
trunc_ln32_9      (partselect   ) [ 00000000000000000000000000000000000000000]
sext_ln32_9       (sext         ) [ 00000000000000000000000000000000000000000]
gmem_addr_19      (getelementptr) [ 00000000000000000001111111111111111111111]
gmem_addr_10_read (read         ) [ 00000000000000000000100000000000000000000]
gmem_load_12_req  (readreq      ) [ 00000000000000000000000000000000000000000]
buf_10            (fmul         ) [ 00000000000000000000111110000000000000000]
ybuf              (bitcast      ) [ 00000000000000000000011110000000000000000]
gmem_addr_11_read (read         ) [ 00000000000000000000010000000000000000000]
gmem_load_13_req  (readreq      ) [ 00000000000000000000000000000000000000000]
buf_11            (fmul         ) [ 00000000000000000000011111000000000000000]
gmem_addr_10_req  (writereq     ) [ 00000000000000000000000000000000000000000]
ybuf_1            (bitcast      ) [ 00000000000000000000001111000000000000000]
gmem_addr_12_read (read         ) [ 00000000000000000000001000000000000000000]
gmem_load_14_req  (readreq      ) [ 00000000000000000000000000000000000000000]
buf_12            (fmul         ) [ 00000000000000000000001111100000000000000]
buf_13            (fmul         ) [ 00000000000000000000001111110000000000000]
buf_14            (fmul         ) [ 00000000000000000000001111111000000000000]
buf_15            (fmul         ) [ 00000000000000000000001111111100000000000]
buf_16            (fmul         ) [ 00000000000000000000001111111110000000000]
buf_17            (fmul         ) [ 00000000000000000000001111111111000000000]
buf_18            (fmul         ) [ 00000000000000000000001111111111100000000]
buf_19            (fmul         ) [ 00000000000000000000001111111111110000000]
gmem_addr_11_req  (writereq     ) [ 00000000000000000000000000000000000000000]
ybuf_2            (bitcast      ) [ 00000000000000000000000111100000000000000]
gmem_addr_13_read (read         ) [ 00000000000000000000000100000000000000000]
gmem_load_15_req  (readreq      ) [ 00000000000000000000000000000000000000000]
gmem_addr_12_req  (writereq     ) [ 00000000000000000000000000000000000000000]
ybuf_3            (bitcast      ) [ 00000000000000000000000011110000000000000]
gmem_addr_14_read (read         ) [ 00000000000000000000000010000000000000000]
gmem_load_16_req  (readreq      ) [ 00000000000000000000000000000000000000000]
gmem_addr_13_req  (writereq     ) [ 00000000000000000000000000000000000000000]
ybuf_4            (bitcast      ) [ 00000000000000000000000001111000000000000]
gmem_addr_15_read (read         ) [ 00000000000000000000000001000000000000000]
gmem_load_17_req  (readreq      ) [ 00000000000000000000000000000000000000000]
ybuf_19           (fadd         ) [ 00000000000000000000000001100000000000000]
gmem_addr_14_req  (writereq     ) [ 00000000000000000000000000000000000000000]
ybuf_5            (bitcast      ) [ 00000000000000000000000000111100000000000]
gmem_addr_16_read (read         ) [ 00000000000000000000000000100000000000000]
gmem_load_18_req  (readreq      ) [ 00000000000000000000000000000000000000000]
ybuf_10           (fadd         ) [ 00000000000000000000000000110000000000000]
gmem_addr_15_req  (writereq     ) [ 00000000000000000000000000000000000000000]
ybuf_6            (bitcast      ) [ 00000000000000000000000000011110000000000]
gmem_addr_17_read (read         ) [ 00000000000000000000000000010000000000000]
gmem_load_19_req  (readreq      ) [ 00000000000000000000000000000000000000000]
bitcast_ln47      (bitcast      ) [ 00000000000000000000000000000000000000000]
ybuf_11           (fadd         ) [ 00000000000000000000000000011000000000000]
write_ln47        (write        ) [ 00000000000000000000000000000000000000000]
gmem_addr_16_req  (writereq     ) [ 00000000000000000000000000000000000000000]
ybuf_7            (bitcast      ) [ 00000000000000000000000000001111000000000]
gmem_addr_18_read (read         ) [ 00000000000000000000000000001000000000000]
bitcast_ln47_1    (bitcast      ) [ 00000000000000000000000000000000000000000]
ybuf_12           (fadd         ) [ 00000000000000000000000000001100000000000]
write_ln47        (write        ) [ 00000000000000000000000000000000000000000]
gmem_addr_17_req  (writereq     ) [ 00000000000000000000000000000000000000000]
ybuf_8            (bitcast      ) [ 00000000000000000000000000000111100000000]
gmem_addr_19_read (read         ) [ 00000000000000000000000000000100000000000]
bitcast_ln47_2    (bitcast      ) [ 00000000000000000000000000000000000000000]
ybuf_13           (fadd         ) [ 00000000000000000000000000000110000000000]
write_ln47        (write        ) [ 00000000000000000000000000000000000000000]
gmem_addr_18_req  (writereq     ) [ 00000000000000000000000000000000000000000]
ybuf_9            (bitcast      ) [ 00000000000000000000000000000011110000000]
bitcast_ln47_3    (bitcast      ) [ 00000000000000000000000000000000000000000]
ybuf_14           (fadd         ) [ 00000000000000000000000000000011000000000]
write_ln47        (write        ) [ 00000000000000000000000000000000000000000]
gmem_addr_19_req  (writereq     ) [ 00000000000000000000000000000000000000000]
bitcast_ln47_4    (bitcast      ) [ 00000000000000000000000000000000000000000]
ybuf_15           (fadd         ) [ 00000000000000000000000000000001100000000]
write_ln47        (write        ) [ 00000000000000000000000000000000000000000]
bitcast_ln47_5    (bitcast      ) [ 00000000000000000000000000000000000000000]
ybuf_16           (fadd         ) [ 00000000000000000000000000000000110000000]
gmem_addr_10_resp (writeresp    ) [ 00000000000000000000000000000000000000000]
write_ln47        (write        ) [ 00000000000000000000000000000000000000000]
bitcast_ln47_6    (bitcast      ) [ 00000000000000000000000000000000000000000]
ybuf_17           (fadd         ) [ 00000000000000000000000000000000011000000]
gmem_addr_11_resp (writeresp    ) [ 00000000000000000000000000000000000000000]
write_ln47        (write        ) [ 00000000000000000000000000000000000000000]
bitcast_ln47_7    (bitcast      ) [ 00000000000000000000000000000000000000000]
ybuf_18           (fadd         ) [ 00000000000000000000000000000000001100000]
gmem_addr_12_resp (writeresp    ) [ 00000000000000000000000000000000000000000]
write_ln47        (write        ) [ 00000000000000000000000000000000000000000]
bitcast_ln47_8    (bitcast      ) [ 00000000000000000000000000000000000000000]
gmem_addr_13_resp (writeresp    ) [ 00000000000000000000000000000000000000000]
write_ln47        (write        ) [ 00000000000000000000000000000000000000000]
bitcast_ln47_9    (bitcast      ) [ 00000000000000000000000000000000000000000]
gmem_addr_14_resp (writeresp    ) [ 00000000000000000000000000000000000000000]
write_ln47        (write        ) [ 00000000000000000000000000000000000000000]
gmem_addr_15_resp (writeresp    ) [ 00000000000000000000000000000000000000000]
gmem_addr_16_resp (writeresp    ) [ 00000000000000000000000000000000000000000]
gmem_addr_17_resp (writeresp    ) [ 00000000000000000000000000000000000000000]
gmem_addr_18_resp (writeresp    ) [ 00000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000]
gmem_addr_19_resp (writeresp    ) [ 00000000000000000000000000000000000000000]
ret_ln0           (ret          ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="x_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_readreq_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_readreq_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="1"/>
<pin id="76" dir="0" index="2" bw="1" slack="0"/>
<pin id="77" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_readreq_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="1"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_readreq_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="1"/>
<pin id="90" dir="0" index="2" bw="1" slack="0"/>
<pin id="91" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_3_req/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_readreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="1"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_4_req/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_readreq_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_5_req/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_readreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="1"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_6_req/7 "/>
</bind>
</comp>

<comp id="115" class="1004" name="gmem_addr_read_read_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="7"/>
<pin id="118" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_readreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_7_req/8 "/>
</bind>
</comp>

<comp id="127" class="1004" name="gmem_addr_1_read_read_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="8"/>
<pin id="130" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/9 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_readreq_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_8_req/9 "/>
</bind>
</comp>

<comp id="139" class="1004" name="gmem_addr_2_read_read_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="8"/>
<pin id="142" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_readreq_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_9_req/10 "/>
</bind>
</comp>

<comp id="151" class="1004" name="y_read_read_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/11 "/>
</bind>
</comp>

<comp id="157" class="1004" name="gmem_addr_3_read_read_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="8"/>
<pin id="160" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/11 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_writeresp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_10_req/11 gmem_addr_10_req/20 gmem_addr_10_resp/27 "/>
</bind>
</comp>

<comp id="169" class="1004" name="gmem_addr_4_read_read_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="8"/>
<pin id="172" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/12 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_writeresp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_11_req/12 gmem_addr_11_req/21 gmem_addr_11_resp/28 "/>
</bind>
</comp>

<comp id="181" class="1004" name="gmem_addr_5_read_read_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="8"/>
<pin id="184" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_5_read/13 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_writeresp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_12_req/13 gmem_addr_12_req/22 gmem_addr_12_resp/29 "/>
</bind>
</comp>

<comp id="193" class="1004" name="gmem_addr_6_read_read_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="8"/>
<pin id="196" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_6_read/14 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_writeresp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_13_req/14 gmem_addr_13_req/23 gmem_addr_13_resp/30 "/>
</bind>
</comp>

<comp id="205" class="1004" name="gmem_addr_7_read_read_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="8"/>
<pin id="208" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_7_read/15 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_writeresp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_14_req/15 gmem_addr_14_req/24 gmem_addr_14_resp/31 "/>
</bind>
</comp>

<comp id="217" class="1004" name="a_read_read_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/16 "/>
</bind>
</comp>

<comp id="223" class="1004" name="gmem_addr_8_read_read_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="8"/>
<pin id="226" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_8_read/16 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_writeresp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_15_req/16 gmem_addr_15_req/25 gmem_addr_15_resp/32 "/>
</bind>
</comp>

<comp id="235" class="1004" name="gmem_addr_9_read_read_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="9"/>
<pin id="238" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_9_read/17 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_writeresp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_16_req/17 gmem_addr_16_req/26 gmem_addr_16_resp/33 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_writeresp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="1"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_17_req/18 gmem_addr_17_req/27 gmem_addr_17_resp/34 "/>
</bind>
</comp>

<comp id="254" class="1004" name="gmem_addr_10_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="8"/>
<pin id="257" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_10_read/19 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_writeresp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_18_req/19 gmem_addr_18_req/28 gmem_addr_18_resp/35 "/>
</bind>
</comp>

<comp id="266" class="1004" name="gmem_addr_11_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="9"/>
<pin id="269" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_11_read/20 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_writeresp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="2"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_19_req/20 gmem_addr_19_req/29 gmem_addr_19_resp/36 "/>
</bind>
</comp>

<comp id="279" class="1004" name="gmem_addr_12_read_read_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="9"/>
<pin id="282" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_12_read/21 "/>
</bind>
</comp>

<comp id="285" class="1004" name="gmem_addr_13_read_read_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="9"/>
<pin id="288" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_13_read/22 "/>
</bind>
</comp>

<comp id="291" class="1004" name="gmem_addr_14_read_read_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="9"/>
<pin id="294" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_14_read/23 "/>
</bind>
</comp>

<comp id="297" class="1004" name="gmem_addr_15_read_read_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="9"/>
<pin id="300" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_15_read/24 "/>
</bind>
</comp>

<comp id="303" class="1004" name="gmem_addr_16_read_read_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="9"/>
<pin id="306" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_16_read/25 "/>
</bind>
</comp>

<comp id="309" class="1004" name="gmem_addr_17_read_read_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="9"/>
<pin id="312" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_17_read/26 "/>
</bind>
</comp>

<comp id="314" class="1004" name="write_ln47_write_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="0" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="15"/>
<pin id="317" dir="0" index="2" bw="32" slack="0"/>
<pin id="318" dir="0" index="3" bw="1" slack="0"/>
<pin id="319" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/26 "/>
</bind>
</comp>

<comp id="323" class="1004" name="gmem_addr_18_read_read_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="9"/>
<pin id="326" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_18_read/27 "/>
</bind>
</comp>

<comp id="329" class="1004" name="write_ln47_write_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="0" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="16"/>
<pin id="332" dir="0" index="2" bw="32" slack="0"/>
<pin id="333" dir="0" index="3" bw="1" slack="0"/>
<pin id="334" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/27 "/>
</bind>
</comp>

<comp id="338" class="1004" name="gmem_addr_19_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="10"/>
<pin id="341" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_19_read/28 "/>
</bind>
</comp>

<comp id="344" class="1004" name="write_ln47_write_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="16"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="0" index="3" bw="1" slack="0"/>
<pin id="349" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/28 "/>
</bind>
</comp>

<comp id="354" class="1004" name="write_ln47_write_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="0" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="16"/>
<pin id="357" dir="0" index="2" bw="32" slack="0"/>
<pin id="358" dir="0" index="3" bw="1" slack="0"/>
<pin id="359" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/29 "/>
</bind>
</comp>

<comp id="364" class="1004" name="write_ln47_write_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="16"/>
<pin id="367" dir="0" index="2" bw="32" slack="0"/>
<pin id="368" dir="0" index="3" bw="1" slack="0"/>
<pin id="369" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/30 "/>
</bind>
</comp>

<comp id="373" class="1004" name="write_ln47_write_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="0" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="16"/>
<pin id="376" dir="0" index="2" bw="32" slack="0"/>
<pin id="377" dir="0" index="3" bw="1" slack="0"/>
<pin id="378" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/31 "/>
</bind>
</comp>

<comp id="382" class="1004" name="write_ln47_write_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="0" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="16"/>
<pin id="385" dir="0" index="2" bw="32" slack="0"/>
<pin id="386" dir="0" index="3" bw="1" slack="0"/>
<pin id="387" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/32 "/>
</bind>
</comp>

<comp id="391" class="1004" name="write_ln47_write_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="0" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="16"/>
<pin id="394" dir="0" index="2" bw="32" slack="0"/>
<pin id="395" dir="0" index="3" bw="1" slack="0"/>
<pin id="396" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/33 "/>
</bind>
</comp>

<comp id="400" class="1004" name="write_ln47_write_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="0" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="16"/>
<pin id="403" dir="0" index="2" bw="32" slack="0"/>
<pin id="404" dir="0" index="3" bw="1" slack="0"/>
<pin id="405" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/34 "/>
</bind>
</comp>

<comp id="409" class="1004" name="write_ln47_write_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="0" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="17"/>
<pin id="412" dir="0" index="2" bw="32" slack="0"/>
<pin id="413" dir="0" index="3" bw="1" slack="0"/>
<pin id="414" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/35 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="ybuf_19/20 ybuf_10/21 ybuf_11/22 ybuf_12/23 ybuf_13/24 ybuf_14/25 ybuf_15/26 ybuf_16/27 ybuf_17/28 ybuf_18/29 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="buf_10/16 buf_11/17 buf_12/18 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="2"/>
<pin id="430" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="buf_13/18 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="2"/>
<pin id="434" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="buf_14/18 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="2"/>
<pin id="438" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="buf_15/18 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="2"/>
<pin id="442" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="buf_16/18 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="2"/>
<pin id="446" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="buf_17/18 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="2"/>
<pin id="450" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="buf_18/18 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="2"/>
<pin id="454" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="buf_19/18 "/>
</bind>
</comp>

<comp id="455" class="1005" name="reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="2"/>
<pin id="457" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ybuf_19 ybuf_11 ybuf_13 ybuf_15 ybuf_17 "/>
</bind>
</comp>

<comp id="459" class="1005" name="reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="2"/>
<pin id="461" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ybuf_10 ybuf_12 ybuf_14 ybuf_16 ybuf_18 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="62" slack="0"/>
<pin id="465" dir="0" index="1" bw="64" slack="0"/>
<pin id="466" dir="0" index="2" bw="3" slack="0"/>
<pin id="467" dir="0" index="3" bw="7" slack="0"/>
<pin id="468" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sext_ln27_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="62" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="gmem_addr_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="0" index="1" bw="64" slack="0"/>
<pin id="480" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln27_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="0" index="1" bw="4" slack="0"/>
<pin id="487" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln27_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="62" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="0"/>
<pin id="493" dir="0" index="2" bw="3" slack="0"/>
<pin id="494" dir="0" index="3" bw="7" slack="0"/>
<pin id="495" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_1/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sext_ln27_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="62" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_1/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="gmem_addr_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="0"/>
<pin id="506" dir="0" index="1" bw="64" slack="0"/>
<pin id="507" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln27_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="1"/>
<pin id="512" dir="0" index="1" bw="5" slack="0"/>
<pin id="513" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="trunc_ln27_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="62" slack="0"/>
<pin id="517" dir="0" index="1" bw="64" slack="0"/>
<pin id="518" dir="0" index="2" bw="3" slack="0"/>
<pin id="519" dir="0" index="3" bw="7" slack="0"/>
<pin id="520" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_2/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sext_ln27_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="62" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_2/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="gmem_addr_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="0"/>
<pin id="531" dir="0" index="1" bw="64" slack="0"/>
<pin id="532" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln27_2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="2"/>
<pin id="537" dir="0" index="1" bw="5" slack="0"/>
<pin id="538" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="trunc_ln27_3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="62" slack="0"/>
<pin id="542" dir="0" index="1" bw="64" slack="0"/>
<pin id="543" dir="0" index="2" bw="3" slack="0"/>
<pin id="544" dir="0" index="3" bw="7" slack="0"/>
<pin id="545" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_3/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln27_3_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="62" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_3/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="gmem_addr_3_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="0"/>
<pin id="556" dir="0" index="1" bw="64" slack="0"/>
<pin id="557" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln27_3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="3"/>
<pin id="562" dir="0" index="1" bw="6" slack="0"/>
<pin id="563" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_3/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="trunc_ln27_4_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="62" slack="0"/>
<pin id="567" dir="0" index="1" bw="64" slack="0"/>
<pin id="568" dir="0" index="2" bw="3" slack="0"/>
<pin id="569" dir="0" index="3" bw="7" slack="0"/>
<pin id="570" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_4/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sext_ln27_4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="62" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_4/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="gmem_addr_4_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="0" index="1" bw="64" slack="0"/>
<pin id="582" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln27_4_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="4"/>
<pin id="587" dir="0" index="1" bw="6" slack="0"/>
<pin id="588" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_4/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="trunc_ln27_5_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="62" slack="0"/>
<pin id="592" dir="0" index="1" bw="64" slack="0"/>
<pin id="593" dir="0" index="2" bw="3" slack="0"/>
<pin id="594" dir="0" index="3" bw="7" slack="0"/>
<pin id="595" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_5/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sext_ln27_5_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="62" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_5/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="gmem_addr_5_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="0"/>
<pin id="606" dir="0" index="1" bw="64" slack="0"/>
<pin id="607" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln27_5_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="5"/>
<pin id="612" dir="0" index="1" bw="6" slack="0"/>
<pin id="613" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_5/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="trunc_ln27_6_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="62" slack="0"/>
<pin id="617" dir="0" index="1" bw="64" slack="0"/>
<pin id="618" dir="0" index="2" bw="3" slack="0"/>
<pin id="619" dir="0" index="3" bw="7" slack="0"/>
<pin id="620" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_6/6 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln27_6_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="62" slack="0"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_6/6 "/>
</bind>
</comp>

<comp id="629" class="1004" name="gmem_addr_6_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="0"/>
<pin id="631" dir="0" index="1" bw="64" slack="0"/>
<pin id="632" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/6 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln27_6_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="6"/>
<pin id="637" dir="0" index="1" bw="6" slack="0"/>
<pin id="638" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_6/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="trunc_ln27_7_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="62" slack="0"/>
<pin id="642" dir="0" index="1" bw="64" slack="0"/>
<pin id="643" dir="0" index="2" bw="3" slack="0"/>
<pin id="644" dir="0" index="3" bw="7" slack="0"/>
<pin id="645" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_7/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sext_ln27_7_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="62" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_7/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="gmem_addr_7_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="0"/>
<pin id="656" dir="0" index="1" bw="64" slack="0"/>
<pin id="657" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_7/7 "/>
</bind>
</comp>

<comp id="660" class="1004" name="add_ln27_7_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="64" slack="7"/>
<pin id="662" dir="0" index="1" bw="7" slack="0"/>
<pin id="663" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_7/8 "/>
</bind>
</comp>

<comp id="665" class="1004" name="trunc_ln27_8_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="62" slack="0"/>
<pin id="667" dir="0" index="1" bw="64" slack="0"/>
<pin id="668" dir="0" index="2" bw="3" slack="0"/>
<pin id="669" dir="0" index="3" bw="7" slack="0"/>
<pin id="670" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_8/8 "/>
</bind>
</comp>

<comp id="675" class="1004" name="sext_ln27_8_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="62" slack="0"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_8/8 "/>
</bind>
</comp>

<comp id="679" class="1004" name="gmem_addr_8_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="64" slack="0"/>
<pin id="681" dir="0" index="1" bw="64" slack="0"/>
<pin id="682" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_8/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="add_ln27_8_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="7"/>
<pin id="687" dir="0" index="1" bw="7" slack="0"/>
<pin id="688" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_8/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="trunc_ln27_9_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="62" slack="0"/>
<pin id="692" dir="0" index="1" bw="64" slack="0"/>
<pin id="693" dir="0" index="2" bw="3" slack="0"/>
<pin id="694" dir="0" index="3" bw="7" slack="0"/>
<pin id="695" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_9/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sext_ln27_9_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="62" slack="0"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_9/8 "/>
</bind>
</comp>

<comp id="704" class="1004" name="gmem_addr_9_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="0"/>
<pin id="706" dir="0" index="1" bw="64" slack="0"/>
<pin id="707" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_9/8 "/>
</bind>
</comp>

<comp id="710" class="1004" name="trunc_ln1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="62" slack="0"/>
<pin id="712" dir="0" index="1" bw="64" slack="0"/>
<pin id="713" dir="0" index="2" bw="3" slack="0"/>
<pin id="714" dir="0" index="3" bw="7" slack="0"/>
<pin id="715" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/11 "/>
</bind>
</comp>

<comp id="720" class="1004" name="sext_ln32_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="62" slack="0"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/11 "/>
</bind>
</comp>

<comp id="724" class="1004" name="gmem_addr_10_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="0"/>
<pin id="726" dir="0" index="1" bw="64" slack="0"/>
<pin id="727" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_10/11 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln32_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="0"/>
<pin id="733" dir="0" index="1" bw="4" slack="0"/>
<pin id="734" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/11 "/>
</bind>
</comp>

<comp id="737" class="1004" name="trunc_ln32_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="62" slack="0"/>
<pin id="739" dir="0" index="1" bw="64" slack="0"/>
<pin id="740" dir="0" index="2" bw="3" slack="0"/>
<pin id="741" dir="0" index="3" bw="7" slack="0"/>
<pin id="742" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_1/11 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sext_ln32_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="62" slack="0"/>
<pin id="749" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_1/11 "/>
</bind>
</comp>

<comp id="751" class="1004" name="gmem_addr_11_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="0"/>
<pin id="753" dir="0" index="1" bw="64" slack="0"/>
<pin id="754" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_11/11 "/>
</bind>
</comp>

<comp id="757" class="1004" name="add_ln32_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="64" slack="1"/>
<pin id="759" dir="0" index="1" bw="5" slack="0"/>
<pin id="760" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/12 "/>
</bind>
</comp>

<comp id="762" class="1004" name="trunc_ln32_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="62" slack="0"/>
<pin id="764" dir="0" index="1" bw="64" slack="0"/>
<pin id="765" dir="0" index="2" bw="3" slack="0"/>
<pin id="766" dir="0" index="3" bw="7" slack="0"/>
<pin id="767" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_2/12 "/>
</bind>
</comp>

<comp id="772" class="1004" name="sext_ln32_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="62" slack="0"/>
<pin id="774" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_2/12 "/>
</bind>
</comp>

<comp id="776" class="1004" name="gmem_addr_12_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="0"/>
<pin id="778" dir="0" index="1" bw="64" slack="0"/>
<pin id="779" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_12/12 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln32_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="64" slack="2"/>
<pin id="784" dir="0" index="1" bw="5" slack="0"/>
<pin id="785" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/13 "/>
</bind>
</comp>

<comp id="787" class="1004" name="trunc_ln32_3_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="62" slack="0"/>
<pin id="789" dir="0" index="1" bw="64" slack="0"/>
<pin id="790" dir="0" index="2" bw="3" slack="0"/>
<pin id="791" dir="0" index="3" bw="7" slack="0"/>
<pin id="792" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_3/13 "/>
</bind>
</comp>

<comp id="797" class="1004" name="sext_ln32_3_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="62" slack="0"/>
<pin id="799" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_3/13 "/>
</bind>
</comp>

<comp id="801" class="1004" name="gmem_addr_13_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="64" slack="0"/>
<pin id="803" dir="0" index="1" bw="64" slack="0"/>
<pin id="804" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_13/13 "/>
</bind>
</comp>

<comp id="807" class="1004" name="add_ln32_3_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="64" slack="3"/>
<pin id="809" dir="0" index="1" bw="6" slack="0"/>
<pin id="810" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_3/14 "/>
</bind>
</comp>

<comp id="812" class="1004" name="trunc_ln32_4_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="62" slack="0"/>
<pin id="814" dir="0" index="1" bw="64" slack="0"/>
<pin id="815" dir="0" index="2" bw="3" slack="0"/>
<pin id="816" dir="0" index="3" bw="7" slack="0"/>
<pin id="817" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_4/14 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sext_ln32_4_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="62" slack="0"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_4/14 "/>
</bind>
</comp>

<comp id="826" class="1004" name="gmem_addr_14_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="64" slack="0"/>
<pin id="828" dir="0" index="1" bw="64" slack="0"/>
<pin id="829" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_14/14 "/>
</bind>
</comp>

<comp id="832" class="1004" name="add_ln32_4_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="4"/>
<pin id="834" dir="0" index="1" bw="6" slack="0"/>
<pin id="835" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_4/15 "/>
</bind>
</comp>

<comp id="837" class="1004" name="trunc_ln32_5_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="62" slack="0"/>
<pin id="839" dir="0" index="1" bw="64" slack="0"/>
<pin id="840" dir="0" index="2" bw="3" slack="0"/>
<pin id="841" dir="0" index="3" bw="7" slack="0"/>
<pin id="842" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_5/15 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sext_ln32_5_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="62" slack="0"/>
<pin id="849" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_5/15 "/>
</bind>
</comp>

<comp id="851" class="1004" name="gmem_addr_15_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="64" slack="0"/>
<pin id="853" dir="0" index="1" bw="64" slack="0"/>
<pin id="854" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_15/15 "/>
</bind>
</comp>

<comp id="857" class="1004" name="buf_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="8"/>
<pin id="859" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="buf/16 "/>
</bind>
</comp>

<comp id="861" class="1004" name="add_ln32_5_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="64" slack="5"/>
<pin id="863" dir="0" index="1" bw="6" slack="0"/>
<pin id="864" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_5/16 "/>
</bind>
</comp>

<comp id="866" class="1004" name="trunc_ln32_6_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="62" slack="0"/>
<pin id="868" dir="0" index="1" bw="64" slack="0"/>
<pin id="869" dir="0" index="2" bw="3" slack="0"/>
<pin id="870" dir="0" index="3" bw="7" slack="0"/>
<pin id="871" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_6/16 "/>
</bind>
</comp>

<comp id="876" class="1004" name="sext_ln32_6_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="62" slack="0"/>
<pin id="878" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_6/16 "/>
</bind>
</comp>

<comp id="880" class="1004" name="gmem_addr_16_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="64" slack="0"/>
<pin id="882" dir="0" index="1" bw="64" slack="0"/>
<pin id="883" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_16/16 "/>
</bind>
</comp>

<comp id="886" class="1004" name="buf_1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="8"/>
<pin id="888" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="buf_1/17 "/>
</bind>
</comp>

<comp id="890" class="1004" name="add_ln32_6_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="64" slack="6"/>
<pin id="892" dir="0" index="1" bw="6" slack="0"/>
<pin id="893" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_6/17 "/>
</bind>
</comp>

<comp id="895" class="1004" name="trunc_ln32_7_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="62" slack="0"/>
<pin id="897" dir="0" index="1" bw="64" slack="0"/>
<pin id="898" dir="0" index="2" bw="3" slack="0"/>
<pin id="899" dir="0" index="3" bw="7" slack="0"/>
<pin id="900" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_7/17 "/>
</bind>
</comp>

<comp id="905" class="1004" name="sext_ln32_7_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="62" slack="0"/>
<pin id="907" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_7/17 "/>
</bind>
</comp>

<comp id="909" class="1004" name="gmem_addr_17_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="64" slack="0"/>
<pin id="911" dir="0" index="1" bw="64" slack="0"/>
<pin id="912" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_17/17 "/>
</bind>
</comp>

<comp id="915" class="1004" name="buf_2_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="8"/>
<pin id="917" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="buf_2/18 "/>
</bind>
</comp>

<comp id="919" class="1004" name="buf_3_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="7"/>
<pin id="921" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="buf_3/18 "/>
</bind>
</comp>

<comp id="923" class="1004" name="buf_4_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="6"/>
<pin id="925" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="buf_4/18 "/>
</bind>
</comp>

<comp id="927" class="1004" name="buf_5_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="5"/>
<pin id="929" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="buf_5/18 "/>
</bind>
</comp>

<comp id="931" class="1004" name="buf_6_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="4"/>
<pin id="933" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="buf_6/18 "/>
</bind>
</comp>

<comp id="935" class="1004" name="buf_7_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="3"/>
<pin id="937" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="buf_7/18 "/>
</bind>
</comp>

<comp id="939" class="1004" name="buf_8_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="2"/>
<pin id="941" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="buf_8/18 "/>
</bind>
</comp>

<comp id="943" class="1004" name="buf_9_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="1"/>
<pin id="945" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="buf_9/18 "/>
</bind>
</comp>

<comp id="947" class="1004" name="add_ln32_7_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="64" slack="7"/>
<pin id="949" dir="0" index="1" bw="7" slack="0"/>
<pin id="950" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_7/18 "/>
</bind>
</comp>

<comp id="952" class="1004" name="trunc_ln32_8_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="62" slack="0"/>
<pin id="954" dir="0" index="1" bw="64" slack="0"/>
<pin id="955" dir="0" index="2" bw="3" slack="0"/>
<pin id="956" dir="0" index="3" bw="7" slack="0"/>
<pin id="957" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_8/18 "/>
</bind>
</comp>

<comp id="962" class="1004" name="sext_ln32_8_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="62" slack="0"/>
<pin id="964" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_8/18 "/>
</bind>
</comp>

<comp id="966" class="1004" name="gmem_addr_18_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="64" slack="0"/>
<pin id="968" dir="0" index="1" bw="64" slack="0"/>
<pin id="969" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_18/18 "/>
</bind>
</comp>

<comp id="972" class="1004" name="add_ln32_8_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="64" slack="7"/>
<pin id="974" dir="0" index="1" bw="7" slack="0"/>
<pin id="975" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_8/18 "/>
</bind>
</comp>

<comp id="977" class="1004" name="trunc_ln32_9_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="62" slack="0"/>
<pin id="979" dir="0" index="1" bw="64" slack="0"/>
<pin id="980" dir="0" index="2" bw="3" slack="0"/>
<pin id="981" dir="0" index="3" bw="7" slack="0"/>
<pin id="982" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_9/18 "/>
</bind>
</comp>

<comp id="987" class="1004" name="sext_ln32_9_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="62" slack="0"/>
<pin id="989" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_9/18 "/>
</bind>
</comp>

<comp id="991" class="1004" name="gmem_addr_19_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="64" slack="0"/>
<pin id="993" dir="0" index="1" bw="64" slack="0"/>
<pin id="994" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_19/18 "/>
</bind>
</comp>

<comp id="997" class="1004" name="ybuf_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="1"/>
<pin id="999" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ybuf/20 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="ybuf_1_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="1"/>
<pin id="1003" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ybuf_1/21 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="ybuf_2_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="1"/>
<pin id="1007" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ybuf_2/22 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="ybuf_3_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ybuf_3/23 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="ybuf_4_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="1"/>
<pin id="1015" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ybuf_4/24 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="ybuf_5_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="1"/>
<pin id="1019" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ybuf_5/25 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="ybuf_6_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="1"/>
<pin id="1023" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ybuf_6/26 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="bitcast_ln47_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="2"/>
<pin id="1027" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47/26 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="ybuf_7_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="1"/>
<pin id="1032" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ybuf_7/27 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="bitcast_ln47_1_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="2"/>
<pin id="1036" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_1/27 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="ybuf_8_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="1"/>
<pin id="1041" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ybuf_8/28 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="bitcast_ln47_2_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="2"/>
<pin id="1045" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_2/28 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="ybuf_9_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="1"/>
<pin id="1050" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ybuf_9/29 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="bitcast_ln47_3_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="2"/>
<pin id="1054" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_3/29 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="bitcast_ln47_4_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="2"/>
<pin id="1059" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_4/30 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="bitcast_ln47_5_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="2"/>
<pin id="1064" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_5/31 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="bitcast_ln47_6_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="2"/>
<pin id="1069" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_6/32 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="bitcast_ln47_7_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="2"/>
<pin id="1074" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_7/33 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="bitcast_ln47_8_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="2"/>
<pin id="1079" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_8/34 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="bitcast_ln47_9_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="2"/>
<pin id="1084" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_9/35 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="x_read_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="64" slack="1"/>
<pin id="1089" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="1099" class="1005" name="gmem_addr_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="1"/>
<pin id="1101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1105" class="1005" name="gmem_addr_1_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="1"/>
<pin id="1107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="gmem_addr_2_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="1"/>
<pin id="1113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="gmem_addr_3_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="1"/>
<pin id="1119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="gmem_addr_4_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="1"/>
<pin id="1125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="gmem_addr_5_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="1"/>
<pin id="1131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="gmem_addr_6_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="1"/>
<pin id="1137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="gmem_addr_7_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="1"/>
<pin id="1143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_7 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="gmem_addr_read_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="8"/>
<pin id="1149" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1152" class="1005" name="gmem_addr_8_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="1"/>
<pin id="1154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_8 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="gmem_addr_9_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="2"/>
<pin id="1160" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_9 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="gmem_addr_1_read_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="8"/>
<pin id="1166" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="1169" class="1005" name="gmem_addr_2_read_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="8"/>
<pin id="1171" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="1174" class="1005" name="y_read_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="64" slack="1"/>
<pin id="1176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="1186" class="1005" name="gmem_addr_3_read_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="7"/>
<pin id="1188" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="1191" class="1005" name="gmem_addr_10_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="1"/>
<pin id="1193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_10 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="gmem_addr_11_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="1"/>
<pin id="1200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_11 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="gmem_addr_4_read_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="6"/>
<pin id="1207" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="1210" class="1005" name="gmem_addr_12_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="1"/>
<pin id="1212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_12 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="gmem_addr_5_read_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="5"/>
<pin id="1219" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="gmem_addr_5_read "/>
</bind>
</comp>

<comp id="1222" class="1005" name="gmem_addr_13_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="32" slack="1"/>
<pin id="1224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_13 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="gmem_addr_6_read_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="4"/>
<pin id="1231" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_6_read "/>
</bind>
</comp>

<comp id="1234" class="1005" name="gmem_addr_14_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="1"/>
<pin id="1236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_14 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="gmem_addr_7_read_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="3"/>
<pin id="1243" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_7_read "/>
</bind>
</comp>

<comp id="1246" class="1005" name="gmem_addr_15_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="1"/>
<pin id="1248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_15 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="a_read_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="32" slack="1"/>
<pin id="1255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="1265" class="1005" name="buf_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="1"/>
<pin id="1267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf "/>
</bind>
</comp>

<comp id="1270" class="1005" name="gmem_addr_8_read_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="32" slack="2"/>
<pin id="1272" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_8_read "/>
</bind>
</comp>

<comp id="1275" class="1005" name="gmem_addr_16_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="1"/>
<pin id="1277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_16 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="buf_1_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="1"/>
<pin id="1284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_1 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="gmem_addr_9_read_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="32" slack="1"/>
<pin id="1289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_9_read "/>
</bind>
</comp>

<comp id="1292" class="1005" name="gmem_addr_17_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="1"/>
<pin id="1294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_17 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="buf_2_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="1"/>
<pin id="1301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_2 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="buf_3_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="1"/>
<pin id="1306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_3 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="buf_4_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="1"/>
<pin id="1311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_4 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="buf_5_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="1"/>
<pin id="1316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_5 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="buf_6_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="1"/>
<pin id="1321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_6 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="buf_7_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="32" slack="1"/>
<pin id="1326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_7 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="buf_8_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="1"/>
<pin id="1331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_8 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="buf_9_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="1"/>
<pin id="1336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_9 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="gmem_addr_18_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="1"/>
<pin id="1341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_18 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="gmem_addr_19_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="32" slack="2"/>
<pin id="1348" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_19 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="gmem_addr_10_read_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="32" slack="1"/>
<pin id="1355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_10_read "/>
</bind>
</comp>

<comp id="1358" class="1005" name="buf_10_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="32" slack="1"/>
<pin id="1360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_10 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="ybuf_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="32" slack="1"/>
<pin id="1365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ybuf "/>
</bind>
</comp>

<comp id="1368" class="1005" name="gmem_addr_11_read_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="32" slack="1"/>
<pin id="1370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_11_read "/>
</bind>
</comp>

<comp id="1373" class="1005" name="buf_11_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="32" slack="1"/>
<pin id="1375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_11 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="ybuf_1_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="32" slack="1"/>
<pin id="1380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_1 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="gmem_addr_12_read_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="32" slack="1"/>
<pin id="1385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_12_read "/>
</bind>
</comp>

<comp id="1388" class="1005" name="buf_12_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="1"/>
<pin id="1390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_12 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="buf_13_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="32" slack="2"/>
<pin id="1395" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_13 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="buf_14_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="32" slack="3"/>
<pin id="1400" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="buf_14 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="buf_15_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="32" slack="4"/>
<pin id="1405" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buf_15 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="buf_16_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="32" slack="5"/>
<pin id="1410" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buf_16 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="buf_17_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="32" slack="6"/>
<pin id="1415" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="buf_17 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="buf_18_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="7"/>
<pin id="1420" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="buf_18 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="buf_19_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="32" slack="8"/>
<pin id="1425" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="buf_19 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="ybuf_2_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="32" slack="1"/>
<pin id="1430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_2 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="gmem_addr_13_read_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="32" slack="1"/>
<pin id="1435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_13_read "/>
</bind>
</comp>

<comp id="1438" class="1005" name="ybuf_3_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="32" slack="1"/>
<pin id="1440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_3 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="gmem_addr_14_read_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="32" slack="1"/>
<pin id="1445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_14_read "/>
</bind>
</comp>

<comp id="1448" class="1005" name="ybuf_4_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="32" slack="1"/>
<pin id="1450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_4 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="gmem_addr_15_read_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="32" slack="1"/>
<pin id="1455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_15_read "/>
</bind>
</comp>

<comp id="1458" class="1005" name="ybuf_5_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="32" slack="1"/>
<pin id="1460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_5 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="gmem_addr_16_read_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="32" slack="1"/>
<pin id="1465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_16_read "/>
</bind>
</comp>

<comp id="1468" class="1005" name="ybuf_6_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="32" slack="1"/>
<pin id="1470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_6 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="gmem_addr_17_read_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="32" slack="1"/>
<pin id="1475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_17_read "/>
</bind>
</comp>

<comp id="1478" class="1005" name="ybuf_7_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="32" slack="1"/>
<pin id="1480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_7 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="gmem_addr_18_read_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="32" slack="1"/>
<pin id="1485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_18_read "/>
</bind>
</comp>

<comp id="1488" class="1005" name="ybuf_8_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="32" slack="1"/>
<pin id="1490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_8 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="gmem_addr_19_read_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="32" slack="1"/>
<pin id="1495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_19_read "/>
</bind>
</comp>

<comp id="1498" class="1005" name="ybuf_9_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="32" slack="1"/>
<pin id="1500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="18" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="18" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="278"><net_src comp="42" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="289"><net_src comp="34" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="42" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="313"><net_src comp="34" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="44" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="335"><net_src comp="44" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="337"><net_src comp="42" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="342"><net_src comp="34" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="360"><net_src comp="44" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="46" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="362"><net_src comp="42" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="363"><net_src comp="48" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="370"><net_src comp="44" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="46" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="372"><net_src comp="48" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="46" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="381"><net_src comp="48" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="388"><net_src comp="44" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="46" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="397"><net_src comp="44" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="46" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="399"><net_src comp="48" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="406"><net_src comp="44" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="46" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="408"><net_src comp="48" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="415"><net_src comp="44" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="46" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="417"><net_src comp="48" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="426"><net_src comp="217" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="458"><net_src comp="418" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="418" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="10" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="60" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="12" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="14" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="476"><net_src comp="463" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="2" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="473" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="483"><net_src comp="477" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="488"><net_src comp="60" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="20" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="10" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="12" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="14" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="503"><net_src comp="490" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="2" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="22" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="10" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="510" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="12" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="14" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="528"><net_src comp="515" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="2" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="24" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="10" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="535" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="548"><net_src comp="12" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="549"><net_src comp="14" pin="0"/><net_sink comp="540" pin=3"/></net>

<net id="553"><net_src comp="540" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="2" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="550" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="26" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="10" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="560" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="12" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="14" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="578"><net_src comp="565" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="2" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="575" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="28" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="10" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="585" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="12" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="14" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="603"><net_src comp="590" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="2" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="600" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="30" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="10" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="610" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="12" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="14" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="628"><net_src comp="615" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="2" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="625" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="32" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="646"><net_src comp="10" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="635" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="648"><net_src comp="12" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="649"><net_src comp="14" pin="0"/><net_sink comp="640" pin=3"/></net>

<net id="653"><net_src comp="640" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="2" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="650" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="36" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="671"><net_src comp="10" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="660" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="12" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="14" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="678"><net_src comp="665" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="2" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="675" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="38" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="10" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="685" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="12" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="699"><net_src comp="14" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="703"><net_src comp="690" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="2" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="700" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="716"><net_src comp="10" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="151" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="718"><net_src comp="12" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="719"><net_src comp="14" pin="0"/><net_sink comp="710" pin=3"/></net>

<net id="723"><net_src comp="710" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="2" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="720" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="730"><net_src comp="724" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="735"><net_src comp="151" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="20" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="743"><net_src comp="10" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="731" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="745"><net_src comp="12" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="746"><net_src comp="14" pin="0"/><net_sink comp="737" pin=3"/></net>

<net id="750"><net_src comp="737" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="2" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="747" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="22" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="768"><net_src comp="10" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="757" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="12" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="771"><net_src comp="14" pin="0"/><net_sink comp="762" pin=3"/></net>

<net id="775"><net_src comp="762" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="2" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="772" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="24" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="793"><net_src comp="10" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="782" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="12" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="14" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="800"><net_src comp="787" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="805"><net_src comp="2" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="797" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="26" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="818"><net_src comp="10" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="807" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="12" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="821"><net_src comp="14" pin="0"/><net_sink comp="812" pin=3"/></net>

<net id="825"><net_src comp="812" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="2" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="822" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="28" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="843"><net_src comp="10" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="832" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="12" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="846"><net_src comp="14" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="850"><net_src comp="837" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="855"><net_src comp="2" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="847" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="857" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="865"><net_src comp="30" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="872"><net_src comp="10" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="861" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="874"><net_src comp="12" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="875"><net_src comp="14" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="879"><net_src comp="866" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="2" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="876" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="889"><net_src comp="886" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="894"><net_src comp="32" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="901"><net_src comp="10" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="890" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="903"><net_src comp="12" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="904"><net_src comp="14" pin="0"/><net_sink comp="895" pin=3"/></net>

<net id="908"><net_src comp="895" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="913"><net_src comp="2" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="905" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="918"><net_src comp="915" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="922"><net_src comp="919" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="926"><net_src comp="923" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="930"><net_src comp="927" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="934"><net_src comp="931" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="938"><net_src comp="935" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="942"><net_src comp="939" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="946"><net_src comp="943" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="951"><net_src comp="36" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="958"><net_src comp="10" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="947" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="960"><net_src comp="12" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="961"><net_src comp="14" pin="0"/><net_sink comp="952" pin=3"/></net>

<net id="965"><net_src comp="952" pin="4"/><net_sink comp="962" pin=0"/></net>

<net id="970"><net_src comp="2" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="962" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="976"><net_src comp="38" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="983"><net_src comp="10" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="972" pin="2"/><net_sink comp="977" pin=1"/></net>

<net id="985"><net_src comp="12" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="986"><net_src comp="14" pin="0"/><net_sink comp="977" pin=3"/></net>

<net id="990"><net_src comp="977" pin="4"/><net_sink comp="987" pin=0"/></net>

<net id="995"><net_src comp="2" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="987" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1000"><net_src comp="997" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1004"><net_src comp="1001" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1008"><net_src comp="1005" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1012"><net_src comp="1009" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1016"><net_src comp="1013" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1020"><net_src comp="1017" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1024"><net_src comp="1021" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1028"><net_src comp="455" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1033"><net_src comp="1030" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1037"><net_src comp="459" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="1042"><net_src comp="1039" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1046"><net_src comp="455" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1051"><net_src comp="1048" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1055"><net_src comp="459" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="1060"><net_src comp="455" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1065"><net_src comp="459" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="1070"><net_src comp="455" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="1075"><net_src comp="459" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="1080"><net_src comp="455" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1085"><net_src comp="459" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1090"><net_src comp="60" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1093"><net_src comp="1087" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1094"><net_src comp="1087" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1095"><net_src comp="1087" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1096"><net_src comp="1087" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1097"><net_src comp="1087" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1098"><net_src comp="1087" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1102"><net_src comp="477" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="1108"><net_src comp="504" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="1114"><net_src comp="529" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="1120"><net_src comp="554" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="1126"><net_src comp="579" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="1132"><net_src comp="604" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="1134"><net_src comp="1129" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="1138"><net_src comp="629" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="1144"><net_src comp="654" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="1146"><net_src comp="1141" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="1150"><net_src comp="115" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1155"><net_src comp="679" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="1161"><net_src comp="704" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1167"><net_src comp="127" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1172"><net_src comp="139" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1177"><net_src comp="151" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1180"><net_src comp="1174" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1181"><net_src comp="1174" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1182"><net_src comp="1174" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1183"><net_src comp="1174" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1184"><net_src comp="1174" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1185"><net_src comp="1174" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1189"><net_src comp="157" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1194"><net_src comp="724" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="1196"><net_src comp="1191" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="1197"><net_src comp="1191" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="1201"><net_src comp="751" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1204"><net_src comp="1198" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1208"><net_src comp="169" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1213"><net_src comp="776" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="1216"><net_src comp="1210" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1220"><net_src comp="181" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1225"><net_src comp="801" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1228"><net_src comp="1222" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="1232"><net_src comp="193" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1237"><net_src comp="826" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1240"><net_src comp="1234" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="1244"><net_src comp="205" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1249"><net_src comp="851" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1252"><net_src comp="1246" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="1256"><net_src comp="217" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="1259"><net_src comp="1253" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="1260"><net_src comp="1253" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="1261"><net_src comp="1253" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="1262"><net_src comp="1253" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1263"><net_src comp="1253" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="1264"><net_src comp="1253" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="1268"><net_src comp="857" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1273"><net_src comp="223" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1278"><net_src comp="880" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1281"><net_src comp="1275" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1285"><net_src comp="886" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1290"><net_src comp="235" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1295"><net_src comp="909" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1298"><net_src comp="1292" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="1302"><net_src comp="915" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1307"><net_src comp="919" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1312"><net_src comp="923" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1317"><net_src comp="927" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1322"><net_src comp="931" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1327"><net_src comp="935" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1332"><net_src comp="939" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1337"><net_src comp="943" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1342"><net_src comp="966" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="1344"><net_src comp="1339" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="1345"><net_src comp="1339" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="1349"><net_src comp="991" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1351"><net_src comp="1346" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="1352"><net_src comp="1346" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="1356"><net_src comp="254" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1361"><net_src comp="422" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1366"><net_src comp="997" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1371"><net_src comp="266" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1376"><net_src comp="422" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1381"><net_src comp="1001" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1386"><net_src comp="279" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1391"><net_src comp="422" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1396"><net_src comp="427" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1401"><net_src comp="431" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1406"><net_src comp="435" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1411"><net_src comp="439" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1416"><net_src comp="443" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1421"><net_src comp="447" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1426"><net_src comp="451" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1431"><net_src comp="1005" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1436"><net_src comp="285" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1441"><net_src comp="1009" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1446"><net_src comp="291" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1451"><net_src comp="1013" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1456"><net_src comp="297" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1461"><net_src comp="1017" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1466"><net_src comp="303" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1471"><net_src comp="1021" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1476"><net_src comp="309" pin="2"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1481"><net_src comp="1030" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1486"><net_src comp="323" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1491"><net_src comp="1039" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1496"><net_src comp="338" pin="2"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1501"><net_src comp="1048" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="418" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
 - Input state : 
	Port: Block_.split1_proc : x | {1 }
	Port: Block_.split1_proc : gmem | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
	Port: Block_.split1_proc : y | {11 }
	Port: Block_.split1_proc : a | {16 }
  - Chain level:
	State 1
		sext_ln27 : 1
		gmem_addr : 2
		gmem_load_req : 3
		trunc_ln27_1 : 1
		sext_ln27_1 : 2
		gmem_addr_1 : 3
	State 2
		trunc_ln27_2 : 1
		sext_ln27_2 : 2
		gmem_addr_2 : 3
	State 3
		trunc_ln27_3 : 1
		sext_ln27_3 : 2
		gmem_addr_3 : 3
	State 4
		trunc_ln27_4 : 1
		sext_ln27_4 : 2
		gmem_addr_4 : 3
	State 5
		trunc_ln27_5 : 1
		sext_ln27_5 : 2
		gmem_addr_5 : 3
	State 6
		trunc_ln27_6 : 1
		sext_ln27_6 : 2
		gmem_addr_6 : 3
	State 7
		trunc_ln27_7 : 1
		sext_ln27_7 : 2
		gmem_addr_7 : 3
	State 8
		trunc_ln27_8 : 1
		sext_ln27_8 : 2
		gmem_addr_8 : 3
		trunc_ln27_9 : 1
		sext_ln27_9 : 2
		gmem_addr_9 : 3
	State 9
	State 10
	State 11
		sext_ln32 : 1
		gmem_addr_10 : 2
		gmem_load_10_req : 3
		trunc_ln32_1 : 1
		sext_ln32_1 : 2
		gmem_addr_11 : 3
	State 12
		trunc_ln32_2 : 1
		sext_ln32_2 : 2
		gmem_addr_12 : 3
	State 13
		trunc_ln32_3 : 1
		sext_ln32_3 : 2
		gmem_addr_13 : 3
	State 14
		trunc_ln32_4 : 1
		sext_ln32_4 : 2
		gmem_addr_14 : 3
	State 15
		trunc_ln32_5 : 1
		sext_ln32_5 : 2
		gmem_addr_15 : 3
	State 16
		trunc_ln32_6 : 1
		sext_ln32_6 : 2
		gmem_addr_16 : 3
		buf_10 : 1
	State 17
		trunc_ln32_7 : 1
		sext_ln32_7 : 2
		gmem_addr_17 : 3
		buf_11 : 1
	State 18
		trunc_ln32_8 : 1
		sext_ln32_8 : 2
		gmem_addr_18 : 3
		trunc_ln32_9 : 1
		sext_ln32_9 : 2
		gmem_addr_19 : 3
		buf_12 : 1
		buf_13 : 1
		buf_14 : 1
		buf_15 : 1
		buf_16 : 1
		buf_17 : 1
		buf_18 : 1
		buf_19 : 1
	State 19
	State 20
		ybuf_19 : 1
	State 21
		ybuf_10 : 1
	State 22
		ybuf_11 : 1
	State 23
		ybuf_12 : 1
	State 24
		ybuf_13 : 1
	State 25
		ybuf_14 : 1
	State 26
		ybuf_15 : 1
		write_ln47 : 1
	State 27
		ybuf_16 : 1
		write_ln47 : 1
	State 28
		ybuf_17 : 1
		write_ln47 : 1
	State 29
		ybuf_18 : 1
		write_ln47 : 1
	State 30
		write_ln47 : 1
	State 31
		write_ln47 : 1
	State 32
		write_ln47 : 1
	State 33
		write_ln47 : 1
	State 34
		write_ln47 : 1
	State 35
		write_ln47 : 1
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_422          |    3    |   143   |   321   |
|          |           grp_fu_427          |    3    |   143   |   321   |
|          |           grp_fu_431          |    3    |   143   |   321   |
|   fmul   |           grp_fu_435          |    3    |   143   |   321   |
|          |           grp_fu_439          |    3    |   143   |   321   |
|          |           grp_fu_443          |    3    |   143   |   321   |
|          |           grp_fu_447          |    3    |   143   |   321   |
|          |           grp_fu_451          |    3    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln27_fu_484        |    0    |    0    |    71   |
|          |       add_ln27_1_fu_510       |    0    |    0    |    71   |
|          |       add_ln27_2_fu_535       |    0    |    0    |    71   |
|          |       add_ln27_3_fu_560       |    0    |    0    |    71   |
|          |       add_ln27_4_fu_585       |    0    |    0    |    71   |
|          |       add_ln27_5_fu_610       |    0    |    0    |    71   |
|          |       add_ln27_6_fu_635       |    0    |    0    |    71   |
|          |       add_ln27_7_fu_660       |    0    |    0    |    71   |
|    add   |       add_ln27_8_fu_685       |    0    |    0    |    71   |
|          |        add_ln32_fu_731        |    0    |    0    |    71   |
|          |       add_ln32_1_fu_757       |    0    |    0    |    71   |
|          |       add_ln32_2_fu_782       |    0    |    0    |    71   |
|          |       add_ln32_3_fu_807       |    0    |    0    |    71   |
|          |       add_ln32_4_fu_832       |    0    |    0    |    71   |
|          |       add_ln32_5_fu_861       |    0    |    0    |    71   |
|          |       add_ln32_6_fu_890       |    0    |    0    |    71   |
|          |       add_ln32_7_fu_947       |    0    |    0    |    71   |
|          |       add_ln32_8_fu_972       |    0    |    0    |    71   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_418          |    2    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|
|          |       x_read_read_fu_60       |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_115  |    0    |    0    |    0    |
|          |  gmem_addr_1_read_read_fu_127 |    0    |    0    |    0    |
|          |  gmem_addr_2_read_read_fu_139 |    0    |    0    |    0    |
|          |       y_read_read_fu_151      |    0    |    0    |    0    |
|          |  gmem_addr_3_read_read_fu_157 |    0    |    0    |    0    |
|          |  gmem_addr_4_read_read_fu_169 |    0    |    0    |    0    |
|          |  gmem_addr_5_read_read_fu_181 |    0    |    0    |    0    |
|          |  gmem_addr_6_read_read_fu_193 |    0    |    0    |    0    |
|          |  gmem_addr_7_read_read_fu_205 |    0    |    0    |    0    |
|          |       a_read_read_fu_217      |    0    |    0    |    0    |
|   read   |  gmem_addr_8_read_read_fu_223 |    0    |    0    |    0    |
|          |  gmem_addr_9_read_read_fu_235 |    0    |    0    |    0    |
|          | gmem_addr_10_read_read_fu_254 |    0    |    0    |    0    |
|          | gmem_addr_11_read_read_fu_266 |    0    |    0    |    0    |
|          | gmem_addr_12_read_read_fu_279 |    0    |    0    |    0    |
|          | gmem_addr_13_read_read_fu_285 |    0    |    0    |    0    |
|          | gmem_addr_14_read_read_fu_291 |    0    |    0    |    0    |
|          | gmem_addr_15_read_read_fu_297 |    0    |    0    |    0    |
|          | gmem_addr_16_read_read_fu_303 |    0    |    0    |    0    |
|          | gmem_addr_17_read_read_fu_309 |    0    |    0    |    0    |
|          | gmem_addr_18_read_read_fu_323 |    0    |    0    |    0    |
|          | gmem_addr_19_read_read_fu_338 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_66       |    0    |    0    |    0    |
|          |       grp_readreq_fu_73       |    0    |    0    |    0    |
|          |       grp_readreq_fu_80       |    0    |    0    |    0    |
|          |       grp_readreq_fu_87       |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_94       |    0    |    0    |    0    |
|          |       grp_readreq_fu_101      |    0    |    0    |    0    |
|          |       grp_readreq_fu_108      |    0    |    0    |    0    |
|          |       grp_readreq_fu_120      |    0    |    0    |    0    |
|          |       grp_readreq_fu_132      |    0    |    0    |    0    |
|          |       grp_readreq_fu_144      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      grp_writeresp_fu_162     |    0    |    0    |    0    |
|          |      grp_writeresp_fu_174     |    0    |    0    |    0    |
|          |      grp_writeresp_fu_186     |    0    |    0    |    0    |
|          |      grp_writeresp_fu_198     |    0    |    0    |    0    |
| writeresp|      grp_writeresp_fu_210     |    0    |    0    |    0    |
|          |      grp_writeresp_fu_228     |    0    |    0    |    0    |
|          |      grp_writeresp_fu_240     |    0    |    0    |    0    |
|          |      grp_writeresp_fu_247     |    0    |    0    |    0    |
|          |      grp_writeresp_fu_259     |    0    |    0    |    0    |
|          |      grp_writeresp_fu_271     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    write_ln47_write_fu_314    |    0    |    0    |    0    |
|          |    write_ln47_write_fu_329    |    0    |    0    |    0    |
|          |    write_ln47_write_fu_344    |    0    |    0    |    0    |
|          |    write_ln47_write_fu_354    |    0    |    0    |    0    |
|   write  |    write_ln47_write_fu_364    |    0    |    0    |    0    |
|          |    write_ln47_write_fu_373    |    0    |    0    |    0    |
|          |    write_ln47_write_fu_382    |    0    |    0    |    0    |
|          |    write_ln47_write_fu_391    |    0    |    0    |    0    |
|          |    write_ln47_write_fu_400    |    0    |    0    |    0    |
|          |    write_ln47_write_fu_409    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_463        |    0    |    0    |    0    |
|          |      trunc_ln27_1_fu_490      |    0    |    0    |    0    |
|          |      trunc_ln27_2_fu_515      |    0    |    0    |    0    |
|          |      trunc_ln27_3_fu_540      |    0    |    0    |    0    |
|          |      trunc_ln27_4_fu_565      |    0    |    0    |    0    |
|          |      trunc_ln27_5_fu_590      |    0    |    0    |    0    |
|          |      trunc_ln27_6_fu_615      |    0    |    0    |    0    |
|          |      trunc_ln27_7_fu_640      |    0    |    0    |    0    |
|          |      trunc_ln27_8_fu_665      |    0    |    0    |    0    |
|partselect|      trunc_ln27_9_fu_690      |    0    |    0    |    0    |
|          |        trunc_ln1_fu_710       |    0    |    0    |    0    |
|          |      trunc_ln32_1_fu_737      |    0    |    0    |    0    |
|          |      trunc_ln32_2_fu_762      |    0    |    0    |    0    |
|          |      trunc_ln32_3_fu_787      |    0    |    0    |    0    |
|          |      trunc_ln32_4_fu_812      |    0    |    0    |    0    |
|          |      trunc_ln32_5_fu_837      |    0    |    0    |    0    |
|          |      trunc_ln32_6_fu_866      |    0    |    0    |    0    |
|          |      trunc_ln32_7_fu_895      |    0    |    0    |    0    |
|          |      trunc_ln32_8_fu_952      |    0    |    0    |    0    |
|          |      trunc_ln32_9_fu_977      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln27_fu_473       |    0    |    0    |    0    |
|          |       sext_ln27_1_fu_500      |    0    |    0    |    0    |
|          |       sext_ln27_2_fu_525      |    0    |    0    |    0    |
|          |       sext_ln27_3_fu_550      |    0    |    0    |    0    |
|          |       sext_ln27_4_fu_575      |    0    |    0    |    0    |
|          |       sext_ln27_5_fu_600      |    0    |    0    |    0    |
|          |       sext_ln27_6_fu_625      |    0    |    0    |    0    |
|          |       sext_ln27_7_fu_650      |    0    |    0    |    0    |
|          |       sext_ln27_8_fu_675      |    0    |    0    |    0    |
|   sext   |       sext_ln27_9_fu_700      |    0    |    0    |    0    |
|          |        sext_ln32_fu_720       |    0    |    0    |    0    |
|          |       sext_ln32_1_fu_747      |    0    |    0    |    0    |
|          |       sext_ln32_2_fu_772      |    0    |    0    |    0    |
|          |       sext_ln32_3_fu_797      |    0    |    0    |    0    |
|          |       sext_ln32_4_fu_822      |    0    |    0    |    0    |
|          |       sext_ln32_5_fu_847      |    0    |    0    |    0    |
|          |       sext_ln32_6_fu_876      |    0    |    0    |    0    |
|          |       sext_ln32_7_fu_905      |    0    |    0    |    0    |
|          |       sext_ln32_8_fu_962      |    0    |    0    |    0    |
|          |       sext_ln32_9_fu_987      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    26   |   1349  |   4236  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      a_read_reg_1253     |   32   |
|      buf_10_reg_1358     |   32   |
|      buf_11_reg_1373     |   32   |
|      buf_12_reg_1388     |   32   |
|      buf_13_reg_1393     |   32   |
|      buf_14_reg_1398     |   32   |
|      buf_15_reg_1403     |   32   |
|      buf_16_reg_1408     |   32   |
|      buf_17_reg_1413     |   32   |
|      buf_18_reg_1418     |   32   |
|      buf_19_reg_1423     |   32   |
|      buf_1_reg_1282      |   32   |
|      buf_2_reg_1299      |   32   |
|      buf_3_reg_1304      |   32   |
|      buf_4_reg_1309      |   32   |
|      buf_5_reg_1314      |   32   |
|      buf_6_reg_1319      |   32   |
|      buf_7_reg_1324      |   32   |
|      buf_8_reg_1329      |   32   |
|      buf_9_reg_1334      |   32   |
|       buf_reg_1265       |   32   |
|gmem_addr_10_read_reg_1353|   32   |
|   gmem_addr_10_reg_1191  |   32   |
|gmem_addr_11_read_reg_1368|   32   |
|   gmem_addr_11_reg_1198  |   32   |
|gmem_addr_12_read_reg_1383|   32   |
|   gmem_addr_12_reg_1210  |   32   |
|gmem_addr_13_read_reg_1433|   32   |
|   gmem_addr_13_reg_1222  |   32   |
|gmem_addr_14_read_reg_1443|   32   |
|   gmem_addr_14_reg_1234  |   32   |
|gmem_addr_15_read_reg_1453|   32   |
|   gmem_addr_15_reg_1246  |   32   |
|gmem_addr_16_read_reg_1463|   32   |
|   gmem_addr_16_reg_1275  |   32   |
|gmem_addr_17_read_reg_1473|   32   |
|   gmem_addr_17_reg_1292  |   32   |
|gmem_addr_18_read_reg_1483|   32   |
|   gmem_addr_18_reg_1339  |   32   |
|gmem_addr_19_read_reg_1493|   32   |
|   gmem_addr_19_reg_1346  |   32   |
| gmem_addr_1_read_reg_1164|   32   |
|   gmem_addr_1_reg_1105   |   32   |
| gmem_addr_2_read_reg_1169|   32   |
|   gmem_addr_2_reg_1111   |   32   |
| gmem_addr_3_read_reg_1186|   32   |
|   gmem_addr_3_reg_1117   |   32   |
| gmem_addr_4_read_reg_1205|   32   |
|   gmem_addr_4_reg_1123   |   32   |
| gmem_addr_5_read_reg_1217|   32   |
|   gmem_addr_5_reg_1129   |   32   |
| gmem_addr_6_read_reg_1229|   32   |
|   gmem_addr_6_reg_1135   |   32   |
| gmem_addr_7_read_reg_1241|   32   |
|   gmem_addr_7_reg_1141   |   32   |
| gmem_addr_8_read_reg_1270|   32   |
|   gmem_addr_8_reg_1152   |   32   |
| gmem_addr_9_read_reg_1287|   32   |
|   gmem_addr_9_reg_1158   |   32   |
|  gmem_addr_read_reg_1147 |   32   |
|    gmem_addr_reg_1099    |   32   |
|          reg_455         |   32   |
|          reg_459         |   32   |
|      x_read_reg_1087     |   64   |
|      y_read_reg_1174     |   64   |
|      ybuf_1_reg_1378     |   32   |
|      ybuf_2_reg_1428     |   32   |
|      ybuf_3_reg_1438     |   32   |
|      ybuf_4_reg_1448     |   32   |
|      ybuf_5_reg_1458     |   32   |
|      ybuf_6_reg_1468     |   32   |
|      ybuf_7_reg_1478     |   32   |
|      ybuf_8_reg_1488     |   32   |
|      ybuf_9_reg_1498     |   32   |
|       ybuf_reg_1363      |   32   |
+--------------------------+--------+
|           Total          |  2464  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_readreq_fu_66  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_162 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_162 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_174 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_186 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_198 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_210 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_228 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_240 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_247 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_259 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_271 |  p0  |   3  |   1  |    3   |
|      grp_fu_418      |  p0  |  20  |  32  |   640  ||    97   |
|      grp_fu_418      |  p1  |  10  |  32  |   320  ||    47   |
|      grp_fu_422      |  p0  |   6  |  32  |   192  ||    33   |
|      grp_fu_422      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_427      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_431      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_435      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_439      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_443      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_447      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_451      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1822  || 42.1733 ||   267   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   26   |    -   |  1349  |  4236  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   42   |    -   |   267  |
|  Register |    -   |    -   |  2464  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   26   |   42   |  3813  |  4503  |
+-----------+--------+--------+--------+--------+
