VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/fabric_design67_15_45_top_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report design67_15_45_top_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top design67_15_45_top --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/placement/fabric_design67_15_45_top_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/routing/fabric_design67_15_45_top_post_synth.route --place --fix_clusters design67_15_45_top_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_design67_15_45_top_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.11 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/placement/fabric_design67_15_45_top_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/routing/fabric_design67_15_45_top_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'design67_15_45_top_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: design67_15_45_top_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.07 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/synthesis/fabric_design67_15_45_top_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.06 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   24 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 24
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1421
Swept block(s)      : 1397
Constant Pins Marked: 24
# Clean circuit took 0.01 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 439
    .input :      10
    .output:      32
    0-LUT  :       2
    6-LUT  :     155
    dffre  :     240
  Nets  : 407
    Avg Fanout:     4.1
    Max Fanout:   360.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 2093
  Timing Graph Edges: 3340
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:294:execute$784819' Fanout: 240 pins (11.5%), 240 blocks (54.7%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$out[0]'
Warning 168: set_input_delay command matched but was not applied to primary output '$iopadmap$out[1]'
Warning 169: set_input_delay command matched but was not applied to primary output '$iopadmap$out[2]'
Warning 170: set_input_delay command matched but was not applied to primary output '$iopadmap$out[3]'
Warning 171: set_input_delay command matched but was not applied to primary output '$iopadmap$out[4]'
Warning 172: set_input_delay command matched but was not applied to primary output '$iopadmap$out[5]'
Warning 173: set_input_delay command matched but was not applied to primary output '$iopadmap$out[6]'
Warning 174: set_input_delay command matched but was not applied to primary output '$iopadmap$out[7]'
Warning 175: set_input_delay command matched but was not applied to primary output '$iopadmap$out[8]'
Warning 176: set_input_delay command matched but was not applied to primary output '$iopadmap$out[9]'
Warning 177: set_input_delay command matched but was not applied to primary output '$iopadmap$out[10]'
Warning 178: set_input_delay command matched but was not applied to primary output '$iopadmap$out[11]'
Warning 179: set_input_delay command matched but was not applied to primary output '$iopadmap$out[12]'
Warning 180: set_input_delay command matched but was not applied to primary output '$iopadmap$out[13]'
Warning 181: set_input_delay command matched but was not applied to primary output '$iopadmap$out[14]'
Warning 182: set_input_delay command matched but was not applied to primary output '$iopadmap$out[15]'
Warning 183: set_input_delay command matched but was not applied to primary output '$iopadmap$out[16]'
Warning 184: set_input_delay command matched but was not applied to primary output '$iopadmap$out[17]'
Warning 185: set_input_delay command matched but was not applied to primary output '$iopadmap$out[18]'
Warning 186: set_input_delay command matched but was not applied to primary output '$iopadmap$out[19]'
Warning 187: set_input_delay command matched but was not applied to primary output '$iopadmap$out[20]'
Warning 188: set_input_delay command matched but was not applied to primary output '$iopadmap$out[21]'
Warning 189: set_input_delay command matched but was not applied to primary output '$iopadmap$out[22]'
Warning 190: set_input_delay command matched but was not applied to primary output '$iopadmap$out[23]'
Warning 191: set_input_delay command matched but was not applied to primary output '$iopadmap$out[24]'
Warning 192: set_input_delay command matched but was not applied to primary output '$iopadmap$out[25]'
Warning 193: set_input_delay command matched but was not applied to primary output '$iopadmap$out[26]'
Warning 194: set_input_delay command matched but was not applied to primary output '$iopadmap$out[27]'
Warning 195: set_input_delay command matched but was not applied to primary output '$iopadmap$out[28]'
Warning 196: set_input_delay command matched but was not applied to primary output '$iopadmap$out[29]'
Warning 197: set_input_delay command matched but was not applied to primary output '$iopadmap$out[30]'
Warning 198: set_input_delay command matched but was not applied to primary output '$iopadmap$out[31]'
Warning 199: set_output_delay command matched but was not applied to primary input '$auto$clkbufmap.cc:294:execute$784819'
Warning 200: set_output_delay command matched but was not applied to primary input '$iopadmap$rst'
Warning 201: set_output_delay command matched but was not applied to primary input '$iopadmap$in[0]'
Warning 202: set_output_delay command matched but was not applied to primary input '$iopadmap$in[1]'
Warning 203: set_output_delay command matched but was not applied to primary input '$iopadmap$in[2]'
Warning 204: set_output_delay command matched but was not applied to primary input '$iopadmap$in[3]'
Warning 205: set_output_delay command matched but was not applied to primary input '$iopadmap$in[4]'
Warning 206: set_output_delay command matched but was not applied to primary input '$iopadmap$in[5]'
Warning 207: set_output_delay command matched but was not applied to primary input '$iopadmap$in[6]'
Warning 208: set_output_delay command matched but was not applied to primary input '$iopadmap$in[7]'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:294:execute$784819' Source: '$auto$clkbufmap.cc:294:execute$784819.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 25.0 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/design67_15_45_top/run_1/synth_1_1/impl_1_1_1/packing/fabric_design67_15_45_top_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.17 seconds).
# Load packing took 0.18 seconds (max_rss 61.8 MiB, delta_rss +36.9 MiB)
Warning 209: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io             : 42
   io_output     : 32
    outpad       : 32
   io_input      : 10
    inpad        : 10
  clb            : 32
   clb_lr        : 32
    fle          : 247
     fast6       : 46
      lut6       : 46
       lut       : 46
     ble5        : 351
      lut5       : 111
       lut       : 111
      ff         : 240
       DFFRE     : 240

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		42	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		32	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.27 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.07 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.07 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.07 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.07 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.89 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)
Warning 210: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 211: Sized nonsensical R=0 transistor to minimum width
Warning 212: Sized nonsensical R=0 transistor to minimum width
Warning 213: Sized nonsensical R=0 transistor to minimum width
Warning 214: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.98 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 1.01 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.87 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 215: Found no more sample locations for SOURCE in io_top
Warning 216: Found no more sample locations for OPIN in io_top
Warning 217: Found no more sample locations for SOURCE in io_right
Warning 218: Found no more sample locations for OPIN in io_right
Warning 219: Found no more sample locations for SOURCE in io_bottom
Warning 220: Found no more sample locations for OPIN in io_bottom
Warning 221: Found no more sample locations for SOURCE in io_left
Warning 222: Found no more sample locations for OPIN in io_left
Warning 223: Found no more sample locations for SOURCE in clb
Warning 224: Found no more sample locations for OPIN in clb
Warning 225: Found no more sample locations for SOURCE in dsp
Warning 226: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.01 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.87 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 227: Unable to route between blocks at (1,1) and (1,9) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (1,1) and (2,9) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (1,1) and (3,9) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (1,1) and (4,9) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (1,1) and (5,9) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (1,1) and (6,9) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (1,1) and (7,9) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (1,1) and (8,9) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (1,1) and (9,9) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (1,1) and (10,9) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (1,1) and (11,1) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (1,1) and (11,2) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (1,1) and (11,3) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (1,1) and (11,4) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (1,1) and (11,5) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (1,1) and (11,6) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (1,1) and (11,7) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (1,1) and (11,8) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (1,1) and (11,9) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (4,4) and (4,9) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (4,4) and (5,9) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (4,4) and (6,9) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (4,4) and (7,9) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (4,4) and (8,9) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (4,4) and (9,9) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (4,4) and (10,9) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (4,4) and (11,4) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (4,4) and (11,5) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (4,4) and (11,6) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (4,4) and (11,7) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (4,4) and (11,8) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (4,4) and (11,9) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (8,6) and (0,0) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (8,6) and (0,1) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (8,6) and (0,2) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (8,6) and (0,3) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (8,6) and (0,4) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (8,6) and (0,5) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (8,6) and (0,6) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (8,6) and (1,0) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (8,6) and (2,0) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (8,6) and (3,0) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (8,6) and (4,0) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (8,6) and (5,0) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (8,6) and (6,0) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (8,6) and (7,0) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (8,6) and (8,0) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (8,4) and (0,4) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (8,4) and (0,5) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (8,4) and (0,6) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (8,4) and (0,7) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (8,4) and (0,8) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (8,4) and (0,9) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (8,4) and (1,9) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (8,4) and (2,9) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (8,4) and (3,9) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (8,4) and (4,9) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (8,4) and (5,9) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (8,4) and (6,9) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (8,4) and (7,9) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (8,4) and (8,9) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (4,6) and (4,0) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (4,6) and (5,0) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (4,6) and (6,0) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (4,6) and (7,0) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (4,6) and (8,0) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (4,6) and (9,0) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (4,6) and (10,0) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (4,6) and (11,0) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (4,6) and (11,1) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (4,6) and (11,2) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (4,6) and (11,3) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (4,6) and (11,4) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (4,6) and (11,5) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (4,6) and (11,6) to characterize delay (setting to inf)
## Computing delta delays took 0.55 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.55 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading design67_15_45_top_pin_loc.place.

Warning 302: Block $iopadmap$clk has an invalid name and it is going to be skipped.
Warning 303: Block in[0] has an invalid name and it is going to be skipped.
Warning 304: Block in[1] has an invalid name and it is going to be skipped.
Warning 305: Block in[2] has an invalid name and it is going to be skipped.
Warning 306: Block in[3] has an invalid name and it is going to be skipped.
Warning 307: Block in[4] has an invalid name and it is going to be skipped.
Warning 308: Block in[5] has an invalid name and it is going to be skipped.
Warning 309: Block in[6] has an invalid name and it is going to be skipped.
Warning 310: Block in[7] has an invalid name and it is going to be skipped.
Warning 311: Block in[8] has an invalid name and it is going to be skipped.
Warning 312: Block in[9] has an invalid name and it is going to be skipped.
Warning 313: Block in[10] has an invalid name and it is going to be skipped.
Warning 314: Block in[11] has an invalid name and it is going to be skipped.
Warning 315: Block in[12] has an invalid name and it is going to be skipped.
Warning 316: Block in[13] has an invalid name and it is going to be skipped.
Warning 317: Block in[14] has an invalid name and it is going to be skipped.
Warning 318: Block in[15] has an invalid name and it is going to be skipped.
Warning 319: Block in[16] has an invalid name and it is going to be skipped.
Warning 320: Block in[17] has an invalid name and it is going to be skipped.
Warning 321: Block in[18] has an invalid name and it is going to be skipped.
Warning 322: Block in[19] has an invalid name and it is going to be skipped.
Warning 323: Block in[20] has an invalid name and it is going to be skipped.
Warning 324: Block in[21] has an invalid name and it is going to be skipped.
Warning 325: Block in[22] has an invalid name and it is going to be skipped.
Warning 326: Block in[23] has an invalid name and it is going to be skipped.
Warning 327: Block in[24] has an invalid name and it is going to be skipped.
Warning 328: Block in[25] has an invalid name and it is going to be skipped.
Warning 329: Block in[26] has an invalid name and it is going to be skipped.
Warning 330: Block in[27] has an invalid name and it is going to be skipped.
Warning 331: Block in[28] has an invalid name and it is going to be skipped.
Warning 332: Block in[29] has an invalid name and it is going to be skipped.
Warning 333: Block in[30] has an invalid name and it is going to be skipped.
Warning 334: Block in[31] has an invalid name and it is going to be skipped.
Warning 335: Block out:out[0] has an invalid name and it is going to be skipped.
Warning 336: Block out:out[1] has an invalid name and it is going to be skipped.
Warning 337: Block out:out[2] has an invalid name and it is going to be skipped.
Warning 338: Block out:out[3] has an invalid name and it is going to be skipped.
Warning 339: Block out:out[4] has an invalid name and it is going to be skipped.
Warning 340: Block out:out[5] has an invalid name and it is going to be skipped.
Warning 341: Block out:out[6] has an invalid name and it is going to be skipped.
Warning 342: Block out:out[7] has an invalid name and it is going to be skipped.
Warning 343: Block out:out[8] has an invalid name and it is going to be skipped.
Warning 344: Block out:out[9] has an invalid name and it is going to be skipped.
Warning 345: Block out:out[10] has an invalid name and it is going to be skipped.
Warning 346: Block out:out[11] has an invalid name and it is going to be skipped.
Warning 347: Block out:out[12] has an invalid name and it is going to be skipped.
Warning 348: Block out:out[13] has an invalid name and it is going to be skipped.
Warning 349: Block out:out[14] has an invalid name and it is going to be skipped.
Warning 350: Block out:out[15] has an invalid name and it is going to be skipped.
Warning 351: Block out:out[16] has an invalid name and it is going to be skipped.
Warning 352: Block out:out[17] has an invalid name and it is going to be skipped.
Warning 353: Block out:out[18] has an invalid name and it is going to be skipped.
Warning 354: Block out:out[19] has an invalid name and it is going to be skipped.
Warning 355: Block out:out[20] has an invalid name and it is going to be skipped.
Warning 356: Block out:out[21] has an invalid name and it is going to be skipped.
Warning 357: Block out:out[22] has an invalid name and it is going to be skipped.
Warning 358: Block out:out[23] has an invalid name and it is going to be skipped.
Warning 359: Block out:out[24] has an invalid name and it is going to be skipped.
Warning 360: Block out:out[25] has an invalid name and it is going to be skipped.
Warning 361: Block out:out[26] has an invalid name and it is going to be skipped.
Warning 362: Block out:out[27] has an invalid name and it is going to be skipped.
Warning 363: Block out:out[28] has an invalid name and it is going to be skipped.
Warning 364: Block out:out[29] has an invalid name and it is going to be skipped.
Warning 365: Block out:out[30] has an invalid name and it is going to be skipped.
Warning 366: Block out:out[31] has an invalid name and it is going to be skipped.
Successfully read constraints file design67_15_45_top_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)

There are 628 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 2879

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 17.9965 td_cost: 1.26609e-07
Initial placement estimated Critical Path Delay (CPD): 5.34036 ns
Initial placement estimated setup Total Negative Slack (sTNS): -0.976489 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -0.34036 ns

Initial placement estimated setup slack histogram:
[ -3.4e-10:  1.6e-10)   5 (  1.4%) |*
[  1.6e-10:  6.5e-10)   3 (  0.8%) |*
[  6.5e-10:  1.2e-09)   0 (  0.0%) |
[  1.2e-09:  1.6e-09)   0 (  0.0%) |
[  1.6e-09:  2.1e-09)   0 (  0.0%) |
[  2.1e-09:  2.6e-09)   0 (  0.0%) |
[  2.6e-09:  3.1e-09)  76 ( 20.7%) |****************
[  3.1e-09:  3.6e-09)  52 ( 14.1%) |***********
[  3.6e-09:  4.1e-09)  14 (  3.8%) |***
[  4.1e-09:  4.6e-09) 218 ( 59.2%) |***********************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 155
Warning 367: Starting t: 32 of 74 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha  congestion_cost
      (sec)                                          (ns)       (ns)     (ns)                                                                  
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
   1    0.0 3.1e-04   0.976      16.33 1.1795e-07   5.323     -0.561   -0.323   0.329  0.0134   11.0     1.00 0.000       155  0.200
   2    0.0 3.0e-04   0.974      15.39 1.002e-07    4.997          0    0.000   0.297  0.0152    9.8     1.85 0.000       310  0.950
   3    0.0 2.8e-04   0.990      14.94 8.4229e-08   5.014    -0.0138   -0.014   0.271  0.0067    8.4     2.83 0.000       465  0.950
   4    0.0 2.7e-04   0.995      14.58 7.312e-08    4.987          0    0.000   0.226  0.0029    7.0     3.83 0.000       620  0.950
   5    0.0 2.5e-04   0.993      14.54 6.4887e-08   4.987          0    0.000   0.213  0.0029    5.5     4.87 0.000       775  0.950
   6    0.0 2.4e-04   0.997      14.51 5.5258e-08   4.942          0    0.000   0.181  0.0032    4.2     5.74 0.000       930  0.950
   7    0.0 2.3e-04   0.993      14.52 4.7604e-08   4.898          0    0.000   0.206  0.0028    3.1     6.51 0.000      1085  0.950
   8    0.0 2.2e-04   0.996      14.49 4.485e-08    4.844          0    0.000   0.226  0.0034    2.4     7.02 0.000      1240  0.950
   9    0.0 2.1e-04   0.990      14.40 4.1378e-08   4.863          0    0.000   0.194  0.0031    1.9     7.38 0.000      1395  0.950
  10    0.0 2.0e-04   0.994      14.30 3.9879e-08   4.844          0    0.000   0.232  0.0047    1.4     7.71 0.000      1550  0.950
  11    0.0 1.9e-04   0.996      14.24 3.7748e-08   4.859          0    0.000   0.181  0.0025    1.1     7.91 0.000      1705  0.950
  12    0.0 1.8e-04   0.987      14.15 3.817e-08    4.859          0    0.000   0.245  0.0062    1.0     8.00 0.000      1860  0.950
  13    0.0 1.7e-04   0.997      14.06 3.6081e-08   4.841          0    0.000   0.142  0.0032    1.0     8.00 0.000      2015  0.950
  14    0.0 1.4e-04   0.999      14.04 3.6295e-08   4.783          0    0.000   0.116  0.0003    1.0     8.00 0.000      2170  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=14.0221, TD costs=3.58461e-08, CPD=  4.783 (ns) 
  15    0.0 1.1e-04   1.000      14.01 3.5846e-08   4.783          0    0.000   0.077  0.0002    1.0     8.00 0.000      2325  0.800
  16    0.0 8.6e-05   1.000      14.00 3.5846e-08   4.783          0    0.000   0.026  0.0000    1.0     8.00 0.000      2480  0.800
  17    0.0 6.9e-05   1.000      14.00 3.5846e-08   4.783          0    0.000   0.026  0.0001    1.0     8.00 0.000      2635  0.800
  18    0.0 5.5e-05   1.000      13.99 3.5846e-08   4.783          0    0.000   0.039  0.0001    1.0     8.00 0.000      2790  0.800
  19    0.0 4.4e-05   1.000      13.97 3.5846e-08   4.783          0    0.000   0.032  0.0000    1.0     8.00 0.000      2945  0.800
  20    0.0 3.5e-05   1.000      13.97 3.5846e-08   4.783          0    0.000   0.026  0.0000    1.0     8.00 0.000      3100  0.800
  21    0.0 2.8e-05   1.000      13.97 3.5846e-08   4.783          0    0.000   0.026  0.0000    1.0     8.00 0.000      3255  0.800
  22    0.0 2.3e-05   1.000      13.97 3.5846e-08   4.783          0    0.000   0.019  0.0000    1.0     8.00 0.000      3410  0.800
  23    0.0 1.8e-05   1.000      13.97 3.5846e-08   4.783          0    0.000   0.026  0.0000    1.0     8.00 0.000      3565  0.800
  24    0.0 1.5e-05   1.000      13.97 3.5846e-08   4.783          0    0.000   0.026  0.0000    1.0     8.00 0.000      3720  0.800
  25    0.0 0.0e+00   1.000      13.97 3.5846e-08   4.783          0    0.000   0.019  0.0000    1.0     8.00 0.000      3875  0.800
## Placement Quench took 0.00 seconds (max_rss 62.7 MiB)
post-quench CPD = 4.78281 (ns) 

BB estimate of min-dist (placement) wire length: 2235

Completed placement consistency check successfully.

Swaps called: 3949

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 4.78281 ns, Fmax: 209.082 MHz
Placement estimated setup Worst Negative Slack (sWNS): 0 ns
Placement estimated setup Total Negative Slack (sTNS): 0 ns

Placement estimated setup slack histogram:
[  2.2e-10:  6.6e-10)   8 (  2.2%) |**
[  6.6e-10:  1.1e-09)   0 (  0.0%) |
[  1.1e-09:  1.5e-09)   0 (  0.0%) |
[  1.5e-09:    2e-09)   0 (  0.0%) |
[    2e-09:  2.4e-09)   0 (  0.0%) |
[  2.4e-09:  2.9e-09)  28 (  7.6%) |*******
[  2.9e-09:  3.3e-09)  92 ( 25.0%) |**********************
[  3.3e-09:  3.7e-09)   8 (  2.2%) |**
[  3.7e-09:  4.2e-09)  37 ( 10.1%) |*********
[  4.2e-09:  4.6e-09) 195 ( 53.0%) |***********************************************

Placement estimated geomean non-virtual intra-domain period: 4.78281 ns (209.082 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 4.78281 ns (209.082 MHz)

Placement cost: 1, bb_cost: 13.9659, td_cost: 3.58458e-08, 

Placement resource usage:
  io  implemented as io_top   : 26
  io  implemented as io_right : 6
  io  implemented as io_bottom: 7
  io  implemented as io_left  : 3
  clb implemented as clb      : 32

Placement number of temperatures: 25
Placement total # of swap attempts: 3949
	Swaps accepted:  559 (14.2 %)
	Swaps rejected: 3194 (80.9 %)
	Swaps aborted:  196 ( 5.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                11.88            26.44           73.56          0.00         
                   Median                 10.96            28.18           64.20          7.62         
                   Centroid               10.43            34.95           59.95          5.10         
                   W. Centroid            11.50            20.26           76.43          3.30         
                   W. Median              3.37             0.00            19.55          80.45        

clb                Uniform                9.75             5.71            94.29          0.00         
                   Median                 8.94             5.38            93.48          1.13         
                   Centroid               9.04             7.28            89.92          2.80         
                   W. Centroid            9.04             2.80            97.20          0.00         
                   W. Median              2.63             0.00            94.23          5.77         
                   Crit. Uniform          6.08             0.00            100.00         0.00         
                   Feasible Region        6.38             0.00            100.00         0.00         


Placement Quench timing analysis took 0.000937997 seconds (0.000842435 STA, 9.5562e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0358025 seconds (0.0325279 STA, 0.00327463 slack) (27 full updates: 27 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.09 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.0358025 seconds (0.0325279 STA, 0.00327463 slack) (27 full updates: 27 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 3.11 seconds (max_rss 62.7 MiB)
Incr Slack updates 27 in 0.000986636 sec
Full Max Req/Worst Slack updates 12 in 0.000209963 sec
Incr Max Req/Worst Slack updates 15 in 0.000317149 sec
Incr Criticality updates 13 in 0.000564006 sec
Full Criticality updates 14 in 0.000779889 sec
