Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  9 06:55:56 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_452_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 Delay1No43_instance/Y_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 1.028ns (31.246%)  route 2.262ns (68.754%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 6.426 - 4.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.921ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.836ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=31857, routed)       2.094     3.045    Delay1No43_instance/clk
    SLICE_X158Y352       FDCE                                         r  Delay1No43_instance/Y_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y352       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.124 r  Delay1No43_instance/Y_reg[30]/Q
                         net (fo=5, routed)           0.977     4.101    Delay1No42_instance/Y_reg[33]_0[30]
    SLICE_X143Y310       LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.191 r  Delay1No42_instance/geqOp_carry__0_i_9__1/O
                         net (fo=1, routed)           0.010     4.201    Sum11_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[7]
    SLICE_X143Y310       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.316 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.342    Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X143Y311       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.394 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.237     4.631    Delay1No42_instance/CO[0]
    SLICE_X144Y311       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157     4.788 r  Delay1No42_instance/shiftedFracY_d1[32]_i_16__1/O
                         net (fo=2, routed)           0.118     4.906    Delay1No42_instance/Sum11_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X144Y310       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.029 r  Delay1No42_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.148     5.177    Delay1No42_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X144Y308       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.267 r  Delay1No42_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=34, routed)          0.245     5.512    Delay1No43_instance/shiftVal__5[0]
    SLICE_X146Y308       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     5.601 r  Delay1No43_instance/shiftedFracY_d1[41]_i_3__1/O
                         net (fo=4, routed)           0.171     5.772    Delay1No43_instance/shiftedFracY_d1_reg[38][10]
    SLICE_X146Y308       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     5.917 r  Delay1No43_instance/shiftedFracY_d1[33]_i_4__1/O
                         net (fo=2, routed)           0.258     6.175    Delay1No42_instance/Y_reg[26]_0[10]
    SLICE_X142Y307       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     6.263 r  Delay1No42_instance/shiftedFracY_d1[17]_i_1__1/O
                         net (fo=1, routed)           0.072     6.335    Sum11_1_impl_instance/FPAddSubOp_instance/D[6]
    SLICE_X142Y307       FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=31857, routed)       1.766     6.426    Sum11_1_impl_instance/FPAddSubOp_instance/clk
    SLICE_X142Y307       FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/C
                         clock pessimism              0.428     6.854    
                         clock uncertainty           -0.035     6.819    
    SLICE_X142Y307       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.844    Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]
  -------------------------------------------------------------------
                         required time                          6.844    
                         arrival time                          -6.335    
  -------------------------------------------------------------------
                         slack                                  0.509    




