# Shift Register Module

This repository contains the implementation of a shift register module in Verilog, along with a testbench for simulation.

## Directory Structure

Shift_reg_pop_quiz/
├── src/
│ ├── shift_reg.sv
├── test/
│ ├── tb.sv
├── Makefile
└── README.md

## Files

- **src/shift_reg.sv**: Contains the Verilog code for the shift register module.
- **test/tb.sv**: Contains the testbench for simulating the shift register module.
- **Makefile**: Makefile to compile and simulate the shift register module.
- **README.md**: This README file.

## Prerequisites

To compile and simulate the Verilog code, you need to have the following tools installed:

- **Icarus Verilog**: An open-source Verilog simulation and synthesis tool.
- **VVP**: A program that executes the compiled Verilog code.

## Usage

### Compilation and Simulation

To compile and simulate the shift register module, run the following command in the terminal:
```
make
```
### Clean up

for cleanup
```
make clean
```
