INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/RDff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RDff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/mainAddedInst.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainAddedInst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/mux2s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/programcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/romAddedInst.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module romAddedInst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/project/project.srcs/sim_1/new/tb_main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_main
