|--------------------------------------------------------------|
|- ispLEVER Classic 2.0.00.17.20.15 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  rgbmatrixpanel_cpld
Project Path         :  D:\Projects\RGBMatrixPanel_CPLD\hardware
Project Fitted on    :  Mon Jan 11 00:28:27 2016

Device               :  M4032_30
Package              :  44
GLB Input Mux Size   :  6
Available Blocks     :  2
Speed                :  -7.5
Part Number          :  LC4032V-75T44C
Source Format        :  Pure_Verilog_HDL


// Project 'rgbmatrixpanel_cpld' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.01 secs
Partition Time                  0.00 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                3
Total Logic Functions           19
  Total Output Pins             14
  Total Bidir I/O Pins          0
  Total Buried Nodes            5
Total Flip-Flops                19
  Total D Flip-Flops            19
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             72

Total Reserved Pins             0
Total Locked Pins               15
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             2
Total Unique Clock Enables      3
Total Unique Resets             1
Total Unique Presets            1

Fmax Logic Levels               1


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  2        0      2    -->     0
  I/O / Enable Pins                 2        1      1    -->    50
I/O Pins                           28       16     12    -->    57
Logic Functions                    32       19     13    -->    59
  Input Registers                  30        0     30    -->     0

GLB Inputs                         72       26     46    -->    36
Logical Product Terms             160       39    121    -->    24
Occupied GLBs                       2        2      0    -->   100
Macrocells                         32       19     13    -->    59

Control Product Terms:
  GLB Clock/Clock Enables           2        2      0    -->   100
  GLB Reset/Presets                 2        0      2    -->     0
  Macrocell Clocks                 32        3     29    -->     9
  Macrocell Clock Enables          32        6     26    -->    18
  Macrocell Enables                32        0     32    -->     0
  Macrocell Resets                 32        0     32    -->     0
  Macrocell Presets                32        0     32    -->     0

Global Routing Pool                64       20     44    -->    31
  GRP from IFB                     ..        3     ..    -->    ..
    (from input signals)           ..        3     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       17     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      3     6     9      4/15     0    7      0              9       15        7
  GLB    B     11     6    17     12/15     0   12      0              4       24       12
-------------------------------------------------------------------------------------------
TOTALS:        14    12    26     16/30     0   19      0             13       39       19

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   1      0         1      2      0      0      0
  GLB    B   1      0         2      4      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
--------------------------------------------------------------------------------
1     | TDI   |   -  |    |        |                 |       |
2     |  I_O  |   0  | A5 |        |                 |       |
3     |  I_O  |   0  | A6 |        |                 |       |
4     |  I_O  |   0  | A7 |        |                 |       |
5     |GNDIO0 |   -  |    |        |                 |       |
6     |VCCIO0 |   -  |    |        |                 |       |
7     |  I_O  |   0  | A8 |        |                 |       |
8     |  I_O  |   0  | A9 |        |                 |       |
9     |  I_O  |   0  | A10|        |                 |       |
10    | TCK   |   -  |    |        |                 |       |
11    | VCC   |   -  |    |        |                 |       |
12    | GND   |   -  |    |        |                 |       |
13    |  I_O  |   0  | A12|        |                 |       |
14    |  I_O  |   0  | A13|        |                 |       |
15    |  I_O  |   0  | A14|        |                 |       |
16    |  I_O  |   0  | A15|        |                 |       |
17    |INCLK2 |   1  |    |        |                 |       |
18    |  I_O  |   1  | B0 |    *   |LVCMOS18         | Output|rgbs_5_
19    |  I_O  |   1  | B1 |    *   |LVCMOS18         | Output|rgbs_4_
20    |  I_O  |   1  | B2 |    *   |LVCMOS18         | Output|rgbs_3_
21    |  I_O  |   1  | B3 |    *   |LVCMOS18         | Output|rgbs_2_
22    |  I_O  |   1  | B4 |    *   |LVCMOS18         | Output|rgbs_1_
23    | TMS   |   -  |    |        |                 |       |
24    |  I_O  |   1  | B5 |    *   |LVCMOS18         | Output|rgbs_0_
25    |  I_O  |   1  | B6 |    *   |LVCMOS18         | Output|clk_out
26    |  I_O  |   1  | B7 |    *   |LVCMOS18         | Output|latch_out
27    |GNDIO1 |   -  |    |        |                 |       |
28    |VCCIO1 |   -  |    |        |                 |       |
29    |  I_O  |   1  | B8 |    *   |LVCMOS18         | Output|row_0_
30    |  I_O  |   1  | B9 |    *   |LVCMOS18         | Output|row_1_
31    |  I_O  |   1  | B10|    *   |LVCMOS18         | Output|row_2_
32    | TDO   |   -  |    |        |                 |       |
33    | VCC   |   -  |    |        |                 |       |
34    | GND   |   -  |    |        |                 |       |
35    |  I_O  |   1  | B12|    *   |LVCMOS18         | Output|row_3_
36    |  I_O  |   1  | B13|        |                 |       |
37    |  I_O  |   1  | B14|        |                 |       |
38    | I_O/OE|   1  | B15|        |                 |       |
39    |INCLK0 |   0  |    |        |                 |       |
40    | I_O/OE|   0  | A0 |    *   |LVCMOS18         | Input |clk
41    |  I_O  |   0  | A1 |        |LVCMOS18         | Output|rgbs_7_
42    |  I_O  |   0  | A2 |    *   |LVCMOS18         | Input |si
43    |  I_O  |   0  | A3 |    *   |LVCMOS18         | Input |reset
44    |  I_O  |   0  | A4 |        |LVCMOS18         | Output|rgbs_6_
--------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type         Pullup Signal
-----------------------------------
  40   A  I/O   2 AB      Up clk
  43   A  I/O   2 AB      Up reset
  42   A  I/O   1 -B      Up si
-----------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P       Slew Pullup Signal
--------------------------------------------------------------------
  25   B  5  1   2  1 DFF    * R           --  Fast     Up clk_out
  26   B  3  1   2  1 DFF    * R           --  Fast     Up latch_out
  24   B  3  -   1  1 DFF    * R         1 -B  Fast     Up rgbs_0_
  22   B  3  1   1  1 DFF    * R         1 -B  Fast     Up rgbs_1_
  21   B  3  1   1  1 DFF    * R         1 -B  Fast     Up rgbs_2_
  20   B  3  1   1  1 DFF    * R         1 -B  Fast     Up rgbs_3_
  19   B  3  1   1  1 DFF    * R         1 -B  Fast     Up rgbs_4_
  18   B  3  1   1  1 DFF    * R         1 A-  Fast     Up rgbs_5_
  44   A  3  1   1  1 DFF    * R         1 A-  Fast     Up rgbs_6_
  41   A  3  1   1  1 DFF    * R         1 A-  Fast     Up rgbs_7_
  29   B  4  1   2  1 DFF  *   S *       1 -B  Fast     Up row_0_
  30   B  5  1   3  1 DFF  *   S *       1 -B  Fast     Up row_1_
  31   B  6  1   4  1 DFF  *   S *       1 -B  Fast     Up row_2_
  35   B  7  1   5  1 DFF  *   S *       1 -B  Fast     Up row_3_
--------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P       Slew Pullup Signal
-----------------------------------------------------------------
-----------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P       Signal
------------------------------------------------------------
12   A  3  1   1  1 DFF    * R       2 AB  counter_0_
 5   A  4  1   2  1 DFF    * R       2 AB  counter_1_
 3   A  5  1   3  1 DFF    * R       2 AB  counter_2_
 1   A  6  1   3  1 DFF    * R *     1 -B  inst_latch_needed
 0   A  7  1   4  1 DFF      R *     2 AB  row_inc_needed
------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
clk_out.D = !counter_0_.Q & !counter_1_.Q & !counter_2_.Q ; (1 pterm, 3 signals)
clk_out.C = !clk ; (1 pterm, 1 signal)
clk_out.AR = !reset ; (1 pterm, 1 signal)

counter_0_.D = !counter_0_.Q ; (1 pterm, 1 signal)
counter_0_.C = clk ; (1 pterm, 1 signal)
counter_0_.AR = !reset ; (1 pterm, 1 signal)

counter_1_.D = counter_0_.Q & !counter_1_.Q
    # !counter_0_.Q & counter_1_.Q ; (2 pterms, 2 signals)
counter_1_.C = clk ; (1 pterm, 1 signal)
counter_1_.AR = !reset ; (1 pterm, 1 signal)

counter_2_.D = counter_0_.Q & counter_1_.Q & !counter_2_.Q
    # !counter_1_.Q & counter_2_.Q
    # !counter_0_.Q & counter_2_.Q ; (3 pterms, 3 signals)
counter_2_.C = clk ; (1 pterm, 1 signal)
counter_2_.AR = !reset ; (1 pterm, 1 signal)

inst_latch_needed.D = !counter_0_.Q & !counter_1_.Q & !counter_2_.Q ; (1 pterm, 3 signals)
inst_latch_needed.C = !clk ; (1 pterm, 1 signal)
inst_latch_needed.CE = !( !rgbs_6_.Q & !counter_0_.Q & !counter_1_.Q
       & !counter_2_.Q ) ; (1 pterm, 4 signals)
inst_latch_needed.AR = !reset ; (1 pterm, 1 signal)

latch_out.D = inst_latch_needed.Q ; (1 pterm, 1 signal)
latch_out.C = !clk ; (1 pterm, 1 signal)
latch_out.AR = !reset ; (1 pterm, 1 signal)

rgbs_0_.D = si ; (1 pterm, 1 signal)
rgbs_0_.C = clk ; (1 pterm, 1 signal)
rgbs_0_.AR = !reset ; (1 pterm, 1 signal)

rgbs_1_.D = rgbs_0_.Q ; (1 pterm, 1 signal)
rgbs_1_.C = clk ; (1 pterm, 1 signal)
rgbs_1_.AR = !reset ; (1 pterm, 1 signal)

rgbs_2_.D = rgbs_1_.Q ; (1 pterm, 1 signal)
rgbs_2_.C = clk ; (1 pterm, 1 signal)
rgbs_2_.AR = !reset ; (1 pterm, 1 signal)

rgbs_3_.D = rgbs_2_.Q ; (1 pterm, 1 signal)
rgbs_3_.C = clk ; (1 pterm, 1 signal)
rgbs_3_.AR = !reset ; (1 pterm, 1 signal)

rgbs_4_.D = rgbs_3_.Q ; (1 pterm, 1 signal)
rgbs_4_.C = clk ; (1 pterm, 1 signal)
rgbs_4_.AR = !reset ; (1 pterm, 1 signal)

rgbs_5_.D = rgbs_4_.Q ; (1 pterm, 1 signal)
rgbs_5_.C = clk ; (1 pterm, 1 signal)
rgbs_5_.AR = !reset ; (1 pterm, 1 signal)

rgbs_6_.D = rgbs_5_.Q ; (1 pterm, 1 signal)
rgbs_6_.C = clk ; (1 pterm, 1 signal)
rgbs_6_.AR = !reset ; (1 pterm, 1 signal)

rgbs_7_.D = rgbs_6_.Q ; (1 pterm, 1 signal)
rgbs_7_.C = clk ; (1 pterm, 1 signal)
rgbs_7_.AR = !reset ; (1 pterm, 1 signal)

row_0_.D = !row_0_.Q ; (1 pterm, 1 signal)
row_0_.C = clk ; (1 pterm, 1 signal)
row_0_.CE = row_inc_needed.Q ; (1 pterm, 1 signal)
row_0_.AP = !reset ; (1 pterm, 1 signal)

row_1_.D = !row_1_.Q & row_0_.Q
    # row_1_.Q & !row_0_.Q ; (2 pterms, 2 signals)
row_1_.C = clk ; (1 pterm, 1 signal)
row_1_.CE = row_inc_needed.Q ; (1 pterm, 1 signal)
row_1_.AP = !reset ; (1 pterm, 1 signal)

row_2_.D = !row_2_.Q & row_1_.Q & row_0_.Q
    # row_2_.Q & !row_1_.Q
    # row_2_.Q & !row_0_.Q ; (3 pterms, 3 signals)
row_2_.C = clk ; (1 pterm, 1 signal)
row_2_.CE = row_inc_needed.Q ; (1 pterm, 1 signal)
row_2_.AP = !reset ; (1 pterm, 1 signal)

row_3_.D = !row_3_.Q & row_2_.Q & row_1_.Q & row_0_.Q
    # row_3_.Q & !row_2_.Q
    # row_3_.Q & !row_1_.Q
    # row_3_.Q & !row_0_.Q ; (4 pterms, 4 signals)
row_3_.C = clk ; (1 pterm, 1 signal)
row_3_.CE = row_inc_needed.Q ; (1 pterm, 1 signal)
row_3_.AP = !reset ; (1 pterm, 1 signal)

row_inc_needed.D = !counter_0_.Q & !counter_1_.Q & !counter_2_.Q
       & row_inc_needed.Q
    # rgbs_7_.Q & !counter_0_.Q & !counter_1_.Q & !counter_2_.Q ; (2 pterms, 5 signals)
row_inc_needed.C = clk ; (1 pterm, 1 signal)
row_inc_needed.CE = reset ; (1 pterm, 1 signal)




