// Seed: 4077478607
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  id_3(
      .id_0(id_1), .id_1(1), .id_2(id_1)
  );
  assign module_1.id_2 = 0;
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1
    , id_4,
    input  tri0 id_2
);
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_23;
  nor primCall (
      id_9,
      id_21,
      id_15,
      id_5,
      id_11,
      id_13,
      id_4,
      id_18,
      id_20,
      id_14,
      id_12,
      id_24,
      id_16,
      id_3,
      id_8,
      id_2,
      id_25,
      id_23,
      id_17
  );
  id_24(
      .id_0(1'b0),
      .id_1(""),
      .id_2(1'b0),
      .id_3(~id_21),
      .id_4(id_6 && 1 && 1'd0),
      .id_5(id_10[1]),
      .id_6(id_10),
      .id_7(id_5)
  );
  assign id_11[1'h0] = 1;
  wire id_25;
  module_0 modCall_1 (
      id_21,
      id_9
  );
  assign modCall_1.id_2 = 0;
  wire id_26;
  assign id_14 = 1;
endmodule
