{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571761170428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571761170428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 17:19:30 2019 " "Processing started: Tue Oct 22 17:19:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571761170428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571761170428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lRot_8bit -c lRot_8bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off lRot_8bit -c lRot_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571761170428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571761170959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lrot_8bit.vhd 6 3 " "Found 6 design units, including 3 entities, in source file lrot_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2to1-logicFunction " "Found design unit 1: mult2to1-logicFunction" {  } { { "lRot_8bit.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G05-Simulation-1/lRot_8bit/lRot_8bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571761181213 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 blk8of2to1mult-structure " "Found design unit 2: blk8of2to1mult-structure" {  } { { "lRot_8bit.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G05-Simulation-1/lRot_8bit/lRot_8bit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571761181213 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 lRot_8bit-structure " "Found design unit 3: lRot_8bit-structure" {  } { { "lRot_8bit.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G05-Simulation-1/lRot_8bit/lRot_8bit.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571761181213 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult2to1 " "Found entity 1: mult2to1" {  } { { "lRot_8bit.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G05-Simulation-1/lRot_8bit/lRot_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571761181213 ""} { "Info" "ISGN_ENTITY_NAME" "2 blk8of2to1mult " "Found entity 2: blk8of2to1mult" {  } { { "lRot_8bit.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G05-Simulation-1/lRot_8bit/lRot_8bit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571761181213 ""} { "Info" "ISGN_ENTITY_NAME" "3 lRot_8bit " "Found entity 3: lRot_8bit" {  } { { "lRot_8bit.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G05-Simulation-1/lRot_8bit/lRot_8bit.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571761181213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571761181213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lRot_8bit " "Elaborating entity \"lRot_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571761181244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blk8of2to1mult blk8of2to1mult:blk0 " "Elaborating entity \"blk8of2to1mult\" for hierarchy \"blk8of2to1mult:blk0\"" {  } { { "lRot_8bit.vhd" "blk0" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G05-Simulation-1/lRot_8bit/lRot_8bit.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571761181244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult2to1 blk8of2to1mult:blk0\|mult2to1:mult0 " "Elaborating entity \"mult2to1\" for hierarchy \"blk8of2to1mult:blk0\|mult2to1:mult0\"" {  } { { "lRot_8bit.vhd" "mult0" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G05-Simulation-1/lRot_8bit/lRot_8bit.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571761181244 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571761181763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571761182172 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571761182172 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571761182235 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571761182235 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571761182235 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571761182235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571761182266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 17:19:42 2019 " "Processing ended: Tue Oct 22 17:19:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571761182266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571761182266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571761182266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571761182266 ""}
