<def f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.h' l='237' ll='240' type='bool llvm::X86TTIImpl::useReductionIntrinsic(unsigned int Opcode, llvm::Type * Ty, TTI::ReductionFlags Flags) const'/>
<doc f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.h' l='234'>/// Allow vectorizers to form reduction intrinsics in IR. The IR is expanded
  /// into shuffles and vector math/logic by the backend
  /// (see TTI::shouldExpandReduction)</doc>
